/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated by fltg from Logical Table definition files.
 *
 * Tool: $SDK/INTERNAL/fltg/bin/fltg
 *
 * Edits to this file will be lost when it is regenerated.
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */
#ifndef BCM56880_A0_LTD_STR_H
#define BCM56880_A0_LTD_STR_H
#ifndef DOXYGEN_IGNORE_AUTOGEN


#ifndef ABILITY_TYPEs
#define ABILITY_TYPEs ("ABILITY_TYPE")
#endif
#ifndef ACCEPT_ALLs
#define ACCEPT_ALLs ("ACCEPT_ALL")
#endif
#ifndef ACCEPT_REDs
#define ACCEPT_REDs ("ACCEPT_RED")
#endif
#ifndef ACCEPT_YELLOW_REDs
#define ACCEPT_YELLOW_REDs ("ACCEPT_YELLOW_RED")
#endif
#ifndef ACTIONs
#define ACTIONs ("ACTION")
#endif
#ifndef ACTIONS_DESTINATION_TYPE_VALs
#define ACTIONS_DESTINATION_TYPE_VALs ("ACTIONS_DESTINATION_TYPE_VAL")
#endif
#ifndef ACTIONS_DESTINATION_VALs
#define ACTIONS_DESTINATION_VALs ("ACTIONS_DESTINATION_VAL")
#endif
#ifndef ACTIONS_EM_FT_COPY_TO_CPU_VALs
#define ACTIONS_EM_FT_COPY_TO_CPU_VALs ("ACTIONS_EM_FT_COPY_TO_CPU_VAL")
#endif
#ifndef ACTIONS_EM_FT_DROP_ACTION_VALs
#define ACTIONS_EM_FT_DROP_ACTION_VALs ("ACTIONS_EM_FT_DROP_ACTION_VAL")
#endif
#ifndef ACTIONS_EM_FT_FLEX_STATE_ACTION_VALs
#define ACTIONS_EM_FT_FLEX_STATE_ACTION_VALs ("ACTIONS_EM_FT_FLEX_STATE_ACTION_VAL")
#endif
#ifndef ACTIONS_EM_FT_IOAM_GBP_ACTION_VALs
#define ACTIONS_EM_FT_IOAM_GBP_ACTION_VALs ("ACTIONS_EM_FT_IOAM_GBP_ACTION_VAL")
#endif
#ifndef ACTIONS_EM_FT_OPAQUE_OBJ0_VALs
#define ACTIONS_EM_FT_OPAQUE_OBJ0_VALs ("ACTIONS_EM_FT_OPAQUE_OBJ0_VAL")
#endif
#ifndef ACTIONS_FLEX_CTR_ACTION_VALs
#define ACTIONS_FLEX_CTR_ACTION_VALs ("ACTIONS_FLEX_CTR_ACTION_VAL")
#endif
#ifndef ACTIONS_L2_IIF_SVP_MIRROR_INDEX_0_VALs
#define ACTIONS_L2_IIF_SVP_MIRROR_INDEX_0_VALs ("ACTIONS_L2_IIF_SVP_MIRROR_INDEX_0_VAL")
#endif
#ifndef ACTIONS_PKT_FLOW_ELIGIBILITY_VALs
#define ACTIONS_PKT_FLOW_ELIGIBILITY_VALs ("ACTIONS_PKT_FLOW_ELIGIBILITY_VAL")
#endif
#ifndef ACTIONS_TYPEs
#define ACTIONS_TYPEs ("ACTIONS_TYPE")
#endif
#ifndef ACTION_MISCONFIGs
#define ACTION_MISCONFIGs ("ACTION_MISCONFIG")
#endif
#ifndef ACTION_MISMATCHs
#define ACTION_MISMATCHs ("ACTION_MISMATCH")
#endif
#ifndef ACTIVEs
#define ACTIVEs ("ACTIVE")
#endif
#ifndef ACTIVE_LANE_MASKs
#define ACTIVE_LANE_MASKs ("ACTIVE_LANE_MASK")
#endif
#ifndef ADDs
#define ADDs ("ADD")
#endif
#ifndef ADDRESS_TYPEs
#define ADDRESS_TYPEs ("ADDRESS_TYPE")
#endif
#ifndef ADJUSTs
#define ADJUSTs ("ADJUST")
#endif
#ifndef ADJUST_METERSs
#define ADJUST_METERSs ("ADJUST_METERS")
#endif
#ifndef ADJUST_OPERs
#define ADJUST_OPERs ("ADJUST_OPER")
#endif
#ifndef ADMINISTRATIVELY_DOWNs
#define ADMINISTRATIVELY_DOWNs ("ADMINISTRATIVELY_DOWN")
#endif
#ifndef ADMIN_DOWNs
#define ADMIN_DOWNs ("ADMIN_DOWN")
#endif
#ifndef ADVERT_SPEEDs
#define ADVERT_SPEEDs ("ADVERT_SPEED")
#endif
#ifndef AGG_LIST_MEMBERs
#define AGG_LIST_MEMBERs ("AGG_LIST_MEMBER")
#endif
#ifndef AGING_INTERVAL_MSs
#define AGING_INTERVAL_MSs ("AGING_INTERVAL_MS")
#endif
#ifndef ALLs
#define ALLs ("ALL")
#endif
#ifndef ALLOWs
#define ALLOWs ("ALLOW")
#endif
#ifndef ALPHA_1s
#define ALPHA_1s ("ALPHA_1")
#endif
#ifndef ALPHA_1_128s
#define ALPHA_1_128s ("ALPHA_1_128")
#endif
#ifndef ALPHA_1_16s
#define ALPHA_1_16s ("ALPHA_1_16")
#endif
#ifndef ALPHA_1_2s
#define ALPHA_1_2s ("ALPHA_1_2")
#endif
#ifndef ALPHA_1_32s
#define ALPHA_1_32s ("ALPHA_1_32")
#endif
#ifndef ALPHA_1_4s
#define ALPHA_1_4s ("ALPHA_1_4")
#endif
#ifndef ALPHA_1_64s
#define ALPHA_1_64s ("ALPHA_1_64")
#endif
#ifndef ALPHA_1_8s
#define ALPHA_1_8s ("ALPHA_1_8")
#endif
#ifndef ALPHA_2s
#define ALPHA_2s ("ALPHA_2")
#endif
#ifndef ALPHA_4s
#define ALPHA_4s ("ALPHA_4")
#endif
#ifndef ALPHA_8s
#define ALPHA_8s ("ALPHA_8")
#endif
#ifndef ALPM1_DATAs
#define ALPM1_DATAs ("ALPM1_DATA")
#endif
#ifndef ALPM2_DATAs
#define ALPM2_DATAs ("ALPM2_DATA")
#endif
#ifndef ALPM_COMPRESSION_LEVEL1_LEVEL2_ONLYs
#define ALPM_COMPRESSION_LEVEL1_LEVEL2_ONLYs ("ALPM_COMPRESSION_LEVEL1_LEVEL2_ONLY")
#endif
#ifndef ALPM_DB_0s
#define ALPM_DB_0s ("ALPM_DB_0")
#endif
#ifndef ALPM_DB_1s
#define ALPM_DB_1s ("ALPM_DB_1")
#endif
#ifndef ALPM_DB_2s
#define ALPM_DB_2s ("ALPM_DB_2")
#endif
#ifndef ALPM_DB_3s
#define ALPM_DB_3s ("ALPM_DB_3")
#endif
#ifndef ALPM_IN_USEs
#define ALPM_IN_USEs ("ALPM_IN_USE")
#endif
#ifndef ALPM_KEY_INPUT_FP_COMP_DSTs
#define ALPM_KEY_INPUT_FP_COMP_DSTs ("ALPM_KEY_INPUT_FP_COMP_DST")
#endif
#ifndef ALPM_KEY_INPUT_FP_COMP_SRCs
#define ALPM_KEY_INPUT_FP_COMP_SRCs ("ALPM_KEY_INPUT_FP_COMP_SRC")
#endif
#ifndef ALPM_KEY_INPUT_LPM_DST_DOUBLEs
#define ALPM_KEY_INPUT_LPM_DST_DOUBLEs ("ALPM_KEY_INPUT_LPM_DST_DOUBLE")
#endif
#ifndef ALPM_KEY_INPUT_LPM_DST_QUADs
#define ALPM_KEY_INPUT_LPM_DST_QUADs ("ALPM_KEY_INPUT_LPM_DST_QUAD")
#endif
#ifndef ALPM_KEY_INPUT_LPM_DST_SINGLEs
#define ALPM_KEY_INPUT_LPM_DST_SINGLEs ("ALPM_KEY_INPUT_LPM_DST_SINGLE")
#endif
#ifndef ALPM_KEY_INPUT_LPM_SRC_DOUBLEs
#define ALPM_KEY_INPUT_LPM_SRC_DOUBLEs ("ALPM_KEY_INPUT_LPM_SRC_DOUBLE")
#endif
#ifndef ALPM_KEY_INPUT_LPM_SRC_QUADs
#define ALPM_KEY_INPUT_LPM_SRC_QUADs ("ALPM_KEY_INPUT_LPM_SRC_QUAD")
#endif
#ifndef ALPM_KEY_INPUT_LPM_SRC_SINGLEs
#define ALPM_KEY_INPUT_LPM_SRC_SINGLEs ("ALPM_KEY_INPUT_LPM_SRC_SINGLE")
#endif
#ifndef ALPM_KEY_MUX_BITP_PROFILEMs
#define ALPM_KEY_MUX_BITP_PROFILEMs ("ALPM_KEY_MUX_BITP_PROFILEM")
#endif
#ifndef ALPM_KEY_MUX_CTRL_PRE_SELMs
#define ALPM_KEY_MUX_CTRL_PRE_SELMs ("ALPM_KEY_MUX_CTRL_PRE_SELM")
#endif
#ifndef ALPM_KEY_MUX_FORMATs
#define ALPM_KEY_MUX_FORMATs ("ALPM_KEY_MUX_FORMAT")
#endif
#ifndef ALPM_LEVEL1_LEVEL2_ONLYs
#define ALPM_LEVEL1_LEVEL2_ONLYs ("ALPM_LEVEL1_LEVEL2_ONLY")
#endif
#ifndef ALPM_LEVEL_1s
#define ALPM_LEVEL_1s ("ALPM_LEVEL_1")
#endif
#ifndef ALPM_LEVEL_2s
#define ALPM_LEVEL_2s ("ALPM_LEVEL_2")
#endif
#ifndef ALPM_LEVEL_3s
#define ALPM_LEVEL_3s ("ALPM_LEVEL_3")
#endif
#ifndef ALPM_MODEs
#define ALPM_MODEs ("ALPM_MODE")
#endif
#ifndef ALTERNATE_CONTAINER_2_BYTEs
#define ALTERNATE_CONTAINER_2_BYTEs ("ALTERNATE_CONTAINER_2_BYTE")
#endif
#ifndef ALTERNATE_NHOP_IDs
#define ALTERNATE_NHOP_IDs ("ALTERNATE_NHOP_ID")
#endif
#ifndef ALTERNATE_NUM_PATHSs
#define ALTERNATE_NUM_PATHSs ("ALTERNATE_NUM_PATHS")
#endif
#ifndef ALTERNATE_PATH_BIASs
#define ALTERNATE_PATH_BIASs ("ALTERNATE_PATH_BIAS")
#endif
#ifndef ALTERNATE_PATH_COSTs
#define ALTERNATE_PATH_COSTs ("ALTERNATE_PATH_COST")
#endif
#ifndef ALTERNATE_PORT_IDs
#define ALTERNATE_PORT_IDs ("ALTERNATE_PORT_ID")
#endif
#ifndef ALWAYS_COUNTs
#define ALWAYS_COUNTs ("ALWAYS_COUNT")
#endif
#ifndef AMT_CONTROLs
#define AMT_CONTROLs ("AMT_CONTROL")
#endif
#ifndef AMT_CONTROL_MASKs
#define AMT_CONTROL_MASKs ("AMT_CONTROL_MASK")
#endif
#ifndef AM_TABLEMs
#define AM_TABLEMs ("AM_TABLEM")
#endif
#ifndef ANDs
#define ANDs ("AND")
#endif
#ifndef AN_PARALLEL_DETECTs
#define AN_PARALLEL_DETECTs ("AN_PARALLEL_DETECT")
#endif
#ifndef APP_COMMUNICATION_FAILUREs
#define APP_COMMUNICATION_FAILUREs ("APP_COMMUNICATION_FAILURE")
#endif
#ifndef APP_NOT_INITIALIZEDs
#define APP_NOT_INITIALIZEDs ("APP_NOT_INITIALIZED")
#endif
#ifndef APP_NOT_RESPONDINGs
#define APP_NOT_RESPONDINGs ("APP_NOT_RESPONDING")
#endif
#ifndef APP_RUNNINGs
#define APP_RUNNINGs ("APP_RUNNING")
#endif
#ifndef ARMEDs
#define ARMEDs ("ARMED")
#endif
#ifndef ARMED_PASSIVEs
#define ARMED_PASSIVEs ("ARMED_PASSIVE")
#endif
#ifndef ARP_PROTOCOLs
#define ARP_PROTOCOLs ("ARP_PROTOCOL")
#endif
#ifndef ARP_PROTOCOL_MASKs
#define ARP_PROTOCOL_MASKs ("ARP_PROTOCOL_MASK")
#endif
#ifndef ARRAY_DEPTHs
#define ARRAY_DEPTHs ("ARRAY_DEPTH")
#endif
#ifndef ASSIGNMENT_MODEs
#define ASSIGNMENT_MODEs ("ASSIGNMENT_MODE")
#endif
#ifndef ASSOC_DATA_FULLs
#define ASSOC_DATA_FULLs ("ASSOC_DATA_FULL")
#endif
#ifndef ASSOC_DATA_REDUCEDs
#define ASSOC_DATA_REDUCEDs ("ASSOC_DATA_REDUCED")
#endif
#ifndef ASYNCHRONOUSs
#define ASYNCHRONOUSs ("ASYNCHRONOUS")
#endif
#ifndef ATTRIBUTESs
#define ATTRIBUTESs ("ATTRIBUTES")
#endif
#ifndef ATTR_TEMPLATE_INSTANCES_EXCEEDEDs
#define ATTR_TEMPLATE_INSTANCES_EXCEEDEDs ("ATTR_TEMPLATE_INSTANCES_EXCEEDED")
#endif
#ifndef ATTR_TEMPLATE_NOT_PRESENTs
#define ATTR_TEMPLATE_NOT_PRESENTs ("ATTR_TEMPLATE_NOT_PRESENT")
#endif
#ifndef AUTH_NOT_EXISTSs
#define AUTH_NOT_EXISTSs ("AUTH_NOT_EXISTS")
#endif
#ifndef AUTH_TYPEs
#define AUTH_TYPEs ("AUTH_TYPE")
#endif
#ifndef AUTONEGs
#define AUTONEGs ("AUTONEG")
#endif
#ifndef AUTONEG_DONEs
#define AUTONEG_DONEs ("AUTONEG_DONE")
#endif
#ifndef AUTONEG_MODEs
#define AUTONEG_MODEs ("AUTONEG_MODE")
#endif
#ifndef AUTO_SWITCHOVERs
#define AUTO_SWITCHOVERs ("AUTO_SWITCHOVER")
#endif
#ifndef AVG_Q_SIZEs
#define AVG_Q_SIZEs ("AVG_Q_SIZE")
#endif
#ifndef AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSRs
#define AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSRs ("AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSR")
#endif
#ifndef AVS_CEN_ROSC_STATUSRs
#define AVS_CEN_ROSC_STATUSRs ("AVS_CEN_ROSC_STATUSR")
#endif
#ifndef AVS_CLEAR_PMB_ERROR_STATUSRs
#define AVS_CLEAR_PMB_ERROR_STATUSRs ("AVS_CLEAR_PMB_ERROR_STATUSR")
#endif
#ifndef AVS_HW_MNTR_AC_DCN_CEN_ROSC_0Rs
#define AVS_HW_MNTR_AC_DCN_CEN_ROSC_0Rs ("AVS_HW_MNTR_AC_DCN_CEN_ROSC_0R")
#endif
#ifndef AVS_HW_MNTR_AC_PATGEN_HI_LO_DURRs
#define AVS_HW_MNTR_AC_PATGEN_HI_LO_DURRs ("AVS_HW_MNTR_AC_PATGEN_HI_LO_DURR")
#endif
#ifndef AVS_HW_MNTR_ADC_SETTLING_TIMERs
#define AVS_HW_MNTR_ADC_SETTLING_TIMERs ("AVS_HW_MNTR_ADC_SETTLING_TIMER")
#endif
#ifndef AVS_HW_MNTR_AVS_INTR_FLAGSRs
#define AVS_HW_MNTR_AVS_INTR_FLAGSRs ("AVS_HW_MNTR_AVS_INTR_FLAGSR")
#endif
#ifndef AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARRs
#define AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARRs ("AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARR")
#endif
#ifndef AVS_HW_MNTR_AVS_REGISTERS_LOCKSRs
#define AVS_HW_MNTR_AVS_REGISTERS_LOCKSRs ("AVS_HW_MNTR_AVS_REGISTERS_LOCKSR")
#endif
#ifndef AVS_HW_MNTR_AVS_SPARERs
#define AVS_HW_MNTR_AVS_SPARERs ("AVS_HW_MNTR_AVS_SPARER")
#endif
#ifndef AVS_HW_MNTR_AVS_SPARE_0Rs
#define AVS_HW_MNTR_AVS_SPARE_0Rs ("AVS_HW_MNTR_AVS_SPARE_0R")
#endif
#ifndef AVS_HW_MNTR_AVS_SPARE_1Rs
#define AVS_HW_MNTR_AVS_SPARE_1Rs ("AVS_HW_MNTR_AVS_SPARE_1R")
#endif
#ifndef AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0Rs
#define AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0Rs ("AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0R")
#endif
#ifndef AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRRs
#define AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRRs ("AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRR")
#endif
#ifndef AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0Rs
#define AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0Rs ("AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0R")
#endif
#ifndef AVS_HW_MNTR_INTR_POW_WDOG_ENRs
#define AVS_HW_MNTR_INTR_POW_WDOG_ENRs ("AVS_HW_MNTR_INTR_POW_WDOG_ENR")
#endif
#ifndef AVS_HW_MNTR_INTR_POW_WDOG_EN_1Rs
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_1Rs ("AVS_HW_MNTR_INTR_POW_WDOG_EN_1R")
#endif
#ifndef AVS_HW_MNTR_INTR_POW_WDOG_EN_2Rs
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_2Rs ("AVS_HW_MNTR_INTR_POW_WDOG_EN_2R")
#endif
#ifndef AVS_HW_MNTR_INTR_POW_WDOG_EN_3Rs
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_3Rs ("AVS_HW_MNTR_INTR_POW_WDOG_EN_3R")
#endif
#ifndef AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENRs
#define AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENRs ("AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENR")
#endif
#ifndef AVS_HW_MNTR_LAST_MEASURED_SENSORRs
#define AVS_HW_MNTR_LAST_MEASURED_SENSORRs ("AVS_HW_MNTR_LAST_MEASURED_SENSORR")
#endif
#ifndef AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0Rs
#define AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0Rs ("AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0R")
#endif
#ifndef AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGRs
#define AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGRs ("AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGR")
#endif
#ifndef AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRRs
#define AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRRs ("AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRR")
#endif
#ifndef AVS_HW_MNTR_ROSC_COUNTING_MODERs
#define AVS_HW_MNTR_ROSC_COUNTING_MODERs ("AVS_HW_MNTR_ROSC_COUNTING_MODER")
#endif
#ifndef AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLRs
#define AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLRs ("AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLR")
#endif
#ifndef AVS_HW_MNTR_SEQUENCER_INITRs
#define AVS_HW_MNTR_SEQUENCER_INITRs ("AVS_HW_MNTR_SEQUENCER_INITR")
#endif
#ifndef AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0Rs
#define AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0Rs ("AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0R")
#endif
#ifndef AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRRs
#define AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRRs ("AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRR")
#endif
#ifndef AVS_HW_MNTR_SW_CONTROLSRs
#define AVS_HW_MNTR_SW_CONTROLSRs ("AVS_HW_MNTR_SW_CONTROLSR")
#endif
#ifndef AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYRs
#define AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYRs ("AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYR")
#endif
#ifndef AVS_HW_MNTR_TEMPERATURE_RESET_ENABLERs
#define AVS_HW_MNTR_TEMPERATURE_RESET_ENABLERs ("AVS_HW_MNTR_TEMPERATURE_RESET_ENABLER")
#endif
#ifndef AVS_HW_MNTR_TEMPERATURE_THRESHOLDRs
#define AVS_HW_MNTR_TEMPERATURE_THRESHOLDRs ("AVS_HW_MNTR_TEMPERATURE_THRESHOLDR")
#endif
#ifndef AVS_MISC_CONTROL_0Rs
#define AVS_MISC_CONTROL_0Rs ("AVS_MISC_CONTROL_0R")
#endif
#ifndef AVS_MISC_CONTROL_1Rs
#define AVS_MISC_CONTROL_1Rs ("AVS_MISC_CONTROL_1R")
#endif
#ifndef AVS_MISC_CONTROL_2Rs
#define AVS_MISC_CONTROL_2Rs ("AVS_MISC_CONTROL_2R")
#endif
#ifndef AVS_MISC_CONTROL_3Rs
#define AVS_MISC_CONTROL_3Rs ("AVS_MISC_CONTROL_3R")
#endif
#ifndef AVS_MISC_STATUSRs
#define AVS_MISC_STATUSRs ("AVS_MISC_STATUSR")
#endif
#ifndef AVS_MISC_STATUS_0Rs
#define AVS_MISC_STATUS_0Rs ("AVS_MISC_STATUS_0R")
#endif
#ifndef AVS_MISC_STATUS_1Rs
#define AVS_MISC_STATUS_1Rs ("AVS_MISC_STATUS_1R")
#endif
#ifndef AVS_PMB_ERROR_STATUSRs
#define AVS_PMB_ERROR_STATUSRs ("AVS_PMB_ERROR_STATUSR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLRs
#define AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLRs ("AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_PWD_CONTROLRs
#define AVS_PMB_SLAVE_AVS_PWD_CONTROLRs ("AVS_PMB_SLAVE_AVS_PWD_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDRs
#define AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDRs ("AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLRs
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLRs ("AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTRs
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTRs ("AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDRs
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDRs ("AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLRs
#define AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLRs ("AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDRs
#define AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDRs ("AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLRs
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLRs ("AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTRs
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTRs ("AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDRs
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDRs ("AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDRs
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDRs ("AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDRs
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDRs ("AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLRs
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLRs ("AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTRs
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTRs ("AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTR")
#endif
#ifndef AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLRs
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLRs ("AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0Rs
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0Rs ("AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0R")
#endif
#ifndef AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1Rs
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1Rs ("AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1R")
#endif
#ifndef AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2Rs
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2Rs ("AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2R")
#endif
#ifndef AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3Rs
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3Rs ("AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3R")
#endif
#ifndef AVS_PMB_TIMEOUTRs
#define AVS_PMB_TIMEOUTRs ("AVS_PMB_TIMEOUTR")
#endif
#ifndef AVS_PVT_LOCAL_DIODE_SENSOR_STATUSRs
#define AVS_PVT_LOCAL_DIODE_SENSOR_STATUSRs ("AVS_PVT_LOCAL_DIODE_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_MAIN_THERMAL_SENSOR_STATUSRs
#define AVS_PVT_MAIN_THERMAL_SENSOR_STATUSRs ("AVS_PVT_MAIN_THERMAL_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_DAC_CODERs
#define AVS_PVT_MNTR_CONFIG_DAC_CODERs ("AVS_PVT_MNTR_CONFIG_DAC_CODER")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLERs
#define AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLERs ("AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLER")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_MAX_DAC_CODERs
#define AVS_PVT_MNTR_CONFIG_MAX_DAC_CODERs ("AVS_PVT_MNTR_CONFIG_MAX_DAC_CODER")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_MIN_DAC_CODERs
#define AVS_PVT_MNTR_CONFIG_MIN_DAC_CODERs ("AVS_PVT_MNTR_CONFIG_MIN_DAC_CODER")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLRs
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLRs ("AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLR")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBRs
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBRs ("AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBR")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLERs
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLERs ("AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLER")
#endif
#ifndef AVS_PVT_PAD_ADC_STATUSRs
#define AVS_PVT_PAD_ADC_STATUSRs ("AVS_PVT_PAD_ADC_STATUSR")
#endif
#ifndef AVS_PVT_PAD_DAC_STATUSRs
#define AVS_PVT_PAD_DAC_STATUSRs ("AVS_PVT_PAD_DAC_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_0_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_0_SENSOR_STATUSRs ("AVS_PVT_REMOTE_0_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_1_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_1_SENSOR_STATUSRs ("AVS_PVT_REMOTE_1_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_2_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_2_SENSOR_STATUSRs ("AVS_PVT_REMOTE_2_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_3_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_3_SENSOR_STATUSRs ("AVS_PVT_REMOTE_3_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_4_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_4_SENSOR_STATUSRs ("AVS_PVT_REMOTE_4_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_5_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_5_SENSOR_STATUSRs ("AVS_PVT_REMOTE_5_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_6_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_6_SENSOR_STATUSRs ("AVS_PVT_REMOTE_6_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_7_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_7_SENSOR_STATUSRs ("AVS_PVT_REMOTE_7_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_SENSOR_STATUSRs ("AVS_PVT_REMOTE_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1P8V_STATUSRs
#define AVS_PVT_VMON_1P8V_STATUSRs ("AVS_PVT_VMON_1P8V_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_0_STATUSRs
#define AVS_PVT_VMON_1V_0_STATUSRs ("AVS_PVT_VMON_1V_0_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_1_STATUSRs
#define AVS_PVT_VMON_1V_1_STATUSRs ("AVS_PVT_VMON_1V_1_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_2_STATUSRs
#define AVS_PVT_VMON_1V_2_STATUSRs ("AVS_PVT_VMON_1V_2_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_3_STATUSRs
#define AVS_PVT_VMON_1V_3_STATUSRs ("AVS_PVT_VMON_1V_3_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_4_STATUSRs
#define AVS_PVT_VMON_1V_4_STATUSRs ("AVS_PVT_VMON_1V_4_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_5_STATUSRs
#define AVS_PVT_VMON_1V_5_STATUSRs ("AVS_PVT_VMON_1V_5_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_STATUSRs
#define AVS_PVT_VMON_1V_STATUSRs ("AVS_PVT_VMON_1V_STATUSR")
#endif
#ifndef AVS_PVT_VMON_3P3V_STATUSRs
#define AVS_PVT_VMON_3P3V_STATUSRs ("AVS_PVT_VMON_3P3V_STATUSR")
#endif
#ifndef AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0Rs
#define AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0Rs ("AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0R")
#endif
#ifndef AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0Rs
#define AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0Rs ("AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0R")
#endif
#ifndef AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORRs
#define AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORRs ("AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORR")
#endif
#ifndef AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORRs
#define AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORRs ("AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORR")
#endif
#ifndef AVS_ROSC_THRESHOLD1_CEN_ROSCRs
#define AVS_ROSC_THRESHOLD1_CEN_ROSCRs ("AVS_ROSC_THRESHOLD1_CEN_ROSCR")
#endif
#ifndef AVS_ROSC_THRESHOLD1_DIRECTIONRs
#define AVS_ROSC_THRESHOLD1_DIRECTIONRs ("AVS_ROSC_THRESHOLD1_DIRECTIONR")
#endif
#ifndef AVS_ROSC_THRESHOLD2_CEN_ROSCRs
#define AVS_ROSC_THRESHOLD2_CEN_ROSCRs ("AVS_ROSC_THRESHOLD2_CEN_ROSCR")
#endif
#ifndef AVS_ROSC_THRESHOLD2_DIRECTIONRs
#define AVS_ROSC_THRESHOLD2_DIRECTIONRs ("AVS_ROSC_THRESHOLD2_DIRECTIONR")
#endif
#ifndef AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETRs
#define AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETRs ("AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETR")
#endif
#ifndef AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESRs
#define AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESRs ("AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESR")
#endif
#ifndef AVS_TMON_SPARE_0Rs
#define AVS_TMON_SPARE_0Rs ("AVS_TMON_SPARE_0R")
#endif
#ifndef AVS_TMON_TEMPERATURE_INTR_IDLE_TIMERs
#define AVS_TMON_TEMPERATURE_INTR_IDLE_TIMERs ("AVS_TMON_TEMPERATURE_INTR_IDLE_TIMER")
#endif
#ifndef AVS_TMON_TEMPERATURE_INTR_TEMPERATURERs
#define AVS_TMON_TEMPERATURE_INTR_TEMPERATURERs ("AVS_TMON_TEMPERATURE_INTR_TEMPERATURER")
#endif
#ifndef AVS_TMON_TEMPERATURE_INTR_THRESHOLDSRs
#define AVS_TMON_TEMPERATURE_INTR_THRESHOLDSRs ("AVS_TMON_TEMPERATURE_INTR_THRESHOLDSR")
#endif
#ifndef AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSRs
#define AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSRs ("AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSR")
#endif
#ifndef AVS_TMON_TEMPERATURE_RESET_THRESHOLDRs
#define AVS_TMON_TEMPERATURE_RESET_THRESHOLDRs ("AVS_TMON_TEMPERATURE_RESET_THRESHOLDR")
#endif
#ifndef AVS_TMON_TP_TMON_TEST_ENABLERs
#define AVS_TMON_TP_TMON_TEST_ENABLERs ("AVS_TMON_TP_TMON_TEST_ENABLER")
#endif
#ifndef AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSRs
#define AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSRs ("AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSR")
#endif
#ifndef AVS_TOP_CTRL_AVS_STATUS_INRs
#define AVS_TOP_CTRL_AVS_STATUS_INRs ("AVS_TOP_CTRL_AVS_STATUS_INR")
#endif
#ifndef AVS_TOP_CTRL_AVS_STATUS_OUTRs
#define AVS_TOP_CTRL_AVS_STATUS_OUTRs ("AVS_TOP_CTRL_AVS_STATUS_OUTR")
#endif
#ifndef AVS_TOP_CTRL_MEMORY_ASSISTRs
#define AVS_TOP_CTRL_MEMORY_ASSISTRs ("AVS_TOP_CTRL_MEMORY_ASSISTR")
#endif
#ifndef AVS_TOP_CTRL_MEMORY_ASSIST_STATUSRs
#define AVS_TOP_CTRL_MEMORY_ASSIST_STATUSRs ("AVS_TOP_CTRL_MEMORY_ASSIST_STATUSR")
#endif
#ifndef AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECRs
#define AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECRs ("AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECR")
#endif
#ifndef AVS_TOP_CTRL_OTP_AVS_INFORs
#define AVS_TOP_CTRL_OTP_AVS_INFORs ("AVS_TOP_CTRL_OTP_AVS_INFOR")
#endif
#ifndef AVS_TOP_CTRL_OTP_STATUSRs
#define AVS_TOP_CTRL_OTP_STATUSRs ("AVS_TOP_CTRL_OTP_STATUSR")
#endif
#ifndef AVS_TOP_CTRL_PVT_MNTR1_DAC_CODERs
#define AVS_TOP_CTRL_PVT_MNTR1_DAC_CODERs ("AVS_TOP_CTRL_PVT_MNTR1_DAC_CODER")
#endif
#ifndef AVS_TOP_CTRL_PVT_MNTR2_DAC_CODERs
#define AVS_TOP_CTRL_PVT_MNTR2_DAC_CODERs ("AVS_TOP_CTRL_PVT_MNTR2_DAC_CODER")
#endif
#ifndef AVS_TOP_CTRL_PVT_MNTR3_DAC_CODERs
#define AVS_TOP_CTRL_PVT_MNTR3_DAC_CODERs ("AVS_TOP_CTRL_PVT_MNTR3_DAC_CODER")
#endif
#ifndef AVS_TOP_CTRL_PVT_MNTR4_DAC_CODERs
#define AVS_TOP_CTRL_PVT_MNTR4_DAC_CODERs ("AVS_TOP_CTRL_PVT_MNTR4_DAC_CODER")
#endif
#ifndef AVS_TOP_CTRL_PVT_MNTR5_DAC_CODERs
#define AVS_TOP_CTRL_PVT_MNTR5_DAC_CODERs ("AVS_TOP_CTRL_PVT_MNTR5_DAC_CODER")
#endif
#ifndef AVS_TOP_CTRL_PVT_MNTR_DAC_CODERs
#define AVS_TOP_CTRL_PVT_MNTR_DAC_CODERs ("AVS_TOP_CTRL_PVT_MNTR_DAC_CODER")
#endif
#ifndef AVS_TOP_CTRL_REVIDRs
#define AVS_TOP_CTRL_REVIDRs ("AVS_TOP_CTRL_REVIDR")
#endif
#ifndef AVS_TOP_CTRL_RMON_HZRs
#define AVS_TOP_CTRL_RMON_HZRs ("AVS_TOP_CTRL_RMON_HZR")
#endif
#ifndef AVS_TOP_CTRL_RMON_RAWR_EXTRs
#define AVS_TOP_CTRL_RMON_RAWR_EXTRs ("AVS_TOP_CTRL_RMON_RAWR_EXTR")
#endif
#ifndef AVS_TOP_CTRL_RMON_RAWR_INT_HZRs
#define AVS_TOP_CTRL_RMON_RAWR_INT_HZRs ("AVS_TOP_CTRL_RMON_RAWR_INT_HZR")
#endif
#ifndef AVS_TOP_CTRL_RMON_RAWR_INT_VTRs
#define AVS_TOP_CTRL_RMON_RAWR_INT_VTRs ("AVS_TOP_CTRL_RMON_RAWR_INT_VTR")
#endif
#ifndef AVS_TOP_CTRL_RMON_VTRs
#define AVS_TOP_CTRL_RMON_VTRs ("AVS_TOP_CTRL_RMON_VTR")
#endif
#ifndef AVS_TOP_CTRL_S2_STANDBY_STATUSRs
#define AVS_TOP_CTRL_S2_STANDBY_STATUSRs ("AVS_TOP_CTRL_S2_STANDBY_STATUSR")
#endif
#ifndef AVS_TOP_CTRL_SPARE_HIGHRs
#define AVS_TOP_CTRL_SPARE_HIGHRs ("AVS_TOP_CTRL_SPARE_HIGHR")
#endif
#ifndef AVS_TOP_CTRL_SPARE_LOWRs
#define AVS_TOP_CTRL_SPARE_LOWRs ("AVS_TOP_CTRL_SPARE_LOWR")
#endif
#ifndef AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECRs
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECRs ("AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECR")
#endif
#ifndef AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECRs
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECRs ("AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECR")
#endif
#ifndef AVS_TOP_CTRL_START_AVS_CPURs
#define AVS_TOP_CTRL_START_AVS_CPURs ("AVS_TOP_CTRL_START_AVS_CPUR")
#endif
#ifndef AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNRs
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNRs ("AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNR")
#endif
#ifndef AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSRs
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSRs ("AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSR")
#endif
#ifndef AVS_TOP_CTRL_VTRAP_STATUSRs
#define AVS_TOP_CTRL_VTRAP_STATUSRs ("AVS_TOP_CTRL_VTRAP_STATUSR")
#endif
#ifndef AVS_TOP_CTRL_VTRAP_STATUS_CLEARRs
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEARRs ("AVS_TOP_CTRL_VTRAP_STATUS_CLEARR")
#endif
#ifndef AWAITING_COUNTER_RESOURCEs
#define AWAITING_COUNTER_RESOURCEs ("AWAITING_COUNTER_RESOURCE")
#endif
#ifndef AXI_PCIE_S0_IDM_IDM_RESET_STATUSRs
#define AXI_PCIE_S0_IDM_IDM_RESET_STATUSRs ("AXI_PCIE_S0_IDM_IDM_RESET_STATUSR")
#endif
#ifndef BANDWIDTH_KBPSs
#define BANDWIDTH_KBPSs ("BANDWIDTH_KBPS")
#endif
#ifndef BANDWIDTH_KBPS_OPERs
#define BANDWIDTH_KBPS_OPERs ("BANDWIDTH_KBPS_OPER")
#endif
#ifndef BASEs
#define BASEs ("BASE")
#endif
#ifndef BASE_BUCKET_WIDTHs
#define BASE_BUCKET_WIDTHs ("BASE_BUCKET_WIDTH")
#endif
#ifndef BASE_ECMP_IDs
#define BASE_ECMP_IDs ("BASE_ECMP_ID")
#endif
#ifndef BASE_ENTRY_WIDTHs
#define BASE_ENTRY_WIDTHs ("BASE_ENTRY_WIDTH")
#endif
#ifndef BASE_FP_DESTINATION_COS_Q_MAP_IDs
#define BASE_FP_DESTINATION_COS_Q_MAP_IDs ("BASE_FP_DESTINATION_COS_Q_MAP_ID")
#endif
#ifndef BASE_FP_ING_COS_Q_MAP_IDs
#define BASE_FP_ING_COS_Q_MAP_IDs ("BASE_FP_ING_COS_Q_MAP_ID")
#endif
#ifndef BASE_INDEXs
#define BASE_INDEXs ("BASE_INDEX")
#endif
#ifndef BASE_MC_Qs
#define BASE_MC_Qs ("BASE_MC_Q")
#endif
#ifndef BASE_PORT_COS_Q_MAP_IDs
#define BASE_PORT_COS_Q_MAP_IDs ("BASE_PORT_COS_Q_MAP_ID")
#endif
#ifndef BASE_UC_Qs
#define BASE_UC_Qs ("BASE_UC_Q")
#endif
#ifndef BFDs
#define BFDs ("BFD")
#endif
#ifndef BFD_ERRORs
#define BFD_ERRORs ("BFD_ERROR")
#endif
#ifndef BFD_ERROR_MASKs
#define BFD_ERROR_MASKs ("BFD_ERROR_MASK")
#endif
#ifndef BFD_SLOWPATHs
#define BFD_SLOWPATHs ("BFD_SLOWPATH")
#endif
#ifndef BFD_SLOWPATH_MASKs
#define BFD_SLOWPATH_MASKs ("BFD_SLOWPATH_MASK")
#endif
#ifndef BIN_As
#define BIN_As ("BIN_A")
#endif
#ifndef BIN_A_0_FUNCTION_SELECTIONs
#define BIN_A_0_FUNCTION_SELECTIONs ("BIN_A_0_FUNCTION_SELECTION")
#endif
#ifndef BIN_A_1_FUNCTION_SELECTIONs
#define BIN_A_1_FUNCTION_SELECTIONs ("BIN_A_1_FUNCTION_SELECTION")
#endif
#ifndef BIN_A_SEEDs
#define BIN_A_SEEDs ("BIN_A_SEED")
#endif
#ifndef BIN_Bs
#define BIN_Bs ("BIN_B")
#endif
#ifndef BIN_B_0_FUNCTION_SELECTIONs
#define BIN_B_0_FUNCTION_SELECTIONs ("BIN_B_0_FUNCTION_SELECTION")
#endif
#ifndef BIN_B_1_FUNCTION_SELECTIONs
#define BIN_B_1_FUNCTION_SELECTIONs ("BIN_B_1_FUNCTION_SELECTION")
#endif
#ifndef BIN_B_SEEDs
#define BIN_B_SEEDs ("BIN_B_SEED")
#endif
#ifndef BIN_Cs
#define BIN_Cs ("BIN_C")
#endif
#ifndef BIN_C_0_FUNCTION_SELECTIONs
#define BIN_C_0_FUNCTION_SELECTIONs ("BIN_C_0_FUNCTION_SELECTION")
#endif
#ifndef BIN_C_1_FUNCTION_SELECTIONs
#define BIN_C_1_FUNCTION_SELECTIONs ("BIN_C_1_FUNCTION_SELECTION")
#endif
#ifndef BIN_C_SEEDs
#define BIN_C_SEEDs ("BIN_C_SEED")
#endif
#ifndef BIT_OFFSET_INVALIDs
#define BIT_OFFSET_INVALIDs ("BIT_OFFSET_INVALID")
#endif
#ifndef BLK_TYPEs
#define BLK_TYPEs ("BLK_TYPE")
#endif
#ifndef BLOCKs
#define BLOCKs ("BLOCK")
#endif
#ifndef BLOCK_PFC_QUEUE_UPDATESs
#define BLOCK_PFC_QUEUE_UPDATESs ("BLOCK_PFC_QUEUE_UPDATES")
#endif
#ifndef BPDU_PROTOCOLs
#define BPDU_PROTOCOLs ("BPDU_PROTOCOL")
#endif
#ifndef BPDU_PROTOCOL_MASKs
#define BPDU_PROTOCOL_MASKs ("BPDU_PROTOCOL_MASK")
#endif
#ifndef BS_PLL_0_CLK_SELs
#define BS_PLL_0_CLK_SELs ("BS_PLL_0_CLK_SEL")
#endif
#ifndef BS_PLL_1_CLK_SELs
#define BS_PLL_1_CLK_SELs ("BS_PLL_1_CLK_SEL")
#endif
#ifndef BUFFER_POOLs
#define BUFFER_POOLs ("BUFFER_POOL")
#endif
#ifndef BURST_SIZE_AUTOs
#define BURST_SIZE_AUTOs ("BURST_SIZE_AUTO")
#endif
#ifndef BURST_SIZE_KBITSs
#define BURST_SIZE_KBITSs ("BURST_SIZE_KBITS")
#endif
#ifndef BURST_SIZE_KBITS_OPERs
#define BURST_SIZE_KBITS_OPERs ("BURST_SIZE_KBITS_OPER")
#endif
#ifndef BURST_SIZE_PKTSs
#define BURST_SIZE_PKTSs ("BURST_SIZE_PKTS")
#endif
#ifndef BURST_SIZE_PKTS_OPERs
#define BURST_SIZE_PKTS_OPERs ("BURST_SIZE_PKTS_OPER")
#endif
#ifndef BUS_HASH_INDEXs
#define BUS_HASH_INDEXs ("BUS_HASH_INDEX")
#endif
#ifndef BUS_VALUE_STRENGTHs
#define BUS_VALUE_STRENGTHs ("BUS_VALUE_STRENGTH")
#endif
#ifndef BYPASSs
#define BYPASSs ("BYPASS")
#endif
#ifndef BYTEs
#define BYTEs ("BYTE")
#endif
#ifndef BYTESs
#define BYTESs ("BYTES")
#endif
#ifndef BYTE_COUNTs
#define BYTE_COUNTs ("BYTE_COUNT")
#endif
#ifndef BYTE_COUNT_EGRs
#define BYTE_COUNT_EGRs ("BYTE_COUNT_EGR")
#endif
#ifndef BYTE_COUNT_INGs
#define BYTE_COUNT_INGs ("BYTE_COUNT_ING")
#endif
#ifndef BYTE_MODEs
#define BYTE_MODEs ("BYTE_MODE")
#endif
#ifndef CACHE_FIELD0s
#define CACHE_FIELD0s ("CACHE_FIELD0")
#endif
#ifndef CACHE_FIELD1s
#define CACHE_FIELD1s ("CACHE_FIELD1")
#endif
#ifndef CACHE_FIELD2s
#define CACHE_FIELD2s ("CACHE_FIELD2")
#endif
#ifndef CACHE_FIELD3s
#define CACHE_FIELD3s ("CACHE_FIELD3")
#endif
#ifndef CACHE_FIELD4s
#define CACHE_FIELD4s ("CACHE_FIELD4")
#endif
#ifndef CACHE_FIELD5s
#define CACHE_FIELD5s ("CACHE_FIELD5")
#endif
#ifndef CACHE_FIELD6s
#define CACHE_FIELD6s ("CACHE_FIELD6")
#endif
#ifndef CACHE_FIELD7s
#define CACHE_FIELD7s ("CACHE_FIELD7")
#endif
#ifndef CANDIDATE_BYTESs
#define CANDIDATE_BYTESs ("CANDIDATE_BYTES")
#endif
#ifndef CANDIDATE_FILTER_EXCEEDEDs
#define CANDIDATE_FILTER_EXCEEDEDs ("CANDIDATE_FILTER_EXCEEDED")
#endif
#ifndef CAP_PORT_LOADs
#define CAP_PORT_LOADs ("CAP_PORT_LOAD")
#endif
#ifndef CAP_PORT_QUEUE_SIZEs
#define CAP_PORT_QUEUE_SIZEs ("CAP_PORT_QUEUE_SIZE")
#endif
#ifndef CAP_TM_QUEUE_SIZEs
#define CAP_TM_QUEUE_SIZEs ("CAP_TM_QUEUE_SIZE")
#endif
#ifndef CBSM_PREVENTEDs
#define CBSM_PREVENTEDs ("CBSM_PREVENTED")
#endif
#ifndef CBSM_PREVENTED_MASKs
#define CBSM_PREVENTED_MASKs ("CBSM_PREVENTED_MASK")
#endif
#ifndef CDMAC_CLOCK_CTRLRs
#define CDMAC_CLOCK_CTRLRs ("CDMAC_CLOCK_CTRLR")
#endif
#ifndef CDMAC_CTRLRs
#define CDMAC_CTRLRs ("CDMAC_CTRLR")
#endif
#ifndef CDMAC_ECC_CTRLRs
#define CDMAC_ECC_CTRLRs ("CDMAC_ECC_CTRLR")
#endif
#ifndef CDMAC_ECC_STATUSRs
#define CDMAC_ECC_STATUSRs ("CDMAC_ECC_STATUSR")
#endif
#ifndef CDMAC_FIFO_STATUSRs
#define CDMAC_FIFO_STATUSRs ("CDMAC_FIFO_STATUSR")
#endif
#ifndef CDMAC_INTR_ENABLERs
#define CDMAC_INTR_ENABLERs ("CDMAC_INTR_ENABLER")
#endif
#ifndef CDMAC_INTR_STATUSRs
#define CDMAC_INTR_STATUSRs ("CDMAC_INTR_STATUSR")
#endif
#ifndef CDMAC_LAG_FAILOVER_STATUSRs
#define CDMAC_LAG_FAILOVER_STATUSRs ("CDMAC_LAG_FAILOVER_STATUSR")
#endif
#ifndef CDMAC_LINK_INTR_CTRLRs
#define CDMAC_LINK_INTR_CTRLRs ("CDMAC_LINK_INTR_CTRLR")
#endif
#ifndef CDMAC_LINK_INTR_STATUSRs
#define CDMAC_LINK_INTR_STATUSRs ("CDMAC_LINK_INTR_STATUSR")
#endif
#ifndef CDMAC_MEM_CTRLRs
#define CDMAC_MEM_CTRLRs ("CDMAC_MEM_CTRLR")
#endif
#ifndef CDMAC_MIB_COUNTER_CTRLRs
#define CDMAC_MIB_COUNTER_CTRLRs ("CDMAC_MIB_COUNTER_CTRLR")
#endif
#ifndef CDMAC_MIB_COUNTER_MODERs
#define CDMAC_MIB_COUNTER_MODERs ("CDMAC_MIB_COUNTER_MODER")
#endif
#ifndef CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0Rs
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0Rs ("CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0R")
#endif
#ifndef CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1Rs
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1Rs ("CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1R")
#endif
#ifndef CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2Rs
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2Rs ("CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2R")
#endif
#ifndef CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3Rs
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3Rs ("CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3R")
#endif
#ifndef CDMAC_MODERs
#define CDMAC_MODERs ("CDMAC_MODER")
#endif
#ifndef CDMAC_PAUSE_CTRLRs
#define CDMAC_PAUSE_CTRLRs ("CDMAC_PAUSE_CTRLR")
#endif
#ifndef CDMAC_PFC_CTRLRs
#define CDMAC_PFC_CTRLRs ("CDMAC_PFC_CTRLR")
#endif
#ifndef CDMAC_PFC_DARs
#define CDMAC_PFC_DARs ("CDMAC_PFC_DAR")
#endif
#ifndef CDMAC_PFC_OPCODERs
#define CDMAC_PFC_OPCODERs ("CDMAC_PFC_OPCODER")
#endif
#ifndef CDMAC_PFC_TYPERs
#define CDMAC_PFC_TYPERs ("CDMAC_PFC_TYPER")
#endif
#ifndef CDMAC_RSV_MASKRs
#define CDMAC_RSV_MASKRs ("CDMAC_RSV_MASKR")
#endif
#ifndef CDMAC_RX_CTRLRs
#define CDMAC_RX_CTRLRs ("CDMAC_RX_CTRLR")
#endif
#ifndef CDMAC_RX_LSS_CTRLRs
#define CDMAC_RX_LSS_CTRLRs ("CDMAC_RX_LSS_CTRLR")
#endif
#ifndef CDMAC_RX_LSS_STATUSRs
#define CDMAC_RX_LSS_STATUSRs ("CDMAC_RX_LSS_STATUSR")
#endif
#ifndef CDMAC_RX_MAC_SARs
#define CDMAC_RX_MAC_SARs ("CDMAC_RX_MAC_SAR")
#endif
#ifndef CDMAC_RX_MAX_SIZERs
#define CDMAC_RX_MAX_SIZERs ("CDMAC_RX_MAX_SIZER")
#endif
#ifndef CDMAC_RX_VLAN_TAGRs
#define CDMAC_RX_VLAN_TAGRs ("CDMAC_RX_VLAN_TAGR")
#endif
#ifndef CDMAC_SPARERs
#define CDMAC_SPARERs ("CDMAC_SPARER")
#endif
#ifndef CDMAC_TXFIFO_STATUSRs
#define CDMAC_TXFIFO_STATUSRs ("CDMAC_TXFIFO_STATUSR")
#endif
#ifndef CDMAC_TX_CTRLRs
#define CDMAC_TX_CTRLRs ("CDMAC_TX_CTRLR")
#endif
#ifndef CDMAC_TX_MAC_SARs
#define CDMAC_TX_MAC_SARs ("CDMAC_TX_MAC_SAR")
#endif
#ifndef CDMAC_VERSION_IDRs
#define CDMAC_VERSION_IDRs ("CDMAC_VERSION_IDR")
#endif
#ifndef CDMIB_MEMMs
#define CDMIB_MEMMs ("CDMIB_MEMM")
#endif
#ifndef CDPORT_FAULT_LINK_STATUSRs
#define CDPORT_FAULT_LINK_STATUSRs ("CDPORT_FAULT_LINK_STATUSR")
#endif
#ifndef CDPORT_FLOW_CONTROL_CONFIGRs
#define CDPORT_FLOW_CONTROL_CONFIGRs ("CDPORT_FLOW_CONTROL_CONFIGR")
#endif
#ifndef CDPORT_GENERAL_SPARE0_REGRs
#define CDPORT_GENERAL_SPARE0_REGRs ("CDPORT_GENERAL_SPARE0_REGR")
#endif
#ifndef CDPORT_GENERAL_SPARE1_REGRs
#define CDPORT_GENERAL_SPARE1_REGRs ("CDPORT_GENERAL_SPARE1_REGR")
#endif
#ifndef CDPORT_GENERAL_SPARE2_REGRs
#define CDPORT_GENERAL_SPARE2_REGRs ("CDPORT_GENERAL_SPARE2_REGR")
#endif
#ifndef CDPORT_GENERAL_SPARE3_REGRs
#define CDPORT_GENERAL_SPARE3_REGRs ("CDPORT_GENERAL_SPARE3_REGR")
#endif
#ifndef CDPORT_INTR_ENABLERs
#define CDPORT_INTR_ENABLERs ("CDPORT_INTR_ENABLER")
#endif
#ifndef CDPORT_INTR_STATUSRs
#define CDPORT_INTR_STATUSRs ("CDPORT_INTR_STATUSR")
#endif
#ifndef CDPORT_LAG_FAILOVER_CONFIGRs
#define CDPORT_LAG_FAILOVER_CONFIGRs ("CDPORT_LAG_FAILOVER_CONFIGR")
#endif
#ifndef CDPORT_LED_CONTROLRs
#define CDPORT_LED_CONTROLRs ("CDPORT_LED_CONTROLR")
#endif
#ifndef CDPORT_LINKSTATUS_DOWNRs
#define CDPORT_LINKSTATUS_DOWNRs ("CDPORT_LINKSTATUS_DOWNR")
#endif
#ifndef CDPORT_MAC_CONTROLRs
#define CDPORT_MAC_CONTROLRs ("CDPORT_MAC_CONTROLR")
#endif
#ifndef CDPORT_MODE_REGRs
#define CDPORT_MODE_REGRs ("CDPORT_MODE_REGR")
#endif
#ifndef CDPORT_PM_VERSION_IDRs
#define CDPORT_PM_VERSION_IDRs ("CDPORT_PM_VERSION_IDR")
#endif
#ifndef CDPORT_SBUS_CONTROLRs
#define CDPORT_SBUS_CONTROLRs ("CDPORT_SBUS_CONTROLR")
#endif
#ifndef CDPORT_SPARE0_REGRs
#define CDPORT_SPARE0_REGRs ("CDPORT_SPARE0_REGR")
#endif
#ifndef CDPORT_SPARE1_REGRs
#define CDPORT_SPARE1_REGRs ("CDPORT_SPARE1_REGR")
#endif
#ifndef CDPORT_SPARE2_REGRs
#define CDPORT_SPARE2_REGRs ("CDPORT_SPARE2_REGR")
#endif
#ifndef CDPORT_SPARE3_REGRs
#define CDPORT_SPARE3_REGRs ("CDPORT_SPARE3_REGR")
#endif
#ifndef CDPORT_SW_FLOW_CONTROLRs
#define CDPORT_SW_FLOW_CONTROLRs ("CDPORT_SW_FLOW_CONTROLR")
#endif
#ifndef CDPORT_TSC_INTR_STATUSRs
#define CDPORT_TSC_INTR_STATUSRs ("CDPORT_TSC_INTR_STATUSR")
#endif
#ifndef CDPORT_TSC_MEM_CTRLRs
#define CDPORT_TSC_MEM_CTRLRs ("CDPORT_TSC_MEM_CTRLR")
#endif
#ifndef CDPORT_TSC_PLL_LOCK_STATUSRs
#define CDPORT_TSC_PLL_LOCK_STATUSRs ("CDPORT_TSC_PLL_LOCK_STATUSR")
#endif
#ifndef CDPORT_TSC_UCMEM_DATAMs
#define CDPORT_TSC_UCMEM_DATAMs ("CDPORT_TSC_UCMEM_DATAM")
#endif
#ifndef CDPORT_XGXS0_CTRL_REGRs
#define CDPORT_XGXS0_CTRL_REGRs ("CDPORT_XGXS0_CTRL_REGR")
#endif
#ifndef CDPORT_XGXS0_LN0_STATUS_REGRs
#define CDPORT_XGXS0_LN0_STATUS_REGRs ("CDPORT_XGXS0_LN0_STATUS_REGR")
#endif
#ifndef CDPORT_XGXS0_LN1_STATUS_REGRs
#define CDPORT_XGXS0_LN1_STATUS_REGRs ("CDPORT_XGXS0_LN1_STATUS_REGR")
#endif
#ifndef CDPORT_XGXS0_LN2_STATUS_REGRs
#define CDPORT_XGXS0_LN2_STATUS_REGRs ("CDPORT_XGXS0_LN2_STATUS_REGR")
#endif
#ifndef CDPORT_XGXS0_LN3_STATUS_REGRs
#define CDPORT_XGXS0_LN3_STATUS_REGRs ("CDPORT_XGXS0_LN3_STATUS_REGR")
#endif
#ifndef CDPORT_XGXS0_LN4_STATUS_REGRs
#define CDPORT_XGXS0_LN4_STATUS_REGRs ("CDPORT_XGXS0_LN4_STATUS_REGR")
#endif
#ifndef CDPORT_XGXS0_LN5_STATUS_REGRs
#define CDPORT_XGXS0_LN5_STATUS_REGRs ("CDPORT_XGXS0_LN5_STATUS_REGR")
#endif
#ifndef CDPORT_XGXS0_LN6_STATUS_REGRs
#define CDPORT_XGXS0_LN6_STATUS_REGRs ("CDPORT_XGXS0_LN6_STATUS_REGR")
#endif
#ifndef CDPORT_XGXS0_LN7_STATUS_REGRs
#define CDPORT_XGXS0_LN7_STATUS_REGRs ("CDPORT_XGXS0_LN7_STATUS_REGR")
#endif
#ifndef CDPORT_XGXS0_STATUS_REGRs
#define CDPORT_XGXS0_STATUS_REGRs ("CDPORT_XGXS0_STATUS_REGR")
#endif
#ifndef CELLSs
#define CELLSs ("CELLS")
#endif
#ifndef CELL_SIZEs
#define CELL_SIZEs ("CELL_SIZE")
#endif
#ifndef CELL_TRUNCATEs
#define CELL_TRUNCATEs ("CELL_TRUNCATE")
#endif
#ifndef CELL_TRUNCATE_LENGTHs
#define CELL_TRUNCATE_LENGTHs ("CELL_TRUNCATE_LENGTH")
#endif
#ifndef CELL_TRUNCATE_LENGTH_SRCs
#define CELL_TRUNCATE_LENGTH_SRCs ("CELL_TRUNCATE_LENGTH_SRC")
#endif
#ifndef CELL_USAGEs
#define CELL_USAGEs ("CELL_USAGE")
#endif
#ifndef CENTRAL_CTR_EVICTION_CONTROLRs
#define CENTRAL_CTR_EVICTION_CONTROLRs ("CENTRAL_CTR_EVICTION_CONTROLR")
#endif
#ifndef CENTRAL_CTR_EVICTION_COUNTER_FLAGRs
#define CENTRAL_CTR_EVICTION_COUNTER_FLAGRs ("CENTRAL_CTR_EVICTION_COUNTER_FLAGR")
#endif
#ifndef CENTRAL_CTR_EVICTION_FIFOMs
#define CENTRAL_CTR_EVICTION_FIFOMs ("CENTRAL_CTR_EVICTION_FIFOM")
#endif
#ifndef CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLRs
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLRs ("CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLR")
#endif
#ifndef CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORRs
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORRs ("CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORR")
#endif
#ifndef CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLRs
#define CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLRs ("CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLR")
#endif
#ifndef CENTRAL_CTR_EVICTION_FIFO_STATUSRs
#define CENTRAL_CTR_EVICTION_FIFO_STATUSRs ("CENTRAL_CTR_EVICTION_FIFO_STATUSR")
#endif
#ifndef CENTRAL_CTR_EVICTION_INTR_ENABLERs
#define CENTRAL_CTR_EVICTION_INTR_ENABLERs ("CENTRAL_CTR_EVICTION_INTR_ENABLER")
#endif
#ifndef CENTRAL_CTR_EVICTION_INTR_STATUSRs
#define CENTRAL_CTR_EVICTION_INTR_STATUSRs ("CENTRAL_CTR_EVICTION_INTR_STATUSR")
#endif
#ifndef CFIs
#define CFIs ("CFI")
#endif
#ifndef CF_UPDATE_MODEs
#define CF_UPDATE_MODEs ("CF_UPDATE_MODE")
#endif
#ifndef CHANNEL_TYPEs
#define CHANNEL_TYPEs ("CHANNEL_TYPE")
#endif
#ifndef CHECK_ICVs
#define CHECK_ICVs ("CHECK_ICV")
#endif
#ifndef CHIP_DEBUGs
#define CHIP_DEBUGs ("CHIP_DEBUG")
#endif
#ifndef CL72_RESTART_TIMEOUT_ENs
#define CL72_RESTART_TIMEOUT_ENs ("CL72_RESTART_TIMEOUT_EN")
#endif
#ifndef CL72_RESTART_TIMEOUT_EN_AUTOs
#define CL72_RESTART_TIMEOUT_EN_AUTOs ("CL72_RESTART_TIMEOUT_EN_AUTO")
#endif
#ifndef CLASSs
#define CLASSs ("CLASS")
#endif
#ifndef CLEAR_ON_READs
#define CLEAR_ON_READs ("CLEAR_ON_READ")
#endif
#ifndef CLK_1025MHZs
#define CLK_1025MHZs ("CLK_1025MHZ")
#endif
#ifndef CLK_1100MHZs
#define CLK_1100MHZs ("CLK_1100MHZ")
#endif
#ifndef CLK_1175MHZs
#define CLK_1175MHZs ("CLK_1175MHZ")
#endif
#ifndef CLK_1250MHZs
#define CLK_1250MHZs ("CLK_1250MHZ")
#endif
#ifndef CLK_1350MHZs
#define CLK_1350MHZs ("CLK_1350MHZ")
#endif
#ifndef CLK_850MHZs
#define CLK_850MHZs ("CLK_850MHZ")
#endif
#ifndef CLK_950MHZs
#define CLK_950MHZs ("CLK_950MHZ")
#endif
#ifndef CLK_AUTOs
#define CLK_AUTOs ("CLK_AUTO")
#endif
#ifndef CLK_BACKUPs
#define CLK_BACKUPs ("CLK_BACKUP")
#endif
#ifndef CLK_DIVISORs
#define CLK_DIVISORs ("CLK_DIVISOR")
#endif
#ifndef CLK_DIVISOR_OPERs
#define CLK_DIVISOR_OPERs ("CLK_DIVISOR_OPER")
#endif
#ifndef CLK_EXT_12_8MHZs
#define CLK_EXT_12_8MHZs ("CLK_EXT_12_8MHZ")
#endif
#ifndef CLK_EXT_20MHZs
#define CLK_EXT_20MHZs ("CLK_EXT_20MHZ")
#endif
#ifndef CLK_EXT_25MHZs
#define CLK_EXT_25MHZs ("CLK_EXT_25MHZ")
#endif
#ifndef CLK_EXT_32MHZs
#define CLK_EXT_32MHZs ("CLK_EXT_32MHZ")
#endif
#ifndef CLK_EXT_50MHZs
#define CLK_EXT_50MHZs ("CLK_EXT_50MHZ")
#endif
#ifndef CLK_INT_50MHZs
#define CLK_INT_50MHZs ("CLK_INT_50MHZ")
#endif
#ifndef CLK_PRIMARYs
#define CLK_PRIMARYs ("CLK_PRIMARY")
#endif
#ifndef CLK_RECOVERYs
#define CLK_RECOVERYs ("CLK_RECOVERY")
#endif
#ifndef CLOCK_CYCLE_DURATIONs
#define CLOCK_CYCLE_DURATIONs ("CLOCK_CYCLE_DURATION")
#endif
#ifndef CMDs
#define CMDs ("CMD")
#endif
#ifndef CMICX_M0_IDM_IDM_RESET_STATUSRs
#define CMICX_M0_IDM_IDM_RESET_STATUSRs ("CMICX_M0_IDM_IDM_RESET_STATUSR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_CFGRs
#define CMIC_CMC0_CCMDMA_CH0_CFGRs ("CMIC_CMC0_CCMDMA_CH0_CFGR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLRs ("CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_ECC_STATUSRs
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUSRs ("CMIC_CMC0_CCMDMA_CH0_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRRs
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRRs ("CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTRs
#define CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTRs ("CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_STATRs
#define CMIC_CMC0_CCMDMA_CH0_STATRs ("CMIC_CMC0_CCMDMA_CH0_STATR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_TM_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH0_TM_CONTROLRs ("CMIC_CMC0_CCMDMA_CH0_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_CFGRs
#define CMIC_CMC0_CCMDMA_CH1_CFGRs ("CMIC_CMC0_CCMDMA_CH1_CFGR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLRs ("CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_ECC_STATUSRs
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUSRs ("CMIC_CMC0_CCMDMA_CH1_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRRs
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRRs ("CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTRs
#define CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTRs ("CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_STATRs
#define CMIC_CMC0_CCMDMA_CH1_STATRs ("CMIC_CMC0_CCMDMA_CH1_STATR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_TM_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH1_TM_CONTROLRs ("CMIC_CMC0_CCMDMA_CH1_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_CFGRs
#define CMIC_CMC0_CCMDMA_CH2_CFGRs ("CMIC_CMC0_CCMDMA_CH2_CFGR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLRs ("CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_ECC_STATUSRs
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUSRs ("CMIC_CMC0_CCMDMA_CH2_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRRs
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRRs ("CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTRs
#define CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTRs ("CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_STATRs
#define CMIC_CMC0_CCMDMA_CH2_STATRs ("CMIC_CMC0_CCMDMA_CH2_STATR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_TM_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH2_TM_CONTROLRs ("CMIC_CMC0_CCMDMA_CH2_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_CFGRs
#define CMIC_CMC0_CCMDMA_CH3_CFGRs ("CMIC_CMC0_CCMDMA_CH3_CFGR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLRs ("CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_ECC_STATUSRs
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUSRs ("CMIC_CMC0_CCMDMA_CH3_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRRs
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRRs ("CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTRs
#define CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTRs ("CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_STATRs
#define CMIC_CMC0_CCMDMA_CH3_STATRs ("CMIC_CMC0_CCMDMA_CH3_STATR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_TM_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH3_TM_CONTROLRs ("CMIC_CMC0_CCMDMA_CH3_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_CTRLRs
#define CMIC_CMC0_PKTDMA_CH0_CTRLRs ("CMIC_CMC0_PKTDMA_CH0_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH0_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH0_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_STATRs
#define CMIC_CMC0_PKTDMA_CH0_STATRs ("CMIC_CMC0_PKTDMA_CH0_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_CTRLRs
#define CMIC_CMC0_PKTDMA_CH1_CTRLRs ("CMIC_CMC0_PKTDMA_CH1_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH1_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH1_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_STATRs
#define CMIC_CMC0_PKTDMA_CH1_STATRs ("CMIC_CMC0_PKTDMA_CH1_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_CTRLRs
#define CMIC_CMC0_PKTDMA_CH2_CTRLRs ("CMIC_CMC0_PKTDMA_CH2_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH2_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH2_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_STATRs
#define CMIC_CMC0_PKTDMA_CH2_STATRs ("CMIC_CMC0_PKTDMA_CH2_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_CTRLRs
#define CMIC_CMC0_PKTDMA_CH3_CTRLRs ("CMIC_CMC0_PKTDMA_CH3_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH3_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH3_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_STATRs
#define CMIC_CMC0_PKTDMA_CH3_STATRs ("CMIC_CMC0_PKTDMA_CH3_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_CTRLRs
#define CMIC_CMC0_PKTDMA_CH4_CTRLRs ("CMIC_CMC0_PKTDMA_CH4_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH4_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH4_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_STATRs
#define CMIC_CMC0_PKTDMA_CH4_STATRs ("CMIC_CMC0_PKTDMA_CH4_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_CTRLRs
#define CMIC_CMC0_PKTDMA_CH5_CTRLRs ("CMIC_CMC0_PKTDMA_CH5_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH5_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH5_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_STATRs
#define CMIC_CMC0_PKTDMA_CH5_STATRs ("CMIC_CMC0_PKTDMA_CH5_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_CTRLRs
#define CMIC_CMC0_PKTDMA_CH6_CTRLRs ("CMIC_CMC0_PKTDMA_CH6_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH6_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH6_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_STATRs
#define CMIC_CMC0_PKTDMA_CH6_STATRs ("CMIC_CMC0_PKTDMA_CH6_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_CTRLRs
#define CMIC_CMC0_PKTDMA_CH7_CTRLRs ("CMIC_CMC0_PKTDMA_CH7_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH7_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH7_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_STATRs
#define CMIC_CMC0_PKTDMA_CH7_STATRs ("CMIC_CMC0_PKTDMA_CH7_STATR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH0_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH0_COUNTRs ("CMIC_CMC0_SBUSDMA_CH0_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH0_OPCODERs ("CMIC_CMC0_SBUSDMA_CH0_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH0_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH0_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH0_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH0_STATUSRs ("CMIC_CMC0_SBUSDMA_CH0_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH0_TIMERRs ("CMIC_CMC0_SBUSDMA_CH0_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH1_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH1_COUNTRs ("CMIC_CMC0_SBUSDMA_CH1_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH1_OPCODERs ("CMIC_CMC0_SBUSDMA_CH1_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH1_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH1_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH1_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH1_STATUSRs ("CMIC_CMC0_SBUSDMA_CH1_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH1_TIMERRs ("CMIC_CMC0_SBUSDMA_CH1_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH2_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH2_COUNTRs ("CMIC_CMC0_SBUSDMA_CH2_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH2_OPCODERs ("CMIC_CMC0_SBUSDMA_CH2_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH2_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH2_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH2_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH2_STATUSRs ("CMIC_CMC0_SBUSDMA_CH2_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH2_TIMERRs ("CMIC_CMC0_SBUSDMA_CH2_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH3_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH3_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH3_COUNTRs ("CMIC_CMC0_SBUSDMA_CH3_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH3_OPCODERs ("CMIC_CMC0_SBUSDMA_CH3_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH3_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH3_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH3_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH3_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH3_STATUSRs ("CMIC_CMC0_SBUSDMA_CH3_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH3_TIMERRs ("CMIC_CMC0_SBUSDMA_CH3_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH4_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH4_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH4_COUNTRs ("CMIC_CMC0_SBUSDMA_CH4_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH4_OPCODERs ("CMIC_CMC0_SBUSDMA_CH4_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH4_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH4_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH4_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH4_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH4_STATUSRs ("CMIC_CMC0_SBUSDMA_CH4_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH4_TIMERRs ("CMIC_CMC0_SBUSDMA_CH4_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH5_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH5_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH5_COUNTRs ("CMIC_CMC0_SBUSDMA_CH5_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH5_OPCODERs ("CMIC_CMC0_SBUSDMA_CH5_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH5_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH5_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH5_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH5_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH5_STATUSRs ("CMIC_CMC0_SBUSDMA_CH5_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH5_TIMERRs ("CMIC_CMC0_SBUSDMA_CH5_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH6_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH6_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH6_COUNTRs ("CMIC_CMC0_SBUSDMA_CH6_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH6_OPCODERs ("CMIC_CMC0_SBUSDMA_CH6_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH6_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH6_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH6_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH6_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH6_STATUSRs ("CMIC_CMC0_SBUSDMA_CH6_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH6_TIMERRs ("CMIC_CMC0_SBUSDMA_CH6_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH7_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH7_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH7_COUNTRs ("CMIC_CMC0_SBUSDMA_CH7_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH7_OPCODERs ("CMIC_CMC0_SBUSDMA_CH7_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH7_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH7_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH7_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH7_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH7_STATUSRs ("CMIC_CMC0_SBUSDMA_CH7_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH7_TIMERRs ("CMIC_CMC0_SBUSDMA_CH7_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSRs
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSRs ("CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSRs
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSRs ("CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXRs
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXRs ("CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXR")
#endif
#ifndef CMIC_CMC0_SHARED_AXI_AR_COUNT_TXRs
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_TXRs ("CMIC_CMC0_SHARED_AXI_AR_COUNT_TXR")
#endif
#ifndef CMIC_CMC0_SHARED_AXI_PER_ID_STATRs
#define CMIC_CMC0_SHARED_AXI_PER_ID_STATRs ("CMIC_CMC0_SHARED_AXI_PER_ID_STATR")
#endif
#ifndef CMIC_CMC0_SHARED_AXI_STATRs
#define CMIC_CMC0_SHARED_AXI_STATRs ("CMIC_CMC0_SHARED_AXI_STATR")
#endif
#ifndef CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLRs
#define CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLRs ("CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLRs
#define CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLRs ("CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLRs
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLRs ("CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLRs
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLRs ("CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLRs
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLRs ("CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSRs
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSRs ("CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESRs
#define CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESRs ("CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESRs
#define CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESRs ("CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLRs
#define CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLRs ("CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SHARED_CONFIGRs
#define CMIC_CMC0_SHARED_CONFIGRs ("CMIC_CMC0_SHARED_CONFIGR")
#endif
#ifndef CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITRs
#define CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITRs ("CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITR")
#endif
#ifndef CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITRs
#define CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITRs ("CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITR")
#endif
#ifndef CMIC_CMC0_SHARED_IRQ_STAT0Rs
#define CMIC_CMC0_SHARED_IRQ_STAT0Rs ("CMIC_CMC0_SHARED_IRQ_STAT0R")
#endif
#ifndef CMIC_CMC0_SHARED_IRQ_STAT1Rs
#define CMIC_CMC0_SHARED_IRQ_STAT1Rs ("CMIC_CMC0_SHARED_IRQ_STAT1R")
#endif
#ifndef CMIC_CMC0_SHARED_IRQ_STAT_CLR0Rs
#define CMIC_CMC0_SHARED_IRQ_STAT_CLR0Rs ("CMIC_CMC0_SHARED_IRQ_STAT_CLR0R")
#endif
#ifndef CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLRs
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLRs ("CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLRs
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLRs ("CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLRs
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLRs ("CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0Rs
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0Rs ("CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0R")
#endif
#ifndef CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1Rs
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1Rs ("CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1R")
#endif
#ifndef CMIC_CMC0_SHARED_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKTRs ("CMIC_CMC0_SHARED_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRRs
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRRs ("CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRR")
#endif
#ifndef CMIC_CMC0_SHARED_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKTRs ("CMIC_CMC0_SHARED_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRRs
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRRs ("CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRR")
#endif
#ifndef CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0Rs
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0Rs ("CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0R")
#endif
#ifndef CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1Rs
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1Rs ("CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1R")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCRs
#define CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCRs ("CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_CONFIGRs
#define CMIC_CMC0_SHARED_RXBUF_CONFIGRs ("CMIC_CMC0_SHARED_RXBUF_CONFIGR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESRs
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESRs ("CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESRs
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESRs ("CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLRs
#define CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLRs ("CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_ECC_STATUSRs
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUSRs ("CMIC_CMC0_SHARED_RXBUF_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRRs
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRRs ("CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_TM_CONTROLRs
#define CMIC_CMC0_SHARED_RXBUF_TM_CONTROLRs ("CMIC_CMC0_SHARED_RXBUF_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLRs
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLRs ("CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLRs
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLRs ("CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLRs
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLRs ("CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLRs
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLRs ("CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESRs
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESRs ("CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESRs
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESRs ("CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_DEBUGRs
#define CMIC_CMC0_SHARED_TXBUF_DEBUGRs ("CMIC_CMC0_SHARED_TXBUF_DEBUGR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLRs
#define CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLRs ("CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_ECC_STATUSRs
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUSRs ("CMIC_CMC0_SHARED_TXBUF_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRRs
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRRs ("CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSRs
#define CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSRs ("CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSRs
#define CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSRs ("CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGRs
#define CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGRs ("CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLRs
#define CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLRs ("CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTRs
#define CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTRs ("CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTRs
#define CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTRs ("CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTRs
#define CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTRs ("CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTRs
#define CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTRs ("CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_TM_CONTROLRs
#define CMIC_CMC0_SHARED_TXBUF_TM_CONTROLRs ("CMIC_CMC0_SHARED_TXBUF_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_CFGRs
#define CMIC_CMC1_CCMDMA_CH0_CFGRs ("CMIC_CMC1_CCMDMA_CH0_CFGR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLRs ("CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_ECC_STATUSRs
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUSRs ("CMIC_CMC1_CCMDMA_CH0_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRRs
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRRs ("CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTRs
#define CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTRs ("CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_STATRs
#define CMIC_CMC1_CCMDMA_CH0_STATRs ("CMIC_CMC1_CCMDMA_CH0_STATR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_TM_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH0_TM_CONTROLRs ("CMIC_CMC1_CCMDMA_CH0_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_CFGRs
#define CMIC_CMC1_CCMDMA_CH1_CFGRs ("CMIC_CMC1_CCMDMA_CH1_CFGR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLRs ("CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_ECC_STATUSRs
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUSRs ("CMIC_CMC1_CCMDMA_CH1_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRRs
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRRs ("CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTRs
#define CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTRs ("CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_STATRs
#define CMIC_CMC1_CCMDMA_CH1_STATRs ("CMIC_CMC1_CCMDMA_CH1_STATR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_TM_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH1_TM_CONTROLRs ("CMIC_CMC1_CCMDMA_CH1_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_CFGRs
#define CMIC_CMC1_CCMDMA_CH2_CFGRs ("CMIC_CMC1_CCMDMA_CH2_CFGR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLRs ("CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_ECC_STATUSRs
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUSRs ("CMIC_CMC1_CCMDMA_CH2_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRRs
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRRs ("CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTRs
#define CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTRs ("CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_STATRs
#define CMIC_CMC1_CCMDMA_CH2_STATRs ("CMIC_CMC1_CCMDMA_CH2_STATR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_TM_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH2_TM_CONTROLRs ("CMIC_CMC1_CCMDMA_CH2_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_CFGRs
#define CMIC_CMC1_CCMDMA_CH3_CFGRs ("CMIC_CMC1_CCMDMA_CH3_CFGR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLRs ("CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_ECC_STATUSRs
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUSRs ("CMIC_CMC1_CCMDMA_CH3_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRRs
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRRs ("CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTRs
#define CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTRs ("CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_STATRs
#define CMIC_CMC1_CCMDMA_CH3_STATRs ("CMIC_CMC1_CCMDMA_CH3_STATR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_TM_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH3_TM_CONTROLRs ("CMIC_CMC1_CCMDMA_CH3_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_CTRLRs
#define CMIC_CMC1_PKTDMA_CH0_CTRLRs ("CMIC_CMC1_PKTDMA_CH0_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH0_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH0_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_STATRs
#define CMIC_CMC1_PKTDMA_CH0_STATRs ("CMIC_CMC1_PKTDMA_CH0_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_CTRLRs
#define CMIC_CMC1_PKTDMA_CH1_CTRLRs ("CMIC_CMC1_PKTDMA_CH1_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH1_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH1_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_STATRs
#define CMIC_CMC1_PKTDMA_CH1_STATRs ("CMIC_CMC1_PKTDMA_CH1_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_CTRLRs
#define CMIC_CMC1_PKTDMA_CH2_CTRLRs ("CMIC_CMC1_PKTDMA_CH2_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH2_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH2_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_STATRs
#define CMIC_CMC1_PKTDMA_CH2_STATRs ("CMIC_CMC1_PKTDMA_CH2_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_CTRLRs
#define CMIC_CMC1_PKTDMA_CH3_CTRLRs ("CMIC_CMC1_PKTDMA_CH3_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH3_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH3_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_STATRs
#define CMIC_CMC1_PKTDMA_CH3_STATRs ("CMIC_CMC1_PKTDMA_CH3_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_CTRLRs
#define CMIC_CMC1_PKTDMA_CH4_CTRLRs ("CMIC_CMC1_PKTDMA_CH4_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH4_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH4_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_STATRs
#define CMIC_CMC1_PKTDMA_CH4_STATRs ("CMIC_CMC1_PKTDMA_CH4_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_CTRLRs
#define CMIC_CMC1_PKTDMA_CH5_CTRLRs ("CMIC_CMC1_PKTDMA_CH5_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH5_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH5_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_STATRs
#define CMIC_CMC1_PKTDMA_CH5_STATRs ("CMIC_CMC1_PKTDMA_CH5_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_CTRLRs
#define CMIC_CMC1_PKTDMA_CH6_CTRLRs ("CMIC_CMC1_PKTDMA_CH6_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH6_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH6_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_STATRs
#define CMIC_CMC1_PKTDMA_CH6_STATRs ("CMIC_CMC1_PKTDMA_CH6_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_CTRLRs
#define CMIC_CMC1_PKTDMA_CH7_CTRLRs ("CMIC_CMC1_PKTDMA_CH7_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH7_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH7_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_STATRs
#define CMIC_CMC1_PKTDMA_CH7_STATRs ("CMIC_CMC1_PKTDMA_CH7_STATR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH0_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH0_COUNTRs ("CMIC_CMC1_SBUSDMA_CH0_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH0_OPCODERs ("CMIC_CMC1_SBUSDMA_CH0_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH0_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH0_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH0_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH0_STATUSRs ("CMIC_CMC1_SBUSDMA_CH0_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH0_TIMERRs ("CMIC_CMC1_SBUSDMA_CH0_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH1_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH1_COUNTRs ("CMIC_CMC1_SBUSDMA_CH1_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH1_OPCODERs ("CMIC_CMC1_SBUSDMA_CH1_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH1_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH1_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH1_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH1_STATUSRs ("CMIC_CMC1_SBUSDMA_CH1_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH1_TIMERRs ("CMIC_CMC1_SBUSDMA_CH1_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH2_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH2_COUNTRs ("CMIC_CMC1_SBUSDMA_CH2_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH2_OPCODERs ("CMIC_CMC1_SBUSDMA_CH2_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH2_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH2_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH2_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH2_STATUSRs ("CMIC_CMC1_SBUSDMA_CH2_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH2_TIMERRs ("CMIC_CMC1_SBUSDMA_CH2_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH3_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH3_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH3_COUNTRs ("CMIC_CMC1_SBUSDMA_CH3_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH3_OPCODERs ("CMIC_CMC1_SBUSDMA_CH3_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH3_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH3_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH3_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH3_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH3_STATUSRs ("CMIC_CMC1_SBUSDMA_CH3_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH3_TIMERRs ("CMIC_CMC1_SBUSDMA_CH3_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH4_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH4_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH4_COUNTRs ("CMIC_CMC1_SBUSDMA_CH4_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH4_OPCODERs ("CMIC_CMC1_SBUSDMA_CH4_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH4_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH4_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH4_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH4_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH4_STATUSRs ("CMIC_CMC1_SBUSDMA_CH4_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH4_TIMERRs ("CMIC_CMC1_SBUSDMA_CH4_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH5_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH5_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH5_COUNTRs ("CMIC_CMC1_SBUSDMA_CH5_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH5_OPCODERs ("CMIC_CMC1_SBUSDMA_CH5_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH5_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH5_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH5_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH5_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH5_STATUSRs ("CMIC_CMC1_SBUSDMA_CH5_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH5_TIMERRs ("CMIC_CMC1_SBUSDMA_CH5_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH6_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH6_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH6_COUNTRs ("CMIC_CMC1_SBUSDMA_CH6_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH6_OPCODERs ("CMIC_CMC1_SBUSDMA_CH6_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH6_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH6_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH6_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH6_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH6_STATUSRs ("CMIC_CMC1_SBUSDMA_CH6_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH6_TIMERRs ("CMIC_CMC1_SBUSDMA_CH6_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH7_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH7_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH7_COUNTRs ("CMIC_CMC1_SBUSDMA_CH7_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH7_OPCODERs ("CMIC_CMC1_SBUSDMA_CH7_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH7_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH7_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH7_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH7_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH7_STATUSRs ("CMIC_CMC1_SBUSDMA_CH7_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH7_TIMERRs ("CMIC_CMC1_SBUSDMA_CH7_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSRs
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSRs ("CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSRs
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSRs ("CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXRs
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXRs ("CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXR")
#endif
#ifndef CMIC_CMC1_SHARED_AXI_AR_COUNT_TXRs
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_TXRs ("CMIC_CMC1_SHARED_AXI_AR_COUNT_TXR")
#endif
#ifndef CMIC_CMC1_SHARED_AXI_PER_ID_STATRs
#define CMIC_CMC1_SHARED_AXI_PER_ID_STATRs ("CMIC_CMC1_SHARED_AXI_PER_ID_STATR")
#endif
#ifndef CMIC_CMC1_SHARED_AXI_STATRs
#define CMIC_CMC1_SHARED_AXI_STATRs ("CMIC_CMC1_SHARED_AXI_STATR")
#endif
#ifndef CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLRs
#define CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLRs ("CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLRs
#define CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLRs ("CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLRs
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLRs ("CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLRs
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLRs ("CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLRs
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLRs ("CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSRs
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSRs ("CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESRs
#define CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESRs ("CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESRs
#define CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESRs ("CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLRs
#define CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLRs ("CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SHARED_CONFIGRs
#define CMIC_CMC1_SHARED_CONFIGRs ("CMIC_CMC1_SHARED_CONFIGR")
#endif
#ifndef CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITRs
#define CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITRs ("CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITR")
#endif
#ifndef CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITRs
#define CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITRs ("CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITR")
#endif
#ifndef CMIC_CMC1_SHARED_IRQ_STAT0Rs
#define CMIC_CMC1_SHARED_IRQ_STAT0Rs ("CMIC_CMC1_SHARED_IRQ_STAT0R")
#endif
#ifndef CMIC_CMC1_SHARED_IRQ_STAT1Rs
#define CMIC_CMC1_SHARED_IRQ_STAT1Rs ("CMIC_CMC1_SHARED_IRQ_STAT1R")
#endif
#ifndef CMIC_CMC1_SHARED_IRQ_STAT_CLR0Rs
#define CMIC_CMC1_SHARED_IRQ_STAT_CLR0Rs ("CMIC_CMC1_SHARED_IRQ_STAT_CLR0R")
#endif
#ifndef CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLRs
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLRs ("CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLRs
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLRs ("CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLRs
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLRs ("CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0Rs
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0Rs ("CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0R")
#endif
#ifndef CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1Rs
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1Rs ("CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1R")
#endif
#ifndef CMIC_CMC1_SHARED_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKTRs ("CMIC_CMC1_SHARED_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRRs
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRRs ("CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRR")
#endif
#ifndef CMIC_CMC1_SHARED_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKTRs ("CMIC_CMC1_SHARED_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRRs
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRRs ("CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRR")
#endif
#ifndef CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0Rs
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0Rs ("CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0R")
#endif
#ifndef CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1Rs
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1Rs ("CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1R")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCRs
#define CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCRs ("CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_CONFIGRs
#define CMIC_CMC1_SHARED_RXBUF_CONFIGRs ("CMIC_CMC1_SHARED_RXBUF_CONFIGR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESRs
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESRs ("CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESRs
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESRs ("CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLRs
#define CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLRs ("CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_ECC_STATUSRs
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUSRs ("CMIC_CMC1_SHARED_RXBUF_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRRs
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRRs ("CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_TM_CONTROLRs
#define CMIC_CMC1_SHARED_RXBUF_TM_CONTROLRs ("CMIC_CMC1_SHARED_RXBUF_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLRs
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLRs ("CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLRs
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLRs ("CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLRs
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLRs ("CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLRs
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLRs ("CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESRs
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESRs ("CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESRs
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESRs ("CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_DEBUGRs
#define CMIC_CMC1_SHARED_TXBUF_DEBUGRs ("CMIC_CMC1_SHARED_TXBUF_DEBUGR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLRs
#define CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLRs ("CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_ECC_STATUSRs
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUSRs ("CMIC_CMC1_SHARED_TXBUF_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRRs
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRRs ("CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSRs
#define CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSRs ("CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSRs
#define CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSRs ("CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGRs
#define CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGRs ("CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLRs
#define CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLRs ("CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTRs
#define CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTRs ("CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTRs
#define CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTRs ("CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTRs
#define CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTRs ("CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTRs
#define CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTRs ("CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_TM_CONTROLRs
#define CMIC_CMC1_SHARED_TXBUF_TM_CONTROLRs ("CMIC_CMC1_SHARED_TXBUF_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH0_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH0_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH0_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH0_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH0_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH0_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH0_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH0_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH1_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH1_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH1_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH1_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH1_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH1_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH1_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH1_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH2_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH2_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH2_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH2_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH2_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH2_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH2_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH2_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH3_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH3_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH3_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH3_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH3_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH3_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH3_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH3_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH4_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH4_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH4_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH4_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH4_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH4_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH4_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH4_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH5_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH5_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH5_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH5_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH5_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH5_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH5_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH5_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH5_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH6_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH6_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH6_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH6_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH6_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH6_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH6_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH6_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH6_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH7_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH7_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH7_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH7_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH7_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH7_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH7_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH7_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH7_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH8_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH8_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH8_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH8_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH8_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH8_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH8_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH8_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH8_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH9_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH9_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH9_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH9_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH9_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH9_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH9_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH9_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH9_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSRs
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSRs ("CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSRs
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSRs ("CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSRs
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSRs ("CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_CONFIGRs
#define CMIC_COMMON_POOL_SHARED_CONFIGRs ("CMIC_COMMON_POOL_SHARED_CONFIGR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLRs
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLRs ("CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLRs
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLRs ("CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1Rs
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1Rs ("CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1R")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_IRQ_STAT0Rs
#define CMIC_COMMON_POOL_SHARED_IRQ_STAT0Rs ("CMIC_COMMON_POOL_SHARED_IRQ_STAT0R")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLRs
#define CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLRs ("CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE0Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE0Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE0R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE1Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE1Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE1R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE2Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE2Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE2R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE3Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE3Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE3R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE4Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE4Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE4R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE5Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE5Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE5R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE6Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE6Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE6R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE7Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE7Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE7R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLERs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLERs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLER")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT0Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT0Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT0R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT1Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT1Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT1R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT2Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT2Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT2R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT3Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT3Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT3R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT4Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT4Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT4R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT5Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT5Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT5R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT6Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT6Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT6R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT7Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT7Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT7R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STATRs
#define CMIC_IPROC_TO_RCPU_IRQ_STATRs ("CMIC_IPROC_TO_RCPU_IRQ_STATR")
#endif
#ifndef CMIC_RPE_1BIT_ECC_ERROR_STATUSRs
#define CMIC_RPE_1BIT_ECC_ERROR_STATUSRs ("CMIC_RPE_1BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_RPE_2BIT_ECC_ERROR_STATUSRs
#define CMIC_RPE_2BIT_ECC_ERROR_STATUSRs ("CMIC_RPE_2BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_RPE_AXI_AR_COUNT_SPLIT_TXRs
#define CMIC_RPE_AXI_AR_COUNT_SPLIT_TXRs ("CMIC_RPE_AXI_AR_COUNT_SPLIT_TXR")
#endif
#ifndef CMIC_RPE_AXI_AR_COUNT_TXRs
#define CMIC_RPE_AXI_AR_COUNT_TXRs ("CMIC_RPE_AXI_AR_COUNT_TXR")
#endif
#ifndef CMIC_RPE_AXI_STATRs
#define CMIC_RPE_AXI_STATRs ("CMIC_RPE_AXI_STATR")
#endif
#ifndef CMIC_RPE_BIT_ECC_ERROR_STATUSRs
#define CMIC_RPE_BIT_ECC_ERROR_STATUSRs ("CMIC_RPE_BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_RPE_COMPLETION_BUF_ECC_CONTROLRs
#define CMIC_RPE_COMPLETION_BUF_ECC_CONTROLRs ("CMIC_RPE_COMPLETION_BUF_ECC_CONTROLR")
#endif
#ifndef CMIC_RPE_COMPLETION_BUF_ECC_STATUSRs
#define CMIC_RPE_COMPLETION_BUF_ECC_STATUSRs ("CMIC_RPE_COMPLETION_BUF_ECC_STATUSR")
#endif
#ifndef CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESRs
#define CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESRs ("CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESRs
#define CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESRs ("CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_RPE_COMPLETION_BUF_TM_CONTROLRs
#define CMIC_RPE_COMPLETION_BUF_TM_CONTROLRs ("CMIC_RPE_COMPLETION_BUF_TM_CONTROLR")
#endif
#ifndef CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITRs
#define CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITRs ("CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITR")
#endif
#ifndef CMIC_RPE_INTR_PKT_PACING_DELAYRs
#define CMIC_RPE_INTR_PKT_PACING_DELAYRs ("CMIC_RPE_INTR_PKT_PACING_DELAYR")
#endif
#ifndef CMIC_RPE_IRQ_STATRs
#define CMIC_RPE_IRQ_STATRs ("CMIC_RPE_IRQ_STATR")
#endif
#ifndef CMIC_RPE_IRQ_STAT_CLRRs
#define CMIC_RPE_IRQ_STAT_CLRRs ("CMIC_RPE_IRQ_STAT_CLRR")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_COSRs
#define CMIC_RPE_PIO_MEMDMA_COSRs ("CMIC_RPE_PIO_MEMDMA_COSR")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_COS_0Rs
#define CMIC_RPE_PIO_MEMDMA_COS_0Rs ("CMIC_RPE_PIO_MEMDMA_COS_0R")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_COS_1Rs
#define CMIC_RPE_PIO_MEMDMA_COS_1Rs ("CMIC_RPE_PIO_MEMDMA_COS_1R")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLRs
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLRs ("CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSRs
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSRs ("CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLRs
#define CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLRs ("CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGRs ("CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_RPE_PKTDMA_COSRs
#define CMIC_RPE_PKTDMA_COSRs ("CMIC_RPE_PKTDMA_COSR")
#endif
#ifndef CMIC_RPE_PKTDMA_COS_0Rs
#define CMIC_RPE_PKTDMA_COS_0Rs ("CMIC_RPE_PKTDMA_COS_0R")
#endif
#ifndef CMIC_RPE_PKTDMA_COS_1Rs
#define CMIC_RPE_PKTDMA_COS_1Rs ("CMIC_RPE_PKTDMA_COS_1R")
#endif
#ifndef CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGRs ("CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_RPE_PKT_COS_QUEUES_HIRs
#define CMIC_RPE_PKT_COS_QUEUES_HIRs ("CMIC_RPE_PKT_COS_QUEUES_HIR")
#endif
#ifndef CMIC_RPE_PKT_COS_QUEUES_LORs
#define CMIC_RPE_PKT_COS_QUEUES_LORs ("CMIC_RPE_PKT_COS_QUEUES_LOR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_FROMCPURs
#define CMIC_RPE_PKT_COUNT_FROMCPURs ("CMIC_RPE_PKT_COUNT_FROMCPUR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_FROMCPU_MHRs
#define CMIC_RPE_PKT_COUNT_FROMCPU_MHRs ("CMIC_RPE_PKT_COUNT_FROMCPU_MHR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_INTRRs
#define CMIC_RPE_PKT_COUNT_INTRRs ("CMIC_RPE_PKT_COUNT_INTRR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_MEMDMARs
#define CMIC_RPE_PKT_COUNT_MEMDMARs ("CMIC_RPE_PKT_COUNT_MEMDMAR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_MEMDMA_REPLYRs
#define CMIC_RPE_PKT_COUNT_MEMDMA_REPLYRs ("CMIC_RPE_PKT_COUNT_MEMDMA_REPLYR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_PIORs
#define CMIC_RPE_PKT_COUNT_PIORs ("CMIC_RPE_PKT_COUNT_PIOR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPRs
#define CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPRs ("CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_PIO_REPLYRs
#define CMIC_RPE_PKT_COUNT_PIO_REPLYRs ("CMIC_RPE_PKT_COUNT_PIO_REPLYR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_RXPKTRs
#define CMIC_RPE_PKT_COUNT_RXPKTRs ("CMIC_RPE_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_RXPKT_ERRRs
#define CMIC_RPE_PKT_COUNT_RXPKT_ERRRs ("CMIC_RPE_PKT_COUNT_RXPKT_ERRR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_SBUSDMARs
#define CMIC_RPE_PKT_COUNT_SBUSDMARs ("CMIC_RPE_PKT_COUNT_SBUSDMAR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYRs
#define CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYRs ("CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_SCHANRs
#define CMIC_RPE_PKT_COUNT_SCHANRs ("CMIC_RPE_PKT_COUNT_SCHANR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_SCHAN_REPRs
#define CMIC_RPE_PKT_COUNT_SCHAN_REPRs ("CMIC_RPE_PKT_COUNT_SCHAN_REPR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPRs
#define CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPRs ("CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_TOCPUDMRs
#define CMIC_RPE_PKT_COUNT_TOCPUDMRs ("CMIC_RPE_PKT_COUNT_TOCPUDMR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_TOCPUDRs
#define CMIC_RPE_PKT_COUNT_TOCPUDRs ("CMIC_RPE_PKT_COUNT_TOCPUDR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_TOCPUEMRs
#define CMIC_RPE_PKT_COUNT_TOCPUEMRs ("CMIC_RPE_PKT_COUNT_TOCPUEMR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_TOCPUERs
#define CMIC_RPE_PKT_COUNT_TOCPUERs ("CMIC_RPE_PKT_COUNT_TOCPUER")
#endif
#ifndef CMIC_RPE_PKT_COUNT_TXPKTRs
#define CMIC_RPE_PKT_COUNT_TXPKTRs ("CMIC_RPE_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_TXPKT_ERRRs
#define CMIC_RPE_PKT_COUNT_TXPKT_ERRRs ("CMIC_RPE_PKT_COUNT_TXPKT_ERRR")
#endif
#ifndef CMIC_RPE_PKT_CTRLRs
#define CMIC_RPE_PKT_CTRLRs ("CMIC_RPE_PKT_CTRLR")
#endif
#ifndef CMIC_RPE_PKT_ETHER_SIGRs
#define CMIC_RPE_PKT_ETHER_SIGRs ("CMIC_RPE_PKT_ETHER_SIGR")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASONRs
#define CMIC_RPE_PKT_FIRST_DROP_REASONRs ("CMIC_RPE_PKT_FIRST_DROP_REASONR")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_0Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_0Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_0R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_1Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_1Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_1R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_2Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_2Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_2R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_3Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_3Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_3R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_4Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_4Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_4R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_5Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_5Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_5R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_6Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_6Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_6R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_7Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_7Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_7R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONRs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONRs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONR")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7R")
#endif
#ifndef CMIC_RPE_PKT_LMAC0_HIRs
#define CMIC_RPE_PKT_LMAC0_HIRs ("CMIC_RPE_PKT_LMAC0_HIR")
#endif
#ifndef CMIC_RPE_PKT_LMAC0_LORs
#define CMIC_RPE_PKT_LMAC0_LORs ("CMIC_RPE_PKT_LMAC0_LOR")
#endif
#ifndef CMIC_RPE_PKT_LMAC1_HIRs
#define CMIC_RPE_PKT_LMAC1_HIRs ("CMIC_RPE_PKT_LMAC1_HIR")
#endif
#ifndef CMIC_RPE_PKT_LMAC1_LORs
#define CMIC_RPE_PKT_LMAC1_LORs ("CMIC_RPE_PKT_LMAC1_LOR")
#endif
#ifndef CMIC_RPE_PKT_LMAC_HIRs
#define CMIC_RPE_PKT_LMAC_HIRs ("CMIC_RPE_PKT_LMAC_HIR")
#endif
#ifndef CMIC_RPE_PKT_LMAC_LORs
#define CMIC_RPE_PKT_LMAC_LORs ("CMIC_RPE_PKT_LMAC_LOR")
#endif
#ifndef CMIC_RPE_PKT_PORTS_0Rs
#define CMIC_RPE_PKT_PORTS_0Rs ("CMIC_RPE_PKT_PORTS_0R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_1Rs
#define CMIC_RPE_PKT_PORTS_1Rs ("CMIC_RPE_PKT_PORTS_1R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_2Rs
#define CMIC_RPE_PKT_PORTS_2Rs ("CMIC_RPE_PKT_PORTS_2R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_3Rs
#define CMIC_RPE_PKT_PORTS_3Rs ("CMIC_RPE_PKT_PORTS_3R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_4Rs
#define CMIC_RPE_PKT_PORTS_4Rs ("CMIC_RPE_PKT_PORTS_4R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_5Rs
#define CMIC_RPE_PKT_PORTS_5Rs ("CMIC_RPE_PKT_PORTS_5R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_6Rs
#define CMIC_RPE_PKT_PORTS_6Rs ("CMIC_RPE_PKT_PORTS_6R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_7Rs
#define CMIC_RPE_PKT_PORTS_7Rs ("CMIC_RPE_PKT_PORTS_7R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYRs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYRs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYR")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9R")
#endif
#ifndef CMIC_RPE_PKT_REASON_0_TYPERs
#define CMIC_RPE_PKT_REASON_0_TYPERs ("CMIC_RPE_PKT_REASON_0_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_1_TYPERs
#define CMIC_RPE_PKT_REASON_1_TYPERs ("CMIC_RPE_PKT_REASON_1_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_2_TYPERs
#define CMIC_RPE_PKT_REASON_2_TYPERs ("CMIC_RPE_PKT_REASON_2_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_DIRECT_0_TYPERs
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPERs ("CMIC_RPE_PKT_REASON_DIRECT_0_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_DIRECT_1_TYPERs
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPERs ("CMIC_RPE_PKT_REASON_DIRECT_1_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_DIRECT_2_TYPERs
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPERs ("CMIC_RPE_PKT_REASON_DIRECT_2_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_MINI_0_TYPERs
#define CMIC_RPE_PKT_REASON_MINI_0_TYPERs ("CMIC_RPE_PKT_REASON_MINI_0_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_MINI_1_TYPERs
#define CMIC_RPE_PKT_REASON_MINI_1_TYPERs ("CMIC_RPE_PKT_REASON_MINI_1_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_MINI_2_TYPERs
#define CMIC_RPE_PKT_REASON_MINI_2_TYPERs ("CMIC_RPE_PKT_REASON_MINI_2_TYPER")
#endif
#ifndef CMIC_RPE_PKT_RMACRs
#define CMIC_RPE_PKT_RMACRs ("CMIC_RPE_PKT_RMACR")
#endif
#ifndef CMIC_RPE_PKT_RMAC_HIRs
#define CMIC_RPE_PKT_RMAC_HIRs ("CMIC_RPE_PKT_RMAC_HIR")
#endif
#ifndef CMIC_RPE_PKT_RMH0Rs
#define CMIC_RPE_PKT_RMH0Rs ("CMIC_RPE_PKT_RMH0R")
#endif
#ifndef CMIC_RPE_PKT_RMH1Rs
#define CMIC_RPE_PKT_RMH1Rs ("CMIC_RPE_PKT_RMH1R")
#endif
#ifndef CMIC_RPE_PKT_RMH2Rs
#define CMIC_RPE_PKT_RMH2Rs ("CMIC_RPE_PKT_RMH2R")
#endif
#ifndef CMIC_RPE_PKT_RMH3Rs
#define CMIC_RPE_PKT_RMH3Rs ("CMIC_RPE_PKT_RMH3R")
#endif
#ifndef CMIC_RPE_PKT_RMHRs
#define CMIC_RPE_PKT_RMHRs ("CMIC_RPE_PKT_RMHR")
#endif
#ifndef CMIC_RPE_PKT_VLANRs
#define CMIC_RPE_PKT_VLANRs ("CMIC_RPE_PKT_VLANR")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_COSRs
#define CMIC_RPE_SCHAN_SBUSDMA_COSRs ("CMIC_RPE_SCHAN_SBUSDMA_COSR")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_COS_0Rs
#define CMIC_RPE_SCHAN_SBUSDMA_COS_0Rs ("CMIC_RPE_SCHAN_SBUSDMA_COS_0R")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_COS_1Rs
#define CMIC_RPE_SCHAN_SBUSDMA_COS_1Rs ("CMIC_RPE_SCHAN_SBUSDMA_COS_1R")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLRs
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLRs ("CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSRs
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSRs ("CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLRs
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLRs ("CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGRs ("CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0Rs
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0Rs ("CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0R")
#endif
#ifndef CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1Rs
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1Rs ("CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1R")
#endif
#ifndef CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKRs
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKRs ("CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCRs
#define CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCRs ("CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_CONFIGRs
#define CMIC_RPE_SHARED_RXBUF_CONFIGRs ("CMIC_RPE_SHARED_RXBUF_CONFIGR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESRs
#define CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESRs ("CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESRs
#define CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESRs ("CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_ECC_CONTROLRs
#define CMIC_RPE_SHARED_RXBUF_ECC_CONTROLRs ("CMIC_RPE_SHARED_RXBUF_ECC_CONTROLR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_ECC_STATUSRs
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUSRs ("CMIC_RPE_SHARED_RXBUF_ECC_STATUSR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRRs
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRRs ("CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGRs ("CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_TM_CONTROLRs
#define CMIC_RPE_SHARED_RXBUF_TM_CONTROLRs ("CMIC_RPE_SHARED_RXBUF_TM_CONTROLR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESRs
#define CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESRs ("CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESRs
#define CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESRs ("CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_DEBUGRs
#define CMIC_RPE_SHARED_TXBUF_DEBUGRs ("CMIC_RPE_SHARED_TXBUF_DEBUGR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_ECC_CONTROLRs
#define CMIC_RPE_SHARED_TXBUF_ECC_CONTROLRs ("CMIC_RPE_SHARED_TXBUF_ECC_CONTROLR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_ECC_STATUSRs
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUSRs ("CMIC_RPE_SHARED_TXBUF_ECC_STATUSR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRRs
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRRs ("CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSRs
#define CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSRs ("CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSRs
#define CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSRs ("CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGRs
#define CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGRs ("CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLRs
#define CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLRs ("CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTRs
#define CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTRs ("CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTRs
#define CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTRs ("CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTRs
#define CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTRs ("CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTRs
#define CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTRs ("CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTRs
#define CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTRs ("CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_TM_CONTROLRs
#define CMIC_RPE_SHARED_TXBUF_TM_CONTROLRs ("CMIC_RPE_SHARED_TXBUF_TM_CONTROLR")
#endif
#ifndef CMIC_TOP_CONFIGRs
#define CMIC_TOP_CONFIGRs ("CMIC_TOP_CONFIGR")
#endif
#ifndef CMIC_TOP_EPINTF_BUF_DEPTHRs
#define CMIC_TOP_EPINTF_BUF_DEPTHRs ("CMIC_TOP_EPINTF_BUF_DEPTHR")
#endif
#ifndef CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSRs
#define CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSRs ("CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSR")
#endif
#ifndef CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSRs
#define CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSRs ("CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSR")
#endif
#ifndef CMIC_TOP_EP_TO_CPU_HEADER_SIZERs
#define CMIC_TOP_EP_TO_CPU_HEADER_SIZERs ("CMIC_TOP_EP_TO_CPU_HEADER_SIZER")
#endif
#ifndef CMIC_TOP_IPINTF_BUF_DEPTHRs
#define CMIC_TOP_IPINTF_BUF_DEPTHRs ("CMIC_TOP_IPINTF_BUF_DEPTHR")
#endif
#ifndef CMIC_TOP_IPINTF_INTERFACE_CREDITSRs
#define CMIC_TOP_IPINTF_INTERFACE_CREDITSRs ("CMIC_TOP_IPINTF_INTERFACE_CREDITSR")
#endif
#ifndef CMIC_TOP_IPINTF_WRR_ARB_CTRLRs
#define CMIC_TOP_IPINTF_WRR_ARB_CTRLRs ("CMIC_TOP_IPINTF_WRR_ARB_CTRLR")
#endif
#ifndef CMIC_TOP_PKT_COUNT_RXPKTRs
#define CMIC_TOP_PKT_COUNT_RXPKTRs ("CMIC_TOP_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_TOP_PKT_COUNT_RXPKT_DROPRs
#define CMIC_TOP_PKT_COUNT_RXPKT_DROPRs ("CMIC_TOP_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_TOP_PKT_COUNT_RXPKT_ERRRs
#define CMIC_TOP_PKT_COUNT_RXPKT_ERRRs ("CMIC_TOP_PKT_COUNT_RXPKT_ERRR")
#endif
#ifndef CMIC_TOP_PKT_COUNT_TXPKTRs
#define CMIC_TOP_PKT_COUNT_TXPKTRs ("CMIC_TOP_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_TOP_PKT_COUNT_TXPKT_ERRRs
#define CMIC_TOP_PKT_COUNT_TXPKT_ERRRs ("CMIC_TOP_PKT_COUNT_TXPKT_ERRR")
#endif
#ifndef CMIC_TOP_RESERVEDRs
#define CMIC_TOP_RESERVEDRs ("CMIC_TOP_RESERVEDR")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMARs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMARs ("CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAR")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1Rs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1Rs ("CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1R")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANRs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANRs ("CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANR")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMARs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMARs ("CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAR")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1Rs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1Rs ("CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1R")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANRs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANRs ("CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANR")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1Rs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1Rs ("CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAPRs
#define CMIC_TOP_SBUS_RING_MAPRs ("CMIC_TOP_SBUS_RING_MAPR")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_0_7Rs
#define CMIC_TOP_SBUS_RING_MAP_0_7Rs ("CMIC_TOP_SBUS_RING_MAP_0_7R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_104_111Rs
#define CMIC_TOP_SBUS_RING_MAP_104_111Rs ("CMIC_TOP_SBUS_RING_MAP_104_111R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_112_119Rs
#define CMIC_TOP_SBUS_RING_MAP_112_119Rs ("CMIC_TOP_SBUS_RING_MAP_112_119R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_120_127Rs
#define CMIC_TOP_SBUS_RING_MAP_120_127Rs ("CMIC_TOP_SBUS_RING_MAP_120_127R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_16_23Rs
#define CMIC_TOP_SBUS_RING_MAP_16_23Rs ("CMIC_TOP_SBUS_RING_MAP_16_23R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_24_31Rs
#define CMIC_TOP_SBUS_RING_MAP_24_31Rs ("CMIC_TOP_SBUS_RING_MAP_24_31R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_32_39Rs
#define CMIC_TOP_SBUS_RING_MAP_32_39Rs ("CMIC_TOP_SBUS_RING_MAP_32_39R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_40_47Rs
#define CMIC_TOP_SBUS_RING_MAP_40_47Rs ("CMIC_TOP_SBUS_RING_MAP_40_47R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_48_55Rs
#define CMIC_TOP_SBUS_RING_MAP_48_55Rs ("CMIC_TOP_SBUS_RING_MAP_48_55R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_56_63Rs
#define CMIC_TOP_SBUS_RING_MAP_56_63Rs ("CMIC_TOP_SBUS_RING_MAP_56_63R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_64_71Rs
#define CMIC_TOP_SBUS_RING_MAP_64_71Rs ("CMIC_TOP_SBUS_RING_MAP_64_71R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_72_79Rs
#define CMIC_TOP_SBUS_RING_MAP_72_79Rs ("CMIC_TOP_SBUS_RING_MAP_72_79R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_80_87Rs
#define CMIC_TOP_SBUS_RING_MAP_80_87Rs ("CMIC_TOP_SBUS_RING_MAP_80_87R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_88_95Rs
#define CMIC_TOP_SBUS_RING_MAP_88_95Rs ("CMIC_TOP_SBUS_RING_MAP_88_95R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_8_15Rs
#define CMIC_TOP_SBUS_RING_MAP_8_15Rs ("CMIC_TOP_SBUS_RING_MAP_8_15R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_96_103Rs
#define CMIC_TOP_SBUS_RING_MAP_96_103Rs ("CMIC_TOP_SBUS_RING_MAP_96_103R")
#endif
#ifndef CMIC_TOP_SBUS_TIMEOUTRs
#define CMIC_TOP_SBUS_TIMEOUTRs ("CMIC_TOP_SBUS_TIMEOUTR")
#endif
#ifndef CMIC_TOP_STATISTICS_COUNTER_CONTROLRs
#define CMIC_TOP_STATISTICS_COUNTER_CONTROLRs ("CMIC_TOP_STATISTICS_COUNTER_CONTROLR")
#endif
#ifndef CMIC_TOP_STATISTICS_COUNTER_STATUSRs
#define CMIC_TOP_STATISTICS_COUNTER_STATUSRs ("CMIC_TOP_STATISTICS_COUNTER_STATUSR")
#endif
#ifndef CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIRs
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIRs ("CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIR")
#endif
#ifndef CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LORs
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LORs ("CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOR")
#endif
#ifndef CMIC_TOP_STATISTICS_EP_PKT_COUNTRs
#define CMIC_TOP_STATISTICS_EP_PKT_COUNTRs ("CMIC_TOP_STATISTICS_EP_PKT_COUNTR")
#endif
#ifndef CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIRs
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIRs ("CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIR")
#endif
#ifndef CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LORs
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LORs ("CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOR")
#endif
#ifndef CMIC_TOP_STATISTICS_IP_PKT_COUNTRs
#define CMIC_TOP_STATISTICS_IP_PKT_COUNTRs ("CMIC_TOP_STATISTICS_IP_PKT_COUNTR")
#endif
#ifndef CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSRs
#define CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSRs ("CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSR")
#endif
#ifndef CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSRs
#define CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSRs ("CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSR")
#endif
#ifndef CNG_REPORTs
#define CNG_REPORTs ("CNG_REPORT")
#endif
#ifndef CNTAG_DELETE_ON_PRI_MATCHs
#define CNTAG_DELETE_ON_PRI_MATCHs ("CNTAG_DELETE_ON_PRI_MATCH")
#endif
#ifndef COLLECTION_ENABLEs
#define COLLECTION_ENABLEs ("COLLECTION_ENABLE")
#endif
#ifndef COLLECTOR_ENTRY_ERRORs
#define COLLECTOR_ENTRY_ERRORs ("COLLECTOR_ENTRY_ERROR")
#endif
#ifndef COLLECTOR_NOT_EXISTSs
#define COLLECTOR_NOT_EXISTSs ("COLLECTOR_NOT_EXISTS")
#endif
#ifndef COLLECTOR_TYPEs
#define COLLECTOR_TYPEs ("COLLECTOR_TYPE")
#endif
#ifndef COLOR_MODEs
#define COLOR_MODEs ("COLOR_MODE")
#endif
#ifndef COLOR_SPECIFIC_DYNAMIC_LIMITSs
#define COLOR_SPECIFIC_DYNAMIC_LIMITSs ("COLOR_SPECIFIC_DYNAMIC_LIMITS")
#endif
#ifndef COLOR_SPECIFIC_LIMITSs
#define COLOR_SPECIFIC_LIMITSs ("COLOR_SPECIFIC_LIMITS")
#endif
#ifndef COMPARED_STATEs
#define COMPARED_STATEs ("COMPARED_STATE")
#endif
#ifndef COMPARE_STARTs
#define COMPARE_STARTs ("COMPARE_START")
#endif
#ifndef COMPARE_STOPs
#define COMPARE_STOPs ("COMPARE_STOP")
#endif
#ifndef COMPLETEs
#define COMPLETEs ("COMPLETE")
#endif
#ifndef COMPONENT_IDs
#define COMPONENT_IDs ("COMPONENT_ID")
#endif
#ifndef COMP_DSTs
#define COMP_DSTs ("COMP_DST")
#endif
#ifndef COMP_KEY_TYPEs
#define COMP_KEY_TYPEs ("COMP_KEY_TYPE")
#endif
#ifndef COMP_SRCs
#define COMP_SRCs ("COMP_SRC")
#endif
#ifndef CONCATs
#define CONCATs ("CONCAT")
#endif
#ifndef CONCATENATED_PATH_DOWNs
#define CONCATENATED_PATH_DOWNs ("CONCATENATED_PATH_DOWN")
#endif
#ifndef CONDITIONs
#define CONDITIONs ("CONDITION")
#endif
#ifndef CONDITIONALs
#define CONDITIONALs ("CONDITIONAL")
#endif
#ifndef COND_MASKs
#define COND_MASKs ("COND_MASK")
#endif
#ifndef CONFIGs
#define CONFIGs ("CONFIG")
#endif
#ifndef CONFIG_INVALIDs
#define CONFIG_INVALIDs ("CONFIG_INVALID")
#endif
#ifndef CONFIG_VALIDs
#define CONFIG_VALIDs ("CONFIG_VALID")
#endif
#ifndef CONFLICTING_ALPM_BANKSs
#define CONFLICTING_ALPM_BANKSs ("CONFLICTING_ALPM_BANKS")
#endif
#ifndef CONFLICTING_PM_PAIRs
#define CONFLICTING_PM_PAIRs ("CONFLICTING_PM_PAIR")
#endif
#ifndef CONGESTION_MARKEDs
#define CONGESTION_MARKEDs ("CONGESTION_MARKED")
#endif
#ifndef CONGESTION_NOTIFYs
#define CONGESTION_NOTIFYs ("CONGESTION_NOTIFY")
#endif
#ifndef CONTAINER_1_BYTEs
#define CONTAINER_1_BYTEs ("CONTAINER_1_BYTE")
#endif
#ifndef CONTAINER_2_BYTEs
#define CONTAINER_2_BYTEs ("CONTAINER_2_BYTE")
#endif
#ifndef CONTAINER_4_BYTEs
#define CONTAINER_4_BYTEs ("CONTAINER_4_BYTE")
#endif
#ifndef CONTROLs
#define CONTROLs ("CONTROL")
#endif
#ifndef CONTROL_DETECTION_TIME_EXPIREDs
#define CONTROL_DETECTION_TIME_EXPIREDs ("CONTROL_DETECTION_TIME_EXPIRED")
#endif
#ifndef CONTROL_ENTRY_ERRORs
#define CONTROL_ENTRY_ERRORs ("CONTROL_ENTRY_ERROR")
#endif
#ifndef CONTROL_PASSs
#define CONTROL_PASSs ("CONTROL_PASS")
#endif
#ifndef CONTROL_PKTs
#define CONTROL_PKTs ("CONTROL_PKT")
#endif
#ifndef CONTROL_PKT_TYPEs
#define CONTROL_PKT_TYPEs ("CONTROL_PKT_TYPE")
#endif
#ifndef CONTROL_PLANE_INDEPENDENCEs
#define CONTROL_PLANE_INDEPENDENCEs ("CONTROL_PLANE_INDEPENDENCE")
#endif
#ifndef COPY_TO_CPUs
#define COPY_TO_CPUs ("COPY_TO_CPU")
#endif
#ifndef CORE_CLK_FREQs
#define CORE_CLK_FREQs ("CORE_CLK_FREQ")
#endif
#ifndef CORE_INDEXs
#define CORE_INDEXs ("CORE_INDEX")
#endif
#ifndef CORE_INSTANCEs
#define CORE_INSTANCEs ("CORE_INSTANCE")
#endif
#ifndef CORRECTION_FIELDs
#define CORRECTION_FIELDs ("CORRECTION_FIELD")
#endif
#ifndef COSs
#define COSs ("COS")
#endif
#ifndef COS_BMAP_LOSSLESS0s
#define COS_BMAP_LOSSLESS0s ("COS_BMAP_LOSSLESS0")
#endif
#ifndef COS_BMAP_LOSSLESS1s
#define COS_BMAP_LOSSLESS1s ("COS_BMAP_LOSSLESS1")
#endif
#ifndef COS_LISTs
#define COS_LISTs ("COS_LIST")
#endif
#ifndef COUNTER_COLLECT_DISABLEDs
#define COUNTER_COLLECT_DISABLEDs ("COUNTER_COLLECT_DISABLED")
#endif
#ifndef CPUs
#define CPUs ("CPU")
#endif
#ifndef CPU_COSs
#define CPU_COSs ("CPU_COS")
#endif
#ifndef CPU_COS_STRENGTHs
#define CPU_COS_STRENGTHs ("CPU_COS_STRENGTH")
#endif
#ifndef CPU_MASQUERADEs
#define CPU_MASQUERADEs ("CPU_MASQUERADE")
#endif
#ifndef CPU_OVERRIDEs
#define CPU_OVERRIDEs ("CPU_OVERRIDE")
#endif
#ifndef CPU_Q_CELLSs
#define CPU_Q_CELLSs ("CPU_Q_CELLS")
#endif
#ifndef CPU_Q_HI_PRIs
#define CPU_Q_HI_PRIs ("CPU_Q_HI_PRI")
#endif
#ifndef CPU_REASONs
#define CPU_REASONs ("CPU_REASON")
#endif
#ifndef CPU_REASON_MASKs
#define CPU_REASON_MASKs ("CPU_REASON_MASK")
#endif
#ifndef CPU_SERVICE_POOLs
#define CPU_SERVICE_POOLs ("CPU_SERVICE_POOL")
#endif
#ifndef CRC16_BISYNCs
#define CRC16_BISYNCs ("CRC16_BISYNC")
#endif
#ifndef CRC16_BISYNC_AND_XOR1s
#define CRC16_BISYNC_AND_XOR1s ("CRC16_BISYNC_AND_XOR1")
#endif
#ifndef CRC16_BISYNC_AND_XOR2s
#define CRC16_BISYNC_AND_XOR2s ("CRC16_BISYNC_AND_XOR2")
#endif
#ifndef CRC16_BISYNC_AND_XOR4s
#define CRC16_BISYNC_AND_XOR4s ("CRC16_BISYNC_AND_XOR4")
#endif
#ifndef CRC16_BISYNC_AND_XOR8s
#define CRC16_BISYNC_AND_XOR8s ("CRC16_BISYNC_AND_XOR8")
#endif
#ifndef CRC16_CCITTs
#define CRC16_CCITTs ("CRC16_CCITT")
#endif
#ifndef CRC32A_CRC32Bs
#define CRC32A_CRC32Bs ("CRC32A_CRC32B")
#endif
#ifndef CRC32_ETH_HIs
#define CRC32_ETH_HIs ("CRC32_ETH_HI")
#endif
#ifndef CRC32_ETH_LOs
#define CRC32_ETH_LOs ("CRC32_ETH_LO")
#endif
#ifndef CRC32_HIs
#define CRC32_HIs ("CRC32_HI")
#endif
#ifndef CRC32_KOOPMAN_HIs
#define CRC32_KOOPMAN_HIs ("CRC32_KOOPMAN_HI")
#endif
#ifndef CRC32_KOOPMAN_LOs
#define CRC32_KOOPMAN_LOs ("CRC32_KOOPMAN_LO")
#endif
#ifndef CRC32_LOs
#define CRC32_LOs ("CRC32_LO")
#endif
#ifndef CRU_CONTROLRs
#define CRU_CONTROLRs ("CRU_CONTROLR")
#endif
#ifndef CTHs
#define CTHs ("CTH")
#endif
#ifndef CTR_A_LOWERs
#define CTR_A_LOWERs ("CTR_A_LOWER")
#endif
#ifndef CTR_A_UPPERs
#define CTR_A_UPPERs ("CTR_A_UPPER")
#endif
#ifndef CTR_Bs
#define CTR_Bs ("CTR_B")
#endif
#ifndef CTR_CONTROLs
#define CTR_CONTROLs ("CTR_CONTROL")
#endif
#ifndef CTR_ECNs
#define CTR_ECNs ("CTR_ECN")
#endif
#ifndef CTR_EFLEX_CONFIGs
#define CTR_EFLEX_CONFIGs ("CTR_EFLEX_CONFIG")
#endif
#ifndef CTR_EFLEX_INDEXs
#define CTR_EFLEX_INDEXs ("CTR_EFLEX_INDEX")
#endif
#ifndef CTR_EGR_DROP_EVENTs
#define CTR_EGR_DROP_EVENTs ("CTR_EGR_DROP_EVENT")
#endif
#ifndef CTR_EGR_DROP_EVENT_IDs
#define CTR_EGR_DROP_EVENT_IDs ("CTR_EGR_DROP_EVENT_ID")
#endif
#ifndef CTR_EGR_EFLEX_ACTIONs
#define CTR_EGR_EFLEX_ACTIONs ("CTR_EGR_EFLEX_ACTION")
#endif
#ifndef CTR_EGR_EFLEX_ACTION_PROFILE_IDs
#define CTR_EGR_EFLEX_ACTION_PROFILE_IDs ("CTR_EGR_EFLEX_ACTION_PROFILE_ID")
#endif
#ifndef CTR_EGR_EFLEX_ACTION_PROFILE_INFOs
#define CTR_EGR_EFLEX_ACTION_PROFILE_INFOs ("CTR_EGR_EFLEX_ACTION_PROFILE_INFO")
#endif
#ifndef CTR_EGR_EFLEX_BITP_PROFILEs
#define CTR_EGR_EFLEX_BITP_PROFILEs ("CTR_EGR_EFLEX_BITP_PROFILE")
#endif
#ifndef CTR_EGR_EFLEX_ERROR_STATSs
#define CTR_EGR_EFLEX_ERROR_STATSs ("CTR_EGR_EFLEX_ERROR_STATS")
#endif
#ifndef CTR_EGR_EFLEX_GROUP_ACTION_PROFILEs
#define CTR_EGR_EFLEX_GROUP_ACTION_PROFILEs ("CTR_EGR_EFLEX_GROUP_ACTION_PROFILE")
#endif
#ifndef CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_IDs
#define CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_IDs ("CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_ID")
#endif
#ifndef CTR_EGR_EFLEX_HITBIT_CONTROLs
#define CTR_EGR_EFLEX_HITBIT_CONTROLs ("CTR_EGR_EFLEX_HITBIT_CONTROL")
#endif
#ifndef CTR_EGR_EFLEX_OPERAND_PROFILEs
#define CTR_EGR_EFLEX_OPERAND_PROFILEs ("CTR_EGR_EFLEX_OPERAND_PROFILE")
#endif
#ifndef CTR_EGR_EFLEX_OPERAND_PROFILE_IDs
#define CTR_EGR_EFLEX_OPERAND_PROFILE_IDs ("CTR_EGR_EFLEX_OPERAND_PROFILE_ID")
#endif
#ifndef CTR_EGR_EFLEX_OPERAND_PROFILE_INFOs
#define CTR_EGR_EFLEX_OPERAND_PROFILE_INFOs ("CTR_EGR_EFLEX_OPERAND_PROFILE_INFO")
#endif
#ifndef CTR_EGR_EFLEX_OPERMODE_PIPEUNIQUEs
#define CTR_EGR_EFLEX_OPERMODE_PIPEUNIQUEs ("CTR_EGR_EFLEX_OPERMODE_PIPEUNIQUE")
#endif
#ifndef CTR_EGR_EFLEX_RANGE_CHK_PROFILEs
#define CTR_EGR_EFLEX_RANGE_CHK_PROFILEs ("CTR_EGR_EFLEX_RANGE_CHK_PROFILE")
#endif
#ifndef CTR_EGR_EFLEX_RANGE_CHK_PROFILE_IDs
#define CTR_EGR_EFLEX_RANGE_CHK_PROFILE_IDs ("CTR_EGR_EFLEX_RANGE_CHK_PROFILE_ID")
#endif
#ifndef CTR_EGR_EFLEX_RANGE_CHK_PROFILE_INFOs
#define CTR_EGR_EFLEX_RANGE_CHK_PROFILE_INFOs ("CTR_EGR_EFLEX_RANGE_CHK_PROFILE_INFO")
#endif
#ifndef CTR_EGR_EFLEX_STATSs
#define CTR_EGR_EFLEX_STATSs ("CTR_EGR_EFLEX_STATS")
#endif
#ifndef CTR_EGR_EFLEX_TRIGGERs
#define CTR_EGR_EFLEX_TRIGGERs ("CTR_EGR_EFLEX_TRIGGER")
#endif
#ifndef CTR_EGR_FLEX_BASE_INDEXs
#define CTR_EGR_FLEX_BASE_INDEXs ("CTR_EGR_FLEX_BASE_INDEX")
#endif
#ifndef CTR_EGR_FLEX_OFFSET_MODEs
#define CTR_EGR_FLEX_OFFSET_MODEs ("CTR_EGR_FLEX_OFFSET_MODE")
#endif
#ifndef CTR_EGR_FLEX_POOL_CONTROLs
#define CTR_EGR_FLEX_POOL_CONTROLs ("CTR_EGR_FLEX_POOL_CONTROL")
#endif
#ifndef CTR_EGR_FLEX_POOL_IDs
#define CTR_EGR_FLEX_POOL_IDs ("CTR_EGR_FLEX_POOL_ID")
#endif
#ifndef CTR_EGR_FLEX_POOL_INFOs
#define CTR_EGR_FLEX_POOL_INFOs ("CTR_EGR_FLEX_POOL_INFO")
#endif
#ifndef CTR_EGR_FLEX_POOL_INFO_IDs
#define CTR_EGR_FLEX_POOL_INFO_IDs ("CTR_EGR_FLEX_POOL_INFO_ID")
#endif
#ifndef CTR_EGR_FLEX_POOL_NUMBERs
#define CTR_EGR_FLEX_POOL_NUMBERs ("CTR_EGR_FLEX_POOL_NUMBER")
#endif
#ifndef CTR_EGR_MC_Qs
#define CTR_EGR_MC_Qs ("CTR_EGR_MC_Q")
#endif
#ifndef CTR_EGR_Q_CONTROLs
#define CTR_EGR_Q_CONTROLs ("CTR_EGR_Q_CONTROL")
#endif
#ifndef CTR_EGR_TM_BST_MC_Qs
#define CTR_EGR_TM_BST_MC_Qs ("CTR_EGR_TM_BST_MC_Q")
#endif
#ifndef CTR_EGR_TM_BST_PORT_SERVICE_POOLs
#define CTR_EGR_TM_BST_PORT_SERVICE_POOLs ("CTR_EGR_TM_BST_PORT_SERVICE_POOL")
#endif
#ifndef CTR_EGR_TM_BST_SERVICE_POOLs
#define CTR_EGR_TM_BST_SERVICE_POOLs ("CTR_EGR_TM_BST_SERVICE_POOL")
#endif
#ifndef CTR_EGR_TM_BST_UC_Qs
#define CTR_EGR_TM_BST_UC_Qs ("CTR_EGR_TM_BST_UC_Q")
#endif
#ifndef CTR_EGR_TM_PORTs
#define CTR_EGR_TM_PORTs ("CTR_EGR_TM_PORT")
#endif
#ifndef CTR_EGR_TM_PORT_DROPs
#define CTR_EGR_TM_PORT_DROPs ("CTR_EGR_TM_PORT_DROP")
#endif
#ifndef CTR_EGR_TM_PORT_SERVICE_POOLs
#define CTR_EGR_TM_PORT_SERVICE_POOLs ("CTR_EGR_TM_PORT_SERVICE_POOL")
#endif
#ifndef CTR_EGR_TM_SERVICE_POOLs
#define CTR_EGR_TM_SERVICE_POOLs ("CTR_EGR_TM_SERVICE_POOL")
#endif
#ifndef CTR_EGR_TRACE_EVENTs
#define CTR_EGR_TRACE_EVENTs ("CTR_EGR_TRACE_EVENT")
#endif
#ifndef CTR_EGR_TRACE_EVENT_IDs
#define CTR_EGR_TRACE_EVENT_IDs ("CTR_EGR_TRACE_EVENT_ID")
#endif
#ifndef CTR_EGR_UC_Qs
#define CTR_EGR_UC_Qs ("CTR_EGR_UC_Q")
#endif
#ifndef CTR_ETRAPs
#define CTR_ETRAPs ("CTR_ETRAP")
#endif
#ifndef CTR_EVENT_SYNC_STATEs
#define CTR_EVENT_SYNC_STATEs ("CTR_EVENT_SYNC_STATE")
#endif
#ifndef CTR_EVENT_SYNC_STATE_CONTROLs
#define CTR_EVENT_SYNC_STATE_CONTROLs ("CTR_EVENT_SYNC_STATE_CONTROL")
#endif
#ifndef CTR_EVENT_SYNC_STATE_CONTROL_IDs
#define CTR_EVENT_SYNC_STATE_CONTROL_IDs ("CTR_EVENT_SYNC_STATE_CONTROL_ID")
#endif
#ifndef CTR_EVENT_SYNC_STATE_IDs
#define CTR_EVENT_SYNC_STATE_IDs ("CTR_EVENT_SYNC_STATE_ID")
#endif
#ifndef CTR_ING_DROP_EVENTs
#define CTR_ING_DROP_EVENTs ("CTR_ING_DROP_EVENT")
#endif
#ifndef CTR_ING_DROP_EVENT_IDs
#define CTR_ING_DROP_EVENT_IDs ("CTR_ING_DROP_EVENT_ID")
#endif
#ifndef CTR_ING_EFLEX_ACTIONs
#define CTR_ING_EFLEX_ACTIONs ("CTR_ING_EFLEX_ACTION")
#endif
#ifndef CTR_ING_EFLEX_ACTION_PROFILE_IDs
#define CTR_ING_EFLEX_ACTION_PROFILE_IDs ("CTR_ING_EFLEX_ACTION_PROFILE_ID")
#endif
#ifndef CTR_ING_EFLEX_ACTION_PROFILE_INFOs
#define CTR_ING_EFLEX_ACTION_PROFILE_INFOs ("CTR_ING_EFLEX_ACTION_PROFILE_INFO")
#endif
#ifndef CTR_ING_EFLEX_BITP_PROFILEs
#define CTR_ING_EFLEX_BITP_PROFILEs ("CTR_ING_EFLEX_BITP_PROFILE")
#endif
#ifndef CTR_ING_EFLEX_ERROR_STATSs
#define CTR_ING_EFLEX_ERROR_STATSs ("CTR_ING_EFLEX_ERROR_STATS")
#endif
#ifndef CTR_ING_EFLEX_GROUP_ACTION_PROFILEs
#define CTR_ING_EFLEX_GROUP_ACTION_PROFILEs ("CTR_ING_EFLEX_GROUP_ACTION_PROFILE")
#endif
#ifndef CTR_ING_EFLEX_GROUP_ACTION_PROFILE_IDs
#define CTR_ING_EFLEX_GROUP_ACTION_PROFILE_IDs ("CTR_ING_EFLEX_GROUP_ACTION_PROFILE_ID")
#endif
#ifndef CTR_ING_EFLEX_HITBIT_CONTROLs
#define CTR_ING_EFLEX_HITBIT_CONTROLs ("CTR_ING_EFLEX_HITBIT_CONTROL")
#endif
#ifndef CTR_ING_EFLEX_OPERAND_PROFILEs
#define CTR_ING_EFLEX_OPERAND_PROFILEs ("CTR_ING_EFLEX_OPERAND_PROFILE")
#endif
#ifndef CTR_ING_EFLEX_OPERAND_PROFILE_IDs
#define CTR_ING_EFLEX_OPERAND_PROFILE_IDs ("CTR_ING_EFLEX_OPERAND_PROFILE_ID")
#endif
#ifndef CTR_ING_EFLEX_OPERAND_PROFILE_INFOs
#define CTR_ING_EFLEX_OPERAND_PROFILE_INFOs ("CTR_ING_EFLEX_OPERAND_PROFILE_INFO")
#endif
#ifndef CTR_ING_EFLEX_OPERMODE_PIPEUNIQUEs
#define CTR_ING_EFLEX_OPERMODE_PIPEUNIQUEs ("CTR_ING_EFLEX_OPERMODE_PIPEUNIQUE")
#endif
#ifndef CTR_ING_EFLEX_RANGE_CHK_PROFILEs
#define CTR_ING_EFLEX_RANGE_CHK_PROFILEs ("CTR_ING_EFLEX_RANGE_CHK_PROFILE")
#endif
#ifndef CTR_ING_EFLEX_RANGE_CHK_PROFILE_IDs
#define CTR_ING_EFLEX_RANGE_CHK_PROFILE_IDs ("CTR_ING_EFLEX_RANGE_CHK_PROFILE_ID")
#endif
#ifndef CTR_ING_EFLEX_RANGE_CHK_PROFILE_INFOs
#define CTR_ING_EFLEX_RANGE_CHK_PROFILE_INFOs ("CTR_ING_EFLEX_RANGE_CHK_PROFILE_INFO")
#endif
#ifndef CTR_ING_EFLEX_STATSs
#define CTR_ING_EFLEX_STATSs ("CTR_ING_EFLEX_STATS")
#endif
#ifndef CTR_ING_EFLEX_TRIGGERs
#define CTR_ING_EFLEX_TRIGGERs ("CTR_ING_EFLEX_TRIGGER")
#endif
#ifndef CTR_ING_FLEX_ACTION_PROFILE_ID_NOT_EXISTSs
#define CTR_ING_FLEX_ACTION_PROFILE_ID_NOT_EXISTSs ("CTR_ING_FLEX_ACTION_PROFILE_ID_NOT_EXISTS")
#endif
#ifndef CTR_ING_FLEX_BASE_INDEXs
#define CTR_ING_FLEX_BASE_INDEXs ("CTR_ING_FLEX_BASE_INDEX")
#endif
#ifndef CTR_ING_FLEX_OFFSET_MODEs
#define CTR_ING_FLEX_OFFSET_MODEs ("CTR_ING_FLEX_OFFSET_MODE")
#endif
#ifndef CTR_ING_FLEX_POOLS_NOT_SUFFICIENTs
#define CTR_ING_FLEX_POOLS_NOT_SUFFICIENTs ("CTR_ING_FLEX_POOLS_NOT_SUFFICIENT")
#endif
#ifndef CTR_ING_FLEX_POOL_CONTROLs
#define CTR_ING_FLEX_POOL_CONTROLs ("CTR_ING_FLEX_POOL_CONTROL")
#endif
#ifndef CTR_ING_FLEX_POOL_IDs
#define CTR_ING_FLEX_POOL_IDs ("CTR_ING_FLEX_POOL_ID")
#endif
#ifndef CTR_ING_FLEX_POOL_INFOs
#define CTR_ING_FLEX_POOL_INFOs ("CTR_ING_FLEX_POOL_INFO")
#endif
#ifndef CTR_ING_FLEX_POOL_INFO_IDs
#define CTR_ING_FLEX_POOL_INFO_IDs ("CTR_ING_FLEX_POOL_INFO_ID")
#endif
#ifndef CTR_ING_FLEX_POOL_NUMBERs
#define CTR_ING_FLEX_POOL_NUMBERs ("CTR_ING_FLEX_POOL_NUMBER")
#endif
#ifndef CTR_ING_TM_BST_PORT_PRI_GRPs
#define CTR_ING_TM_BST_PORT_PRI_GRPs ("CTR_ING_TM_BST_PORT_PRI_GRP")
#endif
#ifndef CTR_ING_TM_BST_PORT_SERVICE_POOLs
#define CTR_ING_TM_BST_PORT_SERVICE_POOLs ("CTR_ING_TM_BST_PORT_SERVICE_POOL")
#endif
#ifndef CTR_ING_TM_BST_SERVICE_POOLs
#define CTR_ING_TM_BST_SERVICE_POOLs ("CTR_ING_TM_BST_SERVICE_POOL")
#endif
#ifndef CTR_ING_TM_HEADROOM_POOLs
#define CTR_ING_TM_HEADROOM_POOLs ("CTR_ING_TM_HEADROOM_POOL")
#endif
#ifndef CTR_ING_TM_PORT_PRI_GRPs
#define CTR_ING_TM_PORT_PRI_GRPs ("CTR_ING_TM_PORT_PRI_GRP")
#endif
#ifndef CTR_ING_TM_PORT_UC_DROPs
#define CTR_ING_TM_PORT_UC_DROPs ("CTR_ING_TM_PORT_UC_DROP")
#endif
#ifndef CTR_ING_TM_SERVICE_POOLs
#define CTR_ING_TM_SERVICE_POOLs ("CTR_ING_TM_SERVICE_POOL")
#endif
#ifndef CTR_ING_TM_THD_HEADROOM_POOL_LOSSLESS_UC_DROPs
#define CTR_ING_TM_THD_HEADROOM_POOL_LOSSLESS_UC_DROPs ("CTR_ING_TM_THD_HEADROOM_POOL_LOSSLESS_UC_DROP")
#endif
#ifndef CTR_ING_TM_THD_PORT_SERVICE_POOLs
#define CTR_ING_TM_THD_PORT_SERVICE_POOLs ("CTR_ING_TM_THD_PORT_SERVICE_POOL")
#endif
#ifndef CTR_ING_TRACE_EVENTs
#define CTR_ING_TRACE_EVENTs ("CTR_ING_TRACE_EVENT")
#endif
#ifndef CTR_ING_TRACE_EVENT_IDs
#define CTR_ING_TRACE_EVENT_IDs ("CTR_ING_TRACE_EVENT_ID")
#endif
#ifndef CTR_MACs
#define CTR_MACs ("CTR_MAC")
#endif
#ifndef CTR_MAC_ERRs
#define CTR_MAC_ERRs ("CTR_MAC_ERR")
#endif
#ifndef CTR_MIRRORs
#define CTR_MIRRORs ("CTR_MIRROR")
#endif
#ifndef CTR_TM_BST_DEVICEs
#define CTR_TM_BST_DEVICEs ("CTR_TM_BST_DEVICE")
#endif
#ifndef CTR_TM_BST_REPL_Q_GLOBALs
#define CTR_TM_BST_REPL_Q_GLOBALs ("CTR_TM_BST_REPL_Q_GLOBAL")
#endif
#ifndef CTR_TM_BST_REPL_Q_PRI_QUEUEs
#define CTR_TM_BST_REPL_Q_PRI_QUEUEs ("CTR_TM_BST_REPL_Q_PRI_QUEUE")
#endif
#ifndef CTR_TM_BUFFER_POOL_DROPs
#define CTR_TM_BUFFER_POOL_DROPs ("CTR_TM_BUFFER_POOL_DROP")
#endif
#ifndef CTR_TM_MC_Q_DROPs
#define CTR_TM_MC_Q_DROPs ("CTR_TM_MC_Q_DROP")
#endif
#ifndef CTR_TM_MIRROR_ON_DROP_BUFFER_POOLs
#define CTR_TM_MIRROR_ON_DROP_BUFFER_POOLs ("CTR_TM_MIRROR_ON_DROP_BUFFER_POOL")
#endif
#ifndef CTR_TM_OBM_PORT_DROPs
#define CTR_TM_OBM_PORT_DROPs ("CTR_TM_OBM_PORT_DROP")
#endif
#ifndef CTR_TM_OBM_PORT_FLOW_CTRLs
#define CTR_TM_OBM_PORT_FLOW_CTRLs ("CTR_TM_OBM_PORT_FLOW_CTRL")
#endif
#ifndef CTR_TM_OBM_PORT_USAGEs
#define CTR_TM_OBM_PORT_USAGEs ("CTR_TM_OBM_PORT_USAGE")
#endif
#ifndef CTR_TM_REPL_Qs
#define CTR_TM_REPL_Qs ("CTR_TM_REPL_Q")
#endif
#ifndef CTR_TM_REPL_Q_DROPs
#define CTR_TM_REPL_Q_DROPs ("CTR_TM_REPL_Q_DROP")
#endif
#ifndef CTR_TM_REPL_Q_SERVICE_POOLs
#define CTR_TM_REPL_Q_SERVICE_POOLs ("CTR_TM_REPL_Q_SERVICE_POOL")
#endif
#ifndef CTR_TM_THD_MC_Qs
#define CTR_TM_THD_MC_Qs ("CTR_TM_THD_MC_Q")
#endif
#ifndef CTR_TM_THD_Q_GRPs
#define CTR_TM_THD_Q_GRPs ("CTR_TM_THD_Q_GRP")
#endif
#ifndef CTR_TM_THD_UC_Qs
#define CTR_TM_THD_UC_Qs ("CTR_TM_THD_UC_Q")
#endif
#ifndef CTR_TM_UC_Q_DROPs
#define CTR_TM_UC_Q_DROPs ("CTR_TM_UC_Q_DROP")
#endif
#ifndef CURRENT_AVAILABLE_CELLSs
#define CURRENT_AVAILABLE_CELLSs ("CURRENT_AVAILABLE_CELLS")
#endif
#ifndef CURRENT_Q_SIZEs
#define CURRENT_Q_SIZEs ("CURRENT_Q_SIZE")
#endif
#ifndef CURRENT_USAGE_CELLSs
#define CURRENT_USAGE_CELLSs ("CURRENT_USAGE_CELLS")
#endif
#ifndef CUSTOMs
#define CUSTOMs ("CUSTOM")
#endif
#ifndef CUT_THROUGHs
#define CUT_THROUGHs ("CUT_THROUGH")
#endif
#ifndef CUT_THROUGH_CLASSs
#define CUT_THROUGH_CLASSs ("CUT_THROUGH_CLASS")
#endif
#ifndef CUT_THROUGH_CLASS_100Gs
#define CUT_THROUGH_CLASS_100Gs ("CUT_THROUGH_CLASS_100G")
#endif
#ifndef CUT_THROUGH_CLASS_10Gs
#define CUT_THROUGH_CLASS_10Gs ("CUT_THROUGH_CLASS_10G")
#endif
#ifndef CUT_THROUGH_CLASS_200Gs
#define CUT_THROUGH_CLASS_200Gs ("CUT_THROUGH_CLASS_200G")
#endif
#ifndef CUT_THROUGH_CLASS_25Gs
#define CUT_THROUGH_CLASS_25Gs ("CUT_THROUGH_CLASS_25G")
#endif
#ifndef CUT_THROUGH_CLASS_400Gs
#define CUT_THROUGH_CLASS_400Gs ("CUT_THROUGH_CLASS_400G")
#endif
#ifndef CUT_THROUGH_CLASS_40Gs
#define CUT_THROUGH_CLASS_40Gs ("CUT_THROUGH_CLASS_40G")
#endif
#ifndef CUT_THROUGH_CLASS_50Gs
#define CUT_THROUGH_CLASS_50Gs ("CUT_THROUGH_CLASS_50G")
#endif
#ifndef CW_LOWER_CLEARs
#define CW_LOWER_CLEARs ("CW_LOWER_CLEAR")
#endif
#ifndef CW_PRESENTs
#define CW_PRESENTs ("CW_PRESENT")
#endif
#ifndef CW_UPPER_CLEARs
#define CW_UPPER_CLEARs ("CW_UPPER_CLEAR")
#endif
#ifndef DATA_BYTE_COUNTs
#define DATA_BYTE_COUNTs ("DATA_BYTE_COUNT")
#endif
#ifndef DATA_FLOW_START_TIMESTAMP_MSECSs
#define DATA_FLOW_START_TIMESTAMP_MSECSs ("DATA_FLOW_START_TIMESTAMP_MSECS")
#endif
#ifndef DATA_OBSERVATION_TIMESTAMP_MSECSs
#define DATA_OBSERVATION_TIMESTAMP_MSECSs ("DATA_OBSERVATION_TIMESTAMP_MSECS")
#endif
#ifndef DATA_PKT_COUNTs
#define DATA_PKT_COUNTs ("DATA_PKT_COUNT")
#endif
#ifndef DBs
#define DBs ("DB")
#endif
#ifndef DB_LEVEL_1_BLOCK_0s
#define DB_LEVEL_1_BLOCK_0s ("DB_LEVEL_1_BLOCK_0")
#endif
#ifndef DB_LEVEL_1_BLOCK_1s
#define DB_LEVEL_1_BLOCK_1s ("DB_LEVEL_1_BLOCK_1")
#endif
#ifndef DB_LEVEL_1_BLOCK_2s
#define DB_LEVEL_1_BLOCK_2s ("DB_LEVEL_1_BLOCK_2")
#endif
#ifndef DB_LEVEL_1_BLOCK_3s
#define DB_LEVEL_1_BLOCK_3s ("DB_LEVEL_1_BLOCK_3")
#endif
#ifndef DB_LEVEL_1_BLOCK_4s
#define DB_LEVEL_1_BLOCK_4s ("DB_LEVEL_1_BLOCK_4")
#endif
#ifndef DB_LEVEL_1_BLOCK_5s
#define DB_LEVEL_1_BLOCK_5s ("DB_LEVEL_1_BLOCK_5")
#endif
#ifndef DB_LEVEL_1_BLOCK_6s
#define DB_LEVEL_1_BLOCK_6s ("DB_LEVEL_1_BLOCK_6")
#endif
#ifndef DB_LEVEL_1_BLOCK_7s
#define DB_LEVEL_1_BLOCK_7s ("DB_LEVEL_1_BLOCK_7")
#endif
#ifndef DB_LEVEL_1_BLOCK_8s
#define DB_LEVEL_1_BLOCK_8s ("DB_LEVEL_1_BLOCK_8")
#endif
#ifndef DB_LEVEL_1_BLOCK_9s
#define DB_LEVEL_1_BLOCK_9s ("DB_LEVEL_1_BLOCK_9")
#endif
#ifndef DEADLOCK_RECOVERYs
#define DEADLOCK_RECOVERYs ("DEADLOCK_RECOVERY")
#endif
#ifndef DECAP_LOOKUP_LABELs
#define DECAP_LOOKUP_LABELs ("DECAP_LOOKUP_LABEL")
#endif
#ifndef DEFAULTs
#define DEFAULTs ("DEFAULT")
#endif
#ifndef DEFAULT_MTUs
#define DEFAULT_MTUs ("DEFAULT_MTU")
#endif
#ifndef DEFAULT_PKT_PRIs
#define DEFAULT_PKT_PRIs ("DEFAULT_PKT_PRI")
#endif
#ifndef DELETEs
#define DELETEs ("DELETE")
#endif
#ifndef DELETE_OPCODEs
#define DELETE_OPCODEs ("DELETE_OPCODE")
#endif
#ifndef DEMANDs
#define DEMANDs ("DEMAND")
#endif
#ifndef DEMOTION_FILTER_INCR_RATEs
#define DEMOTION_FILTER_INCR_RATEs ("DEMOTION_FILTER_INCR_RATE")
#endif
#ifndef DEMOTION_FILTER_MONITOR_INTERVAL_USECSs
#define DEMOTION_FILTER_MONITOR_INTERVAL_USECSs ("DEMOTION_FILTER_MONITOR_INTERVAL_USECS")
#endif
#ifndef DEMOTION_FILTER_RATE_HIGH_THRESHOLD_KBITS_SECs
#define DEMOTION_FILTER_RATE_HIGH_THRESHOLD_KBITS_SECs ("DEMOTION_FILTER_RATE_HIGH_THRESHOLD_KBITS_SEC")
#endif
#ifndef DEMOTION_FILTER_RATE_LOW_THRESHOLD_KBITS_SECs
#define DEMOTION_FILTER_RATE_LOW_THRESHOLD_KBITS_SECs ("DEMOTION_FILTER_RATE_LOW_THRESHOLD_KBITS_SEC")
#endif
#ifndef DEMOTION_FILTER_SIZE_THRESHOLD_BYTESs
#define DEMOTION_FILTER_SIZE_THRESHOLD_BYTESs ("DEMOTION_FILTER_SIZE_THRESHOLD_BYTES")
#endif
#ifndef DESTINATIONs
#define DESTINATIONs ("DESTINATION")
#endif
#ifndef DESTINATION_MASKs
#define DESTINATION_MASKs ("DESTINATION_MASK")
#endif
#ifndef DESTINATION_TYPEs
#define DESTINATION_TYPEs ("DESTINATION_TYPE")
#endif
#ifndef DESTINATION_TYPE_MATCHs
#define DESTINATION_TYPE_MATCHs ("DESTINATION_TYPE_MATCH")
#endif
#ifndef DESTINATION_TYPE_NON_MATCHs
#define DESTINATION_TYPE_NON_MATCHs ("DESTINATION_TYPE_NON_MATCH")
#endif
#ifndef DEST_ADDRs
#define DEST_ADDRs ("DEST_ADDR")
#endif
#ifndef DEST_INDEX_SELs
#define DEST_INDEX_SELs ("DEST_INDEX_SEL")
#endif
#ifndef DETECTION_TIMERs
#define DETECTION_TIMERs ("DETECTION_TIMER")
#endif
#ifndef DETECTION_TIMER_GRANULARITYs
#define DETECTION_TIMER_GRANULARITYs ("DETECTION_TIMER_GRANULARITY")
#endif
#ifndef DETECT_MULTIPLIERs
#define DETECT_MULTIPLIERs ("DETECT_MULTIPLIER")
#endif
#ifndef DEVICEs
#define DEVICEs ("DEVICE")
#endif
#ifndef DEVICE_CONFIGs
#define DEVICE_CONFIGs ("DEVICE_CONFIG")
#endif
#ifndef DEVICE_EM_BANKs
#define DEVICE_EM_BANKs ("DEVICE_EM_BANK")
#endif
#ifndef DEVICE_EM_BANK_IDs
#define DEVICE_EM_BANK_IDs ("DEVICE_EM_BANK_ID")
#endif
#ifndef DEVICE_EM_BANK_INFOs
#define DEVICE_EM_BANK_INFOs ("DEVICE_EM_BANK_INFO")
#endif
#ifndef DEVICE_EM_BANK_PAIRs
#define DEVICE_EM_BANK_PAIRs ("DEVICE_EM_BANK_PAIR")
#endif
#ifndef DEVICE_EM_GROUPs
#define DEVICE_EM_GROUPs ("DEVICE_EM_GROUP")
#endif
#ifndef DEVICE_EM_GROUP_IDs
#define DEVICE_EM_GROUP_IDs ("DEVICE_EM_GROUP_ID")
#endif
#ifndef DEVICE_EM_GROUP_INFOs
#define DEVICE_EM_GROUP_INFOs ("DEVICE_EM_GROUP_INFO")
#endif
#ifndef DEVICE_EM_TILEs
#define DEVICE_EM_TILEs ("DEVICE_EM_TILE")
#endif
#ifndef DEVICE_EM_TILE_IDs
#define DEVICE_EM_TILE_IDs ("DEVICE_EM_TILE_ID")
#endif
#ifndef DEVICE_EM_TILE_INFOs
#define DEVICE_EM_TILE_INFOs ("DEVICE_EM_TILE_INFO")
#endif
#ifndef DEVICE_EM_TILE_MODE_INFOs
#define DEVICE_EM_TILE_MODE_INFOs ("DEVICE_EM_TILE_MODE_INFO")
#endif
#ifndef DEVICE_IDENTIFIERs
#define DEVICE_IDENTIFIERs ("DEVICE_IDENTIFIER")
#endif
#ifndef DEVICE_INFOs
#define DEVICE_INFOs ("DEVICE_INFO")
#endif
#ifndef DEVICE_OP_DSH_INFOs
#define DEVICE_OP_DSH_INFOs ("DEVICE_OP_DSH_INFO")
#endif
#ifndef DEVICE_OP_PT_INFOs
#define DEVICE_OP_PT_INFOs ("DEVICE_OP_PT_INFO")
#endif
#ifndef DEVICE_PKT_RX_Qs
#define DEVICE_PKT_RX_Qs ("DEVICE_PKT_RX_Q")
#endif
#ifndef DEVICE_TS_CONTROLs
#define DEVICE_TS_CONTROLs ("DEVICE_TS_CONTROL")
#endif
#ifndef DEVICE_TS_PTP_MSG_CONTROL_PROFILE_IDs
#define DEVICE_TS_PTP_MSG_CONTROL_PROFILE_IDs ("DEVICE_TS_PTP_MSG_CONTROL_PROFILE_ID")
#endif
#ifndef DEVICE_TS_PTP_PROFILEs
#define DEVICE_TS_PTP_PROFILEs ("DEVICE_TS_PTP_PROFILE")
#endif
#ifndef DEVICE_TS_PTP_PROFILE_IDs
#define DEVICE_TS_PTP_PROFILE_IDs ("DEVICE_TS_PTP_PROFILE_ID")
#endif
#ifndef DEVICE_TS_SYNCE_CLK_CONTROLs
#define DEVICE_TS_SYNCE_CLK_CONTROLs ("DEVICE_TS_SYNCE_CLK_CONTROL")
#endif
#ifndef DEVICE_TS_TIMESTAMP_PROFILEs
#define DEVICE_TS_TIMESTAMP_PROFILEs ("DEVICE_TS_TIMESTAMP_PROFILE")
#endif
#ifndef DEVICE_TS_TIMESTAMP_PROFILE_IDs
#define DEVICE_TS_TIMESTAMP_PROFILE_IDs ("DEVICE_TS_TIMESTAMP_PROFILE_ID")
#endif
#ifndef DEVICE_TS_TODs
#define DEVICE_TS_TODs ("DEVICE_TS_TOD")
#endif
#ifndef DEVICE_WAL_CONFIGs
#define DEVICE_WAL_CONFIGs ("DEVICE_WAL_CONFIG")
#endif
#ifndef DEV_IDs
#define DEV_IDs ("DEV_ID")
#endif
#ifndef DFEs
#define DFEs ("DFE")
#endif
#ifndef DFE_AUTOs
#define DFE_AUTOs ("DFE_AUTO")
#endif
#ifndef DHCP_PROTOCOLs
#define DHCP_PROTOCOLs ("DHCP_PROTOCOL")
#endif
#ifndef DHCP_PROTOCOL_MASKs
#define DHCP_PROTOCOL_MASKs ("DHCP_PROTOCOL_MASK")
#endif
#ifndef DIAG_CODEs
#define DIAG_CODEs ("DIAG_CODE")
#endif
#ifndef DIRECTs
#define DIRECTs ("DIRECT")
#endif
#ifndef DISABLEs
#define DISABLEs ("DISABLE")
#endif
#ifndef DISABLEDs
#define DISABLEDs ("DISABLED")
#endif
#ifndef DISCARDs
#define DISCARDs ("DISCARD")
#endif
#ifndef DISCARD_ALLs
#define DISCARD_ALLs ("DISCARD_ALL")
#endif
#ifndef DIVIDE_BY_1s
#define DIVIDE_BY_1s ("DIVIDE_BY_1")
#endif
#ifndef DIVIDE_BY_10s
#define DIVIDE_BY_10s ("DIVIDE_BY_10")
#endif
#ifndef DIVIDE_BY_2s
#define DIVIDE_BY_2s ("DIVIDE_BY_2")
#endif
#ifndef DIVIDE_BY_5s
#define DIVIDE_BY_5s ("DIVIDE_BY_5")
#endif
#ifndef DLB_CONTROLs
#define DLB_CONTROLs ("DLB_CONTROL")
#endif
#ifndef DLB_ECMPs
#define DLB_ECMPs ("DLB_ECMP")
#endif
#ifndef DLB_ECMP_AUX_BOTP_PROFILEMs
#define DLB_ECMP_AUX_BOTP_PROFILEMs ("DLB_ECMP_AUX_BOTP_PROFILEM")
#endif
#ifndef DLB_ECMP_BITP_PROFILEMs
#define DLB_ECMP_BITP_PROFILEMs ("DLB_ECMP_BITP_PROFILEM")
#endif
#ifndef DLB_ECMP_BOTP_PROFILEMs
#define DLB_ECMP_BOTP_PROFILEMs ("DLB_ECMP_BOTP_PROFILEM")
#endif
#ifndef DLB_ECMP_CONTROLs
#define DLB_ECMP_CONTROLs ("DLB_ECMP_CONTROL")
#endif
#ifndef DLB_ECMP_CTRL_PRE_SELMs
#define DLB_ECMP_CTRL_PRE_SELMs ("DLB_ECMP_CTRL_PRE_SELM")
#endif
#ifndef DLB_ECMP_CURRENT_TIMERs
#define DLB_ECMP_CURRENT_TIMERs ("DLB_ECMP_CURRENT_TIMER")
#endif
#ifndef DLB_ECMP_DLB_ID_0_TO_63_ENABLERs
#define DLB_ECMP_DLB_ID_0_TO_63_ENABLERs ("DLB_ECMP_DLB_ID_0_TO_63_ENABLER")
#endif
#ifndef DLB_ECMP_DLB_ID_64_TO_127_ENABLERs
#define DLB_ECMP_DLB_ID_64_TO_127_ENABLERs ("DLB_ECMP_DLB_ID_64_TO_127_ENABLER")
#endif
#ifndef DLB_ECMP_DLB_ID_OFFSETRs
#define DLB_ECMP_DLB_ID_OFFSETRs ("DLB_ECMP_DLB_ID_OFFSETR")
#endif
#ifndef DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREMs
#define DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREMs ("DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREM")
#endif
#ifndef DLB_ECMP_FLOWSETMs
#define DLB_ECMP_FLOWSETMs ("DLB_ECMP_FLOWSETM")
#endif
#ifndef DLB_ECMP_FLOWSET_MEMBERMs
#define DLB_ECMP_FLOWSET_MEMBERMs ("DLB_ECMP_FLOWSET_MEMBERM")
#endif
#ifndef DLB_ECMP_FLOWSET_TIMESTAMP_PAGEMs
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGEMs ("DLB_ECMP_FLOWSET_TIMESTAMP_PAGEM")
#endif
#ifndef DLB_ECMP_GLB_QUANTIZE_THRESHOLDMs
#define DLB_ECMP_GLB_QUANTIZE_THRESHOLDMs ("DLB_ECMP_GLB_QUANTIZE_THRESHOLDM")
#endif
#ifndef DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15Ms
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15Ms ("DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15M")
#endif
#ifndef DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31Ms
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31Ms ("DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31M")
#endif
#ifndef DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47Ms
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47Ms ("DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47M")
#endif
#ifndef DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63Ms
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63Ms ("DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63M")
#endif
#ifndef DLB_ECMP_GROUP_CONTROLMs
#define DLB_ECMP_GROUP_CONTROLMs ("DLB_ECMP_GROUP_CONTROLM")
#endif
#ifndef DLB_ECMP_GROUP_MEMBERSHIPMs
#define DLB_ECMP_GROUP_MEMBERSHIPMs ("DLB_ECMP_GROUP_MEMBERSHIPM")
#endif
#ifndef DLB_ECMP_GROUP_MONITOR_CONTROLMs
#define DLB_ECMP_GROUP_MONITOR_CONTROLMs ("DLB_ECMP_GROUP_MONITOR_CONTROLM")
#endif
#ifndef DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15Ms
#define DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15Ms ("DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15M")
#endif
#ifndef DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31Ms
#define DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31Ms ("DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31M")
#endif
#ifndef DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47Ms
#define DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47Ms ("DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47M")
#endif
#ifndef DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63Ms
#define DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63Ms ("DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63M")
#endif
#ifndef DLB_ECMP_GROUP_STATSMs
#define DLB_ECMP_GROUP_STATSMs ("DLB_ECMP_GROUP_STATSM")
#endif
#ifndef DLB_ECMP_HW_RESET_CONTROLRs
#define DLB_ECMP_HW_RESET_CONTROLRs ("DLB_ECMP_HW_RESET_CONTROLR")
#endif
#ifndef DLB_ECMP_INTR_ENABLERs
#define DLB_ECMP_INTR_ENABLERs ("DLB_ECMP_INTR_ENABLER")
#endif
#ifndef DLB_ECMP_INTR_STATUSRs
#define DLB_ECMP_INTR_STATUSRs ("DLB_ECMP_INTR_STATUSR")
#endif
#ifndef DLB_ECMP_LINK_CONTROLMs
#define DLB_ECMP_LINK_CONTROLMs ("DLB_ECMP_LINK_CONTROLM")
#endif
#ifndef DLB_ECMP_MONITORs
#define DLB_ECMP_MONITORs ("DLB_ECMP_MONITOR")
#endif
#ifndef DLB_ECMP_MONITOR_CONTROLRs
#define DLB_ECMP_MONITOR_CONTROLRs ("DLB_ECMP_MONITOR_CONTROLR")
#endif
#ifndef DLB_ECMP_MONITOR_IFP_CONTROLRs
#define DLB_ECMP_MONITOR_IFP_CONTROLRs ("DLB_ECMP_MONITOR_IFP_CONTROLR")
#endif
#ifndef DLB_ECMP_OPTIMAL_CANDIDATEMs
#define DLB_ECMP_OPTIMAL_CANDIDATEMs ("DLB_ECMP_OPTIMAL_CANDIDATEM")
#endif
#ifndef DLB_ECMP_PORT_AVG_QUALITY_MEASUREMs
#define DLB_ECMP_PORT_AVG_QUALITY_MEASUREMs ("DLB_ECMP_PORT_AVG_QUALITY_MEASUREM")
#endif
#ifndef DLB_ECMP_PORT_CONTROLs
#define DLB_ECMP_PORT_CONTROLs ("DLB_ECMP_PORT_CONTROL")
#endif
#ifndef DLB_ECMP_PORT_INST_QUALITY_MEASUREMs
#define DLB_ECMP_PORT_INST_QUALITY_MEASUREMs ("DLB_ECMP_PORT_INST_QUALITY_MEASUREM")
#endif
#ifndef DLB_ECMP_PORT_QUALITY_MAPPINGMs
#define DLB_ECMP_PORT_QUALITY_MAPPINGMs ("DLB_ECMP_PORT_QUALITY_MAPPINGM")
#endif
#ifndef DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLMs
#define DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLMs ("DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLM")
#endif
#ifndef DLB_ECMP_PORT_STATEMs
#define DLB_ECMP_PORT_STATEMs ("DLB_ECMP_PORT_STATEM")
#endif
#ifndef DLB_ECMP_PORT_STATUSs
#define DLB_ECMP_PORT_STATUSs ("DLB_ECMP_PORT_STATUS")
#endif
#ifndef DLB_ECMP_QUALITY_MEASURE_CONTROLRs
#define DLB_ECMP_QUALITY_MEASURE_CONTROLRs ("DLB_ECMP_QUALITY_MEASURE_CONTROLR")
#endif
#ifndef DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREMs
#define DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREMs ("DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREM")
#endif
#ifndef DLB_ECMP_QUANTIZE_CONTROLMs
#define DLB_ECMP_QUANTIZE_CONTROLMs ("DLB_ECMP_QUANTIZE_CONTROLM")
#endif
#ifndef DLB_ECMP_RAM_CONTROL_0Rs
#define DLB_ECMP_RAM_CONTROL_0Rs ("DLB_ECMP_RAM_CONTROL_0R")
#endif
#ifndef DLB_ECMP_RAM_CONTROL_1Rs
#define DLB_ECMP_RAM_CONTROL_1Rs ("DLB_ECMP_RAM_CONTROL_1R")
#endif
#ifndef DLB_ECMP_RANDOM_SELECTION_CONTROLRs
#define DLB_ECMP_RANDOM_SELECTION_CONTROLRs ("DLB_ECMP_RANDOM_SELECTION_CONTROLR")
#endif
#ifndef DLB_ECMP_REFRESH_DISABLERs
#define DLB_ECMP_REFRESH_DISABLERs ("DLB_ECMP_REFRESH_DISABLER")
#endif
#ifndef DLB_ECMP_REFRESH_INDEXRs
#define DLB_ECMP_REFRESH_INDEXRs ("DLB_ECMP_REFRESH_INDEXR")
#endif
#ifndef DLB_ECMP_SER_CONTROLRs
#define DLB_ECMP_SER_CONTROLRs ("DLB_ECMP_SER_CONTROLR")
#endif
#ifndef DLB_ECMP_SER_CONTROL_2Rs
#define DLB_ECMP_SER_CONTROL_2Rs ("DLB_ECMP_SER_CONTROL_2R")
#endif
#ifndef DLB_ECMP_SER_FIFOMs
#define DLB_ECMP_SER_FIFOMs ("DLB_ECMP_SER_FIFOM")
#endif
#ifndef DLB_ECMP_SER_FIFO_CTRLRs
#define DLB_ECMP_SER_FIFO_CTRLRs ("DLB_ECMP_SER_FIFO_CTRLR")
#endif
#ifndef DLB_ECMP_SER_FIFO_STATUSRs
#define DLB_ECMP_SER_FIFO_STATUSRs ("DLB_ECMP_SER_FIFO_STATUSR")
#endif
#ifndef DLB_ECMP_STATSs
#define DLB_ECMP_STATSs ("DLB_ECMP_STATS")
#endif
#ifndef DLB_IDs
#define DLB_IDs ("DLB_ID")
#endif
#ifndef DLB_ID_VALIDs
#define DLB_ID_VALIDs ("DLB_ID_VALID")
#endif
#ifndef DLB_LAG_AUX_BOTP_PROFILEMs
#define DLB_LAG_AUX_BOTP_PROFILEMs ("DLB_LAG_AUX_BOTP_PROFILEM")
#endif
#ifndef DLB_LAG_BITP_PROFILEMs
#define DLB_LAG_BITP_PROFILEMs ("DLB_LAG_BITP_PROFILEM")
#endif
#ifndef DLB_LAG_BOTP_PROFILEMs
#define DLB_LAG_BOTP_PROFILEMs ("DLB_LAG_BOTP_PROFILEM")
#endif
#ifndef DLB_LAG_CTRL_PRE_SELMs
#define DLB_LAG_CTRL_PRE_SELMs ("DLB_LAG_CTRL_PRE_SELM")
#endif
#ifndef DLB_LAG_CURRENT_TIMERs
#define DLB_LAG_CURRENT_TIMERs ("DLB_LAG_CURRENT_TIMER")
#endif
#ifndef DLB_LAG_DLB_ID_0_TO_63_ENABLERs
#define DLB_LAG_DLB_ID_0_TO_63_ENABLERs ("DLB_LAG_DLB_ID_0_TO_63_ENABLER")
#endif
#ifndef DLB_LAG_DLB_ID_64_TO_127_ENABLERs
#define DLB_LAG_DLB_ID_64_TO_127_ENABLERs ("DLB_LAG_DLB_ID_64_TO_127_ENABLER")
#endif
#ifndef DLB_LAG_DLB_ID_OFFSETRs
#define DLB_LAG_DLB_ID_OFFSETRs ("DLB_LAG_DLB_ID_OFFSETR")
#endif
#ifndef DLB_LAG_FLOWSETMs
#define DLB_LAG_FLOWSETMs ("DLB_LAG_FLOWSETM")
#endif
#ifndef DLB_LAG_FLOWSET_MEMBERMs
#define DLB_LAG_FLOWSET_MEMBERMs ("DLB_LAG_FLOWSET_MEMBERM")
#endif
#ifndef DLB_LAG_FLOWSET_TIMESTAMP_PAGEMs
#define DLB_LAG_FLOWSET_TIMESTAMP_PAGEMs ("DLB_LAG_FLOWSET_TIMESTAMP_PAGEM")
#endif
#ifndef DLB_LAG_GROUP_ALT_PORT_MEMBERS_0_TO_15Ms
#define DLB_LAG_GROUP_ALT_PORT_MEMBERS_0_TO_15Ms ("DLB_LAG_GROUP_ALT_PORT_MEMBERS_0_TO_15M")
#endif
#ifndef DLB_LAG_GROUP_ALT_PORT_MEMBERS_16_TO_31Ms
#define DLB_LAG_GROUP_ALT_PORT_MEMBERS_16_TO_31Ms ("DLB_LAG_GROUP_ALT_PORT_MEMBERS_16_TO_31M")
#endif
#ifndef DLB_LAG_GROUP_ALT_PORT_MEMBERS_32_TO_47Ms
#define DLB_LAG_GROUP_ALT_PORT_MEMBERS_32_TO_47Ms ("DLB_LAG_GROUP_ALT_PORT_MEMBERS_32_TO_47M")
#endif
#ifndef DLB_LAG_GROUP_ALT_PORT_MEMBERS_48_TO_63Ms
#define DLB_LAG_GROUP_ALT_PORT_MEMBERS_48_TO_63Ms ("DLB_LAG_GROUP_ALT_PORT_MEMBERS_48_TO_63M")
#endif
#ifndef DLB_LAG_GROUP_CONTROLMs
#define DLB_LAG_GROUP_CONTROLMs ("DLB_LAG_GROUP_CONTROLM")
#endif
#ifndef DLB_LAG_GROUP_MEMBERSHIPMs
#define DLB_LAG_GROUP_MEMBERSHIPMs ("DLB_LAG_GROUP_MEMBERSHIPM")
#endif
#ifndef DLB_LAG_GROUP_MONITOR_CONTROLMs
#define DLB_LAG_GROUP_MONITOR_CONTROLMs ("DLB_LAG_GROUP_MONITOR_CONTROLM")
#endif
#ifndef DLB_LAG_GROUP_PORT_MEMBERS_0_TO_15Ms
#define DLB_LAG_GROUP_PORT_MEMBERS_0_TO_15Ms ("DLB_LAG_GROUP_PORT_MEMBERS_0_TO_15M")
#endif
#ifndef DLB_LAG_GROUP_PORT_MEMBERS_16_TO_31Ms
#define DLB_LAG_GROUP_PORT_MEMBERS_16_TO_31Ms ("DLB_LAG_GROUP_PORT_MEMBERS_16_TO_31M")
#endif
#ifndef DLB_LAG_GROUP_PORT_MEMBERS_32_TO_47Ms
#define DLB_LAG_GROUP_PORT_MEMBERS_32_TO_47Ms ("DLB_LAG_GROUP_PORT_MEMBERS_32_TO_47M")
#endif
#ifndef DLB_LAG_GROUP_PORT_MEMBERS_48_TO_63Ms
#define DLB_LAG_GROUP_PORT_MEMBERS_48_TO_63Ms ("DLB_LAG_GROUP_PORT_MEMBERS_48_TO_63M")
#endif
#ifndef DLB_LAG_GROUP_STATSMs
#define DLB_LAG_GROUP_STATSMs ("DLB_LAG_GROUP_STATSM")
#endif
#ifndef DLB_LAG_LINK_CONTROLMs
#define DLB_LAG_LINK_CONTROLMs ("DLB_LAG_LINK_CONTROLM")
#endif
#ifndef DLB_LAG_MONITOR_CONTROLRs
#define DLB_LAG_MONITOR_CONTROLRs ("DLB_LAG_MONITOR_CONTROLR")
#endif
#ifndef DLB_LAG_MONITOR_IFP_CONTROLRs
#define DLB_LAG_MONITOR_IFP_CONTROLRs ("DLB_LAG_MONITOR_IFP_CONTROLR")
#endif
#ifndef DLB_LAG_OPTIMAL_CANDIDATEMs
#define DLB_LAG_OPTIMAL_CANDIDATEMs ("DLB_LAG_OPTIMAL_CANDIDATEM")
#endif
#ifndef DLB_LAG_PORT_STATEMs
#define DLB_LAG_PORT_STATEMs ("DLB_LAG_PORT_STATEM")
#endif
#ifndef DLB_LAG_RAM_CONTROL_0Rs
#define DLB_LAG_RAM_CONTROL_0Rs ("DLB_LAG_RAM_CONTROL_0R")
#endif
#ifndef DLB_LAG_RANDOM_SELECTION_CONTROLRs
#define DLB_LAG_RANDOM_SELECTION_CONTROLRs ("DLB_LAG_RANDOM_SELECTION_CONTROLR")
#endif
#ifndef DLB_LAG_REFRESH_DISABLERs
#define DLB_LAG_REFRESH_DISABLERs ("DLB_LAG_REFRESH_DISABLER")
#endif
#ifndef DLB_LAG_REFRESH_INDEXRs
#define DLB_LAG_REFRESH_INDEXRs ("DLB_LAG_REFRESH_INDEXR")
#endif
#ifndef DLB_LAG_SER_CONTROLRs
#define DLB_LAG_SER_CONTROLRs ("DLB_LAG_SER_CONTROLR")
#endif
#ifndef DLB_MONITORs
#define DLB_MONITORs ("DLB_MONITOR")
#endif
#ifndef DLB_MONITOR_MASKs
#define DLB_MONITOR_MASKs ("DLB_MONITOR_MASK")
#endif
#ifndef DLB_PORT_CONTROLs
#define DLB_PORT_CONTROLs ("DLB_PORT_CONTROL")
#endif
#ifndef DLB_QUALITY_MAPs
#define DLB_QUALITY_MAPs ("DLB_QUALITY_MAP")
#endif
#ifndef DLB_QUALITY_MAP_IDs
#define DLB_QUALITY_MAP_IDs ("DLB_QUALITY_MAP_ID")
#endif
#ifndef DLB_QUANTIZATION_THRESHOLDs
#define DLB_QUANTIZATION_THRESHOLDs ("DLB_QUANTIZATION_THRESHOLD")
#endif
#ifndef DLB_QUANTIZATION_THRESHOLD_IDs
#define DLB_QUANTIZATION_THRESHOLD_IDs ("DLB_QUANTIZATION_THRESHOLD_ID")
#endif
#ifndef DLB_TRUNKs
#define DLB_TRUNKs ("DLB_TRUNK")
#endif
#ifndef DLB_TRUNK_CONTROLs
#define DLB_TRUNK_CONTROLs ("DLB_TRUNK_CONTROL")
#endif
#ifndef DLB_TRUNK_HASH_OUTPUT_SELECTION_PROFILEs
#define DLB_TRUNK_HASH_OUTPUT_SELECTION_PROFILEs ("DLB_TRUNK_HASH_OUTPUT_SELECTION_PROFILE")
#endif
#ifndef DLB_TRUNK_HASH_OUTPUT_SELECTION_PROFILE_IDs
#define DLB_TRUNK_HASH_OUTPUT_SELECTION_PROFILE_IDs ("DLB_TRUNK_HASH_OUTPUT_SELECTION_PROFILE_ID")
#endif
#ifndef DLB_TRUNK_MONITORs
#define DLB_TRUNK_MONITORs ("DLB_TRUNK_MONITOR")
#endif
#ifndef DLB_TRUNK_PORT_CONTROLs
#define DLB_TRUNK_PORT_CONTROLs ("DLB_TRUNK_PORT_CONTROL")
#endif
#ifndef DLB_TRUNK_PORT_STATUSs
#define DLB_TRUNK_PORT_STATUSs ("DLB_TRUNK_PORT_STATUS")
#endif
#ifndef DLB_TRUNK_STATSs
#define DLB_TRUNK_STATSs ("DLB_TRUNK_STATS")
#endif
#ifndef DMA_READ_OP_THRESHOLDs
#define DMA_READ_OP_THRESHOLDs ("DMA_READ_OP_THRESHOLD")
#endif
#ifndef DMA_WRITE_OP_THRESHOLDs
#define DMA_WRITE_OP_THRESHOLDs ("DMA_WRITE_OP_THRESHOLD")
#endif
#ifndef DMU_CRU_RESETRs
#define DMU_CRU_RESETRs ("DMU_CRU_RESETR")
#endif
#ifndef DMU_PCU_OTP_CONFIGRs
#define DMU_PCU_OTP_CONFIGRs ("DMU_PCU_OTP_CONFIGR")
#endif
#ifndef DMU_PCU_OTP_CONFIG_0Rs
#define DMU_PCU_OTP_CONFIG_0Rs ("DMU_PCU_OTP_CONFIG_0R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_10Rs
#define DMU_PCU_OTP_CONFIG_10Rs ("DMU_PCU_OTP_CONFIG_10R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_11Rs
#define DMU_PCU_OTP_CONFIG_11Rs ("DMU_PCU_OTP_CONFIG_11R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_12Rs
#define DMU_PCU_OTP_CONFIG_12Rs ("DMU_PCU_OTP_CONFIG_12R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_13Rs
#define DMU_PCU_OTP_CONFIG_13Rs ("DMU_PCU_OTP_CONFIG_13R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_14Rs
#define DMU_PCU_OTP_CONFIG_14Rs ("DMU_PCU_OTP_CONFIG_14R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_15Rs
#define DMU_PCU_OTP_CONFIG_15Rs ("DMU_PCU_OTP_CONFIG_15R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_16Rs
#define DMU_PCU_OTP_CONFIG_16Rs ("DMU_PCU_OTP_CONFIG_16R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_17Rs
#define DMU_PCU_OTP_CONFIG_17Rs ("DMU_PCU_OTP_CONFIG_17R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_18Rs
#define DMU_PCU_OTP_CONFIG_18Rs ("DMU_PCU_OTP_CONFIG_18R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_19Rs
#define DMU_PCU_OTP_CONFIG_19Rs ("DMU_PCU_OTP_CONFIG_19R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_1Rs
#define DMU_PCU_OTP_CONFIG_1Rs ("DMU_PCU_OTP_CONFIG_1R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_20Rs
#define DMU_PCU_OTP_CONFIG_20Rs ("DMU_PCU_OTP_CONFIG_20R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_21Rs
#define DMU_PCU_OTP_CONFIG_21Rs ("DMU_PCU_OTP_CONFIG_21R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_22Rs
#define DMU_PCU_OTP_CONFIG_22Rs ("DMU_PCU_OTP_CONFIG_22R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_23Rs
#define DMU_PCU_OTP_CONFIG_23Rs ("DMU_PCU_OTP_CONFIG_23R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_24Rs
#define DMU_PCU_OTP_CONFIG_24Rs ("DMU_PCU_OTP_CONFIG_24R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_25Rs
#define DMU_PCU_OTP_CONFIG_25Rs ("DMU_PCU_OTP_CONFIG_25R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_26Rs
#define DMU_PCU_OTP_CONFIG_26Rs ("DMU_PCU_OTP_CONFIG_26R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_27Rs
#define DMU_PCU_OTP_CONFIG_27Rs ("DMU_PCU_OTP_CONFIG_27R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_28Rs
#define DMU_PCU_OTP_CONFIG_28Rs ("DMU_PCU_OTP_CONFIG_28R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_29Rs
#define DMU_PCU_OTP_CONFIG_29Rs ("DMU_PCU_OTP_CONFIG_29R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_2Rs
#define DMU_PCU_OTP_CONFIG_2Rs ("DMU_PCU_OTP_CONFIG_2R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_30Rs
#define DMU_PCU_OTP_CONFIG_30Rs ("DMU_PCU_OTP_CONFIG_30R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_31Rs
#define DMU_PCU_OTP_CONFIG_31Rs ("DMU_PCU_OTP_CONFIG_31R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_3Rs
#define DMU_PCU_OTP_CONFIG_3Rs ("DMU_PCU_OTP_CONFIG_3R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_4Rs
#define DMU_PCU_OTP_CONFIG_4Rs ("DMU_PCU_OTP_CONFIG_4R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_5Rs
#define DMU_PCU_OTP_CONFIG_5Rs ("DMU_PCU_OTP_CONFIG_5R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_6Rs
#define DMU_PCU_OTP_CONFIG_6Rs ("DMU_PCU_OTP_CONFIG_6R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_7Rs
#define DMU_PCU_OTP_CONFIG_7Rs ("DMU_PCU_OTP_CONFIG_7R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_8Rs
#define DMU_PCU_OTP_CONFIG_8Rs ("DMU_PCU_OTP_CONFIG_8R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_9Rs
#define DMU_PCU_OTP_CONFIG_9Rs ("DMU_PCU_OTP_CONFIG_9R")
#endif
#ifndef DNA_4_6_6s
#define DNA_4_6_6s ("DNA_4_6_6")
#endif
#ifndef DOP_COLLECTION_RESP_WORDs
#define DOP_COLLECTION_RESP_WORDs ("DOP_COLLECTION_RESP_WORD")
#endif
#ifndef DOS_ATTACKs
#define DOS_ATTACKs ("DOS_ATTACK")
#endif
#ifndef DOS_ATTACK_MASKs
#define DOS_ATTACK_MASKs ("DOS_ATTACK_MASK")
#endif
#ifndef DOS_ATTACK_TO_CPUs
#define DOS_ATTACK_TO_CPUs ("DOS_ATTACK_TO_CPU")
#endif
#ifndef DOS_CONTROLs
#define DOS_CONTROLs ("DOS_CONTROL")
#endif
#ifndef DOUBLEs
#define DOUBLEs ("DOUBLE")
#endif
#ifndef DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_IDs
#define DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_IDs ("DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID")
#endif
#ifndef DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPERs
#define DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPERs ("DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPER")
#endif
#ifndef DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTIONs
#define DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTIONs ("DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION")
#endif
#ifndef DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION_OPERs
#define DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION_OPERs ("DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION_OPER")
#endif
#ifndef DOUBLE_TAGGEDs
#define DOUBLE_TAGGEDs ("DOUBLE_TAGGED")
#endif
#ifndef DOWNs
#define DOWNs ("DOWN")
#endif
#ifndef DO_NOT_COPY_FROM_CPU_TO_CPUs
#define DO_NOT_COPY_FROM_CPU_TO_CPUs ("DO_NOT_COPY_FROM_CPU_TO_CPU")
#endif
#ifndef DO_NOT_DROP_SRC_IPV6_AND_DIP_LINK_LOCALs
#define DO_NOT_DROP_SRC_IPV6_AND_DIP_LINK_LOCALs ("DO_NOT_DROP_SRC_IPV6_AND_DIP_LINK_LOCAL")
#endif
#ifndef DO_NOT_FRAGMENTs
#define DO_NOT_FRAGMENTs ("DO_NOT_FRAGMENT")
#endif
#ifndef DO_NOT_MODIFYs
#define DO_NOT_MODIFYs ("DO_NOT_MODIFY")
#endif
#ifndef DROPs
#define DROPs ("DROP")
#endif
#ifndef DROP_ALLs
#define DROP_ALLs ("DROP_ALL")
#endif
#ifndef DROP_AND_ACCOUNTs
#define DROP_AND_ACCOUNTs ("DROP_AND_ACCOUNT")
#endif
#ifndef DROP_BPDUs
#define DROP_BPDUs ("DROP_BPDU")
#endif
#ifndef DROP_CNTs
#define DROP_CNTs ("DROP_CNT")
#endif
#ifndef DROP_COUNTs
#define DROP_COUNTs ("DROP_COUNT")
#endif
#ifndef DROP_INVALID_IEEE1588_PKTs
#define DROP_INVALID_IEEE1588_PKTs ("DROP_INVALID_IEEE1588_PKT")
#endif
#ifndef DROP_MIRROR_INSTANCE_IDs
#define DROP_MIRROR_INSTANCE_IDs ("DROP_MIRROR_INSTANCE_ID")
#endif
#ifndef DROP_MIRROR_SESSION_IDs
#define DROP_MIRROR_SESSION_IDs ("DROP_MIRROR_SESSION_ID")
#endif
#ifndef DROP_ON_PRIs
#define DROP_ON_PRIs ("DROP_ON_PRI")
#endif
#ifndef DROP_PKTs
#define DROP_PKTs ("DROP_PKT")
#endif
#ifndef DROP_REDs
#define DROP_REDs ("DROP_RED")
#endif
#ifndef DROP_SRC_IPV6_LINK_LOCALs
#define DROP_SRC_IPV6_LINK_LOCALs ("DROP_SRC_IPV6_LINK_LOCAL")
#endif
#ifndef DROP_TAGs
#define DROP_TAGs ("DROP_TAG")
#endif
#ifndef DROP_TM_WRED_CNG_NOTIFICATION_PROFILE_IDs
#define DROP_TM_WRED_CNG_NOTIFICATION_PROFILE_IDs ("DROP_TM_WRED_CNG_NOTIFICATION_PROFILE_ID")
#endif
#ifndef DROP_UNTAGs
#define DROP_UNTAGs ("DROP_UNTAG")
#endif
#ifndef DROP_YELLOW_REDs
#define DROP_YELLOW_REDs ("DROP_YELLOW_RED")
#endif
#ifndef DSCP_MAPs
#define DSCP_MAPs ("DSCP_MAP")
#endif
#ifndef DSCP_VALIDs
#define DSCP_VALIDs ("DSCP_VALID")
#endif
#ifndef DST_CTR_EGR_EFLEX_ACTION_PROFILE_IDs
#define DST_CTR_EGR_EFLEX_ACTION_PROFILE_IDs ("DST_CTR_EGR_EFLEX_ACTION_PROFILE_ID")
#endif
#ifndef DST_CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_IDs
#define DST_CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_IDs ("DST_CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_ID")
#endif
#ifndef DST_CTR_ING_EFLEX_ACTION_PROFILE_IDs
#define DST_CTR_ING_EFLEX_ACTION_PROFILE_IDs ("DST_CTR_ING_EFLEX_ACTION_PROFILE_ID")
#endif
#ifndef DST_CTR_ING_EFLEX_GROUP_ACTION_PROFILE_IDs
#define DST_CTR_ING_EFLEX_GROUP_ACTION_PROFILE_IDs ("DST_CTR_ING_EFLEX_GROUP_ACTION_PROFILE_ID")
#endif
#ifndef DST_IPV4s
#define DST_IPV4s ("DST_IPV4")
#endif
#ifndef DST_IPV6s
#define DST_IPV6s ("DST_IPV6")
#endif
#ifndef DST_IPV6_LOWERs
#define DST_IPV6_LOWERs ("DST_IPV6_LOWER")
#endif
#ifndef DST_IPV6_UPPERs
#define DST_IPV6_UPPERs ("DST_IPV6_UPPER")
#endif
#ifndef DST_IP_EQUAL_TO_SRC_IPs
#define DST_IP_EQUAL_TO_SRC_IPs ("DST_IP_EQUAL_TO_SRC_IP")
#endif
#ifndef DST_L4_PORTs
#define DST_L4_PORTs ("DST_L4_PORT")
#endif
#ifndef DST_L4_UDP_PORTs
#define DST_L4_UDP_PORTs ("DST_L4_UDP_PORT")
#endif
#ifndef DST_MACs
#define DST_MACs ("DST_MAC")
#endif
#ifndef DST_MAC_EQUAL_TO_SRC_MACs
#define DST_MAC_EQUAL_TO_SRC_MACs ("DST_MAC_EQUAL_TO_SRC_MAC")
#endif
#ifndef DST_NIV_VIFs
#define DST_NIV_VIFs ("DST_NIV_VIF")
#endif
#ifndef DT_EM_GRP_TEMPLATE_IDs
#define DT_EM_GRP_TEMPLATE_IDs ("DT_EM_GRP_TEMPLATE_ID")
#endif
#ifndef DYNAMIC_FPs
#define DYNAMIC_FPs ("DYNAMIC_FP")
#endif
#ifndef DYNAMIC_FTs
#define DYNAMIC_FTs ("DYNAMIC_FT")
#endif
#ifndef DYNAMIC_FT_FPs
#define DYNAMIC_FT_FPs ("DYNAMIC_FT_FP")
#endif
#ifndef DYNAMIC_GROUPs
#define DYNAMIC_GROUPs ("DYNAMIC_GROUP")
#endif
#ifndef DYNAMIC_SHARED_LIMITSs
#define DYNAMIC_SHARED_LIMITSs ("DYNAMIC_SHARED_LIMITS")
#endif
#ifndef EBSTs
#define EBSTs ("EBST")
#endif
#ifndef EBST_FIFO_FULLs
#define EBST_FIFO_FULLs ("EBST_FIFO_FULL")
#endif
#ifndef EBST_STARTs
#define EBST_STARTs ("EBST_START")
#endif
#ifndef EBST_STOPs
#define EBST_STOPs ("EBST_STOP")
#endif
#ifndef EBTOQ_DEBUGRs
#define EBTOQ_DEBUGRs ("EBTOQ_DEBUGR")
#endif
#ifndef EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGRs
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGRs ("EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGR")
#endif
#ifndef EBTOQ_STATUSRs
#define EBTOQ_STATUSRs ("EBTOQ_STATUSR")
#endif
#ifndef ECC_DBE_CTR_CNTs
#define ECC_DBE_CTR_CNTs ("ECC_DBE_CTR_CNT")
#endif
#ifndef ECC_DBE_MEM_CNTs
#define ECC_DBE_MEM_CNTs ("ECC_DBE_MEM_CNT")
#endif
#ifndef ECC_DBE_REG_CNTs
#define ECC_DBE_REG_CNTs ("ECC_DBE_REG_CNT")
#endif
#ifndef ECC_PARITY_CHECKs
#define ECC_PARITY_CHECKs ("ECC_PARITY_CHECK")
#endif
#ifndef ECC_PARITY_ERR_INT_BUS_CNTs
#define ECC_PARITY_ERR_INT_BUS_CNTs ("ECC_PARITY_ERR_INT_BUS_CNT")
#endif
#ifndef ECC_PARITY_ERR_INT_MEM_CNTs
#define ECC_PARITY_ERR_INT_MEM_CNTs ("ECC_PARITY_ERR_INT_MEM_CNT")
#endif
#ifndef ECC_SBE_CTR_CNTs
#define ECC_SBE_CTR_CNTs ("ECC_SBE_CTR_CNT")
#endif
#ifndef ECC_SBE_MEM_CNTs
#define ECC_SBE_MEM_CNTs ("ECC_SBE_MEM_CNT")
#endif
#ifndef ECC_SBE_REG_CNTs
#define ECC_SBE_REG_CNTs ("ECC_SBE_REG_CNT")
#endif
#ifndef ECHOs
#define ECHOs ("ECHO")
#endif
#ifndef ECHO_FUNCTION_FAILEDs
#define ECHO_FUNCTION_FAILEDs ("ECHO_FUNCTION_FAILED")
#endif
#ifndef ECMP_CONTROLs
#define ECMP_CONTROLs ("ECMP_CONTROL")
#endif
#ifndef ECMP_GROUP_LEVEL0_BITP_PROFILEMs
#define ECMP_GROUP_LEVEL0_BITP_PROFILEMs ("ECMP_GROUP_LEVEL0_BITP_PROFILEM")
#endif
#ifndef ECMP_GROUP_LEVEL0_BOTP_PROFILEMs
#define ECMP_GROUP_LEVEL0_BOTP_PROFILEMs ("ECMP_GROUP_LEVEL0_BOTP_PROFILEM")
#endif
#ifndef ECMP_GROUP_LEVEL0_CONFIG_PROFILEMs
#define ECMP_GROUP_LEVEL0_CONFIG_PROFILEMs ("ECMP_GROUP_LEVEL0_CONFIG_PROFILEM")
#endif
#ifndef ECMP_GROUP_LEVEL0_CTRL_PRE_SELMs
#define ECMP_GROUP_LEVEL0_CTRL_PRE_SELMs ("ECMP_GROUP_LEVEL0_CTRL_PRE_SELM")
#endif
#ifndef ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0Ms
#define ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0Ms ("ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0M")
#endif
#ifndef ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0_SER_CONTROLRs
#define ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0_SER_CONTROLRs ("ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0_SER_CONTROLR")
#endif
#ifndef ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1Ms
#define ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1Ms ("ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1M")
#endif
#ifndef ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1_SER_CONTROLRs
#define ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1_SER_CONTROLRs ("ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1_SER_CONTROLR")
#endif
#ifndef ECMP_GROUP_LEVEL0_ECMP_DEBUGRs
#define ECMP_GROUP_LEVEL0_ECMP_DEBUGRs ("ECMP_GROUP_LEVEL0_ECMP_DEBUGR")
#endif
#ifndef ECMP_GROUP_LEVEL0_GROUP_TABLEMs
#define ECMP_GROUP_LEVEL0_GROUP_TABLEMs ("ECMP_GROUP_LEVEL0_GROUP_TABLEM")
#endif
#ifndef ECMP_GROUP_LEVEL0_GROUP_TABLE_SER_CONTROLRs
#define ECMP_GROUP_LEVEL0_GROUP_TABLE_SER_CONTROLRs ("ECMP_GROUP_LEVEL0_GROUP_TABLE_SER_CONTROLR")
#endif
#ifndef ECMP_GROUP_LEVEL0_RAM_TM_CONTROLRs
#define ECMP_GROUP_LEVEL0_RAM_TM_CONTROLRs ("ECMP_GROUP_LEVEL0_RAM_TM_CONTROLR")
#endif
#ifndef ECMP_GROUP_LEVEL0_RANDOM_SEEDRs
#define ECMP_GROUP_LEVEL0_RANDOM_SEEDRs ("ECMP_GROUP_LEVEL0_RANDOM_SEEDR")
#endif
#ifndef ECMP_GROUP_LEVEL0_SHUFFLE_DEBUGRs
#define ECMP_GROUP_LEVEL0_SHUFFLE_DEBUGRs ("ECMP_GROUP_LEVEL0_SHUFFLE_DEBUGR")
#endif
#ifndef ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0Ms
#define ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0Ms ("ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0M")
#endif
#ifndef ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0_SER_CONTROLRs
#define ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0_SER_CONTROLRs ("ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0_SER_CONTROLR")
#endif
#ifndef ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1Ms
#define ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1Ms ("ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1M")
#endif
#ifndef ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1_SER_CONTROLRs
#define ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1_SER_CONTROLRs ("ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1_SER_CONTROLR")
#endif
#ifndef ECMP_GROUP_LEVEL1_BITP_PROFILEMs
#define ECMP_GROUP_LEVEL1_BITP_PROFILEMs ("ECMP_GROUP_LEVEL1_BITP_PROFILEM")
#endif
#ifndef ECMP_GROUP_LEVEL1_BOTP_PROFILEMs
#define ECMP_GROUP_LEVEL1_BOTP_PROFILEMs ("ECMP_GROUP_LEVEL1_BOTP_PROFILEM")
#endif
#ifndef ECMP_GROUP_LEVEL1_CONFIG_PROFILEMs
#define ECMP_GROUP_LEVEL1_CONFIG_PROFILEMs ("ECMP_GROUP_LEVEL1_CONFIG_PROFILEM")
#endif
#ifndef ECMP_GROUP_LEVEL1_CTRL_PRE_SELMs
#define ECMP_GROUP_LEVEL1_CTRL_PRE_SELMs ("ECMP_GROUP_LEVEL1_CTRL_PRE_SELM")
#endif
#ifndef ECMP_GROUP_LEVEL1_ECMP_DEBUGRs
#define ECMP_GROUP_LEVEL1_ECMP_DEBUGRs ("ECMP_GROUP_LEVEL1_ECMP_DEBUGR")
#endif
#ifndef ECMP_GROUP_LEVEL1_GROUP_TABLEMs
#define ECMP_GROUP_LEVEL1_GROUP_TABLEMs ("ECMP_GROUP_LEVEL1_GROUP_TABLEM")
#endif
#ifndef ECMP_GROUP_LEVEL1_GROUP_TABLE_SER_CONTROLRs
#define ECMP_GROUP_LEVEL1_GROUP_TABLE_SER_CONTROLRs ("ECMP_GROUP_LEVEL1_GROUP_TABLE_SER_CONTROLR")
#endif
#ifndef ECMP_GROUP_LEVEL1_RAM_TM_CONTROLRs
#define ECMP_GROUP_LEVEL1_RAM_TM_CONTROLRs ("ECMP_GROUP_LEVEL1_RAM_TM_CONTROLR")
#endif
#ifndef ECMP_GROUP_LEVEL1_RANDOM_SEEDRs
#define ECMP_GROUP_LEVEL1_RANDOM_SEEDRs ("ECMP_GROUP_LEVEL1_RANDOM_SEEDR")
#endif
#ifndef ECMP_GROUP_LEVEL1_SHUFFLE_DEBUGRs
#define ECMP_GROUP_LEVEL1_SHUFFLE_DEBUGRs ("ECMP_GROUP_LEVEL1_SHUFFLE_DEBUGR")
#endif
#ifndef ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0Ms
#define ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0Ms ("ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0M")
#endif
#ifndef ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0_SER_CONTROLRs
#define ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0_SER_CONTROLRs ("ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0_SER_CONTROLR")
#endif
#ifndef ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1Ms
#define ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1Ms ("ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1M")
#endif
#ifndef ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1_SER_CONTROLRs
#define ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1_SER_CONTROLRs ("ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1_SER_CONTROLR")
#endif
#ifndef ECMP_LEVEL0_HASH_OUTPUT_CONTROL_PROFILEs
#define ECMP_LEVEL0_HASH_OUTPUT_CONTROL_PROFILEs ("ECMP_LEVEL0_HASH_OUTPUT_CONTROL_PROFILE")
#endif
#ifndef ECMP_LEVEL1_HASH_OUTPUT_CONTROL_PROFILEs
#define ECMP_LEVEL1_HASH_OUTPUT_CONTROL_PROFILEs ("ECMP_LEVEL1_HASH_OUTPUT_CONTROL_PROFILE")
#endif
#ifndef ECNs
#define ECNs ("ECN")
#endif
#ifndef ECN_CNG_TO_WREDs
#define ECN_CNG_TO_WREDs ("ECN_CNG_TO_WRED")
#endif
#ifndef ECN_GREEN_DROP_MAX_THD_CELLSs
#define ECN_GREEN_DROP_MAX_THD_CELLSs ("ECN_GREEN_DROP_MAX_THD_CELLS")
#endif
#ifndef ECN_GREEN_DROP_MIN_THD_CELLSs
#define ECN_GREEN_DROP_MIN_THD_CELLSs ("ECN_GREEN_DROP_MIN_THD_CELLS")
#endif
#ifndef ECN_GREEN_DROP_PERCENTAGEs
#define ECN_GREEN_DROP_PERCENTAGEs ("ECN_GREEN_DROP_PERCENTAGE")
#endif
#ifndef ECN_MODEs
#define ECN_MODEs ("ECN_MODE")
#endif
#ifndef ECN_MPLS_EXP_TO_IP_ECNs
#define ECN_MPLS_EXP_TO_IP_ECNs ("ECN_MPLS_EXP_TO_IP_ECN")
#endif
#ifndef ECN_MPLS_EXP_TO_IP_ECN_IDs
#define ECN_MPLS_EXP_TO_IP_ECN_IDs ("ECN_MPLS_EXP_TO_IP_ECN_ID")
#endif
#ifndef ECN_RED_DROP_MAX_THD_CELLSs
#define ECN_RED_DROP_MAX_THD_CELLSs ("ECN_RED_DROP_MAX_THD_CELLS")
#endif
#ifndef ECN_RED_DROP_MIN_THD_CELLSs
#define ECN_RED_DROP_MIN_THD_CELLSs ("ECN_RED_DROP_MIN_THD_CELLS")
#endif
#ifndef ECN_RED_DROP_PERCENTAGEs
#define ECN_RED_DROP_PERCENTAGEs ("ECN_RED_DROP_PERCENTAGE")
#endif
#ifndef ECN_TNL_DECAPs
#define ECN_TNL_DECAPs ("ECN_TNL_DECAP")
#endif
#ifndef ECN_TNL_DECAP_MASKs
#define ECN_TNL_DECAP_MASKs ("ECN_TNL_DECAP_MASK")
#endif
#ifndef ECN_WRED_UPDATEs
#define ECN_WRED_UPDATEs ("ECN_WRED_UPDATE")
#endif
#ifndef ECN_YELLOW_DROP_MAX_THD_CELLSs
#define ECN_YELLOW_DROP_MAX_THD_CELLSs ("ECN_YELLOW_DROP_MAX_THD_CELLS")
#endif
#ifndef ECN_YELLOW_DROP_MIN_THD_CELLSs
#define ECN_YELLOW_DROP_MIN_THD_CELLSs ("ECN_YELLOW_DROP_MIN_THD_CELLS")
#endif
#ifndef ECN_YELLOW_DROP_PERCENTAGEs
#define ECN_YELLOW_DROP_PERCENTAGEs ("ECN_YELLOW_DROP_PERCENTAGE")
#endif
#ifndef EDB_BUF_CFG_OVERRIDERs
#define EDB_BUF_CFG_OVERRIDERs ("EDB_BUF_CFG_OVERRIDER")
#endif
#ifndef EDB_CONTROL_BUFFER_ECC_ENRs
#define EDB_CONTROL_BUFFER_ECC_ENRs ("EDB_CONTROL_BUFFER_ECC_ENR")
#endif
#ifndef EDB_CONTROL_BUFFER_EN_COR_ERR_RPTRs
#define EDB_CONTROL_BUFFER_EN_COR_ERR_RPTRs ("EDB_CONTROL_BUFFER_EN_COR_ERR_RPTR")
#endif
#ifndef EDB_DATA_BUFFER_ECC_ENRs
#define EDB_DATA_BUFFER_ECC_ENRs ("EDB_DATA_BUFFER_ECC_ENR")
#endif
#ifndef EDB_DATA_BUFFER_EN_COR_ERR_RPTRs
#define EDB_DATA_BUFFER_EN_COR_ERR_RPTRs ("EDB_DATA_BUFFER_EN_COR_ERR_RPTR")
#endif
#ifndef EDB_DBG_ARs
#define EDB_DBG_ARs ("EDB_DBG_AR")
#endif
#ifndef EDB_DBG_BRs
#define EDB_DBG_BRs ("EDB_DBG_BR")
#endif
#ifndef EDB_DBG_CRs
#define EDB_DBG_CRs ("EDB_DBG_CR")
#endif
#ifndef EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGMs
#define EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGMs ("EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGM")
#endif
#ifndef EDB_INTR_ENABLERs
#define EDB_INTR_ENABLERs ("EDB_INTR_ENABLER")
#endif
#ifndef EDB_INTR_STATUSRs
#define EDB_INTR_STATUSRs ("EDB_INTR_STATUSR")
#endif
#ifndef EDB_IP_CUT_THRU_CLASSMs
#define EDB_IP_CUT_THRU_CLASSMs ("EDB_IP_CUT_THRU_CLASSM")
#endif
#ifndef EDB_LPBK_RESERVED_CREDIT_COUNTRs
#define EDB_LPBK_RESERVED_CREDIT_COUNTRs ("EDB_LPBK_RESERVED_CREDIT_COUNTR")
#endif
#ifndef EDB_MISC_CTRLRs
#define EDB_MISC_CTRLRs ("EDB_MISC_CTRLR")
#endif
#ifndef EDB_PM0_BUF_START_END_ADDRRs
#define EDB_PM0_BUF_START_END_ADDRRs ("EDB_PM0_BUF_START_END_ADDRR")
#endif
#ifndef EDB_PM0_BUF_START_END_ADDR_0_1Rs
#define EDB_PM0_BUF_START_END_ADDR_0_1Rs ("EDB_PM0_BUF_START_END_ADDR_0_1R")
#endif
#ifndef EDB_PM0_BUF_START_END_ADDR_2_3Rs
#define EDB_PM0_BUF_START_END_ADDR_2_3Rs ("EDB_PM0_BUF_START_END_ADDR_2_3R")
#endif
#ifndef EDB_PM0_BUF_START_END_ADDR_4_5Rs
#define EDB_PM0_BUF_START_END_ADDR_4_5Rs ("EDB_PM0_BUF_START_END_ADDR_4_5R")
#endif
#ifndef EDB_PM0_BUF_START_END_ADDR_6_7Rs
#define EDB_PM0_BUF_START_END_ADDR_6_7Rs ("EDB_PM0_BUF_START_END_ADDR_6_7R")
#endif
#ifndef EDB_PM1_BUF_START_END_ADDRRs
#define EDB_PM1_BUF_START_END_ADDRRs ("EDB_PM1_BUF_START_END_ADDRR")
#endif
#ifndef EDB_PM1_BUF_START_END_ADDR_0_1Rs
#define EDB_PM1_BUF_START_END_ADDR_0_1Rs ("EDB_PM1_BUF_START_END_ADDR_0_1R")
#endif
#ifndef EDB_PM1_BUF_START_END_ADDR_2_3Rs
#define EDB_PM1_BUF_START_END_ADDR_2_3Rs ("EDB_PM1_BUF_START_END_ADDR_2_3R")
#endif
#ifndef EDB_PM1_BUF_START_END_ADDR_4_5Rs
#define EDB_PM1_BUF_START_END_ADDR_4_5Rs ("EDB_PM1_BUF_START_END_ADDR_4_5R")
#endif
#ifndef EDB_PM1_BUF_START_END_ADDR_6_7Rs
#define EDB_PM1_BUF_START_END_ADDR_6_7Rs ("EDB_PM1_BUF_START_END_ADDR_6_7R")
#endif
#ifndef EDB_PM2_BUF_START_END_ADDRRs
#define EDB_PM2_BUF_START_END_ADDRRs ("EDB_PM2_BUF_START_END_ADDRR")
#endif
#ifndef EDB_PM2_BUF_START_END_ADDR_0_1Rs
#define EDB_PM2_BUF_START_END_ADDR_0_1Rs ("EDB_PM2_BUF_START_END_ADDR_0_1R")
#endif
#ifndef EDB_PM2_BUF_START_END_ADDR_2_3Rs
#define EDB_PM2_BUF_START_END_ADDR_2_3Rs ("EDB_PM2_BUF_START_END_ADDR_2_3R")
#endif
#ifndef EDB_PM2_BUF_START_END_ADDR_4_5Rs
#define EDB_PM2_BUF_START_END_ADDR_4_5Rs ("EDB_PM2_BUF_START_END_ADDR_4_5R")
#endif
#ifndef EDB_PM2_BUF_START_END_ADDR_6_7Rs
#define EDB_PM2_BUF_START_END_ADDR_6_7Rs ("EDB_PM2_BUF_START_END_ADDR_6_7R")
#endif
#ifndef EDB_PM3_BUF_START_END_ADDRRs
#define EDB_PM3_BUF_START_END_ADDRRs ("EDB_PM3_BUF_START_END_ADDRR")
#endif
#ifndef EDB_PM3_BUF_START_END_ADDR_0_1Rs
#define EDB_PM3_BUF_START_END_ADDR_0_1Rs ("EDB_PM3_BUF_START_END_ADDR_0_1R")
#endif
#ifndef EDB_PM3_BUF_START_END_ADDR_2_3Rs
#define EDB_PM3_BUF_START_END_ADDR_2_3Rs ("EDB_PM3_BUF_START_END_ADDR_2_3R")
#endif
#ifndef EDB_PM3_BUF_START_END_ADDR_4_5Rs
#define EDB_PM3_BUF_START_END_ADDR_4_5Rs ("EDB_PM3_BUF_START_END_ADDR_4_5R")
#endif
#ifndef EDB_PM3_BUF_START_END_ADDR_6_7Rs
#define EDB_PM3_BUF_START_END_ADDR_6_7Rs ("EDB_PM3_BUF_START_END_ADDR_6_7R")
#endif
#ifndef EDB_PORT_MODE_OVERRIDERs
#define EDB_PORT_MODE_OVERRIDERs ("EDB_PORT_MODE_OVERRIDER")
#endif
#ifndef EDB_RAM_TM_CONTROLRs
#define EDB_RAM_TM_CONTROLRs ("EDB_RAM_TM_CONTROLR")
#endif
#ifndef EDB_RAM_TM_CONTROL_0Rs
#define EDB_RAM_TM_CONTROL_0Rs ("EDB_RAM_TM_CONTROL_0R")
#endif
#ifndef EDB_RAM_TM_CONTROL_1Rs
#define EDB_RAM_TM_CONTROL_1Rs ("EDB_RAM_TM_CONTROL_1R")
#endif
#ifndef EDB_SER_FIFOMs
#define EDB_SER_FIFOMs ("EDB_SER_FIFOM")
#endif
#ifndef EDB_SER_FIFO_CTRLRs
#define EDB_SER_FIFO_CTRLRs ("EDB_SER_FIFO_CTRLR")
#endif
#ifndef EDB_SER_FIFO_STATUSRs
#define EDB_SER_FIFO_STATUSRs ("EDB_SER_FIFO_STATUSR")
#endif
#ifndef EDB_SPECIAL_DROP_DEBUGRs
#define EDB_SPECIAL_DROP_DEBUGRs ("EDB_SPECIAL_DROP_DEBUGR")
#endif
#ifndef EDB_XMIT_START_COUNTMs
#define EDB_XMIT_START_COUNTMs ("EDB_XMIT_START_COUNTM")
#endif
#ifndef EDIT_CTRL_BITP_PROFILE_0Ms
#define EDIT_CTRL_BITP_PROFILE_0Ms ("EDIT_CTRL_BITP_PROFILE_0M")
#endif
#ifndef EDIT_CTRL_BITP_PROFILE_1Ms
#define EDIT_CTRL_BITP_PROFILE_1Ms ("EDIT_CTRL_BITP_PROFILE_1M")
#endif
#ifndef EDIT_CTRL_BITP_PROFILE_2Ms
#define EDIT_CTRL_BITP_PROFILE_2Ms ("EDIT_CTRL_BITP_PROFILE_2M")
#endif
#ifndef EDIT_CTRL_BITP_PROFILE_3Ms
#define EDIT_CTRL_BITP_PROFILE_3Ms ("EDIT_CTRL_BITP_PROFILE_3M")
#endif
#ifndef EDIT_CTRL_BITP_PROFILE_4Ms
#define EDIT_CTRL_BITP_PROFILE_4Ms ("EDIT_CTRL_BITP_PROFILE_4M")
#endif
#ifndef EDIT_CTRL_RAM_TM_CONTROLRs
#define EDIT_CTRL_RAM_TM_CONTROLRs ("EDIT_CTRL_RAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_0_A_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_0_A_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_0_A_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_0_A_DATA_ONLYMs
#define EDIT_CTRL_TCAM_0_A_DATA_ONLYMs ("EDIT_CTRL_TCAM_0_A_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_0_A_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_0_A_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_0_A_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_0_A_ONLYMs
#define EDIT_CTRL_TCAM_0_A_ONLYMs ("EDIT_CTRL_TCAM_0_A_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_0_A_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_0_A_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_0_A_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_0_B_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_0_B_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_0_B_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_0_B_DATA_ONLYMs
#define EDIT_CTRL_TCAM_0_B_DATA_ONLYMs ("EDIT_CTRL_TCAM_0_B_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_0_B_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_0_B_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_0_B_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_0_B_ONLYMs
#define EDIT_CTRL_TCAM_0_B_ONLYMs ("EDIT_CTRL_TCAM_0_B_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_0_B_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_0_B_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_0_B_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_0_C_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_0_C_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_0_C_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_0_C_DATA_ONLYMs
#define EDIT_CTRL_TCAM_0_C_DATA_ONLYMs ("EDIT_CTRL_TCAM_0_C_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_0_C_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_0_C_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_0_C_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_0_C_ONLYMs
#define EDIT_CTRL_TCAM_0_C_ONLYMs ("EDIT_CTRL_TCAM_0_C_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_0_C_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_0_C_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_0_C_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_1_A_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_1_A_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_1_A_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_1_A_DATA_ONLYMs
#define EDIT_CTRL_TCAM_1_A_DATA_ONLYMs ("EDIT_CTRL_TCAM_1_A_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_1_A_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_1_A_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_1_A_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_1_A_ONLYMs
#define EDIT_CTRL_TCAM_1_A_ONLYMs ("EDIT_CTRL_TCAM_1_A_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_1_A_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_1_A_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_1_A_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_1_B_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_1_B_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_1_B_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_1_B_DATA_ONLYMs
#define EDIT_CTRL_TCAM_1_B_DATA_ONLYMs ("EDIT_CTRL_TCAM_1_B_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_1_B_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_1_B_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_1_B_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_1_B_ONLYMs
#define EDIT_CTRL_TCAM_1_B_ONLYMs ("EDIT_CTRL_TCAM_1_B_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_1_B_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_1_B_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_1_B_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_1_C_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_1_C_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_1_C_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_1_C_DATA_ONLYMs
#define EDIT_CTRL_TCAM_1_C_DATA_ONLYMs ("EDIT_CTRL_TCAM_1_C_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_1_C_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_1_C_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_1_C_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_1_C_ONLYMs
#define EDIT_CTRL_TCAM_1_C_ONLYMs ("EDIT_CTRL_TCAM_1_C_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_1_C_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_1_C_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_1_C_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_2_A_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_2_A_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_2_A_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_2_A_DATA_ONLYMs
#define EDIT_CTRL_TCAM_2_A_DATA_ONLYMs ("EDIT_CTRL_TCAM_2_A_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_2_A_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_2_A_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_2_A_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_2_A_ONLYMs
#define EDIT_CTRL_TCAM_2_A_ONLYMs ("EDIT_CTRL_TCAM_2_A_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_2_A_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_2_A_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_2_A_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_2_B_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_2_B_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_2_B_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_2_B_DATA_ONLYMs
#define EDIT_CTRL_TCAM_2_B_DATA_ONLYMs ("EDIT_CTRL_TCAM_2_B_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_2_B_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_2_B_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_2_B_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_2_B_ONLYMs
#define EDIT_CTRL_TCAM_2_B_ONLYMs ("EDIT_CTRL_TCAM_2_B_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_2_B_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_2_B_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_2_B_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_2_C_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_2_C_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_2_C_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_2_C_DATA_ONLYMs
#define EDIT_CTRL_TCAM_2_C_DATA_ONLYMs ("EDIT_CTRL_TCAM_2_C_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_2_C_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_2_C_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_2_C_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_2_C_ONLYMs
#define EDIT_CTRL_TCAM_2_C_ONLYMs ("EDIT_CTRL_TCAM_2_C_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_2_C_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_2_C_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_2_C_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_3_A_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_3_A_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_3_A_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_3_A_DATA_ONLYMs
#define EDIT_CTRL_TCAM_3_A_DATA_ONLYMs ("EDIT_CTRL_TCAM_3_A_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_3_A_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_3_A_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_3_A_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_3_A_ONLYMs
#define EDIT_CTRL_TCAM_3_A_ONLYMs ("EDIT_CTRL_TCAM_3_A_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_3_A_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_3_A_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_3_A_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_3_B_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_3_B_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_3_B_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_3_B_DATA_ONLYMs
#define EDIT_CTRL_TCAM_3_B_DATA_ONLYMs ("EDIT_CTRL_TCAM_3_B_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_3_B_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_3_B_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_3_B_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_3_B_ONLYMs
#define EDIT_CTRL_TCAM_3_B_ONLYMs ("EDIT_CTRL_TCAM_3_B_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_3_B_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_3_B_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_3_B_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_3_C_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_3_C_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_3_C_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_3_C_DATA_ONLYMs
#define EDIT_CTRL_TCAM_3_C_DATA_ONLYMs ("EDIT_CTRL_TCAM_3_C_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_3_C_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_3_C_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_3_C_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_3_C_ONLYMs
#define EDIT_CTRL_TCAM_3_C_ONLYMs ("EDIT_CTRL_TCAM_3_C_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_3_C_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_3_C_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_3_C_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_4_A_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_4_A_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_4_A_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_4_A_DATA_ONLYMs
#define EDIT_CTRL_TCAM_4_A_DATA_ONLYMs ("EDIT_CTRL_TCAM_4_A_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_4_A_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_4_A_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_4_A_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_4_A_ONLYMs
#define EDIT_CTRL_TCAM_4_A_ONLYMs ("EDIT_CTRL_TCAM_4_A_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_4_A_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_4_A_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_4_A_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_4_B_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_4_B_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_4_B_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_4_B_DATA_ONLYMs
#define EDIT_CTRL_TCAM_4_B_DATA_ONLYMs ("EDIT_CTRL_TCAM_4_B_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_4_B_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_4_B_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_4_B_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_4_B_ONLYMs
#define EDIT_CTRL_TCAM_4_B_ONLYMs ("EDIT_CTRL_TCAM_4_B_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_4_B_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_4_B_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_4_B_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_4_C_CAM_TM_CONTROLRs
#define EDIT_CTRL_TCAM_4_C_CAM_TM_CONTROLRs ("EDIT_CTRL_TCAM_4_C_CAM_TM_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_4_C_DATA_ONLYMs
#define EDIT_CTRL_TCAM_4_C_DATA_ONLYMs ("EDIT_CTRL_TCAM_4_C_DATA_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_4_C_DATA_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_4_C_DATA_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_4_C_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_4_C_ONLYMs
#define EDIT_CTRL_TCAM_4_C_ONLYMs ("EDIT_CTRL_TCAM_4_C_ONLYM")
#endif
#ifndef EDIT_CTRL_TCAM_4_C_ONLY_SER_CONTROLRs
#define EDIT_CTRL_TCAM_4_C_ONLY_SER_CONTROLRs ("EDIT_CTRL_TCAM_4_C_ONLY_SER_CONTROLR")
#endif
#ifndef EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef EFFECTIVE_EXP_QOSs
#define EFFECTIVE_EXP_QOSs ("EFFECTIVE_EXP_QOS")
#endif
#ifndef EFFECTIVE_EXP_REMARKs
#define EFFECTIVE_EXP_REMARKs ("EFFECTIVE_EXP_REMARK")
#endif
#ifndef EFP_METER_BITP_PROFILEMs
#define EFP_METER_BITP_PROFILEMs ("EFP_METER_BITP_PROFILEM")
#endif
#ifndef EFP_METER_BOTP_PROFILEMs
#define EFP_METER_BOTP_PROFILEMs ("EFP_METER_BOTP_PROFILEM")
#endif
#ifndef EFP_METER_COLOR_TABLE_0Ms
#define EFP_METER_COLOR_TABLE_0Ms ("EFP_METER_COLOR_TABLE_0M")
#endif
#ifndef EFP_METER_COLOR_TABLE_0_SER_CONTROLRs
#define EFP_METER_COLOR_TABLE_0_SER_CONTROLRs ("EFP_METER_COLOR_TABLE_0_SER_CONTROLR")
#endif
#ifndef EFP_METER_COUNT_ON_SER_ERRORRs
#define EFP_METER_COUNT_ON_SER_ERRORRs ("EFP_METER_COUNT_ON_SER_ERRORR")
#endif
#ifndef EFP_METER_CTRL_PRE_SELMs
#define EFP_METER_CTRL_PRE_SELMs ("EFP_METER_CTRL_PRE_SELM")
#endif
#ifndef EFP_METER_METER_TABLEMs
#define EFP_METER_METER_TABLEMs ("EFP_METER_METER_TABLEM")
#endif
#ifndef EFP_METER_PDD_PROFILE_TABLEMs
#define EFP_METER_PDD_PROFILE_TABLEMs ("EFP_METER_PDD_PROFILE_TABLEM")
#endif
#ifndef EFP_METER_RAM_TM_CONTROLRs
#define EFP_METER_RAM_TM_CONTROLRs ("EFP_METER_RAM_TM_CONTROLR")
#endif
#ifndef EFP_METER_SBR_INDEX_COLOR_OFFSETRs
#define EFP_METER_SBR_INDEX_COLOR_OFFSETRs ("EFP_METER_SBR_INDEX_COLOR_OFFSETR")
#endif
#ifndef EFP_METER_SBR_PROFILE_TABLE_0Ms
#define EFP_METER_SBR_PROFILE_TABLE_0Ms ("EFP_METER_SBR_PROFILE_TABLE_0M")
#endif
#ifndef EFSL20_CAPU8_LUT_0_0_0Ms
#define EFSL20_CAPU8_LUT_0_0_0Ms ("EFSL20_CAPU8_LUT_0_0_0M")
#endif
#ifndef EFSL20_CAPU8_LUT_0_0_1Ms
#define EFSL20_CAPU8_LUT_0_0_1Ms ("EFSL20_CAPU8_LUT_0_0_1M")
#endif
#ifndef EFSL20_CAPU8_LUT_1_0_0Ms
#define EFSL20_CAPU8_LUT_1_0_0Ms ("EFSL20_CAPU8_LUT_1_0_0M")
#endif
#ifndef EFSL20_CAPU8_LUT_1_0_1Ms
#define EFSL20_CAPU8_LUT_1_0_1Ms ("EFSL20_CAPU8_LUT_1_0_1M")
#endif
#ifndef EFSL20_CAPU8_LUT_2_0_0Ms
#define EFSL20_CAPU8_LUT_2_0_0Ms ("EFSL20_CAPU8_LUT_2_0_0M")
#endif
#ifndef EFSL20_CAPU8_LUT_2_0_1Ms
#define EFSL20_CAPU8_LUT_2_0_1Ms ("EFSL20_CAPU8_LUT_2_0_1M")
#endif
#ifndef EFSL20_CAPU8_LUT_3_0_0Ms
#define EFSL20_CAPU8_LUT_3_0_0Ms ("EFSL20_CAPU8_LUT_3_0_0M")
#endif
#ifndef EFSL20_CAPU8_LUT_3_0_1Ms
#define EFSL20_CAPU8_LUT_3_0_1Ms ("EFSL20_CAPU8_LUT_3_0_1M")
#endif
#ifndef EFSL20_CAPU8_LUT_4_0_0Ms
#define EFSL20_CAPU8_LUT_4_0_0Ms ("EFSL20_CAPU8_LUT_4_0_0M")
#endif
#ifndef EFSL20_CAPU8_LUT_4_0_1Ms
#define EFSL20_CAPU8_LUT_4_0_1Ms ("EFSL20_CAPU8_LUT_4_0_1M")
#endif
#ifndef EFSL20_CAPU8_LUT_5_0_0Ms
#define EFSL20_CAPU8_LUT_5_0_0Ms ("EFSL20_CAPU8_LUT_5_0_0M")
#endif
#ifndef EFSL20_CAPU8_LUT_5_0_1Ms
#define EFSL20_CAPU8_LUT_5_0_1Ms ("EFSL20_CAPU8_LUT_5_0_1M")
#endif
#ifndef EFSL20_CAPU8_LUT_6_0_0Ms
#define EFSL20_CAPU8_LUT_6_0_0Ms ("EFSL20_CAPU8_LUT_6_0_0M")
#endif
#ifndef EFSL20_CAPU8_LUT_6_0_1Ms
#define EFSL20_CAPU8_LUT_6_0_1Ms ("EFSL20_CAPU8_LUT_6_0_1M")
#endif
#ifndef EFSL20_CAPU8_LUT_7_0_0Ms
#define EFSL20_CAPU8_LUT_7_0_0Ms ("EFSL20_CAPU8_LUT_7_0_0M")
#endif
#ifndef EFSL20_CAPU8_LUT_7_0_1Ms
#define EFSL20_CAPU8_LUT_7_0_1Ms ("EFSL20_CAPU8_LUT_7_0_1M")
#endif
#ifndef EFSL20_DATA_CONSTANTMs
#define EFSL20_DATA_CONSTANTMs ("EFSL20_DATA_CONSTANTM")
#endif
#ifndef EFSL20_DROP_CODE_0Rs
#define EFSL20_DROP_CODE_0Rs ("EFSL20_DROP_CODE_0R")
#endif
#ifndef EFSL20_DROP_CODE_10Rs
#define EFSL20_DROP_CODE_10Rs ("EFSL20_DROP_CODE_10R")
#endif
#ifndef EFSL20_DROP_CODE_11Rs
#define EFSL20_DROP_CODE_11Rs ("EFSL20_DROP_CODE_11R")
#endif
#ifndef EFSL20_DROP_CODE_12Rs
#define EFSL20_DROP_CODE_12Rs ("EFSL20_DROP_CODE_12R")
#endif
#ifndef EFSL20_DROP_CODE_13Rs
#define EFSL20_DROP_CODE_13Rs ("EFSL20_DROP_CODE_13R")
#endif
#ifndef EFSL20_DROP_CODE_14Rs
#define EFSL20_DROP_CODE_14Rs ("EFSL20_DROP_CODE_14R")
#endif
#ifndef EFSL20_DROP_CODE_15Rs
#define EFSL20_DROP_CODE_15Rs ("EFSL20_DROP_CODE_15R")
#endif
#ifndef EFSL20_DROP_CODE_1Rs
#define EFSL20_DROP_CODE_1Rs ("EFSL20_DROP_CODE_1R")
#endif
#ifndef EFSL20_DROP_CODE_2Rs
#define EFSL20_DROP_CODE_2Rs ("EFSL20_DROP_CODE_2R")
#endif
#ifndef EFSL20_DROP_CODE_3Rs
#define EFSL20_DROP_CODE_3Rs ("EFSL20_DROP_CODE_3R")
#endif
#ifndef EFSL20_DROP_CODE_4Rs
#define EFSL20_DROP_CODE_4Rs ("EFSL20_DROP_CODE_4R")
#endif
#ifndef EFSL20_DROP_CODE_5Rs
#define EFSL20_DROP_CODE_5Rs ("EFSL20_DROP_CODE_5R")
#endif
#ifndef EFSL20_DROP_CODE_6Rs
#define EFSL20_DROP_CODE_6Rs ("EFSL20_DROP_CODE_6R")
#endif
#ifndef EFSL20_DROP_CODE_7Rs
#define EFSL20_DROP_CODE_7Rs ("EFSL20_DROP_CODE_7R")
#endif
#ifndef EFSL20_DROP_CODE_8Rs
#define EFSL20_DROP_CODE_8Rs ("EFSL20_DROP_CODE_8R")
#endif
#ifndef EFSL20_DROP_CODE_9Rs
#define EFSL20_DROP_CODE_9Rs ("EFSL20_DROP_CODE_9R")
#endif
#ifndef EFSL20_FSL_FLOOR_0_PROFILEMs
#define EFSL20_FSL_FLOOR_0_PROFILEMs ("EFSL20_FSL_FLOOR_0_PROFILEM")
#endif
#ifndef EFSL20_FSL_FLOOR_1_PROFILEMs
#define EFSL20_FSL_FLOOR_1_PROFILEMs ("EFSL20_FSL_FLOOR_1_PROFILEM")
#endif
#ifndef EFSL20_FSL_FLOOR_2_PROFILEMs
#define EFSL20_FSL_FLOOR_2_PROFILEMs ("EFSL20_FSL_FLOOR_2_PROFILEM")
#endif
#ifndef EFSL20_FSL_FLOOR_3_PROFILEMs
#define EFSL20_FSL_FLOOR_3_PROFILEMs ("EFSL20_FSL_FLOOR_3_PROFILEM")
#endif
#ifndef EFSL20_FSL_FLOOR_4_PROFILEMs
#define EFSL20_FSL_FLOOR_4_PROFILEMs ("EFSL20_FSL_FLOOR_4_PROFILEM")
#endif
#ifndef EFSL20_FSL_FLOOR_5_PROFILEMs
#define EFSL20_FSL_FLOOR_5_PROFILEMs ("EFSL20_FSL_FLOOR_5_PROFILEM")
#endif
#ifndef EFSL20_FSL_FLOOR_6_PROFILEMs
#define EFSL20_FSL_FLOOR_6_PROFILEMs ("EFSL20_FSL_FLOOR_6_PROFILEM")
#endif
#ifndef EFSL20_FSL_FLOOR_7_PROFILEMs
#define EFSL20_FSL_FLOOR_7_PROFILEMs ("EFSL20_FSL_FLOOR_7_PROFILEM")
#endif
#ifndef EFSL20_INPUT_FLOOR_0_PROFILEMs
#define EFSL20_INPUT_FLOOR_0_PROFILEMs ("EFSL20_INPUT_FLOOR_0_PROFILEM")
#endif
#ifndef EFSL20_INPUT_FLOOR_1_PROFILEMs
#define EFSL20_INPUT_FLOOR_1_PROFILEMs ("EFSL20_INPUT_FLOOR_1_PROFILEM")
#endif
#ifndef EFSL20_LTS_POLICYMs
#define EFSL20_LTS_POLICYMs ("EFSL20_LTS_POLICYM")
#endif
#ifndef EFSL20_LTS_PRE_SELMs
#define EFSL20_LTS_PRE_SELMs ("EFSL20_LTS_PRE_SELM")
#endif
#ifndef EFSL20_LTS_TCAMMs
#define EFSL20_LTS_TCAMMs ("EFSL20_LTS_TCAMM")
#endif
#ifndef EFSL20_OUTPUT_FLOOR_PROFILEMs
#define EFSL20_OUTPUT_FLOOR_PROFILEMs ("EFSL20_OUTPUT_FLOOR_PROFILEM")
#endif
#ifndef EFSL20_STATE_16_0Rs
#define EFSL20_STATE_16_0Rs ("EFSL20_STATE_16_0R")
#endif
#ifndef EFSL20_STATE_16_10Rs
#define EFSL20_STATE_16_10Rs ("EFSL20_STATE_16_10R")
#endif
#ifndef EFSL20_STATE_16_11Rs
#define EFSL20_STATE_16_11Rs ("EFSL20_STATE_16_11R")
#endif
#ifndef EFSL20_STATE_16_12Rs
#define EFSL20_STATE_16_12Rs ("EFSL20_STATE_16_12R")
#endif
#ifndef EFSL20_STATE_16_13Rs
#define EFSL20_STATE_16_13Rs ("EFSL20_STATE_16_13R")
#endif
#ifndef EFSL20_STATE_16_14Rs
#define EFSL20_STATE_16_14Rs ("EFSL20_STATE_16_14R")
#endif
#ifndef EFSL20_STATE_16_15Rs
#define EFSL20_STATE_16_15Rs ("EFSL20_STATE_16_15R")
#endif
#ifndef EFSL20_STATE_16_1Rs
#define EFSL20_STATE_16_1Rs ("EFSL20_STATE_16_1R")
#endif
#ifndef EFSL20_STATE_16_2Rs
#define EFSL20_STATE_16_2Rs ("EFSL20_STATE_16_2R")
#endif
#ifndef EFSL20_STATE_16_3Rs
#define EFSL20_STATE_16_3Rs ("EFSL20_STATE_16_3R")
#endif
#ifndef EFSL20_STATE_16_4Rs
#define EFSL20_STATE_16_4Rs ("EFSL20_STATE_16_4R")
#endif
#ifndef EFSL20_STATE_16_5Rs
#define EFSL20_STATE_16_5Rs ("EFSL20_STATE_16_5R")
#endif
#ifndef EFSL20_STATE_16_6Rs
#define EFSL20_STATE_16_6Rs ("EFSL20_STATE_16_6R")
#endif
#ifndef EFSL20_STATE_16_7Rs
#define EFSL20_STATE_16_7Rs ("EFSL20_STATE_16_7R")
#endif
#ifndef EFSL20_STATE_16_8Rs
#define EFSL20_STATE_16_8Rs ("EFSL20_STATE_16_8R")
#endif
#ifndef EFSL20_STATE_16_9Rs
#define EFSL20_STATE_16_9Rs ("EFSL20_STATE_16_9R")
#endif
#ifndef EFSL20_STATE_16_LOCK_0Rs
#define EFSL20_STATE_16_LOCK_0Rs ("EFSL20_STATE_16_LOCK_0R")
#endif
#ifndef EFSL20_STATE_16_LOCK_10Rs
#define EFSL20_STATE_16_LOCK_10Rs ("EFSL20_STATE_16_LOCK_10R")
#endif
#ifndef EFSL20_STATE_16_LOCK_11Rs
#define EFSL20_STATE_16_LOCK_11Rs ("EFSL20_STATE_16_LOCK_11R")
#endif
#ifndef EFSL20_STATE_16_LOCK_12Rs
#define EFSL20_STATE_16_LOCK_12Rs ("EFSL20_STATE_16_LOCK_12R")
#endif
#ifndef EFSL20_STATE_16_LOCK_13Rs
#define EFSL20_STATE_16_LOCK_13Rs ("EFSL20_STATE_16_LOCK_13R")
#endif
#ifndef EFSL20_STATE_16_LOCK_14Rs
#define EFSL20_STATE_16_LOCK_14Rs ("EFSL20_STATE_16_LOCK_14R")
#endif
#ifndef EFSL20_STATE_16_LOCK_15Rs
#define EFSL20_STATE_16_LOCK_15Rs ("EFSL20_STATE_16_LOCK_15R")
#endif
#ifndef EFSL20_STATE_16_LOCK_1Rs
#define EFSL20_STATE_16_LOCK_1Rs ("EFSL20_STATE_16_LOCK_1R")
#endif
#ifndef EFSL20_STATE_16_LOCK_2Rs
#define EFSL20_STATE_16_LOCK_2Rs ("EFSL20_STATE_16_LOCK_2R")
#endif
#ifndef EFSL20_STATE_16_LOCK_3Rs
#define EFSL20_STATE_16_LOCK_3Rs ("EFSL20_STATE_16_LOCK_3R")
#endif
#ifndef EFSL20_STATE_16_LOCK_4Rs
#define EFSL20_STATE_16_LOCK_4Rs ("EFSL20_STATE_16_LOCK_4R")
#endif
#ifndef EFSL20_STATE_16_LOCK_5Rs
#define EFSL20_STATE_16_LOCK_5Rs ("EFSL20_STATE_16_LOCK_5R")
#endif
#ifndef EFSL20_STATE_16_LOCK_6Rs
#define EFSL20_STATE_16_LOCK_6Rs ("EFSL20_STATE_16_LOCK_6R")
#endif
#ifndef EFSL20_STATE_16_LOCK_7Rs
#define EFSL20_STATE_16_LOCK_7Rs ("EFSL20_STATE_16_LOCK_7R")
#endif
#ifndef EFSL20_STATE_16_LOCK_8Rs
#define EFSL20_STATE_16_LOCK_8Rs ("EFSL20_STATE_16_LOCK_8R")
#endif
#ifndef EFSL20_STATE_16_LOCK_9Rs
#define EFSL20_STATE_16_LOCK_9Rs ("EFSL20_STATE_16_LOCK_9R")
#endif
#ifndef EFSL20_STATE_8_0Rs
#define EFSL20_STATE_8_0Rs ("EFSL20_STATE_8_0R")
#endif
#ifndef EFSL20_STATE_8_10Rs
#define EFSL20_STATE_8_10Rs ("EFSL20_STATE_8_10R")
#endif
#ifndef EFSL20_STATE_8_11Rs
#define EFSL20_STATE_8_11Rs ("EFSL20_STATE_8_11R")
#endif
#ifndef EFSL20_STATE_8_12Rs
#define EFSL20_STATE_8_12Rs ("EFSL20_STATE_8_12R")
#endif
#ifndef EFSL20_STATE_8_13Rs
#define EFSL20_STATE_8_13Rs ("EFSL20_STATE_8_13R")
#endif
#ifndef EFSL20_STATE_8_14Rs
#define EFSL20_STATE_8_14Rs ("EFSL20_STATE_8_14R")
#endif
#ifndef EFSL20_STATE_8_15Rs
#define EFSL20_STATE_8_15Rs ("EFSL20_STATE_8_15R")
#endif
#ifndef EFSL20_STATE_8_1Rs
#define EFSL20_STATE_8_1Rs ("EFSL20_STATE_8_1R")
#endif
#ifndef EFSL20_STATE_8_2Rs
#define EFSL20_STATE_8_2Rs ("EFSL20_STATE_8_2R")
#endif
#ifndef EFSL20_STATE_8_3Rs
#define EFSL20_STATE_8_3Rs ("EFSL20_STATE_8_3R")
#endif
#ifndef EFSL20_STATE_8_4Rs
#define EFSL20_STATE_8_4Rs ("EFSL20_STATE_8_4R")
#endif
#ifndef EFSL20_STATE_8_5Rs
#define EFSL20_STATE_8_5Rs ("EFSL20_STATE_8_5R")
#endif
#ifndef EFSL20_STATE_8_6Rs
#define EFSL20_STATE_8_6Rs ("EFSL20_STATE_8_6R")
#endif
#ifndef EFSL20_STATE_8_7Rs
#define EFSL20_STATE_8_7Rs ("EFSL20_STATE_8_7R")
#endif
#ifndef EFSL20_STATE_8_8Rs
#define EFSL20_STATE_8_8Rs ("EFSL20_STATE_8_8R")
#endif
#ifndef EFSL20_STATE_8_9Rs
#define EFSL20_STATE_8_9Rs ("EFSL20_STATE_8_9R")
#endif
#ifndef EFSL20_STATE_8_LOCK_0Rs
#define EFSL20_STATE_8_LOCK_0Rs ("EFSL20_STATE_8_LOCK_0R")
#endif
#ifndef EFSL20_STATE_8_LOCK_10Rs
#define EFSL20_STATE_8_LOCK_10Rs ("EFSL20_STATE_8_LOCK_10R")
#endif
#ifndef EFSL20_STATE_8_LOCK_11Rs
#define EFSL20_STATE_8_LOCK_11Rs ("EFSL20_STATE_8_LOCK_11R")
#endif
#ifndef EFSL20_STATE_8_LOCK_12Rs
#define EFSL20_STATE_8_LOCK_12Rs ("EFSL20_STATE_8_LOCK_12R")
#endif
#ifndef EFSL20_STATE_8_LOCK_13Rs
#define EFSL20_STATE_8_LOCK_13Rs ("EFSL20_STATE_8_LOCK_13R")
#endif
#ifndef EFSL20_STATE_8_LOCK_14Rs
#define EFSL20_STATE_8_LOCK_14Rs ("EFSL20_STATE_8_LOCK_14R")
#endif
#ifndef EFSL20_STATE_8_LOCK_15Rs
#define EFSL20_STATE_8_LOCK_15Rs ("EFSL20_STATE_8_LOCK_15R")
#endif
#ifndef EFSL20_STATE_8_LOCK_1Rs
#define EFSL20_STATE_8_LOCK_1Rs ("EFSL20_STATE_8_LOCK_1R")
#endif
#ifndef EFSL20_STATE_8_LOCK_2Rs
#define EFSL20_STATE_8_LOCK_2Rs ("EFSL20_STATE_8_LOCK_2R")
#endif
#ifndef EFSL20_STATE_8_LOCK_3Rs
#define EFSL20_STATE_8_LOCK_3Rs ("EFSL20_STATE_8_LOCK_3R")
#endif
#ifndef EFSL20_STATE_8_LOCK_4Rs
#define EFSL20_STATE_8_LOCK_4Rs ("EFSL20_STATE_8_LOCK_4R")
#endif
#ifndef EFSL20_STATE_8_LOCK_5Rs
#define EFSL20_STATE_8_LOCK_5Rs ("EFSL20_STATE_8_LOCK_5R")
#endif
#ifndef EFSL20_STATE_8_LOCK_6Rs
#define EFSL20_STATE_8_LOCK_6Rs ("EFSL20_STATE_8_LOCK_6R")
#endif
#ifndef EFSL20_STATE_8_LOCK_7Rs
#define EFSL20_STATE_8_LOCK_7Rs ("EFSL20_STATE_8_LOCK_7R")
#endif
#ifndef EFSL20_STATE_8_LOCK_8Rs
#define EFSL20_STATE_8_LOCK_8Rs ("EFSL20_STATE_8_LOCK_8R")
#endif
#ifndef EFSL20_STATE_8_LOCK_9Rs
#define EFSL20_STATE_8_LOCK_9Rs ("EFSL20_STATE_8_LOCK_9R")
#endif
#ifndef EFSL20_STATE_RD_PROFILEMs
#define EFSL20_STATE_RD_PROFILEMs ("EFSL20_STATE_RD_PROFILEM")
#endif
#ifndef EFSL20_STATE_WR_PROFILEMs
#define EFSL20_STATE_WR_PROFILEMs ("EFSL20_STATE_WR_PROFILEM")
#endif
#ifndef EFSL30_CAPU8_LUT_0_0_0Ms
#define EFSL30_CAPU8_LUT_0_0_0Ms ("EFSL30_CAPU8_LUT_0_0_0M")
#endif
#ifndef EFSL30_CAPU8_LUT_0_0_1Ms
#define EFSL30_CAPU8_LUT_0_0_1Ms ("EFSL30_CAPU8_LUT_0_0_1M")
#endif
#ifndef EFSL30_CAPU8_LUT_1_0_0Ms
#define EFSL30_CAPU8_LUT_1_0_0Ms ("EFSL30_CAPU8_LUT_1_0_0M")
#endif
#ifndef EFSL30_CAPU8_LUT_1_0_1Ms
#define EFSL30_CAPU8_LUT_1_0_1Ms ("EFSL30_CAPU8_LUT_1_0_1M")
#endif
#ifndef EFSL30_CAPU8_LUT_2_0_0Ms
#define EFSL30_CAPU8_LUT_2_0_0Ms ("EFSL30_CAPU8_LUT_2_0_0M")
#endif
#ifndef EFSL30_CAPU8_LUT_2_0_1Ms
#define EFSL30_CAPU8_LUT_2_0_1Ms ("EFSL30_CAPU8_LUT_2_0_1M")
#endif
#ifndef EFSL30_CAPU8_LUT_3_0_0Ms
#define EFSL30_CAPU8_LUT_3_0_0Ms ("EFSL30_CAPU8_LUT_3_0_0M")
#endif
#ifndef EFSL30_CAPU8_LUT_3_0_1Ms
#define EFSL30_CAPU8_LUT_3_0_1Ms ("EFSL30_CAPU8_LUT_3_0_1M")
#endif
#ifndef EFSL30_CAPU8_LUT_4_0_0Ms
#define EFSL30_CAPU8_LUT_4_0_0Ms ("EFSL30_CAPU8_LUT_4_0_0M")
#endif
#ifndef EFSL30_CAPU8_LUT_4_0_1Ms
#define EFSL30_CAPU8_LUT_4_0_1Ms ("EFSL30_CAPU8_LUT_4_0_1M")
#endif
#ifndef EFSL30_CAPU8_LUT_5_0_0Ms
#define EFSL30_CAPU8_LUT_5_0_0Ms ("EFSL30_CAPU8_LUT_5_0_0M")
#endif
#ifndef EFSL30_CAPU8_LUT_5_0_1Ms
#define EFSL30_CAPU8_LUT_5_0_1Ms ("EFSL30_CAPU8_LUT_5_0_1M")
#endif
#ifndef EFSL30_CAPU8_LUT_6_0_0Ms
#define EFSL30_CAPU8_LUT_6_0_0Ms ("EFSL30_CAPU8_LUT_6_0_0M")
#endif
#ifndef EFSL30_CAPU8_LUT_6_0_1Ms
#define EFSL30_CAPU8_LUT_6_0_1Ms ("EFSL30_CAPU8_LUT_6_0_1M")
#endif
#ifndef EFSL30_CAPU8_LUT_7_0_0Ms
#define EFSL30_CAPU8_LUT_7_0_0Ms ("EFSL30_CAPU8_LUT_7_0_0M")
#endif
#ifndef EFSL30_CAPU8_LUT_7_0_1Ms
#define EFSL30_CAPU8_LUT_7_0_1Ms ("EFSL30_CAPU8_LUT_7_0_1M")
#endif
#ifndef EFSL30_DATA_CONSTANTMs
#define EFSL30_DATA_CONSTANTMs ("EFSL30_DATA_CONSTANTM")
#endif
#ifndef EFSL30_DROP_CODE_0Rs
#define EFSL30_DROP_CODE_0Rs ("EFSL30_DROP_CODE_0R")
#endif
#ifndef EFSL30_DROP_CODE_10Rs
#define EFSL30_DROP_CODE_10Rs ("EFSL30_DROP_CODE_10R")
#endif
#ifndef EFSL30_DROP_CODE_11Rs
#define EFSL30_DROP_CODE_11Rs ("EFSL30_DROP_CODE_11R")
#endif
#ifndef EFSL30_DROP_CODE_12Rs
#define EFSL30_DROP_CODE_12Rs ("EFSL30_DROP_CODE_12R")
#endif
#ifndef EFSL30_DROP_CODE_13Rs
#define EFSL30_DROP_CODE_13Rs ("EFSL30_DROP_CODE_13R")
#endif
#ifndef EFSL30_DROP_CODE_14Rs
#define EFSL30_DROP_CODE_14Rs ("EFSL30_DROP_CODE_14R")
#endif
#ifndef EFSL30_DROP_CODE_15Rs
#define EFSL30_DROP_CODE_15Rs ("EFSL30_DROP_CODE_15R")
#endif
#ifndef EFSL30_DROP_CODE_1Rs
#define EFSL30_DROP_CODE_1Rs ("EFSL30_DROP_CODE_1R")
#endif
#ifndef EFSL30_DROP_CODE_2Rs
#define EFSL30_DROP_CODE_2Rs ("EFSL30_DROP_CODE_2R")
#endif
#ifndef EFSL30_DROP_CODE_3Rs
#define EFSL30_DROP_CODE_3Rs ("EFSL30_DROP_CODE_3R")
#endif
#ifndef EFSL30_DROP_CODE_4Rs
#define EFSL30_DROP_CODE_4Rs ("EFSL30_DROP_CODE_4R")
#endif
#ifndef EFSL30_DROP_CODE_5Rs
#define EFSL30_DROP_CODE_5Rs ("EFSL30_DROP_CODE_5R")
#endif
#ifndef EFSL30_DROP_CODE_6Rs
#define EFSL30_DROP_CODE_6Rs ("EFSL30_DROP_CODE_6R")
#endif
#ifndef EFSL30_DROP_CODE_7Rs
#define EFSL30_DROP_CODE_7Rs ("EFSL30_DROP_CODE_7R")
#endif
#ifndef EFSL30_DROP_CODE_8Rs
#define EFSL30_DROP_CODE_8Rs ("EFSL30_DROP_CODE_8R")
#endif
#ifndef EFSL30_DROP_CODE_9Rs
#define EFSL30_DROP_CODE_9Rs ("EFSL30_DROP_CODE_9R")
#endif
#ifndef EFSL30_FSL_FLOOR_0_PROFILEMs
#define EFSL30_FSL_FLOOR_0_PROFILEMs ("EFSL30_FSL_FLOOR_0_PROFILEM")
#endif
#ifndef EFSL30_FSL_FLOOR_1_PROFILEMs
#define EFSL30_FSL_FLOOR_1_PROFILEMs ("EFSL30_FSL_FLOOR_1_PROFILEM")
#endif
#ifndef EFSL30_FSL_FLOOR_2_PROFILEMs
#define EFSL30_FSL_FLOOR_2_PROFILEMs ("EFSL30_FSL_FLOOR_2_PROFILEM")
#endif
#ifndef EFSL30_FSL_FLOOR_3_PROFILEMs
#define EFSL30_FSL_FLOOR_3_PROFILEMs ("EFSL30_FSL_FLOOR_3_PROFILEM")
#endif
#ifndef EFSL30_FSL_FLOOR_4_PROFILEMs
#define EFSL30_FSL_FLOOR_4_PROFILEMs ("EFSL30_FSL_FLOOR_4_PROFILEM")
#endif
#ifndef EFSL30_FSL_FLOOR_5_PROFILEMs
#define EFSL30_FSL_FLOOR_5_PROFILEMs ("EFSL30_FSL_FLOOR_5_PROFILEM")
#endif
#ifndef EFSL30_FSL_FLOOR_6_PROFILEMs
#define EFSL30_FSL_FLOOR_6_PROFILEMs ("EFSL30_FSL_FLOOR_6_PROFILEM")
#endif
#ifndef EFSL30_FSL_FLOOR_7_PROFILEMs
#define EFSL30_FSL_FLOOR_7_PROFILEMs ("EFSL30_FSL_FLOOR_7_PROFILEM")
#endif
#ifndef EFSL30_INPUT_FLOOR_0_PROFILEMs
#define EFSL30_INPUT_FLOOR_0_PROFILEMs ("EFSL30_INPUT_FLOOR_0_PROFILEM")
#endif
#ifndef EFSL30_INPUT_FLOOR_1_PROFILEMs
#define EFSL30_INPUT_FLOOR_1_PROFILEMs ("EFSL30_INPUT_FLOOR_1_PROFILEM")
#endif
#ifndef EFSL30_LTS_POLICYMs
#define EFSL30_LTS_POLICYMs ("EFSL30_LTS_POLICYM")
#endif
#ifndef EFSL30_LTS_PRE_SELMs
#define EFSL30_LTS_PRE_SELMs ("EFSL30_LTS_PRE_SELM")
#endif
#ifndef EFSL30_LTS_TCAMMs
#define EFSL30_LTS_TCAMMs ("EFSL30_LTS_TCAMM")
#endif
#ifndef EFSL30_OUTPUT_FLOOR_PROFILEMs
#define EFSL30_OUTPUT_FLOOR_PROFILEMs ("EFSL30_OUTPUT_FLOOR_PROFILEM")
#endif
#ifndef EFSL30_STATE_16_0Rs
#define EFSL30_STATE_16_0Rs ("EFSL30_STATE_16_0R")
#endif
#ifndef EFSL30_STATE_16_10Rs
#define EFSL30_STATE_16_10Rs ("EFSL30_STATE_16_10R")
#endif
#ifndef EFSL30_STATE_16_11Rs
#define EFSL30_STATE_16_11Rs ("EFSL30_STATE_16_11R")
#endif
#ifndef EFSL30_STATE_16_12Rs
#define EFSL30_STATE_16_12Rs ("EFSL30_STATE_16_12R")
#endif
#ifndef EFSL30_STATE_16_13Rs
#define EFSL30_STATE_16_13Rs ("EFSL30_STATE_16_13R")
#endif
#ifndef EFSL30_STATE_16_14Rs
#define EFSL30_STATE_16_14Rs ("EFSL30_STATE_16_14R")
#endif
#ifndef EFSL30_STATE_16_15Rs
#define EFSL30_STATE_16_15Rs ("EFSL30_STATE_16_15R")
#endif
#ifndef EFSL30_STATE_16_1Rs
#define EFSL30_STATE_16_1Rs ("EFSL30_STATE_16_1R")
#endif
#ifndef EFSL30_STATE_16_2Rs
#define EFSL30_STATE_16_2Rs ("EFSL30_STATE_16_2R")
#endif
#ifndef EFSL30_STATE_16_3Rs
#define EFSL30_STATE_16_3Rs ("EFSL30_STATE_16_3R")
#endif
#ifndef EFSL30_STATE_16_4Rs
#define EFSL30_STATE_16_4Rs ("EFSL30_STATE_16_4R")
#endif
#ifndef EFSL30_STATE_16_5Rs
#define EFSL30_STATE_16_5Rs ("EFSL30_STATE_16_5R")
#endif
#ifndef EFSL30_STATE_16_6Rs
#define EFSL30_STATE_16_6Rs ("EFSL30_STATE_16_6R")
#endif
#ifndef EFSL30_STATE_16_7Rs
#define EFSL30_STATE_16_7Rs ("EFSL30_STATE_16_7R")
#endif
#ifndef EFSL30_STATE_16_8Rs
#define EFSL30_STATE_16_8Rs ("EFSL30_STATE_16_8R")
#endif
#ifndef EFSL30_STATE_16_9Rs
#define EFSL30_STATE_16_9Rs ("EFSL30_STATE_16_9R")
#endif
#ifndef EFSL30_STATE_16_LOCK_0Rs
#define EFSL30_STATE_16_LOCK_0Rs ("EFSL30_STATE_16_LOCK_0R")
#endif
#ifndef EFSL30_STATE_16_LOCK_10Rs
#define EFSL30_STATE_16_LOCK_10Rs ("EFSL30_STATE_16_LOCK_10R")
#endif
#ifndef EFSL30_STATE_16_LOCK_11Rs
#define EFSL30_STATE_16_LOCK_11Rs ("EFSL30_STATE_16_LOCK_11R")
#endif
#ifndef EFSL30_STATE_16_LOCK_12Rs
#define EFSL30_STATE_16_LOCK_12Rs ("EFSL30_STATE_16_LOCK_12R")
#endif
#ifndef EFSL30_STATE_16_LOCK_13Rs
#define EFSL30_STATE_16_LOCK_13Rs ("EFSL30_STATE_16_LOCK_13R")
#endif
#ifndef EFSL30_STATE_16_LOCK_14Rs
#define EFSL30_STATE_16_LOCK_14Rs ("EFSL30_STATE_16_LOCK_14R")
#endif
#ifndef EFSL30_STATE_16_LOCK_15Rs
#define EFSL30_STATE_16_LOCK_15Rs ("EFSL30_STATE_16_LOCK_15R")
#endif
#ifndef EFSL30_STATE_16_LOCK_1Rs
#define EFSL30_STATE_16_LOCK_1Rs ("EFSL30_STATE_16_LOCK_1R")
#endif
#ifndef EFSL30_STATE_16_LOCK_2Rs
#define EFSL30_STATE_16_LOCK_2Rs ("EFSL30_STATE_16_LOCK_2R")
#endif
#ifndef EFSL30_STATE_16_LOCK_3Rs
#define EFSL30_STATE_16_LOCK_3Rs ("EFSL30_STATE_16_LOCK_3R")
#endif
#ifndef EFSL30_STATE_16_LOCK_4Rs
#define EFSL30_STATE_16_LOCK_4Rs ("EFSL30_STATE_16_LOCK_4R")
#endif
#ifndef EFSL30_STATE_16_LOCK_5Rs
#define EFSL30_STATE_16_LOCK_5Rs ("EFSL30_STATE_16_LOCK_5R")
#endif
#ifndef EFSL30_STATE_16_LOCK_6Rs
#define EFSL30_STATE_16_LOCK_6Rs ("EFSL30_STATE_16_LOCK_6R")
#endif
#ifndef EFSL30_STATE_16_LOCK_7Rs
#define EFSL30_STATE_16_LOCK_7Rs ("EFSL30_STATE_16_LOCK_7R")
#endif
#ifndef EFSL30_STATE_16_LOCK_8Rs
#define EFSL30_STATE_16_LOCK_8Rs ("EFSL30_STATE_16_LOCK_8R")
#endif
#ifndef EFSL30_STATE_16_LOCK_9Rs
#define EFSL30_STATE_16_LOCK_9Rs ("EFSL30_STATE_16_LOCK_9R")
#endif
#ifndef EFSL30_STATE_8_0Rs
#define EFSL30_STATE_8_0Rs ("EFSL30_STATE_8_0R")
#endif
#ifndef EFSL30_STATE_8_10Rs
#define EFSL30_STATE_8_10Rs ("EFSL30_STATE_8_10R")
#endif
#ifndef EFSL30_STATE_8_11Rs
#define EFSL30_STATE_8_11Rs ("EFSL30_STATE_8_11R")
#endif
#ifndef EFSL30_STATE_8_12Rs
#define EFSL30_STATE_8_12Rs ("EFSL30_STATE_8_12R")
#endif
#ifndef EFSL30_STATE_8_13Rs
#define EFSL30_STATE_8_13Rs ("EFSL30_STATE_8_13R")
#endif
#ifndef EFSL30_STATE_8_14Rs
#define EFSL30_STATE_8_14Rs ("EFSL30_STATE_8_14R")
#endif
#ifndef EFSL30_STATE_8_15Rs
#define EFSL30_STATE_8_15Rs ("EFSL30_STATE_8_15R")
#endif
#ifndef EFSL30_STATE_8_1Rs
#define EFSL30_STATE_8_1Rs ("EFSL30_STATE_8_1R")
#endif
#ifndef EFSL30_STATE_8_2Rs
#define EFSL30_STATE_8_2Rs ("EFSL30_STATE_8_2R")
#endif
#ifndef EFSL30_STATE_8_3Rs
#define EFSL30_STATE_8_3Rs ("EFSL30_STATE_8_3R")
#endif
#ifndef EFSL30_STATE_8_4Rs
#define EFSL30_STATE_8_4Rs ("EFSL30_STATE_8_4R")
#endif
#ifndef EFSL30_STATE_8_5Rs
#define EFSL30_STATE_8_5Rs ("EFSL30_STATE_8_5R")
#endif
#ifndef EFSL30_STATE_8_6Rs
#define EFSL30_STATE_8_6Rs ("EFSL30_STATE_8_6R")
#endif
#ifndef EFSL30_STATE_8_7Rs
#define EFSL30_STATE_8_7Rs ("EFSL30_STATE_8_7R")
#endif
#ifndef EFSL30_STATE_8_8Rs
#define EFSL30_STATE_8_8Rs ("EFSL30_STATE_8_8R")
#endif
#ifndef EFSL30_STATE_8_9Rs
#define EFSL30_STATE_8_9Rs ("EFSL30_STATE_8_9R")
#endif
#ifndef EFSL30_STATE_8_LOCK_0Rs
#define EFSL30_STATE_8_LOCK_0Rs ("EFSL30_STATE_8_LOCK_0R")
#endif
#ifndef EFSL30_STATE_8_LOCK_10Rs
#define EFSL30_STATE_8_LOCK_10Rs ("EFSL30_STATE_8_LOCK_10R")
#endif
#ifndef EFSL30_STATE_8_LOCK_11Rs
#define EFSL30_STATE_8_LOCK_11Rs ("EFSL30_STATE_8_LOCK_11R")
#endif
#ifndef EFSL30_STATE_8_LOCK_12Rs
#define EFSL30_STATE_8_LOCK_12Rs ("EFSL30_STATE_8_LOCK_12R")
#endif
#ifndef EFSL30_STATE_8_LOCK_13Rs
#define EFSL30_STATE_8_LOCK_13Rs ("EFSL30_STATE_8_LOCK_13R")
#endif
#ifndef EFSL30_STATE_8_LOCK_14Rs
#define EFSL30_STATE_8_LOCK_14Rs ("EFSL30_STATE_8_LOCK_14R")
#endif
#ifndef EFSL30_STATE_8_LOCK_15Rs
#define EFSL30_STATE_8_LOCK_15Rs ("EFSL30_STATE_8_LOCK_15R")
#endif
#ifndef EFSL30_STATE_8_LOCK_1Rs
#define EFSL30_STATE_8_LOCK_1Rs ("EFSL30_STATE_8_LOCK_1R")
#endif
#ifndef EFSL30_STATE_8_LOCK_2Rs
#define EFSL30_STATE_8_LOCK_2Rs ("EFSL30_STATE_8_LOCK_2R")
#endif
#ifndef EFSL30_STATE_8_LOCK_3Rs
#define EFSL30_STATE_8_LOCK_3Rs ("EFSL30_STATE_8_LOCK_3R")
#endif
#ifndef EFSL30_STATE_8_LOCK_4Rs
#define EFSL30_STATE_8_LOCK_4Rs ("EFSL30_STATE_8_LOCK_4R")
#endif
#ifndef EFSL30_STATE_8_LOCK_5Rs
#define EFSL30_STATE_8_LOCK_5Rs ("EFSL30_STATE_8_LOCK_5R")
#endif
#ifndef EFSL30_STATE_8_LOCK_6Rs
#define EFSL30_STATE_8_LOCK_6Rs ("EFSL30_STATE_8_LOCK_6R")
#endif
#ifndef EFSL30_STATE_8_LOCK_7Rs
#define EFSL30_STATE_8_LOCK_7Rs ("EFSL30_STATE_8_LOCK_7R")
#endif
#ifndef EFSL30_STATE_8_LOCK_8Rs
#define EFSL30_STATE_8_LOCK_8Rs ("EFSL30_STATE_8_LOCK_8R")
#endif
#ifndef EFSL30_STATE_8_LOCK_9Rs
#define EFSL30_STATE_8_LOCK_9Rs ("EFSL30_STATE_8_LOCK_9R")
#endif
#ifndef EFSL30_STATE_RD_PROFILEMs
#define EFSL30_STATE_RD_PROFILEMs ("EFSL30_STATE_RD_PROFILEM")
#endif
#ifndef EFSL30_STATE_WR_PROFILEMs
#define EFSL30_STATE_WR_PROFILEMs ("EFSL30_STATE_WR_PROFILEM")
#endif
#ifndef EFTA10_I1T_00_HIT_INDEX_PROFILE_0Ms
#define EFTA10_I1T_00_HIT_INDEX_PROFILE_0Ms ("EFTA10_I1T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef EFTA10_I1T_00_LTS_PRE_SELMs
#define EFTA10_I1T_00_LTS_PRE_SELMs ("EFTA10_I1T_00_LTS_PRE_SELM")
#endif
#ifndef EFTA10_I1T_00_LTS_TCAM_0Ms
#define EFTA10_I1T_00_LTS_TCAM_0Ms ("EFTA10_I1T_00_LTS_TCAM_0M")
#endif
#ifndef EFTA10_I1T_00_PDD_PROFILE_TABLE_0Ms
#define EFTA10_I1T_00_PDD_PROFILE_TABLE_0Ms ("EFTA10_I1T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef EFTA10_I1T_01_HIT_INDEX_PROFILE_0Ms
#define EFTA10_I1T_01_HIT_INDEX_PROFILE_0Ms ("EFTA10_I1T_01_HIT_INDEX_PROFILE_0M")
#endif
#ifndef EFTA10_I1T_01_LTS_PRE_SELMs
#define EFTA10_I1T_01_LTS_PRE_SELMs ("EFTA10_I1T_01_LTS_PRE_SELM")
#endif
#ifndef EFTA10_I1T_01_LTS_TCAM_0Ms
#define EFTA10_I1T_01_LTS_TCAM_0Ms ("EFTA10_I1T_01_LTS_TCAM_0M")
#endif
#ifndef EFTA10_I1T_01_PDD_PROFILE_TABLE_0Ms
#define EFTA10_I1T_01_PDD_PROFILE_TABLE_0Ms ("EFTA10_I1T_01_PDD_PROFILE_TABLE_0M")
#endif
#ifndef EFTA10_I1T_02_HIT_INDEX_PROFILE_0Ms
#define EFTA10_I1T_02_HIT_INDEX_PROFILE_0Ms ("EFTA10_I1T_02_HIT_INDEX_PROFILE_0M")
#endif
#ifndef EFTA10_I1T_02_LTS_PRE_SELMs
#define EFTA10_I1T_02_LTS_PRE_SELMs ("EFTA10_I1T_02_LTS_PRE_SELM")
#endif
#ifndef EFTA10_I1T_02_LTS_TCAM_0Ms
#define EFTA10_I1T_02_LTS_TCAM_0Ms ("EFTA10_I1T_02_LTS_TCAM_0M")
#endif
#ifndef EFTA10_I1T_02_PDD_PROFILE_TABLE_0Ms
#define EFTA10_I1T_02_PDD_PROFILE_TABLE_0Ms ("EFTA10_I1T_02_PDD_PROFILE_TABLE_0M")
#endif
#ifndef EFTA10_I1T_03_HIT_INDEX_PROFILE_0Ms
#define EFTA10_I1T_03_HIT_INDEX_PROFILE_0Ms ("EFTA10_I1T_03_HIT_INDEX_PROFILE_0M")
#endif
#ifndef EFTA10_I1T_03_LTS_PRE_SELMs
#define EFTA10_I1T_03_LTS_PRE_SELMs ("EFTA10_I1T_03_LTS_PRE_SELM")
#endif
#ifndef EFTA10_I1T_03_LTS_TCAM_0Ms
#define EFTA10_I1T_03_LTS_TCAM_0Ms ("EFTA10_I1T_03_LTS_TCAM_0M")
#endif
#ifndef EFTA10_I1T_03_PDD_PROFILE_TABLE_0Ms
#define EFTA10_I1T_03_PDD_PROFILE_TABLE_0Ms ("EFTA10_I1T_03_PDD_PROFILE_TABLE_0M")
#endif
#ifndef EFTA10_SBR_BSTR_SELMs
#define EFTA10_SBR_BSTR_SELMs ("EFTA10_SBR_BSTR_SELM")
#endif
#ifndef EFTA10_SBR_BUS_STR_ENBRs
#define EFTA10_SBR_BUS_STR_ENBRs ("EFTA10_SBR_BUS_STR_ENBR")
#endif
#ifndef EFTA10_SBR_PROFILE_TABLE_0Ms
#define EFTA10_SBR_PROFILE_TABLE_0Ms ("EFTA10_SBR_PROFILE_TABLE_0M")
#endif
#ifndef EFTA10_SBR_PROFILE_TABLE_0_EXTMs
#define EFTA10_SBR_PROFILE_TABLE_0_EXTMs ("EFTA10_SBR_PROFILE_TABLE_0_EXTM")
#endif
#ifndef EFTA10_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLRs
#define EFTA10_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLRs ("EFTA10_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLR")
#endif
#ifndef EFTA10_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define EFTA10_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("EFTA10_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef EFTA10_SBR_RAM_TM_CONTROLRs
#define EFTA10_SBR_RAM_TM_CONTROLRs ("EFTA10_SBR_RAM_TM_CONTROLR")
#endif
#ifndef EFTA20_I1T_00_HIT_INDEX_PROFILE_0Ms
#define EFTA20_I1T_00_HIT_INDEX_PROFILE_0Ms ("EFTA20_I1T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef EFTA20_I1T_00_LTS_PRE_SELMs
#define EFTA20_I1T_00_LTS_PRE_SELMs ("EFTA20_I1T_00_LTS_PRE_SELM")
#endif
#ifndef EFTA20_I1T_00_LTS_TCAM_0Ms
#define EFTA20_I1T_00_LTS_TCAM_0Ms ("EFTA20_I1T_00_LTS_TCAM_0M")
#endif
#ifndef EFTA20_I1T_00_PDD_PROFILE_TABLE_0Ms
#define EFTA20_I1T_00_PDD_PROFILE_TABLE_0Ms ("EFTA20_I1T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef EFTA20_I1T_01_HIT_INDEX_PROFILE_0Ms
#define EFTA20_I1T_01_HIT_INDEX_PROFILE_0Ms ("EFTA20_I1T_01_HIT_INDEX_PROFILE_0M")
#endif
#ifndef EFTA20_I1T_01_LTS_PRE_SELMs
#define EFTA20_I1T_01_LTS_PRE_SELMs ("EFTA20_I1T_01_LTS_PRE_SELM")
#endif
#ifndef EFTA20_I1T_01_LTS_TCAM_0Ms
#define EFTA20_I1T_01_LTS_TCAM_0Ms ("EFTA20_I1T_01_LTS_TCAM_0M")
#endif
#ifndef EFTA20_I1T_01_PDD_PROFILE_TABLE_0Ms
#define EFTA20_I1T_01_PDD_PROFILE_TABLE_0Ms ("EFTA20_I1T_01_PDD_PROFILE_TABLE_0M")
#endif
#ifndef EFTA20_I1T_02_HIT_INDEX_PROFILE_0Ms
#define EFTA20_I1T_02_HIT_INDEX_PROFILE_0Ms ("EFTA20_I1T_02_HIT_INDEX_PROFILE_0M")
#endif
#ifndef EFTA20_I1T_02_LTS_PRE_SELMs
#define EFTA20_I1T_02_LTS_PRE_SELMs ("EFTA20_I1T_02_LTS_PRE_SELM")
#endif
#ifndef EFTA20_I1T_02_LTS_TCAM_0Ms
#define EFTA20_I1T_02_LTS_TCAM_0Ms ("EFTA20_I1T_02_LTS_TCAM_0M")
#endif
#ifndef EFTA20_I1T_02_PDD_PROFILE_TABLE_0Ms
#define EFTA20_I1T_02_PDD_PROFILE_TABLE_0Ms ("EFTA20_I1T_02_PDD_PROFILE_TABLE_0M")
#endif
#ifndef EFTA20_I1T_03_HIT_INDEX_PROFILE_0Ms
#define EFTA20_I1T_03_HIT_INDEX_PROFILE_0Ms ("EFTA20_I1T_03_HIT_INDEX_PROFILE_0M")
#endif
#ifndef EFTA20_I1T_03_LTS_PRE_SELMs
#define EFTA20_I1T_03_LTS_PRE_SELMs ("EFTA20_I1T_03_LTS_PRE_SELM")
#endif
#ifndef EFTA20_I1T_03_LTS_TCAM_0Ms
#define EFTA20_I1T_03_LTS_TCAM_0Ms ("EFTA20_I1T_03_LTS_TCAM_0M")
#endif
#ifndef EFTA20_I1T_03_PDD_PROFILE_TABLE_0Ms
#define EFTA20_I1T_03_PDD_PROFILE_TABLE_0Ms ("EFTA20_I1T_03_PDD_PROFILE_TABLE_0M")
#endif
#ifndef EFTA20_I1T_04_HIT_INDEX_PROFILE_0Ms
#define EFTA20_I1T_04_HIT_INDEX_PROFILE_0Ms ("EFTA20_I1T_04_HIT_INDEX_PROFILE_0M")
#endif
#ifndef EFTA20_I1T_04_LTS_PRE_SELMs
#define EFTA20_I1T_04_LTS_PRE_SELMs ("EFTA20_I1T_04_LTS_PRE_SELM")
#endif
#ifndef EFTA20_I1T_04_LTS_TCAM_0Ms
#define EFTA20_I1T_04_LTS_TCAM_0Ms ("EFTA20_I1T_04_LTS_TCAM_0M")
#endif
#ifndef EFTA20_I1T_04_PDD_PROFILE_TABLE_0Ms
#define EFTA20_I1T_04_PDD_PROFILE_TABLE_0Ms ("EFTA20_I1T_04_PDD_PROFILE_TABLE_0M")
#endif
#ifndef EFTA20_I1T_05_HIT_INDEX_PROFILE_0Ms
#define EFTA20_I1T_05_HIT_INDEX_PROFILE_0Ms ("EFTA20_I1T_05_HIT_INDEX_PROFILE_0M")
#endif
#ifndef EFTA20_I1T_05_LTS_PRE_SELMs
#define EFTA20_I1T_05_LTS_PRE_SELMs ("EFTA20_I1T_05_LTS_PRE_SELM")
#endif
#ifndef EFTA20_I1T_05_LTS_TCAM_0Ms
#define EFTA20_I1T_05_LTS_TCAM_0Ms ("EFTA20_I1T_05_LTS_TCAM_0M")
#endif
#ifndef EFTA20_I1T_05_PDD_PROFILE_TABLE_0Ms
#define EFTA20_I1T_05_PDD_PROFILE_TABLE_0Ms ("EFTA20_I1T_05_PDD_PROFILE_TABLE_0M")
#endif
#ifndef EFTA20_SBR_BSTR_SELMs
#define EFTA20_SBR_BSTR_SELMs ("EFTA20_SBR_BSTR_SELM")
#endif
#ifndef EFTA20_SBR_BUS_STR_ENBRs
#define EFTA20_SBR_BUS_STR_ENBRs ("EFTA20_SBR_BUS_STR_ENBR")
#endif
#ifndef EFTA20_SBR_PROFILE_TABLE_0Ms
#define EFTA20_SBR_PROFILE_TABLE_0Ms ("EFTA20_SBR_PROFILE_TABLE_0M")
#endif
#ifndef EFTA20_SBR_PROFILE_TABLE_0_EXTMs
#define EFTA20_SBR_PROFILE_TABLE_0_EXTMs ("EFTA20_SBR_PROFILE_TABLE_0_EXTM")
#endif
#ifndef EFTA20_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLRs
#define EFTA20_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLRs ("EFTA20_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLR")
#endif
#ifndef EFTA20_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define EFTA20_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("EFTA20_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef EFTA20_SBR_PROFILE_TABLE_1Ms
#define EFTA20_SBR_PROFILE_TABLE_1Ms ("EFTA20_SBR_PROFILE_TABLE_1M")
#endif
#ifndef EFTA20_SBR_PROFILE_TABLE_1_EXTMs
#define EFTA20_SBR_PROFILE_TABLE_1_EXTMs ("EFTA20_SBR_PROFILE_TABLE_1_EXTM")
#endif
#ifndef EFTA20_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLRs
#define EFTA20_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLRs ("EFTA20_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLR")
#endif
#ifndef EFTA20_SBR_PROFILE_TABLE_1_SER_CONTROLRs
#define EFTA20_SBR_PROFILE_TABLE_1_SER_CONTROLRs ("EFTA20_SBR_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef EFTA20_SBR_RAM_TM_CONTROLRs
#define EFTA20_SBR_RAM_TM_CONTROLRs ("EFTA20_SBR_RAM_TM_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_ACTION_TABLE_AMs
#define EFTA30_E2T_00_ACTION_TABLE_AMs ("EFTA30_E2T_00_ACTION_TABLE_AM")
#endif
#ifndef EFTA30_E2T_00_ACTION_TABLE_BMs
#define EFTA30_E2T_00_ACTION_TABLE_BMs ("EFTA30_E2T_00_ACTION_TABLE_BM")
#endif
#ifndef EFTA30_E2T_00_ARRAY_MISS_POLICYMs
#define EFTA30_E2T_00_ARRAY_MISS_POLICYMs ("EFTA30_E2T_00_ARRAY_MISS_POLICYM")
#endif
#ifndef EFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLRs
#define EFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLRs ("EFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_B0_DOUBLEMs
#define EFTA30_E2T_00_B0_DOUBLEMs ("EFTA30_E2T_00_B0_DOUBLEM")
#endif
#ifndef EFTA30_E2T_00_B0_ECCMs
#define EFTA30_E2T_00_B0_ECCMs ("EFTA30_E2T_00_B0_ECCM")
#endif
#ifndef EFTA30_E2T_00_B0_LPMs
#define EFTA30_E2T_00_B0_LPMs ("EFTA30_E2T_00_B0_LPM")
#endif
#ifndef EFTA30_E2T_00_B0_QUADMs
#define EFTA30_E2T_00_B0_QUADMs ("EFTA30_E2T_00_B0_QUADM")
#endif
#ifndef EFTA30_E2T_00_B0_SINGLEMs
#define EFTA30_E2T_00_B0_SINGLEMs ("EFTA30_E2T_00_B0_SINGLEM")
#endif
#ifndef EFTA30_E2T_00_B1_DOUBLEMs
#define EFTA30_E2T_00_B1_DOUBLEMs ("EFTA30_E2T_00_B1_DOUBLEM")
#endif
#ifndef EFTA30_E2T_00_B1_ECCMs
#define EFTA30_E2T_00_B1_ECCMs ("EFTA30_E2T_00_B1_ECCM")
#endif
#ifndef EFTA30_E2T_00_B1_LPMs
#define EFTA30_E2T_00_B1_LPMs ("EFTA30_E2T_00_B1_LPM")
#endif
#ifndef EFTA30_E2T_00_B1_QUADMs
#define EFTA30_E2T_00_B1_QUADMs ("EFTA30_E2T_00_B1_QUADM")
#endif
#ifndef EFTA30_E2T_00_B1_SINGLEMs
#define EFTA30_E2T_00_B1_SINGLEMs ("EFTA30_E2T_00_B1_SINGLEM")
#endif
#ifndef EFTA30_E2T_00_HASH_CONTROLMs
#define EFTA30_E2T_00_HASH_CONTROLMs ("EFTA30_E2T_00_HASH_CONTROLM")
#endif
#ifndef EFTA30_E2T_00_HIT_INDEX_PROFILEMs
#define EFTA30_E2T_00_HIT_INDEX_PROFILEMs ("EFTA30_E2T_00_HIT_INDEX_PROFILEM")
#endif
#ifndef EFTA30_E2T_00_HT_DEBUG_CMDMs
#define EFTA30_E2T_00_HT_DEBUG_CMDMs ("EFTA30_E2T_00_HT_DEBUG_CMDM")
#endif
#ifndef EFTA30_E2T_00_HT_DEBUG_KEYMs
#define EFTA30_E2T_00_HT_DEBUG_KEYMs ("EFTA30_E2T_00_HT_DEBUG_KEYM")
#endif
#ifndef EFTA30_E2T_00_HT_DEBUG_RESULTMs
#define EFTA30_E2T_00_HT_DEBUG_RESULTMs ("EFTA30_E2T_00_HT_DEBUG_RESULTM")
#endif
#ifndef EFTA30_E2T_00_KEY_ATTRIBUTESMs
#define EFTA30_E2T_00_KEY_ATTRIBUTESMs ("EFTA30_E2T_00_KEY_ATTRIBUTESM")
#endif
#ifndef EFTA30_E2T_00_KEY_MASK_TABLEMs
#define EFTA30_E2T_00_KEY_MASK_TABLEMs ("EFTA30_E2T_00_KEY_MASK_TABLEM")
#endif
#ifndef EFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLRs
#define EFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLRs ("EFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_LTS_POLICY_EXT_0Ms
#define EFTA30_E2T_00_LTS_POLICY_EXT_0Ms ("EFTA30_E2T_00_LTS_POLICY_EXT_0M")
#endif
#ifndef EFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLRs
#define EFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLRs ("EFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_LTS_POLICY_EXT_1Ms
#define EFTA30_E2T_00_LTS_POLICY_EXT_1Ms ("EFTA30_E2T_00_LTS_POLICY_EXT_1M")
#endif
#ifndef EFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLRs
#define EFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLRs ("EFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_LTS_POLICY_FLOP_0Ms
#define EFTA30_E2T_00_LTS_POLICY_FLOP_0Ms ("EFTA30_E2T_00_LTS_POLICY_FLOP_0M")
#endif
#ifndef EFTA30_E2T_00_LTS_POLICY_FLOP_1Ms
#define EFTA30_E2T_00_LTS_POLICY_FLOP_1Ms ("EFTA30_E2T_00_LTS_POLICY_FLOP_1M")
#endif
#ifndef EFTA30_E2T_00_LTS_PRE_SELMs
#define EFTA30_E2T_00_LTS_PRE_SELMs ("EFTA30_E2T_00_LTS_PRE_SELM")
#endif
#ifndef EFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLRs
#define EFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLRs ("EFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYMs
#define EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYMs ("EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_LTS_TCAM_0_ONLYMs
#define EFTA30_E2T_00_LTS_TCAM_0_ONLYMs ("EFTA30_E2T_00_LTS_TCAM_0_ONLYM")
#endif
#ifndef EFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define EFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs ("EFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLRs
#define EFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLRs ("EFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYMs
#define EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYMs ("EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_LTS_TCAM_1_ONLYMs
#define EFTA30_E2T_00_LTS_TCAM_1_ONLYMs ("EFTA30_E2T_00_LTS_TCAM_1_ONLYM")
#endif
#ifndef EFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define EFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs ("EFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEMs
#define EFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEMs ("EFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEM")
#endif
#ifndef EFTA30_E2T_00_PDD_PROFILE_TABLE_0Ms
#define EFTA30_E2T_00_PDD_PROFILE_TABLE_0Ms ("EFTA30_E2T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef EFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define EFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("EFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_PDD_PROFILE_TABLE_1Ms
#define EFTA30_E2T_00_PDD_PROFILE_TABLE_1Ms ("EFTA30_E2T_00_PDD_PROFILE_TABLE_1M")
#endif
#ifndef EFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define EFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("EFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_RAM_CONTROLMs
#define EFTA30_E2T_00_RAM_CONTROLMs ("EFTA30_E2T_00_RAM_CONTROLM")
#endif
#ifndef EFTA30_E2T_00_RAM_TM_CONTROLRs
#define EFTA30_E2T_00_RAM_TM_CONTROLRs ("EFTA30_E2T_00_RAM_TM_CONTROLR")
#endif
#ifndef EFTA30_E2T_00_REMAP_TABLE_AMs
#define EFTA30_E2T_00_REMAP_TABLE_AMs ("EFTA30_E2T_00_REMAP_TABLE_AM")
#endif
#ifndef EFTA30_E2T_00_REMAP_TABLE_BMs
#define EFTA30_E2T_00_REMAP_TABLE_BMs ("EFTA30_E2T_00_REMAP_TABLE_BM")
#endif
#ifndef EFTA30_E2T_00_SHARED_BANKS_CONTROLMs
#define EFTA30_E2T_00_SHARED_BANKS_CONTROLMs ("EFTA30_E2T_00_SHARED_BANKS_CONTROLM")
#endif
#ifndef EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef EFTA30_E2T_00_TILE_CONFIGRs
#define EFTA30_E2T_00_TILE_CONFIGRs ("EFTA30_E2T_00_TILE_CONFIGR")
#endif
#ifndef EFTA30_SBR_BSTR_SELMs
#define EFTA30_SBR_BSTR_SELMs ("EFTA30_SBR_BSTR_SELM")
#endif
#ifndef EFTA30_SBR_BUS_STR_ENBRs
#define EFTA30_SBR_BUS_STR_ENBRs ("EFTA30_SBR_BUS_STR_ENBR")
#endif
#ifndef EFTA30_SBR_PROFILE_TABLE_0Ms
#define EFTA30_SBR_PROFILE_TABLE_0Ms ("EFTA30_SBR_PROFILE_TABLE_0M")
#endif
#ifndef EFTA30_SBR_PROFILE_TABLE_0_EXTMs
#define EFTA30_SBR_PROFILE_TABLE_0_EXTMs ("EFTA30_SBR_PROFILE_TABLE_0_EXTM")
#endif
#ifndef EFTA30_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLRs
#define EFTA30_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLRs ("EFTA30_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLR")
#endif
#ifndef EFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define EFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("EFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef EFTA30_SBR_PROFILE_TABLE_1Ms
#define EFTA30_SBR_PROFILE_TABLE_1Ms ("EFTA30_SBR_PROFILE_TABLE_1M")
#endif
#ifndef EFTA30_SBR_PROFILE_TABLE_1_EXTMs
#define EFTA30_SBR_PROFILE_TABLE_1_EXTMs ("EFTA30_SBR_PROFILE_TABLE_1_EXTM")
#endif
#ifndef EFTA30_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLRs
#define EFTA30_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLRs ("EFTA30_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLR")
#endif
#ifndef EFTA30_SBR_PROFILE_TABLE_1_SER_CONTROLRs
#define EFTA30_SBR_PROFILE_TABLE_1_SER_CONTROLRs ("EFTA30_SBR_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef EFTA30_SBR_RAM_TM_CONTROLRs
#define EFTA30_SBR_RAM_TM_CONTROLRs ("EFTA30_SBR_RAM_TM_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_HIT_INDEX_PROFILE_0Ms
#define EFTA30_T4T_00_HIT_INDEX_PROFILE_0Ms ("EFTA30_T4T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef EFTA30_T4T_00_HIT_INDEX_PROFILE_1Ms
#define EFTA30_T4T_00_HIT_INDEX_PROFILE_1Ms ("EFTA30_T4T_00_HIT_INDEX_PROFILE_1M")
#endif
#ifndef EFTA30_T4T_00_HIT_INDEX_PROFILE_2Ms
#define EFTA30_T4T_00_HIT_INDEX_PROFILE_2Ms ("EFTA30_T4T_00_HIT_INDEX_PROFILE_2M")
#endif
#ifndef EFTA30_T4T_00_HIT_INDEX_PROFILE_3Ms
#define EFTA30_T4T_00_HIT_INDEX_PROFILE_3Ms ("EFTA30_T4T_00_HIT_INDEX_PROFILE_3M")
#endif
#ifndef EFTA30_T4T_00_LTPR_PROFILE_TABLE_0Ms
#define EFTA30_T4T_00_LTPR_PROFILE_TABLE_0Ms ("EFTA30_T4T_00_LTPR_PROFILE_TABLE_0M")
#endif
#ifndef EFTA30_T4T_00_LTPR_PROFILE_TABLE_1Ms
#define EFTA30_T4T_00_LTPR_PROFILE_TABLE_1Ms ("EFTA30_T4T_00_LTPR_PROFILE_TABLE_1M")
#endif
#ifndef EFTA30_T4T_00_LTPR_PROFILE_TABLE_2Ms
#define EFTA30_T4T_00_LTPR_PROFILE_TABLE_2Ms ("EFTA30_T4T_00_LTPR_PROFILE_TABLE_2M")
#endif
#ifndef EFTA30_T4T_00_LTPR_PROFILE_TABLE_3Ms
#define EFTA30_T4T_00_LTPR_PROFILE_TABLE_3Ms ("EFTA30_T4T_00_LTPR_PROFILE_TABLE_3M")
#endif
#ifndef EFTA30_T4T_00_LTS_PRE_SELMs
#define EFTA30_T4T_00_LTS_PRE_SELMs ("EFTA30_T4T_00_LTS_PRE_SELM")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLRs
#define EFTA30_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLRs ("EFTA30_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLYMs
#define EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLYMs ("EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_0_ONLYMs
#define EFTA30_T4T_00_LTS_TCAM_0_ONLYMs ("EFTA30_T4T_00_LTS_TCAM_0_ONLYM")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define EFTA30_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs ("EFTA30_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLRs
#define EFTA30_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLRs ("EFTA30_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLYMs
#define EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLYMs ("EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_1_ONLYMs
#define EFTA30_T4T_00_LTS_TCAM_1_ONLYMs ("EFTA30_T4T_00_LTS_TCAM_1_ONLYM")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define EFTA30_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs ("EFTA30_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLRs
#define EFTA30_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLRs ("EFTA30_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLYMs
#define EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLYMs ("EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLYM")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs
#define EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs ("EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_2_ONLYMs
#define EFTA30_T4T_00_LTS_TCAM_2_ONLYMs ("EFTA30_T4T_00_LTS_TCAM_2_ONLYM")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLRs
#define EFTA30_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLRs ("EFTA30_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLRs
#define EFTA30_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLRs ("EFTA30_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLYMs
#define EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLYMs ("EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLYM")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs
#define EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs ("EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_3_ONLYMs
#define EFTA30_T4T_00_LTS_TCAM_3_ONLYMs ("EFTA30_T4T_00_LTS_TCAM_3_ONLYM")
#endif
#ifndef EFTA30_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLRs
#define EFTA30_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLRs ("EFTA30_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_PDD_PROFILE_TABLE_0Ms
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_0Ms ("EFTA30_T4T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef EFTA30_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("EFTA30_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_PDD_PROFILE_TABLE_1Ms
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_1Ms ("EFTA30_T4T_00_PDD_PROFILE_TABLE_1M")
#endif
#ifndef EFTA30_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("EFTA30_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_PDD_PROFILE_TABLE_2Ms
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_2Ms ("EFTA30_T4T_00_PDD_PROFILE_TABLE_2M")
#endif
#ifndef EFTA30_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLRs
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLRs ("EFTA30_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_PDD_PROFILE_TABLE_3Ms
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_3Ms ("EFTA30_T4T_00_PDD_PROFILE_TABLE_3M")
#endif
#ifndef EFTA30_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLRs
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLRs ("EFTA30_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_RAM_TM_CONTROLRs
#define EFTA30_T4T_00_RAM_TM_CONTROLRs ("EFTA30_T4T_00_RAM_TM_CONTROLR")
#endif
#ifndef EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef EFTA30_T4T_00_TILE_CONFIGRs
#define EFTA30_T4T_00_TILE_CONFIGRs ("EFTA30_T4T_00_TILE_CONFIGR")
#endif
#ifndef EGRs
#define EGRs ("EGR")
#endif
#ifndef EGRESSs
#define EGRESSs ("EGRESS")
#endif
#ifndef EGRESS_CHANNEL_BASEs
#define EGRESS_CHANNEL_BASEs ("EGRESS_CHANNEL_BASE")
#endif
#ifndef EGRESS_REPORTs
#define EGRESS_REPORTs ("EGRESS_REPORT")
#endif
#ifndef EGRESS_SIZE_16s
#define EGRESS_SIZE_16s ("EGRESS_SIZE_16")
#endif
#ifndef EGRESS_SIZE_8s
#define EGRESS_SIZE_8s ("EGRESS_SIZE_8")
#endif
#ifndef EGRESS_STATUS_SIZEs
#define EGRESS_STATUS_SIZEs ("EGRESS_STATUS_SIZE")
#endif
#ifndef EGR_ASSIGN_IPRIs
#define EGR_ASSIGN_IPRIs ("EGR_ASSIGN_IPRI")
#endif
#ifndef EGR_ASSIGN_OPRIs
#define EGR_ASSIGN_OPRIs ("EGR_ASSIGN_OPRI")
#endif
#ifndef EGR_BLOCK_L2s
#define EGR_BLOCK_L2s ("EGR_BLOCK_L2")
#endif
#ifndef EGR_BLOCK_L3s
#define EGR_BLOCK_L3s ("EGR_BLOCK_L3")
#endif
#ifndef EGR_BLOCK_UCASTs
#define EGR_BLOCK_UCASTs ("EGR_BLOCK_UCAST")
#endif
#ifndef EGR_CFI_AS_CNGs
#define EGR_CFI_AS_CNGs ("EGR_CFI_AS_CNG")
#endif
#ifndef EGR_COMPOSITES_EGR_COMPOSITES_BUFFERMs
#define EGR_COMPOSITES_EGR_COMPOSITES_BUFFERMs ("EGR_COMPOSITES_EGR_COMPOSITES_BUFFERM")
#endif
#ifndef EGR_DII_AUX_ARB_CONTROLRs
#define EGR_DII_AUX_ARB_CONTROLRs ("EGR_DII_AUX_ARB_CONTROLR")
#endif
#ifndef EGR_DII_DEBUG_CONFIGRs
#define EGR_DII_DEBUG_CONFIGRs ("EGR_DII_DEBUG_CONFIGR")
#endif
#ifndef EGR_DII_DPP_CTRLRs
#define EGR_DII_DPP_CTRLRs ("EGR_DII_DPP_CTRLR")
#endif
#ifndef EGR_DII_ECC_CONTROLRs
#define EGR_DII_ECC_CONTROLRs ("EGR_DII_ECC_CONTROLR")
#endif
#ifndef EGR_DII_EVENT_FIFO_STATUSRs
#define EGR_DII_EVENT_FIFO_STATUSRs ("EGR_DII_EVENT_FIFO_STATUSR")
#endif
#ifndef EGR_DII_HW_RESET_CONTROL_0Rs
#define EGR_DII_HW_RESET_CONTROL_0Rs ("EGR_DII_HW_RESET_CONTROL_0R")
#endif
#ifndef EGR_DII_HW_STATUSRs
#define EGR_DII_HW_STATUSRs ("EGR_DII_HW_STATUSR")
#endif
#ifndef EGR_DII_INTR_ENABLERs
#define EGR_DII_INTR_ENABLERs ("EGR_DII_INTR_ENABLER")
#endif
#ifndef EGR_DII_INTR_STATUSRs
#define EGR_DII_INTR_STATUSRs ("EGR_DII_INTR_STATUSR")
#endif
#ifndef EGR_DII_Q_BEGINRs
#define EGR_DII_Q_BEGINRs ("EGR_DII_Q_BEGINR")
#endif
#ifndef EGR_DII_RAM_CONTROLRs
#define EGR_DII_RAM_CONTROLRs ("EGR_DII_RAM_CONTROLR")
#endif
#ifndef EGR_DII_SER_CONTROLRs
#define EGR_DII_SER_CONTROLRs ("EGR_DII_SER_CONTROLR")
#endif
#ifndef EGR_DII_SER_SCAN_CONFIGRs
#define EGR_DII_SER_SCAN_CONFIGRs ("EGR_DII_SER_SCAN_CONFIGR")
#endif
#ifndef EGR_DII_SER_SCAN_STATUSRs
#define EGR_DII_SER_SCAN_STATUSRs ("EGR_DII_SER_SCAN_STATUSR")
#endif
#ifndef EGR_DOI_EVENT_FIFO_STATUSRs
#define EGR_DOI_EVENT_FIFO_STATUSRs ("EGR_DOI_EVENT_FIFO_STATUSR")
#endif
#ifndef EGR_DOI_INTR_ENABLERs
#define EGR_DOI_INTR_ENABLERs ("EGR_DOI_INTR_ENABLER")
#endif
#ifndef EGR_DOI_INTR_STATUSRs
#define EGR_DOI_INTR_STATUSRs ("EGR_DOI_INTR_STATUSR")
#endif
#ifndef EGR_DOI_RAM_CONTROLRs
#define EGR_DOI_RAM_CONTROLRs ("EGR_DOI_RAM_CONTROLR")
#endif
#ifndef EGR_DOI_SER_CONTROL_0Rs
#define EGR_DOI_SER_CONTROL_0Rs ("EGR_DOI_SER_CONTROL_0R")
#endif
#ifndef EGR_DOI_SER_CONTROL_1Rs
#define EGR_DOI_SER_CONTROL_1Rs ("EGR_DOI_SER_CONTROL_1R")
#endif
#ifndef EGR_DOI_SER_FIFOMs
#define EGR_DOI_SER_FIFOMs ("EGR_DOI_SER_FIFOM")
#endif
#ifndef EGR_DOI_SER_FIFO_CTRLRs
#define EGR_DOI_SER_FIFO_CTRLRs ("EGR_DOI_SER_FIFO_CTRLR")
#endif
#ifndef EGR_DOI_SER_FIFO_STATUSRs
#define EGR_DOI_SER_FIFO_STATUSRs ("EGR_DOI_SER_FIFO_STATUSR")
#endif
#ifndef EGR_DOP_CTRL_0_64Rs
#define EGR_DOP_CTRL_0_64Rs ("EGR_DOP_CTRL_0_64R")
#endif
#ifndef EGR_DOP_CTRL_1_64Rs
#define EGR_DOP_CTRL_1_64Rs ("EGR_DOP_CTRL_1_64R")
#endif
#ifndef EGR_DOP_CTRL_2_64Rs
#define EGR_DOP_CTRL_2_64Rs ("EGR_DOP_CTRL_2_64R")
#endif
#ifndef EGR_ENABLEMs
#define EGR_ENABLEMs ("EGR_ENABLEM")
#endif
#ifndef EGR_ENCAPs
#define EGR_ENCAPs ("EGR_ENCAP")
#endif
#ifndef EGR_ICFIs
#define EGR_ICFIs ("EGR_ICFI")
#endif
#ifndef EGR_IPRIs
#define EGR_IPRIs ("EGR_IPRI")
#endif
#ifndef EGR_IVIDs
#define EGR_IVIDs ("EGR_IVID")
#endif
#ifndef EGR_MAX_USED_ENTRIESMs
#define EGR_MAX_USED_ENTRIESMs ("EGR_MAX_USED_ENTRIESM")
#endif
#ifndef EGR_MEMBERSHIP_BITP_PROFILEMs
#define EGR_MEMBERSHIP_BITP_PROFILEMs ("EGR_MEMBERSHIP_BITP_PROFILEM")
#endif
#ifndef EGR_MEMBERSHIP_BOTP_PROFILEMs
#define EGR_MEMBERSHIP_BOTP_PROFILEMs ("EGR_MEMBERSHIP_BOTP_PROFILEM")
#endif
#ifndef EGR_MEMBERSHIP_CTRL_PRE_SELMs
#define EGR_MEMBERSHIP_CTRL_PRE_SELMs ("EGR_MEMBERSHIP_CTRL_PRE_SELM")
#endif
#ifndef EGR_MEMBERSHIP_FIELD_BITMAPMs
#define EGR_MEMBERSHIP_FIELD_BITMAPMs ("EGR_MEMBERSHIP_FIELD_BITMAPM")
#endif
#ifndef EGR_MEMBERSHIP_FIELD_BITMAP_SER_CONTROLRs
#define EGR_MEMBERSHIP_FIELD_BITMAP_SER_CONTROLRs ("EGR_MEMBERSHIP_FIELD_BITMAP_SER_CONTROLR")
#endif
#ifndef EGR_MEMBERSHIP_MEMBERSHIP_PROFILEMs
#define EGR_MEMBERSHIP_MEMBERSHIP_PROFILEMs ("EGR_MEMBERSHIP_MEMBERSHIP_PROFILEM")
#endif
#ifndef EGR_MEMBERSHIP_MEMBERSHIP_PROFILE_SER_CONTROLRs
#define EGR_MEMBERSHIP_MEMBERSHIP_PROFILE_SER_CONTROLRs ("EGR_MEMBERSHIP_MEMBERSHIP_PROFILE_SER_CONTROLR")
#endif
#ifndef EGR_MEMBERSHIP_RAM_TM_CONTROLRs
#define EGR_MEMBERSHIP_RAM_TM_CONTROLRs ("EGR_MEMBERSHIP_RAM_TM_CONTROLR")
#endif
#ifndef EGR_MEMBERSHIP_STATE_PROFILE_LOWERMs
#define EGR_MEMBERSHIP_STATE_PROFILE_LOWERMs ("EGR_MEMBERSHIP_STATE_PROFILE_LOWERM")
#endif
#ifndef EGR_MEMBERSHIP_STATE_PROFILE_LOWER_SER_CONTROLRs
#define EGR_MEMBERSHIP_STATE_PROFILE_LOWER_SER_CONTROLRs ("EGR_MEMBERSHIP_STATE_PROFILE_LOWER_SER_CONTROLR")
#endif
#ifndef EGR_MEMBERSHIP_STATE_PROFILE_UPPERMs
#define EGR_MEMBERSHIP_STATE_PROFILE_UPPERMs ("EGR_MEMBERSHIP_STATE_PROFILE_UPPERM")
#endif
#ifndef EGR_MEMBERSHIP_STATE_PROFILE_UPPER_SER_CONTROLRs
#define EGR_MEMBERSHIP_STATE_PROFILE_UPPER_SER_CONTROLRs ("EGR_MEMBERSHIP_STATE_PROFILE_UPPER_SER_CONTROLR")
#endif
#ifndef EGR_MEMBERSHIP_UNTAG_BITMAPMs
#define EGR_MEMBERSHIP_UNTAG_BITMAPMs ("EGR_MEMBERSHIP_UNTAG_BITMAPM")
#endif
#ifndef EGR_MEMBERSHIP_UNTAG_BITMAP_SER_CONTROLRs
#define EGR_MEMBERSHIP_UNTAG_BITMAP_SER_CONTROLRs ("EGR_MEMBERSHIP_UNTAG_BITMAP_SER_CONTROLR")
#endif
#ifndef EGR_MEMBER_PORTSs
#define EGR_MEMBER_PORTSs ("EGR_MEMBER_PORTS")
#endif
#ifndef EGR_METADATA_BITP_PROFILEMs
#define EGR_METADATA_BITP_PROFILEMs ("EGR_METADATA_BITP_PROFILEM")
#endif
#ifndef EGR_METADATA_BITP_PROFILE_SER_CONTROLRs
#define EGR_METADATA_BITP_PROFILE_SER_CONTROLRs ("EGR_METADATA_BITP_PROFILE_SER_CONTROLR")
#endif
#ifndef EGR_METADATA_CONFIGRs
#define EGR_METADATA_CONFIGRs ("EGR_METADATA_CONFIGR")
#endif
#ifndef EGR_METADATA_CTRL_PRE_SELMs
#define EGR_METADATA_CTRL_PRE_SELMs ("EGR_METADATA_CTRL_PRE_SELM")
#endif
#ifndef EGR_METADATA_EXTRACTION_FIFO_CTRLRs
#define EGR_METADATA_EXTRACTION_FIFO_CTRLRs ("EGR_METADATA_EXTRACTION_FIFO_CTRLR")
#endif
#ifndef EGR_METADATA_EXTRACTION_FIFO_DOUBLEMs
#define EGR_METADATA_EXTRACTION_FIFO_DOUBLEMs ("EGR_METADATA_EXTRACTION_FIFO_DOUBLEM")
#endif
#ifndef EGR_METADATA_EXTRACTION_FIFO_QUADMs
#define EGR_METADATA_EXTRACTION_FIFO_QUADMs ("EGR_METADATA_EXTRACTION_FIFO_QUADM")
#endif
#ifndef EGR_METADATA_EXTRACTION_FIFO_SER_CONTROLRs
#define EGR_METADATA_EXTRACTION_FIFO_SER_CONTROLRs ("EGR_METADATA_EXTRACTION_FIFO_SER_CONTROLR")
#endif
#ifndef EGR_METADATA_EXTRACTION_FIFO_SINGLEMs
#define EGR_METADATA_EXTRACTION_FIFO_SINGLEMs ("EGR_METADATA_EXTRACTION_FIFO_SINGLEM")
#endif
#ifndef EGR_METADATA_EXTRACTION_FIFO_STATUSRs
#define EGR_METADATA_EXTRACTION_FIFO_STATUSRs ("EGR_METADATA_EXTRACTION_FIFO_STATUSR")
#endif
#ifndef EGR_METADATA_RAM_TM_CONTROLRs
#define EGR_METADATA_RAM_TM_CONTROLRs ("EGR_METADATA_RAM_TM_CONTROLR")
#endif
#ifndef EGR_MIRROR_BITP_PROFILEMs
#define EGR_MIRROR_BITP_PROFILEMs ("EGR_MIRROR_BITP_PROFILEM")
#endif
#ifndef EGR_MIRROR_BOTP_PROFILEMs
#define EGR_MIRROR_BOTP_PROFILEMs ("EGR_MIRROR_BOTP_PROFILEM")
#endif
#ifndef EGR_MIRROR_CTRL_PRE_SELMs
#define EGR_MIRROR_CTRL_PRE_SELMs ("EGR_MIRROR_CTRL_PRE_SELM")
#endif
#ifndef EGR_MIRROR_ENCAP_TABLEMs
#define EGR_MIRROR_ENCAP_TABLEMs ("EGR_MIRROR_ENCAP_TABLEM")
#endif
#ifndef EGR_MMU_CELL_CREDITMs
#define EGR_MMU_CELL_CREDITMs ("EGR_MMU_CELL_CREDITM")
#endif
#ifndef EGR_MMU_REQUESTSMs
#define EGR_MMU_REQUESTSMs ("EGR_MMU_REQUESTSM")
#endif
#ifndef EGR_OBJ_INDEX_SEL_0s
#define EGR_OBJ_INDEX_SEL_0s ("EGR_OBJ_INDEX_SEL_0")
#endif
#ifndef EGR_OBJ_INDEX_SEL_1s
#define EGR_OBJ_INDEX_SEL_1s ("EGR_OBJ_INDEX_SEL_1")
#endif
#ifndef EGR_OBJ_INDEX_SEL_2s
#define EGR_OBJ_INDEX_SEL_2s ("EGR_OBJ_INDEX_SEL_2")
#endif
#ifndef EGR_OBJ_INDEX_SEL_3s
#define EGR_OBJ_INDEX_SEL_3s ("EGR_OBJ_INDEX_SEL_3")
#endif
#ifndef EGR_OBJ_INDEX_SEL_4s
#define EGR_OBJ_INDEX_SEL_4s ("EGR_OBJ_INDEX_SEL_4")
#endif
#ifndef EGR_OBJ_LATENCY_ADJUSTs
#define EGR_OBJ_LATENCY_ADJUSTs ("EGR_OBJ_LATENCY_ADJUST")
#endif
#ifndef EGR_OBJ_LATENCY_SHIFTs
#define EGR_OBJ_LATENCY_SHIFTs ("EGR_OBJ_LATENCY_SHIFT")
#endif
#ifndef EGR_OBJ_TABLE_SEL_0s
#define EGR_OBJ_TABLE_SEL_0s ("EGR_OBJ_TABLE_SEL_0")
#endif
#ifndef EGR_OBJ_TABLE_SEL_1s
#define EGR_OBJ_TABLE_SEL_1s ("EGR_OBJ_TABLE_SEL_1")
#endif
#ifndef EGR_OCFIs
#define EGR_OCFIs ("EGR_OCFI")
#endif
#ifndef EGR_OPAQUE_TAGs
#define EGR_OPAQUE_TAGs ("EGR_OPAQUE_TAG")
#endif
#ifndef EGR_OPRIs
#define EGR_OPRIs ("EGR_OPRI")
#endif
#ifndef EGR_OVIDs
#define EGR_OVIDs ("EGR_OVID")
#endif
#ifndef EGR_PER_PORT_BUFFER_SFT_RESETMs
#define EGR_PER_PORT_BUFFER_SFT_RESETMs ("EGR_PER_PORT_BUFFER_SFT_RESETM")
#endif
#ifndef EGR_PIPEs
#define EGR_PIPEs ("EGR_PIPE")
#endif
#ifndef EGR_PORT_CREDIT_RESETMs
#define EGR_PORT_CREDIT_RESETMs ("EGR_PORT_CREDIT_RESETM")
#endif
#ifndef EGR_PORT_IDs
#define EGR_PORT_IDs ("EGR_PORT_ID")
#endif
#ifndef EGR_PORT_PROPERTYs
#define EGR_PORT_PROPERTYs ("EGR_PORT_PROPERTY")
#endif
#ifndef EGR_PORT_REQUESTSMs
#define EGR_PORT_REQUESTSMs ("EGR_PORT_REQUESTSM")
#endif
#ifndef EGR_POST_FWD_INSTs
#define EGR_POST_FWD_INSTs ("EGR_POST_FWD_INST")
#endif
#ifndef EGR_POST_LKUP_INSTs
#define EGR_POST_LKUP_INSTs ("EGR_POST_LKUP_INST")
#endif
#ifndef EGR_PURGE_CELL_ERR_DROPs
#define EGR_PURGE_CELL_ERR_DROPs ("EGR_PURGE_CELL_ERR_DROP")
#endif
#ifndef EGR_QOS_TABLE_0_BASE_INDEXs
#define EGR_QOS_TABLE_0_BASE_INDEXs ("EGR_QOS_TABLE_0_BASE_INDEX")
#endif
#ifndef EGR_QOS_TABLE_0_BASE_INDEX_SRCs
#define EGR_QOS_TABLE_0_BASE_INDEX_SRCs ("EGR_QOS_TABLE_0_BASE_INDEX_SRC")
#endif
#ifndef EGR_QOS_TABLE_10_BASE_INDEXs
#define EGR_QOS_TABLE_10_BASE_INDEXs ("EGR_QOS_TABLE_10_BASE_INDEX")
#endif
#ifndef EGR_QOS_TABLE_10_BASE_INDEX_SRCs
#define EGR_QOS_TABLE_10_BASE_INDEX_SRCs ("EGR_QOS_TABLE_10_BASE_INDEX_SRC")
#endif
#ifndef EGR_QOS_TABLE_11_BASE_INDEXs
#define EGR_QOS_TABLE_11_BASE_INDEXs ("EGR_QOS_TABLE_11_BASE_INDEX")
#endif
#ifndef EGR_QOS_TABLE_11_BASE_INDEX_SRCs
#define EGR_QOS_TABLE_11_BASE_INDEX_SRCs ("EGR_QOS_TABLE_11_BASE_INDEX_SRC")
#endif
#ifndef EGR_QOS_TABLE_1_BASE_INDEXs
#define EGR_QOS_TABLE_1_BASE_INDEXs ("EGR_QOS_TABLE_1_BASE_INDEX")
#endif
#ifndef EGR_QOS_TABLE_1_BASE_INDEX_SRCs
#define EGR_QOS_TABLE_1_BASE_INDEX_SRCs ("EGR_QOS_TABLE_1_BASE_INDEX_SRC")
#endif
#ifndef EGR_QOS_TABLE_2_BASE_INDEXs
#define EGR_QOS_TABLE_2_BASE_INDEXs ("EGR_QOS_TABLE_2_BASE_INDEX")
#endif
#ifndef EGR_QOS_TABLE_2_BASE_INDEX_SRCs
#define EGR_QOS_TABLE_2_BASE_INDEX_SRCs ("EGR_QOS_TABLE_2_BASE_INDEX_SRC")
#endif
#ifndef EGR_QOS_TABLE_3_BASE_INDEXs
#define EGR_QOS_TABLE_3_BASE_INDEXs ("EGR_QOS_TABLE_3_BASE_INDEX")
#endif
#ifndef EGR_QOS_TABLE_3_BASE_INDEX_SRCs
#define EGR_QOS_TABLE_3_BASE_INDEX_SRCs ("EGR_QOS_TABLE_3_BASE_INDEX_SRC")
#endif
#ifndef EGR_QOS_TABLE_4_BASE_INDEXs
#define EGR_QOS_TABLE_4_BASE_INDEXs ("EGR_QOS_TABLE_4_BASE_INDEX")
#endif
#ifndef EGR_QOS_TABLE_4_BASE_INDEX_SRCs
#define EGR_QOS_TABLE_4_BASE_INDEX_SRCs ("EGR_QOS_TABLE_4_BASE_INDEX_SRC")
#endif
#ifndef EGR_QOS_TABLE_5_BASE_INDEXs
#define EGR_QOS_TABLE_5_BASE_INDEXs ("EGR_QOS_TABLE_5_BASE_INDEX")
#endif
#ifndef EGR_QOS_TABLE_5_BASE_INDEX_SRCs
#define EGR_QOS_TABLE_5_BASE_INDEX_SRCs ("EGR_QOS_TABLE_5_BASE_INDEX_SRC")
#endif
#ifndef EGR_QOS_TABLE_6_BASE_INDEXs
#define EGR_QOS_TABLE_6_BASE_INDEXs ("EGR_QOS_TABLE_6_BASE_INDEX")
#endif
#ifndef EGR_QOS_TABLE_6_BASE_INDEX_SRCs
#define EGR_QOS_TABLE_6_BASE_INDEX_SRCs ("EGR_QOS_TABLE_6_BASE_INDEX_SRC")
#endif
#ifndef EGR_QOS_TABLE_7_BASE_INDEXs
#define EGR_QOS_TABLE_7_BASE_INDEXs ("EGR_QOS_TABLE_7_BASE_INDEX")
#endif
#ifndef EGR_QOS_TABLE_7_BASE_INDEX_SRCs
#define EGR_QOS_TABLE_7_BASE_INDEX_SRCs ("EGR_QOS_TABLE_7_BASE_INDEX_SRC")
#endif
#ifndef EGR_QOS_TABLE_8_BASE_INDEXs
#define EGR_QOS_TABLE_8_BASE_INDEXs ("EGR_QOS_TABLE_8_BASE_INDEX")
#endif
#ifndef EGR_QOS_TABLE_8_BASE_INDEX_SRCs
#define EGR_QOS_TABLE_8_BASE_INDEX_SRCs ("EGR_QOS_TABLE_8_BASE_INDEX_SRC")
#endif
#ifndef EGR_QOS_TABLE_9_BASE_INDEXs
#define EGR_QOS_TABLE_9_BASE_INDEXs ("EGR_QOS_TABLE_9_BASE_INDEX")
#endif
#ifndef EGR_QOS_TABLE_9_BASE_INDEX_SRCs
#define EGR_QOS_TABLE_9_BASE_INDEX_SRCs ("EGR_QOS_TABLE_9_BASE_INDEX_SRC")
#endif
#ifndef EGR_SBS_CONTROLRs
#define EGR_SBS_CONTROLRs ("EGR_SBS_CONTROLR")
#endif
#ifndef EGR_SEQUENCE_BITP_PROFILEMs
#define EGR_SEQUENCE_BITP_PROFILEMs ("EGR_SEQUENCE_BITP_PROFILEM")
#endif
#ifndef EGR_SEQUENCE_BOTP_PROFILEMs
#define EGR_SEQUENCE_BOTP_PROFILEMs ("EGR_SEQUENCE_BOTP_PROFILEM")
#endif
#ifndef EGR_SEQUENCE_CTRL_PRE_SELMs
#define EGR_SEQUENCE_CTRL_PRE_SELMs ("EGR_SEQUENCE_CTRL_PRE_SELM")
#endif
#ifndef EGR_SEQUENCE_MIRROR_SEQUENCE_NUMBER_PROFILEMs
#define EGR_SEQUENCE_MIRROR_SEQUENCE_NUMBER_PROFILEMs ("EGR_SEQUENCE_MIRROR_SEQUENCE_NUMBER_PROFILEM")
#endif
#ifndef EGR_SEQUENCE_NUMBER_TABLEMs
#define EGR_SEQUENCE_NUMBER_TABLEMs ("EGR_SEQUENCE_NUMBER_TABLEM")
#endif
#ifndef EGR_SEQUENCE_NUMBER_TABLE_SER_CONTROLRs
#define EGR_SEQUENCE_NUMBER_TABLE_SER_CONTROLRs ("EGR_SEQUENCE_NUMBER_TABLE_SER_CONTROLR")
#endif
#ifndef EGR_SEQUENCE_PROFILEMs
#define EGR_SEQUENCE_PROFILEMs ("EGR_SEQUENCE_PROFILEM")
#endif
#ifndef EGR_SEQUENCE_RAM_TM_CONTROLRs
#define EGR_SEQUENCE_RAM_TM_CONTROLRs ("EGR_SEQUENCE_RAM_TM_CONTROLR")
#endif
#ifndef EGR_SERVICE_POOL_MC_CELLSs
#define EGR_SERVICE_POOL_MC_CELLSs ("EGR_SERVICE_POOL_MC_CELLS")
#endif
#ifndef EGR_SERVICE_POOL_UC_CELLSs
#define EGR_SERVICE_POOL_UC_CELLSs ("EGR_SERVICE_POOL_UC_CELLS")
#endif
#ifndef EGR_TIMESTAMP_AUX_BOTP_PROFILEMs
#define EGR_TIMESTAMP_AUX_BOTP_PROFILEMs ("EGR_TIMESTAMP_AUX_BOTP_PROFILEM")
#endif
#ifndef EGR_TIMESTAMP_BITP_PROFILEMs
#define EGR_TIMESTAMP_BITP_PROFILEMs ("EGR_TIMESTAMP_BITP_PROFILEM")
#endif
#ifndef EGR_TIMESTAMP_BOTP_PROFILEMs
#define EGR_TIMESTAMP_BOTP_PROFILEMs ("EGR_TIMESTAMP_BOTP_PROFILEM")
#endif
#ifndef EGR_TIMESTAMP_CTRL_PRE_SELMs
#define EGR_TIMESTAMP_CTRL_PRE_SELMs ("EGR_TIMESTAMP_CTRL_PRE_SELM")
#endif
#ifndef EGR_TIMESTAMP_EGR_1588_EGRESS_CTRLMs
#define EGR_TIMESTAMP_EGR_1588_EGRESS_CTRLMs ("EGR_TIMESTAMP_EGR_1588_EGRESS_CTRLM")
#endif
#ifndef EGR_TIMESTAMP_EGR_1588_INGRESS_CTRLMs
#define EGR_TIMESTAMP_EGR_1588_INGRESS_CTRLMs ("EGR_TIMESTAMP_EGR_1588_INGRESS_CTRLM")
#endif
#ifndef EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64Ms
#define EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64Ms ("EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64M")
#endif
#ifndef EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64_SER_CONTROLRs
#define EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64_SER_CONTROLRs ("EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64_SER_CONTROLR")
#endif
#ifndef EGR_TIMESTAMP_EGR_1588_PARSING_CONTROLRs
#define EGR_TIMESTAMP_EGR_1588_PARSING_CONTROLRs ("EGR_TIMESTAMP_EGR_1588_PARSING_CONTROLR")
#endif
#ifndef EGR_TIMESTAMP_EGR_1588_SAMs
#define EGR_TIMESTAMP_EGR_1588_SAMs ("EGR_TIMESTAMP_EGR_1588_SAM")
#endif
#ifndef EGR_TIMESTAMP_EGR_1588_SA_SER_CONTROLRs
#define EGR_TIMESTAMP_EGR_1588_SA_SER_CONTROLRs ("EGR_TIMESTAMP_EGR_1588_SA_SER_CONTROLR")
#endif
#ifndef EGR_TIMESTAMP_EGR_INT_EGRESS_TIME_DELTARs
#define EGR_TIMESTAMP_EGR_INT_EGRESS_TIME_DELTARs ("EGR_TIMESTAMP_EGR_INT_EGRESS_TIME_DELTAR")
#endif
#ifndef EGR_TIMESTAMP_EGR_TS_PROFILEMs
#define EGR_TIMESTAMP_EGR_TS_PROFILEMs ("EGR_TIMESTAMP_EGR_TS_PROFILEM")
#endif
#ifndef EGR_TIMESTAMP_EGR_TS_TOD_CONVERSIONMs
#define EGR_TIMESTAMP_EGR_TS_TOD_CONVERSIONMs ("EGR_TIMESTAMP_EGR_TS_TOD_CONVERSIONM")
#endif
#ifndef EGR_TIMESTAMP_RAM_TM_CONTROLRs
#define EGR_TIMESTAMP_RAM_TM_CONTROLRs ("EGR_TIMESTAMP_RAM_TM_CONTROLR")
#endif
#ifndef EGR_VFIs
#define EGR_VFIs ("EGR_VFI")
#endif
#ifndef EGR_XMIT_START_COUNT_BYTESs
#define EGR_XMIT_START_COUNT_BYTESs ("EGR_XMIT_START_COUNT_BYTES")
#endif
#ifndef ELEMENTSs
#define ELEMENTSs ("ELEMENTS")
#endif
#ifndef ELEPHANT_GREEN_BYTESs
#define ELEPHANT_GREEN_BYTESs ("ELEPHANT_GREEN_BYTES")
#endif
#ifndef ELEPHANT_PROFILE_ID_NOT_EXISTSs
#define ELEPHANT_PROFILE_ID_NOT_EXISTSs ("ELEPHANT_PROFILE_ID_NOT_EXISTS")
#endif
#ifndef ELEPHANT_RED_BYTESs
#define ELEPHANT_RED_BYTESs ("ELEPHANT_RED_BYTES")
#endif
#ifndef ELEPHANT_YELLOW_BYTESs
#define ELEPHANT_YELLOW_BYTESs ("ELEPHANT_YELLOW_BYTES")
#endif
#ifndef ELI_LABELs
#define ELI_LABELs ("ELI_LABEL")
#endif
#ifndef EM_FT_COPY_TO_CPUs
#define EM_FT_COPY_TO_CPUs ("EM_FT_COPY_TO_CPU")
#endif
#ifndef EM_FT_DROP_ACTIONs
#define EM_FT_DROP_ACTIONs ("EM_FT_DROP_ACTION")
#endif
#ifndef EM_FT_FLEX_STATE_ACTIONs
#define EM_FT_FLEX_STATE_ACTIONs ("EM_FT_FLEX_STATE_ACTION")
#endif
#ifndef EM_FT_IOAM_GBP_ACTIONs
#define EM_FT_IOAM_GBP_ACTIONs ("EM_FT_IOAM_GBP_ACTION")
#endif
#ifndef EM_FT_OPAQUE_OBJ0s
#define EM_FT_OPAQUE_OBJ0s ("EM_FT_OPAQUE_OBJ0")
#endif
#ifndef EM_GRP_TEMPLATE_ID_NOT_EXISTSs
#define EM_GRP_TEMPLATE_ID_NOT_EXISTSs ("EM_GRP_TEMPLATE_ID_NOT_EXISTS")
#endif
#ifndef EM_TILE_ALPM_PDD_TYPE_COMP_DSTs
#define EM_TILE_ALPM_PDD_TYPE_COMP_DSTs ("EM_TILE_ALPM_PDD_TYPE_COMP_DST")
#endif
#ifndef EM_TILE_ALPM_PDD_TYPE_COMP_SRCs
#define EM_TILE_ALPM_PDD_TYPE_COMP_SRCs ("EM_TILE_ALPM_PDD_TYPE_COMP_SRC")
#endif
#ifndef EM_TILE_ALPM_PDD_TYPE_L3UC_DSTs
#define EM_TILE_ALPM_PDD_TYPE_L3UC_DSTs ("EM_TILE_ALPM_PDD_TYPE_L3UC_DST")
#endif
#ifndef EM_TILE_ALPM_PDD_TYPE_L3UC_SRCs
#define EM_TILE_ALPM_PDD_TYPE_L3UC_SRCs ("EM_TILE_ALPM_PDD_TYPE_L3UC_SRC")
#endif
#ifndef EM_TILE_ALPM_PDD_TYPE_NONEs
#define EM_TILE_ALPM_PDD_TYPE_NONEs ("EM_TILE_ALPM_PDD_TYPE_NONE")
#endif
#ifndef ENABLEs
#define ENABLEs ("ENABLE")
#endif
#ifndef ENABLE_DEFAULT_SCANs
#define ENABLE_DEFAULT_SCANs ("ENABLE_DEFAULT_SCAN")
#endif
#ifndef ENABLE_HARDWARE_ONLYs
#define ENABLE_HARDWARE_ONLYs ("ENABLE_HARDWARE_ONLY")
#endif
#ifndef ENABLE_HW_SCANs
#define ENABLE_HW_SCANs ("ENABLE_HW_SCAN")
#endif
#ifndef ENABLE_RXs
#define ENABLE_RXs ("ENABLE_RX")
#endif
#ifndef ENABLE_STATSs
#define ENABLE_STATSs ("ENABLE_STATS")
#endif
#ifndef ENABLE_SW_SCANs
#define ENABLE_SW_SCANs ("ENABLE_SW_SCAN")
#endif
#ifndef ENABLE_TXs
#define ENABLE_TXs ("ENABLE_TX")
#endif
#ifndef ENCAPs
#define ENCAPs ("ENCAP")
#endif
#ifndef ENCAP_IFA_LOOPBACKs
#define ENCAP_IFA_LOOPBACKs ("ENCAP_IFA_LOOPBACK")
#endif
#ifndef ENCAP_MODEs
#define ENCAP_MODEs ("ENCAP_MODE")
#endif
#ifndef ENCAP_TYPEs
#define ENCAP_TYPEs ("ENCAP_TYPE")
#endif
#ifndef ENDPOINT_ID_ACTIVEs
#define ENDPOINT_ID_ACTIVEs ("ENDPOINT_ID_ACTIVE")
#endif
#ifndef ENDPOINT_ID_INACTIVEs
#define ENDPOINT_ID_INACTIVEs ("ENDPOINT_ID_INACTIVE")
#endif
#ifndef ENDPOINT_ID_NOT_FOUNDs
#define ENDPOINT_ID_NOT_FOUNDs ("ENDPOINT_ID_NOT_FOUND")
#endif
#ifndef ENDPOINT_STATEs
#define ENDPOINT_STATEs ("ENDPOINT_STATE")
#endif
#ifndef ENDPOINT_TYPEs
#define ENDPOINT_TYPEs ("ENDPOINT_TYPE")
#endif
#ifndef ENQUEUE_TIME_OUTs
#define ENQUEUE_TIME_OUTs ("ENQUEUE_TIME_OUT")
#endif
#ifndef ENTERPRISEs
#define ENTERPRISEs ("ENTERPRISE")
#endif
#ifndef ENTRY_INUSE_CNTs
#define ENTRY_INUSE_CNTs ("ENTRY_INUSE_CNT")
#endif
#ifndef ENTRY_LIMITs
#define ENTRY_LIMITs ("ENTRY_LIMIT")
#endif
#ifndef ENTRY_MAXIMUMs
#define ENTRY_MAXIMUMs ("ENTRY_MAXIMUM")
#endif
#ifndef ENTRY_PRIORITYs
#define ENTRY_PRIORITYs ("ENTRY_PRIORITY")
#endif
#ifndef ENTRY_UTILIZATIONs
#define ENTRY_UTILIZATIONs ("ENTRY_UTILIZATION")
#endif
#ifndef ENUM_VALUEs
#define ENUM_VALUEs ("ENUM_VALUE")
#endif
#ifndef EPARSER0_HFE_POLICY_TABLE_0Ms
#define EPARSER0_HFE_POLICY_TABLE_0Ms ("EPARSER0_HFE_POLICY_TABLE_0M")
#endif
#ifndef EPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLRs
#define EPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLRs ("EPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLR")
#endif
#ifndef EPARSER0_HFE_RAM_TM_CONTROLRs
#define EPARSER0_HFE_RAM_TM_CONTROLRs ("EPARSER0_HFE_RAM_TM_CONTROLR")
#endif
#ifndef EPARSER1_HFE_POLICY_TABLE_0Ms
#define EPARSER1_HFE_POLICY_TABLE_0Ms ("EPARSER1_HFE_POLICY_TABLE_0M")
#endif
#ifndef EPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLRs
#define EPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLRs ("EPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLR")
#endif
#ifndef EPARSER1_HFE_POLICY_TABLE_1Ms
#define EPARSER1_HFE_POLICY_TABLE_1Ms ("EPARSER1_HFE_POLICY_TABLE_1M")
#endif
#ifndef EPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLRs
#define EPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLRs ("EPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLR")
#endif
#ifndef EPARSER1_HFE_POLICY_TABLE_2Ms
#define EPARSER1_HFE_POLICY_TABLE_2Ms ("EPARSER1_HFE_POLICY_TABLE_2M")
#endif
#ifndef EPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLRs
#define EPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLRs ("EPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLR")
#endif
#ifndef EPARSER1_HFE_POLICY_TABLE_3Ms
#define EPARSER1_HFE_POLICY_TABLE_3Ms ("EPARSER1_HFE_POLICY_TABLE_3M")
#endif
#ifndef EPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLRs
#define EPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLRs ("EPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLR")
#endif
#ifndef EPARSER1_HFE_RAM_TM_CONTROLRs
#define EPARSER1_HFE_RAM_TM_CONTROLRs ("EPARSER1_HFE_RAM_TM_CONTROLR")
#endif
#ifndef EPOST_AUX_BOTP_PROFILEMs
#define EPOST_AUX_BOTP_PROFILEMs ("EPOST_AUX_BOTP_PROFILEM")
#endif
#ifndef EPOST_BITP_PROFILEMs
#define EPOST_BITP_PROFILEMs ("EPOST_BITP_PROFILEM")
#endif
#ifndef EPOST_CTRL_PRE_SELMs
#define EPOST_CTRL_PRE_SELMs ("EPOST_CTRL_PRE_SELM")
#endif
#ifndef EPOST_EGR_COUNTER_CONTROLMs
#define EPOST_EGR_COUNTER_CONTROLMs ("EPOST_EGR_COUNTER_CONTROLM")
#endif
#ifndef EPOST_EGR_DBGMs
#define EPOST_EGR_DBGMs ("EPOST_EGR_DBGM")
#endif
#ifndef EPOST_EGR_DOP_STATUS_0Rs
#define EPOST_EGR_DOP_STATUS_0Rs ("EPOST_EGR_DOP_STATUS_0R")
#endif
#ifndef EPOST_EGR_DOP_STATUS_1Rs
#define EPOST_EGR_DOP_STATUS_1Rs ("EPOST_EGR_DOP_STATUS_1R")
#endif
#ifndef EPOST_EGR_DOP_STORAGE_MEMMs
#define EPOST_EGR_DOP_STORAGE_MEMMs ("EPOST_EGR_DOP_STORAGE_MEMM")
#endif
#ifndef EPOST_EGR_DOP_STORAGE_MEM_SER_CONTROLRs
#define EPOST_EGR_DOP_STORAGE_MEM_SER_CONTROLRs ("EPOST_EGR_DOP_STORAGE_MEM_SER_CONTROLR")
#endif
#ifndef EPOST_EGR_DROP_MASK_PROFILEMs
#define EPOST_EGR_DROP_MASK_PROFILEMs ("EPOST_EGR_DROP_MASK_PROFILEM")
#endif
#ifndef EPOST_EGR_FIRST_DROP_STATUSMs
#define EPOST_EGR_FIRST_DROP_STATUSMs ("EPOST_EGR_FIRST_DROP_STATUSM")
#endif
#ifndef EPOST_EGR_INTR_ENABLERs
#define EPOST_EGR_INTR_ENABLERs ("EPOST_EGR_INTR_ENABLER")
#endif
#ifndef EPOST_EGR_INTR_STATUSRs
#define EPOST_EGR_INTR_STATUSRs ("EPOST_EGR_INTR_STATUSR")
#endif
#ifndef EPOST_EGR_MTUMs
#define EPOST_EGR_MTUMs ("EPOST_EGR_MTUM")
#endif
#ifndef EPOST_EGR_PERQ_CNTR_UPDATE_CONTROLRs
#define EPOST_EGR_PERQ_CNTR_UPDATE_CONTROLRs ("EPOST_EGR_PERQ_CNTR_UPDATE_CONTROLR")
#endif
#ifndef EPOST_EGR_PERQ_EVICTION_CMD_A_THRESHOLDRs
#define EPOST_EGR_PERQ_EVICTION_CMD_A_THRESHOLDRs ("EPOST_EGR_PERQ_EVICTION_CMD_A_THRESHOLDR")
#endif
#ifndef EPOST_EGR_PERQ_EVICTION_CMD_B_THRESHOLDRs
#define EPOST_EGR_PERQ_EVICTION_CMD_B_THRESHOLDRs ("EPOST_EGR_PERQ_EVICTION_CMD_B_THRESHOLDR")
#endif
#ifndef EPOST_EGR_PERQ_EVICTION_CONTROLRs
#define EPOST_EGR_PERQ_EVICTION_CONTROLRs ("EPOST_EGR_PERQ_EVICTION_CONTROLR")
#endif
#ifndef EPOST_EGR_PERQ_EVICTION_FAILRs
#define EPOST_EGR_PERQ_EVICTION_FAILRs ("EPOST_EGR_PERQ_EVICTION_FAILR")
#endif
#ifndef EPOST_EGR_PERQ_EVICTION_SEEDRs
#define EPOST_EGR_PERQ_EVICTION_SEEDRs ("EPOST_EGR_PERQ_EVICTION_SEEDR")
#endif
#ifndef EPOST_EGR_PERQ_XMT_COUNTERS_0Ms
#define EPOST_EGR_PERQ_XMT_COUNTERS_0Ms ("EPOST_EGR_PERQ_XMT_COUNTERS_0M")
#endif
#ifndef EPOST_EGR_PERQ_XMT_COUNTERS_0_SER_CONTROLRs
#define EPOST_EGR_PERQ_XMT_COUNTERS_0_SER_CONTROLRs ("EPOST_EGR_PERQ_XMT_COUNTERS_0_SER_CONTROLR")
#endif
#ifndef EPOST_EGR_PORT_MIN_PKT_SIZEMs
#define EPOST_EGR_PORT_MIN_PKT_SIZEMs ("EPOST_EGR_PORT_MIN_PKT_SIZEM")
#endif
#ifndef EPOST_EGR_SER_FIFOMs
#define EPOST_EGR_SER_FIFOMs ("EPOST_EGR_SER_FIFOM")
#endif
#ifndef EPOST_EGR_SER_FIFO_CTRLRs
#define EPOST_EGR_SER_FIFO_CTRLRs ("EPOST_EGR_SER_FIFO_CTRLR")
#endif
#ifndef EPOST_EGR_SER_FIFO_STATUSRs
#define EPOST_EGR_SER_FIFO_STATUSRs ("EPOST_EGR_SER_FIFO_STATUSR")
#endif
#ifndef EPOST_EGR_SER_PKT_DROP_COUNTMs
#define EPOST_EGR_SER_PKT_DROP_COUNTMs ("EPOST_EGR_SER_PKT_DROP_COUNTM")
#endif
#ifndef EPOST_EGR_SHAPING_CONTROLMs
#define EPOST_EGR_SHAPING_CONTROLMs ("EPOST_EGR_SHAPING_CONTROLM")
#endif
#ifndef EPOST_EGR_SOBMH_PKT_COUNTMs
#define EPOST_EGR_SOBMH_PKT_COUNTMs ("EPOST_EGR_SOBMH_PKT_COUNTM")
#endif
#ifndef EPOST_EGR_TS_CONTROLMs
#define EPOST_EGR_TS_CONTROLMs ("EPOST_EGR_TS_CONTROLM")
#endif
#ifndef EPOST_EGR_TS_CONTROL_SER_CONTROLRs
#define EPOST_EGR_TS_CONTROL_SER_CONTROLRs ("EPOST_EGR_TS_CONTROL_SER_CONTROLR")
#endif
#ifndef EPOST_EGR_TS_ING_PORT_MAPMs
#define EPOST_EGR_TS_ING_PORT_MAPMs ("EPOST_EGR_TS_ING_PORT_MAPM")
#endif
#ifndef EPOST_EGR_TS_TOD_CONVERSION_2Ms
#define EPOST_EGR_TS_TOD_CONVERSION_2Ms ("EPOST_EGR_TS_TOD_CONVERSION_2M")
#endif
#ifndef EPOST_RAM_TM_CONTROLRs
#define EPOST_RAM_TM_CONTROLRs ("EPOST_RAM_TM_CONTROLR")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_DROP_BUS_STATUSMs
#define EPOST_TRACE_DROP_EVENT_EGR_DROP_BUS_STATUSMs ("EPOST_TRACE_DROP_EVENT_EGR_DROP_BUS_STATUSM")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTERMs
#define EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTERMs ("EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTERM")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTER_SER_CONTROLRs
#define EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTER_SER_CONTROLRs ("EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTER_SER_CONTROLR")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_RAM_TM_CONTROLRs
#define EPOST_TRACE_DROP_EVENT_EGR_RAM_TM_CONTROLRs ("EPOST_TRACE_DROP_EVENT_EGR_RAM_TM_CONTROLR")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_0Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_0Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_0R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_10Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_10Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_10R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_11Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_11Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_11R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_12Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_12Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_12R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_13Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_13Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_13R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_14Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_14Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_14R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_15Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_15Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_15R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_16Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_16Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_16R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_17Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_17Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_17R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_18Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_18Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_18R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_19Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_19Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_19R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_1Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_1Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_1R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_20Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_20Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_20R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_21Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_21Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_21R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_22Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_22Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_22R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_23Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_23Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_23R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_24Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_24Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_24R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_25Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_25Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_25R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_26Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_26Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_26R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_27Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_27Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_27R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_28Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_28Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_28R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_29Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_29Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_29R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_2Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_2Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_2R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_30Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_30Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_30R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_31Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_31Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_31R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_32Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_32Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_32R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_33Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_33Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_33R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_34Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_34Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_34R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_35Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_35Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_35R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_36Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_36Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_36R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_37Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_37Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_37R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_38Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_38Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_38R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_39Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_39Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_39R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_3Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_3Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_3R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_40Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_40Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_40R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_41Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_41Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_41R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_42Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_42Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_42R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_43Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_43Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_43R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_44Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_44Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_44R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_45Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_45Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_45R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_46Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_46Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_46R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_47Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_47Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_47R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_4Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_4Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_4R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_5Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_5Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_5R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_6Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_6Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_6R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_7Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_7Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_7R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_8Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_8Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_8R")
#endif
#ifndef EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_9Rs
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_9Rs ("EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_9R")
#endif
#ifndef EPRE_EDEV_CONFIG_BOTP_PROFILEMs
#define EPRE_EDEV_CONFIG_BOTP_PROFILEMs ("EPRE_EDEV_CONFIG_BOTP_PROFILEM")
#endif
#ifndef EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAPMs
#define EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAPMs ("EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAPM")
#endif
#ifndef EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_CTRLRs
#define EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_CTRLRs ("EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_CTRLR")
#endif
#ifndef EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_SER_CONTROLRs
#define EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_SER_CONTROLRs ("EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_SER_CONTROLR")
#endif
#ifndef EPRE_EDEV_CONFIG_CONFIGRs
#define EPRE_EDEV_CONFIG_CONFIGRs ("EPRE_EDEV_CONFIG_CONFIGR")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_0Rs
#define EPRE_EDEV_CONFIG_DBG_0Rs ("EPRE_EDEV_CONFIG_DBG_0R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_10Rs
#define EPRE_EDEV_CONFIG_DBG_10Rs ("EPRE_EDEV_CONFIG_DBG_10R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_11Rs
#define EPRE_EDEV_CONFIG_DBG_11Rs ("EPRE_EDEV_CONFIG_DBG_11R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_12Rs
#define EPRE_EDEV_CONFIG_DBG_12Rs ("EPRE_EDEV_CONFIG_DBG_12R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_13Rs
#define EPRE_EDEV_CONFIG_DBG_13Rs ("EPRE_EDEV_CONFIG_DBG_13R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_14Rs
#define EPRE_EDEV_CONFIG_DBG_14Rs ("EPRE_EDEV_CONFIG_DBG_14R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_15Rs
#define EPRE_EDEV_CONFIG_DBG_15Rs ("EPRE_EDEV_CONFIG_DBG_15R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_16Rs
#define EPRE_EDEV_CONFIG_DBG_16Rs ("EPRE_EDEV_CONFIG_DBG_16R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_17Rs
#define EPRE_EDEV_CONFIG_DBG_17Rs ("EPRE_EDEV_CONFIG_DBG_17R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_18Rs
#define EPRE_EDEV_CONFIG_DBG_18Rs ("EPRE_EDEV_CONFIG_DBG_18R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_19Rs
#define EPRE_EDEV_CONFIG_DBG_19Rs ("EPRE_EDEV_CONFIG_DBG_19R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_1Rs
#define EPRE_EDEV_CONFIG_DBG_1Rs ("EPRE_EDEV_CONFIG_DBG_1R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_20Rs
#define EPRE_EDEV_CONFIG_DBG_20Rs ("EPRE_EDEV_CONFIG_DBG_20R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_21Rs
#define EPRE_EDEV_CONFIG_DBG_21Rs ("EPRE_EDEV_CONFIG_DBG_21R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_22Rs
#define EPRE_EDEV_CONFIG_DBG_22Rs ("EPRE_EDEV_CONFIG_DBG_22R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_23Rs
#define EPRE_EDEV_CONFIG_DBG_23Rs ("EPRE_EDEV_CONFIG_DBG_23R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_24Rs
#define EPRE_EDEV_CONFIG_DBG_24Rs ("EPRE_EDEV_CONFIG_DBG_24R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_25Rs
#define EPRE_EDEV_CONFIG_DBG_25Rs ("EPRE_EDEV_CONFIG_DBG_25R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_26Rs
#define EPRE_EDEV_CONFIG_DBG_26Rs ("EPRE_EDEV_CONFIG_DBG_26R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_27Rs
#define EPRE_EDEV_CONFIG_DBG_27Rs ("EPRE_EDEV_CONFIG_DBG_27R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_28Rs
#define EPRE_EDEV_CONFIG_DBG_28Rs ("EPRE_EDEV_CONFIG_DBG_28R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_29Rs
#define EPRE_EDEV_CONFIG_DBG_29Rs ("EPRE_EDEV_CONFIG_DBG_29R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_2Rs
#define EPRE_EDEV_CONFIG_DBG_2Rs ("EPRE_EDEV_CONFIG_DBG_2R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_30Rs
#define EPRE_EDEV_CONFIG_DBG_30Rs ("EPRE_EDEV_CONFIG_DBG_30R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_31Rs
#define EPRE_EDEV_CONFIG_DBG_31Rs ("EPRE_EDEV_CONFIG_DBG_31R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_32Rs
#define EPRE_EDEV_CONFIG_DBG_32Rs ("EPRE_EDEV_CONFIG_DBG_32R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_33Rs
#define EPRE_EDEV_CONFIG_DBG_33Rs ("EPRE_EDEV_CONFIG_DBG_33R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_34Rs
#define EPRE_EDEV_CONFIG_DBG_34Rs ("EPRE_EDEV_CONFIG_DBG_34R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_35Rs
#define EPRE_EDEV_CONFIG_DBG_35Rs ("EPRE_EDEV_CONFIG_DBG_35R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_36Rs
#define EPRE_EDEV_CONFIG_DBG_36Rs ("EPRE_EDEV_CONFIG_DBG_36R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_37Rs
#define EPRE_EDEV_CONFIG_DBG_37Rs ("EPRE_EDEV_CONFIG_DBG_37R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_38Rs
#define EPRE_EDEV_CONFIG_DBG_38Rs ("EPRE_EDEV_CONFIG_DBG_38R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_39Rs
#define EPRE_EDEV_CONFIG_DBG_39Rs ("EPRE_EDEV_CONFIG_DBG_39R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_3Rs
#define EPRE_EDEV_CONFIG_DBG_3Rs ("EPRE_EDEV_CONFIG_DBG_3R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_4Rs
#define EPRE_EDEV_CONFIG_DBG_4Rs ("EPRE_EDEV_CONFIG_DBG_4R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_5Rs
#define EPRE_EDEV_CONFIG_DBG_5Rs ("EPRE_EDEV_CONFIG_DBG_5R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_6Rs
#define EPRE_EDEV_CONFIG_DBG_6Rs ("EPRE_EDEV_CONFIG_DBG_6R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_7Rs
#define EPRE_EDEV_CONFIG_DBG_7Rs ("EPRE_EDEV_CONFIG_DBG_7R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_8Rs
#define EPRE_EDEV_CONFIG_DBG_8Rs ("EPRE_EDEV_CONFIG_DBG_8R")
#endif
#ifndef EPRE_EDEV_CONFIG_DBG_9Rs
#define EPRE_EDEV_CONFIG_DBG_9Rs ("EPRE_EDEV_CONFIG_DBG_9R")
#endif
#ifndef EPRE_EDEV_CONFIG_DEVICE_PORT_TABLEMs
#define EPRE_EDEV_CONFIG_DEVICE_PORT_TABLEMs ("EPRE_EDEV_CONFIG_DEVICE_PORT_TABLEM")
#endif
#ifndef EPRE_EDEV_CONFIG_EGR_INT_CN_UPDATEMs
#define EPRE_EDEV_CONFIG_EGR_INT_CN_UPDATEMs ("EPRE_EDEV_CONFIG_EGR_INT_CN_UPDATEM")
#endif
#ifndef EPRE_EDEV_CONFIG_EGR_TABLE_INDEX_UPDATE_PROFILEMs
#define EPRE_EDEV_CONFIG_EGR_TABLE_INDEX_UPDATE_PROFILEMs ("EPRE_EDEV_CONFIG_EGR_TABLE_INDEX_UPDATE_PROFILEM")
#endif
#ifndef EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLEMs
#define EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLEMs ("EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLEM")
#endif
#ifndef EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLE_SER_CONTROLRs
#define EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLE_SER_CONTROLRs ("EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLE_SER_CONTROLR")
#endif
#ifndef EPRE_EDEV_CONFIG_ING_DEVICE_PORT_TABLEMs
#define EPRE_EDEV_CONFIG_ING_DEVICE_PORT_TABLEMs ("EPRE_EDEV_CONFIG_ING_DEVICE_PORT_TABLEM")
#endif
#ifndef EPRE_EDEV_CONFIG_INITBUFRs
#define EPRE_EDEV_CONFIG_INITBUFRs ("EPRE_EDEV_CONFIG_INITBUFR")
#endif
#ifndef EPRE_EDEV_CONFIG_MIRROR_ATTRIBUTES_TABLEMs
#define EPRE_EDEV_CONFIG_MIRROR_ATTRIBUTES_TABLEMs ("EPRE_EDEV_CONFIG_MIRROR_ATTRIBUTES_TABLEM")
#endif
#ifndef EPRE_EDEV_CONFIG_MIRROR_TYPERs
#define EPRE_EDEV_CONFIG_MIRROR_TYPERs ("EPRE_EDEV_CONFIG_MIRROR_TYPER")
#endif
#ifndef EPRE_EDEV_CONFIG_RAM_TM_CONTROLRs
#define EPRE_EDEV_CONFIG_RAM_TM_CONTROLRs ("EPRE_EDEV_CONFIG_RAM_TM_CONTROLR")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_0Rs
#define EPRE_EDEV_CONFIG_TPCE_0Rs ("EPRE_EDEV_CONFIG_TPCE_0R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_10Rs
#define EPRE_EDEV_CONFIG_TPCE_10Rs ("EPRE_EDEV_CONFIG_TPCE_10R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_11Rs
#define EPRE_EDEV_CONFIG_TPCE_11Rs ("EPRE_EDEV_CONFIG_TPCE_11R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_12Rs
#define EPRE_EDEV_CONFIG_TPCE_12Rs ("EPRE_EDEV_CONFIG_TPCE_12R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_13Rs
#define EPRE_EDEV_CONFIG_TPCE_13Rs ("EPRE_EDEV_CONFIG_TPCE_13R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_14Rs
#define EPRE_EDEV_CONFIG_TPCE_14Rs ("EPRE_EDEV_CONFIG_TPCE_14R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_15Rs
#define EPRE_EDEV_CONFIG_TPCE_15Rs ("EPRE_EDEV_CONFIG_TPCE_15R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_16Rs
#define EPRE_EDEV_CONFIG_TPCE_16Rs ("EPRE_EDEV_CONFIG_TPCE_16R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_17Rs
#define EPRE_EDEV_CONFIG_TPCE_17Rs ("EPRE_EDEV_CONFIG_TPCE_17R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_18Rs
#define EPRE_EDEV_CONFIG_TPCE_18Rs ("EPRE_EDEV_CONFIG_TPCE_18R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_19Rs
#define EPRE_EDEV_CONFIG_TPCE_19Rs ("EPRE_EDEV_CONFIG_TPCE_19R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_1Rs
#define EPRE_EDEV_CONFIG_TPCE_1Rs ("EPRE_EDEV_CONFIG_TPCE_1R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_20Rs
#define EPRE_EDEV_CONFIG_TPCE_20Rs ("EPRE_EDEV_CONFIG_TPCE_20R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_21Rs
#define EPRE_EDEV_CONFIG_TPCE_21Rs ("EPRE_EDEV_CONFIG_TPCE_21R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_22Rs
#define EPRE_EDEV_CONFIG_TPCE_22Rs ("EPRE_EDEV_CONFIG_TPCE_22R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_23Rs
#define EPRE_EDEV_CONFIG_TPCE_23Rs ("EPRE_EDEV_CONFIG_TPCE_23R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_24Rs
#define EPRE_EDEV_CONFIG_TPCE_24Rs ("EPRE_EDEV_CONFIG_TPCE_24R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_25Rs
#define EPRE_EDEV_CONFIG_TPCE_25Rs ("EPRE_EDEV_CONFIG_TPCE_25R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_26Rs
#define EPRE_EDEV_CONFIG_TPCE_26Rs ("EPRE_EDEV_CONFIG_TPCE_26R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_27Rs
#define EPRE_EDEV_CONFIG_TPCE_27Rs ("EPRE_EDEV_CONFIG_TPCE_27R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_28Rs
#define EPRE_EDEV_CONFIG_TPCE_28Rs ("EPRE_EDEV_CONFIG_TPCE_28R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_29Rs
#define EPRE_EDEV_CONFIG_TPCE_29Rs ("EPRE_EDEV_CONFIG_TPCE_29R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_2Rs
#define EPRE_EDEV_CONFIG_TPCE_2Rs ("EPRE_EDEV_CONFIG_TPCE_2R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_30Rs
#define EPRE_EDEV_CONFIG_TPCE_30Rs ("EPRE_EDEV_CONFIG_TPCE_30R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_31Rs
#define EPRE_EDEV_CONFIG_TPCE_31Rs ("EPRE_EDEV_CONFIG_TPCE_31R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_32Rs
#define EPRE_EDEV_CONFIG_TPCE_32Rs ("EPRE_EDEV_CONFIG_TPCE_32R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_33Rs
#define EPRE_EDEV_CONFIG_TPCE_33Rs ("EPRE_EDEV_CONFIG_TPCE_33R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_34Rs
#define EPRE_EDEV_CONFIG_TPCE_34Rs ("EPRE_EDEV_CONFIG_TPCE_34R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_35Rs
#define EPRE_EDEV_CONFIG_TPCE_35Rs ("EPRE_EDEV_CONFIG_TPCE_35R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_36Rs
#define EPRE_EDEV_CONFIG_TPCE_36Rs ("EPRE_EDEV_CONFIG_TPCE_36R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_37Rs
#define EPRE_EDEV_CONFIG_TPCE_37Rs ("EPRE_EDEV_CONFIG_TPCE_37R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_38Rs
#define EPRE_EDEV_CONFIG_TPCE_38Rs ("EPRE_EDEV_CONFIG_TPCE_38R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_39Rs
#define EPRE_EDEV_CONFIG_TPCE_39Rs ("EPRE_EDEV_CONFIG_TPCE_39R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_3Rs
#define EPRE_EDEV_CONFIG_TPCE_3Rs ("EPRE_EDEV_CONFIG_TPCE_3R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_4Rs
#define EPRE_EDEV_CONFIG_TPCE_4Rs ("EPRE_EDEV_CONFIG_TPCE_4R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_5Rs
#define EPRE_EDEV_CONFIG_TPCE_5Rs ("EPRE_EDEV_CONFIG_TPCE_5R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_6Rs
#define EPRE_EDEV_CONFIG_TPCE_6Rs ("EPRE_EDEV_CONFIG_TPCE_6R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_7Rs
#define EPRE_EDEV_CONFIG_TPCE_7Rs ("EPRE_EDEV_CONFIG_TPCE_7R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_8Rs
#define EPRE_EDEV_CONFIG_TPCE_8Rs ("EPRE_EDEV_CONFIG_TPCE_8R")
#endif
#ifndef EPRE_EDEV_CONFIG_TPCE_9Rs
#define EPRE_EDEV_CONFIG_TPCE_9Rs ("EPRE_EDEV_CONFIG_TPCE_9R")
#endif
#ifndef EPRE_MPB_DECODE_PDD_PROFILE_TABLEMs
#define EPRE_MPB_DECODE_PDD_PROFILE_TABLEMs ("EPRE_MPB_DECODE_PDD_PROFILE_TABLEM")
#endif
#ifndef EPRE_MPB_DECODE_PDD_PROFILE_TABLE_SER_CONTROLRs
#define EPRE_MPB_DECODE_PDD_PROFILE_TABLE_SER_CONTROLRs ("EPRE_MPB_DECODE_PDD_PROFILE_TABLE_SER_CONTROLR")
#endif
#ifndef EPRE_MPB_DECODE_RAM_TM_CONTROLRs
#define EPRE_MPB_DECODE_RAM_TM_CONTROLRs ("EPRE_MPB_DECODE_RAM_TM_CONTROLR")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_FIELD_EXTRACTION_PROFILE_CONTROLMs
#define EPRE_PARSER_ZONE_REMAP_FIELD_EXTRACTION_PROFILE_CONTROLMs ("EPRE_PARSER_ZONE_REMAP_FIELD_EXTRACTION_PROFILE_CONTROLM")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLEMs
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLEMs ("EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLEM")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLE_SER_CONTROLRs
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLE_SER_CONTROLRs ("EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLE_SER_CONTROLR")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLEMs
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLEMs ("EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLEM")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLE_SER_CONTROLRs
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLE_SER_CONTROLRs ("EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLE_SER_CONTROLR")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_INDEX_SELRs
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_INDEX_SELRs ("EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_INDEX_SELR")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_RAM_TM_CONTROLRs
#define EPRE_PARSER_ZONE_REMAP_RAM_TM_CONTROLRs ("EPRE_PARSER_ZONE_REMAP_RAM_TM_CONTROLR")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLEMs
#define EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLEMs ("EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLEM")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLRs
#define EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLRs ("EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLR")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLEMs
#define EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLEMs ("EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLEM")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLRs
#define EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLRs ("EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLR")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLEMs
#define EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLEMs ("EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLEM")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLRs
#define EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLRs ("EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLR")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLEMs
#define EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLEMs ("EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLEM")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLRs
#define EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLRs ("EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLR")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLEMs
#define EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLEMs ("EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLEM")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLRs
#define EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLRs ("EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLR")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_ZONE_EPARSE_EXTRACT_OFFSET_CTRLRs
#define EPRE_PARSER_ZONE_REMAP_ZONE_EPARSE_EXTRACT_OFFSET_CTRLRs ("EPRE_PARSER_ZONE_REMAP_ZONE_EPARSE_EXTRACT_OFFSET_CTRLR")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_ATTRIBUTES_INDEX_SELRs
#define EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_ATTRIBUTES_INDEX_SELRs ("EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_ATTRIBUTES_INDEX_SELR")
#endif
#ifndef EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_CONFIGRs
#define EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_CONFIGRs ("EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_CONFIGR")
#endif
#ifndef EP_DPR_LATENCY_CONFIGRs
#define EP_DPR_LATENCY_CONFIGRs ("EP_DPR_LATENCY_CONFIGR")
#endif
#ifndef EP_TO_CMIC_INTR_ENABLERs
#define EP_TO_CMIC_INTR_ENABLERs ("EP_TO_CMIC_INTR_ENABLER")
#endif
#ifndef EP_TO_CMIC_INTR_STATUSRs
#define EP_TO_CMIC_INTR_STATUSRs ("EP_TO_CMIC_INTR_STATUSR")
#endif
#ifndef EQUALSs
#define EQUALSs ("EQUALS")
#endif
#ifndef ERRONEOUS_ENTRIES_LOGGINGs
#define ERRONEOUS_ENTRIES_LOGGINGs ("ERRONEOUS_ENTRIES_LOGGING")
#endif
#ifndef ERR_ENTRY_CONTENTs
#define ERR_ENTRY_CONTENTs ("ERR_ENTRY_CONTENT")
#endif
#ifndef ERR_PKTs
#define ERR_PKTs ("ERR_PKT")
#endif
#ifndef ERSPAN3_SUB_HDR_DIRECTIONs
#define ERSPAN3_SUB_HDR_DIRECTIONs ("ERSPAN3_SUB_HDR_DIRECTION")
#endif
#ifndef ERSPAN3_SUB_HDR_FRAME_TYPEs
#define ERSPAN3_SUB_HDR_FRAME_TYPEs ("ERSPAN3_SUB_HDR_FRAME_TYPE")
#endif
#ifndef ERSPAN3_SUB_HDR_HW_IDs
#define ERSPAN3_SUB_HDR_HW_IDs ("ERSPAN3_SUB_HDR_HW_ID")
#endif
#ifndef ERSPAN3_SUB_HDR_OPT_SUB_HDRs
#define ERSPAN3_SUB_HDR_OPT_SUB_HDRs ("ERSPAN3_SUB_HDR_OPT_SUB_HDR")
#endif
#ifndef ERSPAN3_SUB_HDR_PDU_FRAMEs
#define ERSPAN3_SUB_HDR_PDU_FRAMEs ("ERSPAN3_SUB_HDR_PDU_FRAME")
#endif
#ifndef ERSPAN3_SUB_HDR_TS_GRAs
#define ERSPAN3_SUB_HDR_TS_GRAs ("ERSPAN3_SUB_HDR_TS_GRA")
#endif
#ifndef ETAG_ETHERTYPEs
#define ETAG_ETHERTYPEs ("ETAG_ETHERTYPE")
#endif
#ifndef ETAG_MAPs
#define ETAG_MAPs ("ETAG_MAP")
#endif
#ifndef ETAG_PARSEs
#define ETAG_PARSEs ("ETAG_PARSE")
#endif
#ifndef ETHERNET_AVs
#define ETHERNET_AVs ("ETHERNET_AV")
#endif
#ifndef ETHERTYPEs
#define ETHERTYPEs ("ETHERTYPE")
#endif
#ifndef ETHERTYPE_ELIGIBILITYs
#define ETHERTYPE_ELIGIBILITYs ("ETHERTYPE_ELIGIBILITY")
#endif
#ifndef ETH_TYPEs
#define ETH_TYPEs ("ETH_TYPE")
#endif
#ifndef ETRAPs
#define ETRAPs ("ETRAP")
#endif
#ifndef ETRAP_BITP_PROFILEMs
#define ETRAP_BITP_PROFILEMs ("ETRAP_BITP_PROFILEM")
#endif
#ifndef ETRAP_BOTP_PROFILEMs
#define ETRAP_BOTP_PROFILEMs ("ETRAP_BOTP_PROFILEM")
#endif
#ifndef ETRAP_CRITICAL_TIMEs
#define ETRAP_CRITICAL_TIMEs ("ETRAP_CRITICAL_TIME")
#endif
#ifndef ETRAP_CTRL_PRE_SELMs
#define ETRAP_CTRL_PRE_SELMs ("ETRAP_CTRL_PRE_SELM")
#endif
#ifndef ETRAP_DEBUG_CTRLRs
#define ETRAP_DEBUG_CTRLRs ("ETRAP_DEBUG_CTRLR")
#endif
#ifndef ETRAP_EN_COR_ERR_RPTRs
#define ETRAP_EN_COR_ERR_RPTRs ("ETRAP_EN_COR_ERR_RPTR")
#endif
#ifndef ETRAP_FEATURE_NOT_SUPPORTEDs
#define ETRAP_FEATURE_NOT_SUPPORTEDs ("ETRAP_FEATURE_NOT_SUPPORTED")
#endif
#ifndef ETRAP_FILTER_0_TABLEMs
#define ETRAP_FILTER_0_TABLEMs ("ETRAP_FILTER_0_TABLEM")
#endif
#ifndef ETRAP_FILTER_1_TABLEMs
#define ETRAP_FILTER_1_TABLEMs ("ETRAP_FILTER_1_TABLEM")
#endif
#ifndef ETRAP_FILTER_2_TABLEMs
#define ETRAP_FILTER_2_TABLEMs ("ETRAP_FILTER_2_TABLEM")
#endif
#ifndef ETRAP_FILTER_3_TABLEMs
#define ETRAP_FILTER_3_TABLEMs ("ETRAP_FILTER_3_TABLEM")
#endif
#ifndef ETRAP_FILT_CFGRs
#define ETRAP_FILT_CFGRs ("ETRAP_FILT_CFGR")
#endif
#ifndef ETRAP_FILT_EXCEED_CTRRs
#define ETRAP_FILT_EXCEED_CTRRs ("ETRAP_FILT_EXCEED_CTRR")
#endif
#ifndef ETRAP_FILT_THRESHRs
#define ETRAP_FILT_THRESHRs ("ETRAP_FILT_THRESHR")
#endif
#ifndef ETRAP_FLOW_CFGRs
#define ETRAP_FLOW_CFGRs ("ETRAP_FLOW_CFGR")
#endif
#ifndef ETRAP_FLOW_COUNT_LEFT_TABLEMs
#define ETRAP_FLOW_COUNT_LEFT_TABLEMs ("ETRAP_FLOW_COUNT_LEFT_TABLEM")
#endif
#ifndef ETRAP_FLOW_COUNT_RIGHT_TABLEMs
#define ETRAP_FLOW_COUNT_RIGHT_TABLEMs ("ETRAP_FLOW_COUNT_RIGHT_TABLEM")
#endif
#ifndef ETRAP_FLOW_CTRL_LEFT_TABLEMs
#define ETRAP_FLOW_CTRL_LEFT_TABLEMs ("ETRAP_FLOW_CTRL_LEFT_TABLEM")
#endif
#ifndef ETRAP_FLOW_CTRL_RIGHT_TABLEMs
#define ETRAP_FLOW_CTRL_RIGHT_TABLEMs ("ETRAP_FLOW_CTRL_RIGHT_TABLEM")
#endif
#ifndef ETRAP_FLOW_DETECT_CTRRs
#define ETRAP_FLOW_DETECT_CTRRs ("ETRAP_FLOW_DETECT_CTRR")
#endif
#ifndef ETRAP_FLOW_ELEPH_THRESHOLDRs
#define ETRAP_FLOW_ELEPH_THRESHOLDRs ("ETRAP_FLOW_ELEPH_THRESHOLDR")
#endif
#ifndef ETRAP_FLOW_ELEPH_THR_REDRs
#define ETRAP_FLOW_ELEPH_THR_REDRs ("ETRAP_FLOW_ELEPH_THR_REDR")
#endif
#ifndef ETRAP_FLOW_ELEPH_THR_YELRs
#define ETRAP_FLOW_ELEPH_THR_YELRs ("ETRAP_FLOW_ELEPH_THR_YELR")
#endif
#ifndef ETRAP_FLOW_HASH_L0_TABLEMs
#define ETRAP_FLOW_HASH_L0_TABLEMs ("ETRAP_FLOW_HASH_L0_TABLEM")
#endif
#ifndef ETRAP_FLOW_HASH_L1_TABLEMs
#define ETRAP_FLOW_HASH_L1_TABLEMs ("ETRAP_FLOW_HASH_L1_TABLEM")
#endif
#ifndef ETRAP_FLOW_HASH_L2_TABLEMs
#define ETRAP_FLOW_HASH_L2_TABLEMs ("ETRAP_FLOW_HASH_L2_TABLEM")
#endif
#ifndef ETRAP_FLOW_HASH_L3_TABLEMs
#define ETRAP_FLOW_HASH_L3_TABLEMs ("ETRAP_FLOW_HASH_L3_TABLEM")
#endif
#ifndef ETRAP_FLOW_HASH_L4_TABLEMs
#define ETRAP_FLOW_HASH_L4_TABLEMs ("ETRAP_FLOW_HASH_L4_TABLEM")
#endif
#ifndef ETRAP_FLOW_HASH_R0_TABLEMs
#define ETRAP_FLOW_HASH_R0_TABLEMs ("ETRAP_FLOW_HASH_R0_TABLEM")
#endif
#ifndef ETRAP_FLOW_HASH_R1_TABLEMs
#define ETRAP_FLOW_HASH_R1_TABLEMs ("ETRAP_FLOW_HASH_R1_TABLEM")
#endif
#ifndef ETRAP_FLOW_HASH_R2_TABLEMs
#define ETRAP_FLOW_HASH_R2_TABLEMs ("ETRAP_FLOW_HASH_R2_TABLEM")
#endif
#ifndef ETRAP_FLOW_HASH_R3_TABLEMs
#define ETRAP_FLOW_HASH_R3_TABLEMs ("ETRAP_FLOW_HASH_R3_TABLEM")
#endif
#ifndef ETRAP_FLOW_HASH_R4_TABLEMs
#define ETRAP_FLOW_HASH_R4_TABLEMs ("ETRAP_FLOW_HASH_R4_TABLEM")
#endif
#ifndef ETRAP_FLOW_INS_FAIL_CTRRs
#define ETRAP_FLOW_INS_FAIL_CTRRs ("ETRAP_FLOW_INS_FAIL_CTRR")
#endif
#ifndef ETRAP_FLOW_INS_SUCCESS_CTRRs
#define ETRAP_FLOW_INS_SUCCESS_CTRRs ("ETRAP_FLOW_INS_SUCCESS_CTRR")
#endif
#ifndef ETRAP_FLOW_RESET_THRESHOLDRs
#define ETRAP_FLOW_RESET_THRESHOLDRs ("ETRAP_FLOW_RESET_THRESHOLDR")
#endif
#ifndef ETRAP_INTERVALs
#define ETRAP_INTERVALs ("ETRAP_INTERVAL")
#endif
#ifndef ETRAP_MONITORs
#define ETRAP_MONITORs ("ETRAP_MONITOR")
#endif
#ifndef ETRAP_MONITOR_MASKs
#define ETRAP_MONITOR_MASKs ("ETRAP_MONITOR_MASK")
#endif
#ifndef ETRAP_MSECRs
#define ETRAP_MSECRs ("ETRAP_MSECR")
#endif
#ifndef ETRAP_OPERs
#define ETRAP_OPERs ("ETRAP_OPER")
#endif
#ifndef ETRAP_PROC_ENRs
#define ETRAP_PROC_ENRs ("ETRAP_PROC_ENR")
#endif
#ifndef ETRAP_RAM_TM_CONTROLRs
#define ETRAP_RAM_TM_CONTROLRs ("ETRAP_RAM_TM_CONTROLR")
#endif
#ifndef ETRAP_SAMPLE_ADDRRs
#define ETRAP_SAMPLE_ADDRRs ("ETRAP_SAMPLE_ADDRR")
#endif
#ifndef ETRAP_SAMPLE_FLOW_COUNT_LEFTMs
#define ETRAP_SAMPLE_FLOW_COUNT_LEFTMs ("ETRAP_SAMPLE_FLOW_COUNT_LEFTM")
#endif
#ifndef ETRAP_SAMPLE_FLOW_COUNT_RIGHTMs
#define ETRAP_SAMPLE_FLOW_COUNT_RIGHTMs ("ETRAP_SAMPLE_FLOW_COUNT_RIGHTM")
#endif
#ifndef ETRAP_SAMPLE_FLOW_CTRL_LEFTMs
#define ETRAP_SAMPLE_FLOW_CTRL_LEFTMs ("ETRAP_SAMPLE_FLOW_CTRL_LEFTM")
#endif
#ifndef ETRAP_SAMPLE_FLOW_CTRL_RIGHTMs
#define ETRAP_SAMPLE_FLOW_CTRL_RIGHTMs ("ETRAP_SAMPLE_FLOW_CTRL_RIGHTM")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L0Ms
#define ETRAP_SAMPLE_FLOW_HASH_L0Ms ("ETRAP_SAMPLE_FLOW_HASH_L0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L1Ms
#define ETRAP_SAMPLE_FLOW_HASH_L1Ms ("ETRAP_SAMPLE_FLOW_HASH_L1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L2Ms
#define ETRAP_SAMPLE_FLOW_HASH_L2Ms ("ETRAP_SAMPLE_FLOW_HASH_L2M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L3Ms
#define ETRAP_SAMPLE_FLOW_HASH_L3Ms ("ETRAP_SAMPLE_FLOW_HASH_L3M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L4Ms
#define ETRAP_SAMPLE_FLOW_HASH_L4Ms ("ETRAP_SAMPLE_FLOW_HASH_L4M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R0Ms
#define ETRAP_SAMPLE_FLOW_HASH_R0Ms ("ETRAP_SAMPLE_FLOW_HASH_R0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R1Ms
#define ETRAP_SAMPLE_FLOW_HASH_R1Ms ("ETRAP_SAMPLE_FLOW_HASH_R1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R2Ms
#define ETRAP_SAMPLE_FLOW_HASH_R2Ms ("ETRAP_SAMPLE_FLOW_HASH_R2M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R3Ms
#define ETRAP_SAMPLE_FLOW_HASH_R3Ms ("ETRAP_SAMPLE_FLOW_HASH_R3M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R4Ms
#define ETRAP_SAMPLE_FLOW_HASH_R4Ms ("ETRAP_SAMPLE_FLOW_HASH_R4M")
#endif
#ifndef ETRAP_SER_CONTROLRs
#define ETRAP_SER_CONTROLRs ("ETRAP_SER_CONTROLR")
#endif
#ifndef ETRAP_TIMEBASERs
#define ETRAP_TIMEBASERs ("ETRAP_TIMEBASER")
#endif
#ifndef ETRAP_USECRs
#define ETRAP_USECRs ("ETRAP_USECR")
#endif
#ifndef EVENTs
#define EVENTs ("EVENT")
#endif
#ifndef EVICTs
#define EVICTs ("EVICT")
#endif
#ifndef EVICTION_MODEs
#define EVICTION_MODEs ("EVICTION_MODE")
#endif
#ifndef EVICTION_SEEDs
#define EVICTION_SEEDs ("EVICTION_SEED")
#endif
#ifndef EVICTION_THD_BYTESs
#define EVICTION_THD_BYTESs ("EVICTION_THD_BYTES")
#endif
#ifndef EVICTION_THD_CTR_As
#define EVICTION_THD_CTR_As ("EVICTION_THD_CTR_A")
#endif
#ifndef EVICTION_THD_CTR_Bs
#define EVICTION_THD_CTR_Bs ("EVICTION_THD_CTR_B")
#endif
#ifndef EVICTION_THD_PKTSs
#define EVICTION_THD_PKTSs ("EVICTION_THD_PKTS")
#endif
#ifndef EVICTION_THRESHOLDs
#define EVICTION_THRESHOLDs ("EVICTION_THRESHOLD")
#endif
#ifndef EXACT_MATCH_INDEXs
#define EXACT_MATCH_INDEXs ("EXACT_MATCH_INDEX")
#endif
#ifndef EXPs
#define EXPs ("EXP")
#endif
#ifndef EXPORTs
#define EXPORTs ("EXPORT")
#endif
#ifndef EXPORT_ELEMENTs
#define EXPORT_ELEMENTs ("EXPORT_ELEMENT")
#endif
#ifndef EXPORT_ELEMENTS_DATA_SIZEs
#define EXPORT_ELEMENTS_DATA_SIZEs ("EXPORT_ELEMENTS_DATA_SIZE")
#endif
#ifndef EXPORT_ELEMENTS_ENTERPRISEs
#define EXPORT_ELEMENTS_ENTERPRISEs ("EXPORT_ELEMENTS_ENTERPRISE")
#endif
#ifndef EXPORT_ELEMENTS_ENTERPRISE_IDs
#define EXPORT_ELEMENTS_ENTERPRISE_IDs ("EXPORT_ELEMENTS_ENTERPRISE_ID")
#endif
#ifndef EXPORT_ELEMENTS_TYPEs
#define EXPORT_ELEMENTS_TYPEs ("EXPORT_ELEMENTS_TYPE")
#endif
#ifndef EXPORT_PROFILE_ENTRY_ERRORs
#define EXPORT_PROFILE_ENTRY_ERRORs ("EXPORT_PROFILE_ENTRY_ERROR")
#endif
#ifndef EXPORT_PROFILE_INVALID_MAX_PKT_LENGTHs
#define EXPORT_PROFILE_INVALID_MAX_PKT_LENGTHs ("EXPORT_PROFILE_INVALID_MAX_PKT_LENGTH")
#endif
#ifndef EXPORT_PROFILE_NOT_EXISTSs
#define EXPORT_PROFILE_NOT_EXISTSs ("EXPORT_PROFILE_NOT_EXISTS")
#endif
#ifndef EXPORT_PROFILE_WIRE_FORMAT_NOT_SUPPORTEDs
#define EXPORT_PROFILE_WIRE_FORMAT_NOT_SUPPORTEDs ("EXPORT_PROFILE_WIRE_FORMAT_NOT_SUPPORTED")
#endif
#ifndef EXPORT_TEMPLATE_NOT_EXISTSs
#define EXPORT_TEMPLATE_NOT_EXISTSs ("EXPORT_TEMPLATE_NOT_EXISTS")
#endif
#ifndef EXPORT_TRIGGERSs
#define EXPORT_TRIGGERSs ("EXPORT_TRIGGERS")
#endif
#ifndef EXP_QOS_SELECTs
#define EXP_QOS_SELECTs ("EXP_QOS_SELECT")
#endif
#ifndef EXP_REMARK_SELECTs
#define EXP_REMARK_SELECTs ("EXP_REMARK_SELECT")
#endif
#ifndef EXTENDED_REACH_PAM4s
#define EXTENDED_REACH_PAM4s ("EXTENDED_REACH_PAM4")
#endif
#ifndef EXTENDED_REACH_PAM4_AUTOs
#define EXTENDED_REACH_PAM4_AUTOs ("EXTENDED_REACH_PAM4_AUTO")
#endif
#ifndef FAILs
#define FAILs ("FAIL")
#endif
#ifndef FAILOVER_CNTs
#define FAILOVER_CNTs ("FAILOVER_CNT")
#endif
#ifndef FAILOVER_LOOPBACKs
#define FAILOVER_LOOPBACKs ("FAILOVER_LOOPBACK")
#endif
#ifndef FAILOVER_MODIDs
#define FAILOVER_MODIDs ("FAILOVER_MODID")
#endif
#ifndef FAILOVER_MODPORTs
#define FAILOVER_MODPORTs ("FAILOVER_MODPORT")
#endif
#ifndef FAILOVER_PORT_IDs
#define FAILOVER_PORT_IDs ("FAILOVER_PORT_ID")
#endif
#ifndef FAILOVER_PORT_SYSTEMs
#define FAILOVER_PORT_SYSTEMs ("FAILOVER_PORT_SYSTEM")
#endif
#ifndef FAILUREs
#define FAILUREs ("FAILURE")
#endif
#ifndef FAIL_CNTs
#define FAIL_CNTs ("FAIL_CNT")
#endif
#ifndef FBINIT_EFTA30_CONFIGMs
#define FBINIT_EFTA30_CONFIGMs ("FBINIT_EFTA30_CONFIGM")
#endif
#ifndef FBINIT_IFTA100_CONFIGMs
#define FBINIT_IFTA100_CONFIGMs ("FBINIT_IFTA100_CONFIGM")
#endif
#ifndef FBINIT_IFTA150_CONFIGMs
#define FBINIT_IFTA150_CONFIGMs ("FBINIT_IFTA150_CONFIGM")
#endif
#ifndef FBINIT_IFTA40_CONFIGMs
#define FBINIT_IFTA40_CONFIGMs ("FBINIT_IFTA40_CONFIGM")
#endif
#ifndef FBINIT_IFTA50_CONFIGMs
#define FBINIT_IFTA50_CONFIGMs ("FBINIT_IFTA50_CONFIGM")
#endif
#ifndef FEC_BYPASS_INDICATIONs
#define FEC_BYPASS_INDICATIONs ("FEC_BYPASS_INDICATION")
#endif
#ifndef FEC_BYPASS_INDICATION_AUTOs
#define FEC_BYPASS_INDICATION_AUTOs ("FEC_BYPASS_INDICATION_AUTO")
#endif
#ifndef FEC_CORRECTED_CODEWORDSs
#define FEC_CORRECTED_CODEWORDSs ("FEC_CORRECTED_CODEWORDS")
#endif
#ifndef FEC_MODEs
#define FEC_MODEs ("FEC_MODE")
#endif
#ifndef FEC_SYMBOL_ERRORSs
#define FEC_SYMBOL_ERRORSs ("FEC_SYMBOL_ERRORS")
#endif
#ifndef FEC_UNCORRECTED_CODEWORDSs
#define FEC_UNCORRECTED_CODEWORDSs ("FEC_UNCORRECTED_CODEWORDS")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_0Ms
#define FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_0Ms ("FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_0M")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_1Ms
#define FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_1Ms ("FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_1M")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_BITP_PROFILEMs
#define FIELD_COMPRESSION_ENGINE_BITP_PROFILEMs ("FIELD_COMPRESSION_ENGINE_BITP_PROFILEM")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_BOTP_PROFILEMs
#define FIELD_COMPRESSION_ENGINE_BOTP_PROFILEMs ("FIELD_COMPRESSION_ENGINE_BOTP_PROFILEM")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0Ms
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0Ms ("FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0M")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0_SER_CONTROLRs
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0_SER_CONTROLRs ("FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0_SER_CONTROLR")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1Ms
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1Ms ("FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1M")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1_SER_CONTROLRs
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1_SER_CONTROLRs ("FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1_SER_CONTROLR")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2Ms
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2Ms ("FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2M")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2_SER_CONTROLRs
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2_SER_CONTROLRs ("FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2_SER_CONTROLR")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3Ms
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3Ms ("FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3M")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3_SER_CONTROLRs
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3_SER_CONTROLRs ("FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3_SER_CONTROLR")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_RAM_TM_CONTROLRs
#define FIELD_COMPRESSION_ENGINE_RAM_TM_CONTROLRs ("FIELD_COMPRESSION_ENGINE_RAM_TM_CONTROLR")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_RANGE_CHECKMs
#define FIELD_COMPRESSION_ENGINE_RANGE_CHECKMs ("FIELD_COMPRESSION_ENGINE_RANGE_CHECKM")
#endif
#ifndef FIELD_COMPRESSION_ENGINE_RANGE_CHECK_MASKMs
#define FIELD_COMPRESSION_ENGINE_RANGE_CHECK_MASKMs ("FIELD_COMPRESSION_ENGINE_RANGE_CHECK_MASKM")
#endif
#ifndef FIELD_IDs
#define FIELD_IDs ("FIELD_ID")
#endif
#ifndef FIELD_LIST_ERROR_CNTs
#define FIELD_LIST_ERROR_CNTs ("FIELD_LIST_ERROR_CNT")
#endif
#ifndef FIELD_MUX2_BITP_PROFILEMs
#define FIELD_MUX2_BITP_PROFILEMs ("FIELD_MUX2_BITP_PROFILEM")
#endif
#ifndef FIELD_MUX_CTRL_PRE_SELMs
#define FIELD_MUX_CTRL_PRE_SELMs ("FIELD_MUX_CTRL_PRE_SELM")
#endif
#ifndef FIELD_MUX_PROFILEMs
#define FIELD_MUX_PROFILEMs ("FIELD_MUX_PROFILEM")
#endif
#ifndef FIELD_SIZE_ERROR_CNTs
#define FIELD_SIZE_ERROR_CNTs ("FIELD_SIZE_ERROR_CNT")
#endif
#ifndef FIELD_TYPEs
#define FIELD_TYPEs ("FIELD_TYPE")
#endif
#ifndef FIELD_WIDTHs
#define FIELD_WIDTHs ("FIELD_WIDTH")
#endif
#ifndef FIFO_CHANNELS_DMAs
#define FIFO_CHANNELS_DMAs ("FIFO_CHANNELS_DMA")
#endif
#ifndef FIFO_CHANNELS_MAX_POLLSs
#define FIFO_CHANNELS_MAX_POLLSs ("FIFO_CHANNELS_MAX_POLLS")
#endif
#ifndef FIFO_CHANNELS_MAX_POLLS_OVERRIDEs
#define FIFO_CHANNELS_MAX_POLLS_OVERRIDEs ("FIFO_CHANNELS_MAX_POLLS_OVERRIDE")
#endif
#ifndef FIFO_CHANNELS_MODEs
#define FIFO_CHANNELS_MODEs ("FIFO_CHANNELS_MODE")
#endif
#ifndef FIFO_CHANNELS_POLLs
#define FIFO_CHANNELS_POLLs ("FIFO_CHANNELS_POLL")
#endif
#ifndef FIFO_FULLs
#define FIFO_FULLs ("FIFO_FULL")
#endif
#ifndef FIFO_THD_CELLSs
#define FIFO_THD_CELLSs ("FIFO_THD_CELLS")
#endif
#ifndef FILTER_HASH_ROTATE_BITSs
#define FILTER_HASH_ROTATE_BITSs ("FILTER_HASH_ROTATE_BITS")
#endif
#ifndef FILTER_HASH_SELECTs
#define FILTER_HASH_SELECTs ("FILTER_HASH_SELECT")
#endif
#ifndef FIXEDs
#define FIXEDs ("FIXED")
#endif
#ifndef FIXED_DATAs
#define FIXED_DATAs ("FIXED_DATA")
#endif
#ifndef FIXED_DEVICE_EM_BANK_IDs
#define FIXED_DEVICE_EM_BANK_IDs ("FIXED_DEVICE_EM_BANK_ID")
#endif
#ifndef FIXED_HVE_IPARSER1_BOTP_PROFILEMs
#define FIXED_HVE_IPARSER1_BOTP_PROFILEMs ("FIXED_HVE_IPARSER1_BOTP_PROFILEM")
#endif
#ifndef FIXED_HVE_IPARSER1_IPV4_DIP_TABLEMs
#define FIXED_HVE_IPARSER1_IPV4_DIP_TABLEMs ("FIXED_HVE_IPARSER1_IPV4_DIP_TABLEM")
#endif
#ifndef FIXED_HVE_IPARSER1_IPV4_SIP_TABLEMs
#define FIXED_HVE_IPARSER1_IPV4_SIP_TABLEMs ("FIXED_HVE_IPARSER1_IPV4_SIP_TABLEM")
#endif
#ifndef FIXED_HVE_IPARSER1_IPV6_DIP_TABLEMs
#define FIXED_HVE_IPARSER1_IPV6_DIP_TABLEMs ("FIXED_HVE_IPARSER1_IPV6_DIP_TABLEM")
#endif
#ifndef FIXED_HVE_IPARSER1_IPV6_SIP_TABLEMs
#define FIXED_HVE_IPARSER1_IPV6_SIP_TABLEMs ("FIXED_HVE_IPARSER1_IPV6_SIP_TABLEM")
#endif
#ifndef FIXED_HVE_IPARSER1_IP_SMALL_BIG_PKT_CHECKRs
#define FIXED_HVE_IPARSER1_IP_SMALL_BIG_PKT_CHECKRs ("FIXED_HVE_IPARSER1_IP_SMALL_BIG_PKT_CHECKR")
#endif
#ifndef FIXED_HVE_IPARSER1_MACDA_TABLEMs
#define FIXED_HVE_IPARSER1_MACDA_TABLEMs ("FIXED_HVE_IPARSER1_MACDA_TABLEM")
#endif
#ifndef FIXED_HVE_IPARSER1_MACSA_TABLEMs
#define FIXED_HVE_IPARSER1_MACSA_TABLEMs ("FIXED_HVE_IPARSER1_MACSA_TABLEM")
#endif
#ifndef FIXED_HVE_IPARSER2_BOTP_PROFILEMs
#define FIXED_HVE_IPARSER2_BOTP_PROFILEMs ("FIXED_HVE_IPARSER2_BOTP_PROFILEM")
#endif
#ifndef FIXED_HVE_IPARSER2_IPV4_DIP_TABLEMs
#define FIXED_HVE_IPARSER2_IPV4_DIP_TABLEMs ("FIXED_HVE_IPARSER2_IPV4_DIP_TABLEM")
#endif
#ifndef FIXED_HVE_IPARSER2_IPV4_SIP_TABLEMs
#define FIXED_HVE_IPARSER2_IPV4_SIP_TABLEMs ("FIXED_HVE_IPARSER2_IPV4_SIP_TABLEM")
#endif
#ifndef FIXED_HVE_IPARSER2_IPV6_DIP_TABLEMs
#define FIXED_HVE_IPARSER2_IPV6_DIP_TABLEMs ("FIXED_HVE_IPARSER2_IPV6_DIP_TABLEM")
#endif
#ifndef FIXED_HVE_IPARSER2_IPV6_SIP_TABLEMs
#define FIXED_HVE_IPARSER2_IPV6_SIP_TABLEMs ("FIXED_HVE_IPARSER2_IPV6_SIP_TABLEM")
#endif
#ifndef FIXED_HVE_IPARSER2_IP_SMALL_BIG_PKT_CHECKRs
#define FIXED_HVE_IPARSER2_IP_SMALL_BIG_PKT_CHECKRs ("FIXED_HVE_IPARSER2_IP_SMALL_BIG_PKT_CHECKR")
#endif
#ifndef FIXED_HVE_IPARSER2_MACDA_TABLEMs
#define FIXED_HVE_IPARSER2_MACDA_TABLEMs ("FIXED_HVE_IPARSER2_MACDA_TABLEM")
#endif
#ifndef FIXED_HVE_IPARSER2_MACSA_TABLEMs
#define FIXED_HVE_IPARSER2_MACSA_TABLEMs ("FIXED_HVE_IPARSER2_MACSA_TABLEM")
#endif
#ifndef FLEXs
#define FLEXs ("FLEX")
#endif
#ifndef FLEX_CTR_ACTIONs
#define FLEX_CTR_ACTIONs ("FLEX_CTR_ACTION")
#endif
#ifndef FLEX_CTR_ACTION_IDs
#define FLEX_CTR_ACTION_IDs ("FLEX_CTR_ACTION_ID")
#endif
#ifndef FLEX_CTR_EGR_BITP_PROFILEMs
#define FLEX_CTR_EGR_BITP_PROFILEMs ("FLEX_CTR_EGR_BITP_PROFILEM")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_ACTION_ENABLERs
#define FLEX_CTR_EGR_COUNTER_ACTION_ENABLERs ("FLEX_CTR_EGR_COUNTER_ACTION_ENABLER")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0Ms
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0Ms ("FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1Ms
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1Ms ("FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLEMs
#define FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLEMs ("FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLEM")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLERs
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLERs ("FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLER")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEMs
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEMs ("FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEM")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_0Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_0Ms ("FLEX_CTR_EGR_COUNTER_TABLE_0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROLRs
#define FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROLRs ("FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_1Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_1Ms ("FLEX_CTR_EGR_COUNTER_TABLE_1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROLRs
#define FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROLRs ("FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_2Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_2Ms ("FLEX_CTR_EGR_COUNTER_TABLE_2M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROLRs
#define FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROLRs ("FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_3Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_3Ms ("FLEX_CTR_EGR_COUNTER_TABLE_3M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROLRs
#define FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROLRs ("FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_4Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_4Ms ("FLEX_CTR_EGR_COUNTER_TABLE_4M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROLRs
#define FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROLRs ("FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_5Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_5Ms ("FLEX_CTR_EGR_COUNTER_TABLE_5M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROLRs
#define FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROLRs ("FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_6Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_6Ms ("FLEX_CTR_EGR_COUNTER_TABLE_6M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROLRs
#define FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROLRs ("FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_7Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_7Ms ("FLEX_CTR_EGR_COUNTER_TABLE_7M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROLRs
#define FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROLRs ("FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVERs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVERs ("FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVER")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_16Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_16Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_16R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_17Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_17Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_17R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_18Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_18Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_18R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_19Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_19Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_19R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_20Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_20Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_20R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_21Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_21Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_21R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_22Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_22Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_22R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_23Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_23Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_23R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_24Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_24Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_24R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_25Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_25Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_25R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_26Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_26Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_26R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_27Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_27Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_27R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_28Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_28Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_28R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_29Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_29Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_29R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_30Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_30Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_30R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_31Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_31Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_31R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_32Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_32Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_32R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_33Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_33Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_33R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_34Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_34Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_34R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_35Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_35Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_35R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_36Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_36Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_36R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_37Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_37Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_37R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_38Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_38Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_38R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_39Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_39Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_39R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_40Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_40Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_40R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_41Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_41Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_41R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_42Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_42Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_42R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_43Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_43Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_43R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_44Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_44Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_44R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_45Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_45Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_45R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_46Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_46Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_46R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_47Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_47Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_47R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_48Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_48Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_48R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_49Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_49Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_49R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_50Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_50Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_50R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_51Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_51Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_51R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_52Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_52Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_52R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_53Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_53Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_53R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_54Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_54Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_54R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_55Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_55Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_55R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_56Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_56Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_56R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_57Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_57Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_57R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_58Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_58Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_58R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_59Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_59Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_59R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_60Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_60Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_60R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_61Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_61Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_61R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_62Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_62Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_62R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_63Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_63Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_63R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_0Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_0Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_1Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_1Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_2Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_2Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_2R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_3Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_3Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_3R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_4Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_4Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_4R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_5Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_5Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_5R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_6Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_6Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_6R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_7Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_7Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_7R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7R")
#endif
#ifndef FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTERRs
#define FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTERRs ("FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTERR")
#endif
#ifndef FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTERRs
#define FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTERRs ("FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTERR")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_0Rs
#define FLEX_CTR_EGR_GROUP_ACTION_0Rs ("FLEX_CTR_EGR_GROUP_ACTION_0R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_1Rs
#define FLEX_CTR_EGR_GROUP_ACTION_1Rs ("FLEX_CTR_EGR_GROUP_ACTION_1R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_2Rs
#define FLEX_CTR_EGR_GROUP_ACTION_2Rs ("FLEX_CTR_EGR_GROUP_ACTION_2R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_3Rs
#define FLEX_CTR_EGR_GROUP_ACTION_3Rs ("FLEX_CTR_EGR_GROUP_ACTION_3R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0Rs
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0Rs ("FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1Rs
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1Rs ("FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2Rs
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2Rs ("FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3Rs
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3Rs ("FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3R")
#endif
#ifndef FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRLRs
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRLRs ("FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRLR")
#endif
#ifndef FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGMs
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGMs ("FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGM")
#endif
#ifndef FLEX_CTR_EGR_RAM_TM_CONTROLRs
#define FLEX_CTR_EGR_RAM_TM_CONTROLRs ("FLEX_CTR_EGR_RAM_TM_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_BITP_PROFILEMs
#define FLEX_CTR_ING_BITP_PROFILEMs ("FLEX_CTR_ING_BITP_PROFILEM")
#endif
#ifndef FLEX_CTR_ING_COUNTER_ACTION_ENABLERs
#define FLEX_CTR_ING_COUNTER_ACTION_ENABLERs ("FLEX_CTR_ING_COUNTER_ACTION_ENABLER")
#endif
#ifndef FLEX_CTR_ING_COUNTER_ACTION_TABLE_0Ms
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_0Ms ("FLEX_CTR_ING_COUNTER_ACTION_TABLE_0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_ACTION_TABLE_1Ms
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_1Ms ("FLEX_CTR_ING_COUNTER_ACTION_TABLE_1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_0Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_0Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_10Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_10Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_10M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_11Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_11Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_11M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_1Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_1Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_2Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_2Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_2M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_3Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_3Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_3M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_4Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_4Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_4M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_5Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_5Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_5M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_6Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_6Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_6M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_7Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_7Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_7M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_8Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_8Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_8M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_9Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_9Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_9M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLEMs
#define FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLEMs ("FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLEM")
#endif
#ifndef FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLERs
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLERs ("FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLER")
#endif
#ifndef FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLEMs
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLEMs ("FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLEM")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_0Ms
#define FLEX_CTR_ING_COUNTER_TABLE_0Ms ("FLEX_CTR_ING_COUNTER_TABLE_0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_10Ms
#define FLEX_CTR_ING_COUNTER_TABLE_10Ms ("FLEX_CTR_ING_COUNTER_TABLE_10M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_11Ms
#define FLEX_CTR_ING_COUNTER_TABLE_11Ms ("FLEX_CTR_ING_COUNTER_TABLE_11M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_12Ms
#define FLEX_CTR_ING_COUNTER_TABLE_12Ms ("FLEX_CTR_ING_COUNTER_TABLE_12M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_12_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_12_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_12_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_13Ms
#define FLEX_CTR_ING_COUNTER_TABLE_13Ms ("FLEX_CTR_ING_COUNTER_TABLE_13M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_13_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_13_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_13_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_14Ms
#define FLEX_CTR_ING_COUNTER_TABLE_14Ms ("FLEX_CTR_ING_COUNTER_TABLE_14M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_14_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_14_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_14_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_15Ms
#define FLEX_CTR_ING_COUNTER_TABLE_15Ms ("FLEX_CTR_ING_COUNTER_TABLE_15M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_15_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_15_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_15_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_16Ms
#define FLEX_CTR_ING_COUNTER_TABLE_16Ms ("FLEX_CTR_ING_COUNTER_TABLE_16M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_16_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_16_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_16_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_17Ms
#define FLEX_CTR_ING_COUNTER_TABLE_17Ms ("FLEX_CTR_ING_COUNTER_TABLE_17M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_17_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_17_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_17_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_18Ms
#define FLEX_CTR_ING_COUNTER_TABLE_18Ms ("FLEX_CTR_ING_COUNTER_TABLE_18M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_18_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_18_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_18_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_19Ms
#define FLEX_CTR_ING_COUNTER_TABLE_19Ms ("FLEX_CTR_ING_COUNTER_TABLE_19M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_19_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_19_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_19_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_1Ms
#define FLEX_CTR_ING_COUNTER_TABLE_1Ms ("FLEX_CTR_ING_COUNTER_TABLE_1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_2Ms
#define FLEX_CTR_ING_COUNTER_TABLE_2Ms ("FLEX_CTR_ING_COUNTER_TABLE_2M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_3Ms
#define FLEX_CTR_ING_COUNTER_TABLE_3Ms ("FLEX_CTR_ING_COUNTER_TABLE_3M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_4Ms
#define FLEX_CTR_ING_COUNTER_TABLE_4Ms ("FLEX_CTR_ING_COUNTER_TABLE_4M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_5Ms
#define FLEX_CTR_ING_COUNTER_TABLE_5Ms ("FLEX_CTR_ING_COUNTER_TABLE_5M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_6Ms
#define FLEX_CTR_ING_COUNTER_TABLE_6Ms ("FLEX_CTR_ING_COUNTER_TABLE_6M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_7Ms
#define FLEX_CTR_ING_COUNTER_TABLE_7Ms ("FLEX_CTR_ING_COUNTER_TABLE_7M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_8Ms
#define FLEX_CTR_ING_COUNTER_TABLE_8Ms ("FLEX_CTR_ING_COUNTER_TABLE_8M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_9Ms
#define FLEX_CTR_ING_COUNTER_TABLE_9Ms ("FLEX_CTR_ING_COUNTER_TABLE_9M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROLRs
#define FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROLRs ("FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVERs
#define FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVERs ("FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVER")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_32Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_32Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_32R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_33Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_33Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_33R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_34Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_34Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_34R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_35Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_35Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_35R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_36Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_36Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_36R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_37Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_37Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_37R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_38Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_38Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_38R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_39Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_39Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_39R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_40Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_40Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_40R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_41Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_41Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_41R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_42Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_42Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_42R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_43Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_43Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_43R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_44Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_44Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_44R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_45Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_45Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_45R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_46Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_46Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_46R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_47Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_47Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_47R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_48Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_48Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_48R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_49Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_49Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_49R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_50Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_50Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_50R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_51Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_51Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_51R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_52Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_52Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_52R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_53Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_53Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_53R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_54Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_54Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_54R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_55Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_55Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_55R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_56Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_56Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_56R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_57Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_57Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_57R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_58Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_58Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_58R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_59Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_59Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_59R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_60Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_60Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_60R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_61Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_61Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_61R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_62Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_62Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_62R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_63Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_63Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_63R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_12Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_12Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_12R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_13Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_13Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_13R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_14Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_14Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_14R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_15Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_15Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_15R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_16Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_16Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_16R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_17Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_17Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_17R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_18Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_18Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_18R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_19Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_19Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_19R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_12Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_12Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_12R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_13Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_13Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_13R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_14Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_14Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_14R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_15Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_15Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_15R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_16Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_16Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_16R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_17Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_17Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_17R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_18Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_18Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_18R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_19Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_19Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_19R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_12Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_12Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_12R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_13Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_13Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_13R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_14Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_14Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_14R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_15Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_15Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_15R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_16Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_16Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_16R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_17Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_17Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_17R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_18Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_18Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_18R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_19Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_19Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_19R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_0Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_0Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_10Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_10Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_10R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_11Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_11Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_11R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_12Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_12Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_12R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_13Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_13Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_13R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_14Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_14Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_14R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_15Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_15Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_15R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_16Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_16Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_16R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_17Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_17Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_17R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_18Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_18Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_18R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_19Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_19Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_19R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_1Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_1Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_2Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_2Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_2R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_3Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_3Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_3R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_4Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_4Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_4R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_5Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_5Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_5R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_6Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_6Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_6R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_7Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_7Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_7R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_8Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_8Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_8R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_9Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_9Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_9R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_0Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_0Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_10Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_10Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_10R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_11Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_11Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_11R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_12Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_12Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_12R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_13Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_13Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_13R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_14Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_14Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_14R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_15Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_15Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_15R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_16Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_16Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_16R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_17Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_17Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_17R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_18Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_18Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_18R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_19Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_19Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_19R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_1Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_1Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_2Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_2Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_2R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_3Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_3Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_3R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_4Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_4Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_4R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_5Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_5Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_5R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_6Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_6Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_6R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_7Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_7Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_7R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_8Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_8Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_8R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_9Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_9Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_9R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_12Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_12Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_12R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_13Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_13Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_13R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_14Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_14Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_14R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_15Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_15Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_15R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_16Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_16Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_16R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_17Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_17Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_17R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_18Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_18Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_18R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_19Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_19Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_19R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9R")
#endif
#ifndef FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTERRs
#define FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTERRs ("FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTERR")
#endif
#ifndef FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTERRs
#define FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTERRs ("FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTERR")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_0Rs
#define FLEX_CTR_ING_GROUP_ACTION_0Rs ("FLEX_CTR_ING_GROUP_ACTION_0R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_1Rs
#define FLEX_CTR_ING_GROUP_ACTION_1Rs ("FLEX_CTR_ING_GROUP_ACTION_1R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_2Rs
#define FLEX_CTR_ING_GROUP_ACTION_2Rs ("FLEX_CTR_ING_GROUP_ACTION_2R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_3Rs
#define FLEX_CTR_ING_GROUP_ACTION_3Rs ("FLEX_CTR_ING_GROUP_ACTION_3R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_BITMAP_0Rs
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_0Rs ("FLEX_CTR_ING_GROUP_ACTION_BITMAP_0R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_BITMAP_1Rs
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_1Rs ("FLEX_CTR_ING_GROUP_ACTION_BITMAP_1R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_BITMAP_2Rs
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_2Rs ("FLEX_CTR_ING_GROUP_ACTION_BITMAP_2R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_BITMAP_3Rs
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_3Rs ("FLEX_CTR_ING_GROUP_ACTION_BITMAP_3R")
#endif
#ifndef FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRLRs
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRLRs ("FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRLR")
#endif
#ifndef FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGMs
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGMs ("FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGM")
#endif
#ifndef FLEX_CTR_ING_RAM_TM_CONTROLRs
#define FLEX_CTR_ING_RAM_TM_CONTROLRs ("FLEX_CTR_ING_RAM_TM_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_EGR_BITP_PROFILEMs
#define FLEX_CTR_ST_EGR_BITP_PROFILEMs ("FLEX_CTR_ST_EGR_BITP_PROFILEM")
#endif
#ifndef FLEX_CTR_ST_EGR_BOTP_PROFILEMs
#define FLEX_CTR_ST_EGR_BOTP_PROFILEMs ("FLEX_CTR_ST_EGR_BOTP_PROFILEM")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_ACTION_ENABLERs
#define FLEX_CTR_ST_EGR_COUNTER_ACTION_ENABLERs ("FLEX_CTR_ST_EGR_COUNTER_ACTION_ENABLER")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_0Ms
#define FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_0Ms ("FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_0M")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_1Ms
#define FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_1Ms ("FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_1M")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_OP_PROFILE_TABLEMs
#define FLEX_CTR_ST_EGR_COUNTER_OP_PROFILE_TABLEMs ("FLEX_CTR_ST_EGR_COUNTER_OP_PROFILE_TABLEM")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLERs
#define FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLERs ("FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLER")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEMs
#define FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEMs ("FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEM")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TABLE_0Ms
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_0Ms ("FLEX_CTR_ST_EGR_COUNTER_TABLE_0M")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TABLE_0_SER_CONTROLRs
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_0_SER_CONTROLRs ("FLEX_CTR_ST_EGR_COUNTER_TABLE_0_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TABLE_1Ms
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_1Ms ("FLEX_CTR_ST_EGR_COUNTER_TABLE_1M")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TABLE_1_SER_CONTROLRs
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_1_SER_CONTROLRs ("FLEX_CTR_ST_EGR_COUNTER_TABLE_1_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TABLE_2Ms
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_2Ms ("FLEX_CTR_ST_EGR_COUNTER_TABLE_2M")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TABLE_2_SER_CONTROLRs
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_2_SER_CONTROLRs ("FLEX_CTR_ST_EGR_COUNTER_TABLE_2_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TABLE_3Ms
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_3Ms ("FLEX_CTR_ST_EGR_COUNTER_TABLE_3M")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TABLE_3_SER_CONTROLRs
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_3_SER_CONTROLRs ("FLEX_CTR_ST_EGR_COUNTER_TABLE_3_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_ACTIVERs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_ACTIVERs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_ACTIVER")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_0Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_0Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_0R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_10Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_10Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_10R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_11Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_11Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_11R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_12Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_12Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_12R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_13Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_13Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_13R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_14Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_14Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_14R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_15Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_15Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_15R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_1Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_1Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_1R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_2Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_2Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_2R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_3Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_3Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_3R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_4Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_4Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_4R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_5Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_5Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_5R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_6Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_6Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_6R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_7Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_7Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_7R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_8Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_8Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_8R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_9Rs
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_9Rs ("FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_9R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_0Rs
#define FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_0Rs ("FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_0R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_1Rs
#define FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_1Rs ("FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_1R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_2Rs
#define FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_2Rs ("FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_2R")
#endif
#ifndef FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_3Rs
#define FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_3Rs ("FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_3R")
#endif
#ifndef FLEX_CTR_ST_EGR_FC_ACTION_MISCONFIG_COUNTERRs
#define FLEX_CTR_ST_EGR_FC_ACTION_MISCONFIG_COUNTERRs ("FLEX_CTR_ST_EGR_FC_ACTION_MISCONFIG_COUNTERR")
#endif
#ifndef FLEX_CTR_ST_EGR_FC_TOO_MANY_ACTIONS_COUNTERRs
#define FLEX_CTR_ST_EGR_FC_TOO_MANY_ACTIONS_COUNTERRs ("FLEX_CTR_ST_EGR_FC_TOO_MANY_ACTIONS_COUNTERR")
#endif
#ifndef FLEX_CTR_ST_EGR_GROUP_ACTION_0Rs
#define FLEX_CTR_ST_EGR_GROUP_ACTION_0Rs ("FLEX_CTR_ST_EGR_GROUP_ACTION_0R")
#endif
#ifndef FLEX_CTR_ST_EGR_GROUP_ACTION_1Rs
#define FLEX_CTR_ST_EGR_GROUP_ACTION_1Rs ("FLEX_CTR_ST_EGR_GROUP_ACTION_1R")
#endif
#ifndef FLEX_CTR_ST_EGR_GROUP_ACTION_2Rs
#define FLEX_CTR_ST_EGR_GROUP_ACTION_2Rs ("FLEX_CTR_ST_EGR_GROUP_ACTION_2R")
#endif
#ifndef FLEX_CTR_ST_EGR_GROUP_ACTION_3Rs
#define FLEX_CTR_ST_EGR_GROUP_ACTION_3Rs ("FLEX_CTR_ST_EGR_GROUP_ACTION_3R")
#endif
#ifndef FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_0Rs
#define FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_0Rs ("FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_0R")
#endif
#ifndef FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_1Rs
#define FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_1Rs ("FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_1R")
#endif
#ifndef FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_2Rs
#define FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_2Rs ("FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_2R")
#endif
#ifndef FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_3Rs
#define FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_3Rs ("FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_3R")
#endif
#ifndef FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_CTRLRs
#define FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_CTRLRs ("FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_CTRLR")
#endif
#ifndef FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGMs
#define FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGMs ("FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGM")
#endif
#ifndef FLEX_CTR_ST_EGR_RAM_TM_CONTROLRs
#define FLEX_CTR_ST_EGR_RAM_TM_CONTROLRs ("FLEX_CTR_ST_EGR_RAM_TM_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_ING0_BITP_PROFILEMs
#define FLEX_CTR_ST_ING0_BITP_PROFILEMs ("FLEX_CTR_ST_ING0_BITP_PROFILEM")
#endif
#ifndef FLEX_CTR_ST_ING0_BOTP_PROFILEMs
#define FLEX_CTR_ST_ING0_BOTP_PROFILEMs ("FLEX_CTR_ST_ING0_BOTP_PROFILEM")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_ACTION_ENABLERs
#define FLEX_CTR_ST_ING0_COUNTER_ACTION_ENABLERs ("FLEX_CTR_ST_ING0_COUNTER_ACTION_ENABLER")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_0Ms
#define FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_0Ms ("FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_0M")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_1Ms
#define FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_1Ms ("FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_1M")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_OP_PROFILE_TABLEMs
#define FLEX_CTR_ST_ING0_COUNTER_OP_PROFILE_TABLEMs ("FLEX_CTR_ST_ING0_COUNTER_OP_PROFILE_TABLEM")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_ENABLERs
#define FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_ENABLERs ("FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_ENABLER")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_TABLEMs
#define FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_TABLEMs ("FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_TABLEM")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TABLE_0Ms
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_0Ms ("FLEX_CTR_ST_ING0_COUNTER_TABLE_0M")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TABLE_0_SER_CONTROLRs
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_0_SER_CONTROLRs ("FLEX_CTR_ST_ING0_COUNTER_TABLE_0_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TABLE_1Ms
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_1Ms ("FLEX_CTR_ST_ING0_COUNTER_TABLE_1M")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TABLE_1_SER_CONTROLRs
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_1_SER_CONTROLRs ("FLEX_CTR_ST_ING0_COUNTER_TABLE_1_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TABLE_2Ms
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_2Ms ("FLEX_CTR_ST_ING0_COUNTER_TABLE_2M")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TABLE_2_SER_CONTROLRs
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_2_SER_CONTROLRs ("FLEX_CTR_ST_ING0_COUNTER_TABLE_2_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TABLE_3Ms
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_3Ms ("FLEX_CTR_ST_ING0_COUNTER_TABLE_3M")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TABLE_3_SER_CONTROLRs
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_3_SER_CONTROLRs ("FLEX_CTR_ST_ING0_COUNTER_TABLE_3_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_ACTIVERs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_ACTIVERs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_ACTIVER")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_0Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_0Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_0R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_10Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_10Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_10R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_11Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_11Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_11R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_12Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_12Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_12R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_13Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_13Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_13R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_14Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_14Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_14R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_15Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_15Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_15R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_1Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_1Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_1R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_2Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_2Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_2R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_3Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_3Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_3R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_4Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_4Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_4R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_5Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_5Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_5R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_6Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_6Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_6R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_7Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_7Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_7R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_8Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_8Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_8R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_9Rs
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_9Rs ("FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_9R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_0Rs
#define FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_0Rs ("FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_0R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_1Rs
#define FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_1Rs ("FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_1R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_2Rs
#define FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_2Rs ("FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_2R")
#endif
#ifndef FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_3Rs
#define FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_3Rs ("FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_3R")
#endif
#ifndef FLEX_CTR_ST_ING0_FC_ACTION_MISCONFIG_COUNTERRs
#define FLEX_CTR_ST_ING0_FC_ACTION_MISCONFIG_COUNTERRs ("FLEX_CTR_ST_ING0_FC_ACTION_MISCONFIG_COUNTERR")
#endif
#ifndef FLEX_CTR_ST_ING0_FC_TOO_MANY_ACTIONS_COUNTERRs
#define FLEX_CTR_ST_ING0_FC_TOO_MANY_ACTIONS_COUNTERRs ("FLEX_CTR_ST_ING0_FC_TOO_MANY_ACTIONS_COUNTERR")
#endif
#ifndef FLEX_CTR_ST_ING0_GROUP_ACTION_0Rs
#define FLEX_CTR_ST_ING0_GROUP_ACTION_0Rs ("FLEX_CTR_ST_ING0_GROUP_ACTION_0R")
#endif
#ifndef FLEX_CTR_ST_ING0_GROUP_ACTION_1Rs
#define FLEX_CTR_ST_ING0_GROUP_ACTION_1Rs ("FLEX_CTR_ST_ING0_GROUP_ACTION_1R")
#endif
#ifndef FLEX_CTR_ST_ING0_GROUP_ACTION_2Rs
#define FLEX_CTR_ST_ING0_GROUP_ACTION_2Rs ("FLEX_CTR_ST_ING0_GROUP_ACTION_2R")
#endif
#ifndef FLEX_CTR_ST_ING0_GROUP_ACTION_3Rs
#define FLEX_CTR_ST_ING0_GROUP_ACTION_3Rs ("FLEX_CTR_ST_ING0_GROUP_ACTION_3R")
#endif
#ifndef FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_0Rs
#define FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_0Rs ("FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_0R")
#endif
#ifndef FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_1Rs
#define FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_1Rs ("FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_1R")
#endif
#ifndef FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_2Rs
#define FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_2Rs ("FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_2R")
#endif
#ifndef FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_3Rs
#define FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_3Rs ("FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_3R")
#endif
#ifndef FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_CTRLRs
#define FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_CTRLRs ("FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_CTRLR")
#endif
#ifndef FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGMs
#define FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGMs ("FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGM")
#endif
#ifndef FLEX_CTR_ST_ING0_RAM_TM_CONTROLRs
#define FLEX_CTR_ST_ING0_RAM_TM_CONTROLRs ("FLEX_CTR_ST_ING0_RAM_TM_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_ING1_BITP_PROFILEMs
#define FLEX_CTR_ST_ING1_BITP_PROFILEMs ("FLEX_CTR_ST_ING1_BITP_PROFILEM")
#endif
#ifndef FLEX_CTR_ST_ING1_BOTP_PROFILEMs
#define FLEX_CTR_ST_ING1_BOTP_PROFILEMs ("FLEX_CTR_ST_ING1_BOTP_PROFILEM")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_ACTION_ENABLERs
#define FLEX_CTR_ST_ING1_COUNTER_ACTION_ENABLERs ("FLEX_CTR_ST_ING1_COUNTER_ACTION_ENABLER")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_0Ms
#define FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_0Ms ("FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_0M")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_1Ms
#define FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_1Ms ("FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_1M")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_OP_PROFILE_TABLEMs
#define FLEX_CTR_ST_ING1_COUNTER_OP_PROFILE_TABLEMs ("FLEX_CTR_ST_ING1_COUNTER_OP_PROFILE_TABLEM")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_ENABLERs
#define FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_ENABLERs ("FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_ENABLER")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_TABLEMs
#define FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_TABLEMs ("FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_TABLEM")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TABLE_0Ms
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_0Ms ("FLEX_CTR_ST_ING1_COUNTER_TABLE_0M")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TABLE_0_SER_CONTROLRs
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_0_SER_CONTROLRs ("FLEX_CTR_ST_ING1_COUNTER_TABLE_0_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TABLE_1Ms
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_1Ms ("FLEX_CTR_ST_ING1_COUNTER_TABLE_1M")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TABLE_1_SER_CONTROLRs
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_1_SER_CONTROLRs ("FLEX_CTR_ST_ING1_COUNTER_TABLE_1_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TABLE_2Ms
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_2Ms ("FLEX_CTR_ST_ING1_COUNTER_TABLE_2M")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TABLE_2_SER_CONTROLRs
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_2_SER_CONTROLRs ("FLEX_CTR_ST_ING1_COUNTER_TABLE_2_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TABLE_3Ms
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_3Ms ("FLEX_CTR_ST_ING1_COUNTER_TABLE_3M")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TABLE_3_SER_CONTROLRs
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_3_SER_CONTROLRs ("FLEX_CTR_ST_ING1_COUNTER_TABLE_3_SER_CONTROLR")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_ACTIVERs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_ACTIVERs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_ACTIVER")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_0Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_0Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_0R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_10Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_10Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_10R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_11Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_11Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_11R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_12Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_12Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_12R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_13Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_13Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_13R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_14Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_14Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_14R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_15Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_15Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_15R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_1Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_1Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_1R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_2Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_2Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_2R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_3Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_3Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_3R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_4Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_4Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_4R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_5Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_5Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_5R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_6Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_6Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_6R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_7Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_7Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_7R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_8Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_8Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_8R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_9Rs
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_9Rs ("FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_9R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_0Rs
#define FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_0Rs ("FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_0R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_1Rs
#define FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_1Rs ("FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_1R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_2Rs
#define FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_2Rs ("FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_2R")
#endif
#ifndef FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_3Rs
#define FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_3Rs ("FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_3R")
#endif
#ifndef FLEX_CTR_ST_ING1_FC_ACTION_MISCONFIG_COUNTERRs
#define FLEX_CTR_ST_ING1_FC_ACTION_MISCONFIG_COUNTERRs ("FLEX_CTR_ST_ING1_FC_ACTION_MISCONFIG_COUNTERR")
#endif
#ifndef FLEX_CTR_ST_ING1_FC_TOO_MANY_ACTIONS_COUNTERRs
#define FLEX_CTR_ST_ING1_FC_TOO_MANY_ACTIONS_COUNTERRs ("FLEX_CTR_ST_ING1_FC_TOO_MANY_ACTIONS_COUNTERR")
#endif
#ifndef FLEX_CTR_ST_ING1_GROUP_ACTION_0Rs
#define FLEX_CTR_ST_ING1_GROUP_ACTION_0Rs ("FLEX_CTR_ST_ING1_GROUP_ACTION_0R")
#endif
#ifndef FLEX_CTR_ST_ING1_GROUP_ACTION_1Rs
#define FLEX_CTR_ST_ING1_GROUP_ACTION_1Rs ("FLEX_CTR_ST_ING1_GROUP_ACTION_1R")
#endif
#ifndef FLEX_CTR_ST_ING1_GROUP_ACTION_2Rs
#define FLEX_CTR_ST_ING1_GROUP_ACTION_2Rs ("FLEX_CTR_ST_ING1_GROUP_ACTION_2R")
#endif
#ifndef FLEX_CTR_ST_ING1_GROUP_ACTION_3Rs
#define FLEX_CTR_ST_ING1_GROUP_ACTION_3Rs ("FLEX_CTR_ST_ING1_GROUP_ACTION_3R")
#endif
#ifndef FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_0Rs
#define FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_0Rs ("FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_0R")
#endif
#ifndef FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_1Rs
#define FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_1Rs ("FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_1R")
#endif
#ifndef FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_2Rs
#define FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_2Rs ("FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_2R")
#endif
#ifndef FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_3Rs
#define FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_3Rs ("FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_3R")
#endif
#ifndef FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_CTRLRs
#define FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_CTRLRs ("FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_CTRLR")
#endif
#ifndef FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGMs
#define FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGMs ("FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGM")
#endif
#ifndef FLEX_CTR_ST_ING1_RAM_TM_CONTROLRs
#define FLEX_CTR_ST_ING1_RAM_TM_CONTROLRs ("FLEX_CTR_ST_ING1_RAM_TM_CONTROLR")
#endif
#ifndef FLEX_DIGEST_HASH_BITP_PROFILEMs
#define FLEX_DIGEST_HASH_BITP_PROFILEMs ("FLEX_DIGEST_HASH_BITP_PROFILEM")
#endif
#ifndef FLEX_DIGEST_HASH_BOTP_PROFILEMs
#define FLEX_DIGEST_HASH_BOTP_PROFILEMs ("FLEX_DIGEST_HASH_BOTP_PROFILEM")
#endif
#ifndef FLEX_DIGEST_HASH_HASH_CONFIGMs
#define FLEX_DIGEST_HASH_HASH_CONFIGMs ("FLEX_DIGEST_HASH_HASH_CONFIGM")
#endif
#ifndef FLEX_DIGEST_HASH_PROFILEs
#define FLEX_DIGEST_HASH_PROFILEs ("FLEX_DIGEST_HASH_PROFILE")
#endif
#ifndef FLEX_DIGEST_HASH_PROFILE_IDs
#define FLEX_DIGEST_HASH_PROFILE_IDs ("FLEX_DIGEST_HASH_PROFILE_ID")
#endif
#ifndef FLEX_DIGEST_HASH_SALTs
#define FLEX_DIGEST_HASH_SALTs ("FLEX_DIGEST_HASH_SALT")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_0Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_0Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_0R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_10Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_10Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_10R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_11Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_11Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_11R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_12Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_12Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_12R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_13Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_13Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_13R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_14Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_14Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_14R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_15Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_15Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_15R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_1Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_1Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_1R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_2Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_2Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_2R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_3Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_3Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_3R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_4Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_4Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_4R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_5Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_5Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_5R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_6Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_6Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_6R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_7Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_7Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_7R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_8Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_8Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_8R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_A_9Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_A_9Rs ("FLEX_DIGEST_HASH_XOR_SALTS_A_9R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_0Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_0Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_0R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_10Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_10Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_10R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_11Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_11Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_11R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_12Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_12Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_12R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_13Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_13Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_13R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_14Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_14Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_14R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_15Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_15Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_15R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_1Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_1Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_1R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_2Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_2Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_2R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_3Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_3Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_3R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_4Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_4Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_4R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_5Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_5Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_5R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_6Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_6Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_6R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_7Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_7Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_7R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_8Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_8Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_8R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_B_9Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_B_9Rs ("FLEX_DIGEST_HASH_XOR_SALTS_B_9R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_0Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_0Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_0R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_10Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_10Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_10R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_11Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_11Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_11R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_12Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_12Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_12R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_13Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_13Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_13R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_14Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_14Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_14R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_15Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_15Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_15R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_1Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_1Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_1R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_2Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_2Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_2R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_3Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_3Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_3R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_4Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_4Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_4R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_5Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_5Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_5R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_6Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_6Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_6R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_7Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_7Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_7R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_8Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_8Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_8R")
#endif
#ifndef FLEX_DIGEST_HASH_XOR_SALTS_C_9Rs
#define FLEX_DIGEST_HASH_XOR_SALTS_C_9Rs ("FLEX_DIGEST_HASH_XOR_SALTS_C_9R")
#endif
#ifndef FLEX_DIGEST_LKUP_CTRL_PRE_SELMs
#define FLEX_DIGEST_LKUP_CTRL_PRE_SELMs ("FLEX_DIGEST_LKUP_CTRL_PRE_SELM")
#endif
#ifndef FLEX_DIGEST_LKUP_MASK_PROFILEs
#define FLEX_DIGEST_LKUP_MASK_PROFILEs ("FLEX_DIGEST_LKUP_MASK_PROFILE")
#endif
#ifndef FLEX_DIGEST_LKUP_MASK_PROFILEMs
#define FLEX_DIGEST_LKUP_MASK_PROFILEMs ("FLEX_DIGEST_LKUP_MASK_PROFILEM")
#endif
#ifndef FLEX_DIGEST_LKUP_MASK_PROFILE_IDs
#define FLEX_DIGEST_LKUP_MASK_PROFILE_IDs ("FLEX_DIGEST_LKUP_MASK_PROFILE_ID")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0Ms
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0Ms ("FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0M")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0_SER_CONTROLRs
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0_SER_CONTROLRs ("FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0_SER_CONTROLR")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1Ms
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1Ms ("FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1M")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1_SER_CONTROLRs
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1_SER_CONTROLRs ("FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1_SER_CONTROLR")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2Ms
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2Ms ("FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2M")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2_SER_CONTROLRs
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2_SER_CONTROLRs ("FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2_SER_CONTROLR")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_CAM_TM_CONTROLRs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_CAM_TM_CONTROLRs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLYMs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLYMs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLYM")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLY_SER_CONTROLRs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLYMs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLYMs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLYM")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLY_SER_CONTROLRs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLY_SER_CONTROLRs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_CAM_TM_CONTROLRs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_CAM_TM_CONTROLRs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLYMs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLYMs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLYM")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLY_SER_CONTROLRs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLYMs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLYMs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLYM")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLY_SER_CONTROLRs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLY_SER_CONTROLRs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_CAM_TM_CONTROLRs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_CAM_TM_CONTROLRs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_CAM_TM_CONTROLR")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLYMs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLYMs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLYM")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLY_SER_CONTROLRs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLY_SER_CONTROLRs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLYMs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLYMs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLYM")
#endif
#ifndef FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLY_SER_CONTROLRs
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLY_SER_CONTROLRs ("FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLY_SER_CONTROLR")
#endif
#ifndef FLEX_DIGEST_LKUP_RAM_TM_CONTROLRs
#define FLEX_DIGEST_LKUP_RAM_TM_CONTROLRs ("FLEX_DIGEST_LKUP_RAM_TM_CONTROLR")
#endif
#ifndef FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGRs ("FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGRs ("FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSRs
#define FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSRs ("FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef FLEX_DIGEST_NORM_BITP_PROFILEMs
#define FLEX_DIGEST_NORM_BITP_PROFILEMs ("FLEX_DIGEST_NORM_BITP_PROFILEM")
#endif
#ifndef FLEX_DIGEST_NORM_CTRL_PRE_SELMs
#define FLEX_DIGEST_NORM_CTRL_PRE_SELMs ("FLEX_DIGEST_NORM_CTRL_PRE_SELM")
#endif
#ifndef FLEX_DIGEST_NORM_PROFILEs
#define FLEX_DIGEST_NORM_PROFILEs ("FLEX_DIGEST_NORM_PROFILE")
#endif
#ifndef FLEX_DIGEST_NORM_PROFILE_IDs
#define FLEX_DIGEST_NORM_PROFILE_IDs ("FLEX_DIGEST_NORM_PROFILE_ID")
#endif
#ifndef FLEX_DIGEST_NORM_PROFILE_SEEDs
#define FLEX_DIGEST_NORM_PROFILE_SEEDs ("FLEX_DIGEST_NORM_PROFILE_SEED")
#endif
#ifndef FLEX_DIGEST_NORM_PROFILE_SEED_IDs
#define FLEX_DIGEST_NORM_PROFILE_SEED_IDs ("FLEX_DIGEST_NORM_PROFILE_SEED_ID")
#endif
#ifndef FLEX_DIGEST_NORM_SEED_0Rs
#define FLEX_DIGEST_NORM_SEED_0Rs ("FLEX_DIGEST_NORM_SEED_0R")
#endif
#ifndef FLEX_DIGEST_NORM_SEED_1Rs
#define FLEX_DIGEST_NORM_SEED_1Rs ("FLEX_DIGEST_NORM_SEED_1R")
#endif
#ifndef FLEX_DIGEST_NORM_SEED_2Rs
#define FLEX_DIGEST_NORM_SEED_2Rs ("FLEX_DIGEST_NORM_SEED_2R")
#endif
#ifndef FLEX_DIGEST_NORM_SEED_3Rs
#define FLEX_DIGEST_NORM_SEED_3Rs ("FLEX_DIGEST_NORM_SEED_3R")
#endif
#ifndef FLEX_DIGEST_NORM_SEED_4Rs
#define FLEX_DIGEST_NORM_SEED_4Rs ("FLEX_DIGEST_NORM_SEED_4R")
#endif
#ifndef FLEX_DIGEST_NORM_SEED_5Rs
#define FLEX_DIGEST_NORM_SEED_5Rs ("FLEX_DIGEST_NORM_SEED_5R")
#endif
#ifndef FLEX_EDITOR_AUX_BOTP_PROFILEMs
#define FLEX_EDITOR_AUX_BOTP_PROFILEMs ("FLEX_EDITOR_AUX_BOTP_PROFILEM")
#endif
#ifndef FLEX_EDITOR_CMD_CONT_SEL_64Rs
#define FLEX_EDITOR_CMD_CONT_SEL_64Rs ("FLEX_EDITOR_CMD_CONT_SEL_64R")
#endif
#ifndef FLEX_EDITOR_CONT_MERGE_SELMs
#define FLEX_EDITOR_CONT_MERGE_SELMs ("FLEX_EDITOR_CONT_MERGE_SELM")
#endif
#ifndef FLEX_EDITOR_ECC_PARITY_CONTROL_1Rs
#define FLEX_EDITOR_ECC_PARITY_CONTROL_1Rs ("FLEX_EDITOR_ECC_PARITY_CONTROL_1R")
#endif
#ifndef FLEX_EDITOR_ECC_PARITY_CONTROL_2Rs
#define FLEX_EDITOR_ECC_PARITY_CONTROL_2Rs ("FLEX_EDITOR_ECC_PARITY_CONTROL_2R")
#endif
#ifndef FLEX_EDITOR_EGR_COMPOSITES_RAM_CONTROL_64Rs
#define FLEX_EDITOR_EGR_COMPOSITES_RAM_CONTROL_64Rs ("FLEX_EDITOR_EGR_COMPOSITES_RAM_CONTROL_64R")
#endif
#ifndef FLEX_EDITOR_EINITBUF_RAM_CONTROL_64Rs
#define FLEX_EDITOR_EINITBUF_RAM_CONTROL_64Rs ("FLEX_EDITOR_EINITBUF_RAM_CONTROL_64R")
#endif
#ifndef FLEX_EDITOR_EN_COR_ERR_RPT_1Rs
#define FLEX_EDITOR_EN_COR_ERR_RPT_1Rs ("FLEX_EDITOR_EN_COR_ERR_RPT_1R")
#endif
#ifndef FLEX_EDITOR_EN_COR_ERR_RPT_2Rs
#define FLEX_EDITOR_EN_COR_ERR_RPT_2Rs ("FLEX_EDITOR_EN_COR_ERR_RPT_2R")
#endif
#ifndef FLEX_EDITOR_EN_COR_ERR_RPT_3Rs
#define FLEX_EDITOR_EN_COR_ERR_RPT_3Rs ("FLEX_EDITOR_EN_COR_ERR_RPT_3R")
#endif
#ifndef FLEX_EDITOR_ERROR_VECTORRs
#define FLEX_EDITOR_ERROR_VECTORRs ("FLEX_EDITOR_ERROR_VECTORR")
#endif
#ifndef FLEX_EDITOR_ERROR_VECTOR_MASKRs
#define FLEX_EDITOR_ERROR_VECTOR_MASKRs ("FLEX_EDITOR_ERROR_VECTOR_MASKR")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_LARGE_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_LARGE_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_0_HC_PROFILE_TABLEMs
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_HC_PROFILE_TABLEMs ("FLEX_EDITOR_LARGE_FLEX_HDR_0_HC_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_0Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_0Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_0R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_1Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_1Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_1R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_2Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_2Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_2R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_3Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_3Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_3R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_4Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_4Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_4R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_5Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_5Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_5R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_6Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_6Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_6R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_7Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_7Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_7R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_LARGE_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_LARGE_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_1_HC_PROFILE_TABLEMs
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_HC_PROFILE_TABLEMs ("FLEX_EDITOR_LARGE_FLEX_HDR_1_HC_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_0Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_0Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_0R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_1Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_1Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_1R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_2Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_2Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_2R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_3Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_3Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_3R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_4Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_4Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_4R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_5Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_5Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_5R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_6Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_6Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_6R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_7Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_7Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_7R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_LARGE_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_LARGE_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_2_HC_PROFILE_TABLEMs
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_HC_PROFILE_TABLEMs ("FLEX_EDITOR_LARGE_FLEX_HDR_2_HC_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_0Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_0Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_0R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_1Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_1Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_1R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_2Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_2Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_2R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_3Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_3Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_3R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_4Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_4Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_4R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_5Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_5Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_5R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_6Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_6Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_6R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_7Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_7Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_7R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_3_16BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_16BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_LARGE_FLEX_HDR_3_16BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_3_32BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_32BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_LARGE_FLEX_HDR_3_32BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_3_HC_PROFILE_TABLEMs
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_HC_PROFILE_TABLEMs ("FLEX_EDITOR_LARGE_FLEX_HDR_3_HC_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_0Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_0Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_0R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_1Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_1Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_1R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_2Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_2Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_2R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_3Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_3Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_3R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_4Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_4Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_4R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_5Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_5Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_5R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_6Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_6Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_6R")
#endif
#ifndef FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_7Rs
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_7Rs ("FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_7R")
#endif
#ifndef FLEX_EDITOR_MATCH_ID_INDEX_SELRs
#define FLEX_EDITOR_MATCH_ID_INDEX_SELRs ("FLEX_EDITOR_MATCH_ID_INDEX_SELR")
#endif
#ifndef FLEX_EDITOR_MHC_CHECKSUM_0_PROFILE_TABLEMs
#define FLEX_EDITOR_MHC_CHECKSUM_0_PROFILE_TABLEMs ("FLEX_EDITOR_MHC_CHECKSUM_0_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_MHC_CHECKSUM_1_PROFILE_TABLEMs
#define FLEX_EDITOR_MHC_CHECKSUM_1_PROFILE_TABLEMs ("FLEX_EDITOR_MHC_CHECKSUM_1_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_MHC_CHECKSUM_2_PROFILE_TABLEMs
#define FLEX_EDITOR_MHC_CHECKSUM_2_PROFILE_TABLEMs ("FLEX_EDITOR_MHC_CHECKSUM_2_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_MHC_CHECKSUM_MASK_0_BITMAP_64Rs
#define FLEX_EDITOR_MHC_CHECKSUM_MASK_0_BITMAP_64Rs ("FLEX_EDITOR_MHC_CHECKSUM_MASK_0_BITMAP_64R")
#endif
#ifndef FLEX_EDITOR_MHC_CHECKSUM_MASK_1_BITMAP_64Rs
#define FLEX_EDITOR_MHC_CHECKSUM_MASK_1_BITMAP_64Rs ("FLEX_EDITOR_MHC_CHECKSUM_MASK_1_BITMAP_64R")
#endif
#ifndef FLEX_EDITOR_MIRROR_0_USER_FIELD_0Rs
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_0Rs ("FLEX_EDITOR_MIRROR_0_USER_FIELD_0R")
#endif
#ifndef FLEX_EDITOR_MIRROR_0_USER_FIELD_1Rs
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_1Rs ("FLEX_EDITOR_MIRROR_0_USER_FIELD_1R")
#endif
#ifndef FLEX_EDITOR_MIRROR_0_USER_FIELD_2Rs
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_2Rs ("FLEX_EDITOR_MIRROR_0_USER_FIELD_2R")
#endif
#ifndef FLEX_EDITOR_MIRROR_0_USER_FIELD_3Rs
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_3Rs ("FLEX_EDITOR_MIRROR_0_USER_FIELD_3R")
#endif
#ifndef FLEX_EDITOR_MIRROR_0_USER_FIELD_4Rs
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_4Rs ("FLEX_EDITOR_MIRROR_0_USER_FIELD_4R")
#endif
#ifndef FLEX_EDITOR_MIRROR_0_USER_FIELD_5Rs
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_5Rs ("FLEX_EDITOR_MIRROR_0_USER_FIELD_5R")
#endif
#ifndef FLEX_EDITOR_MIRROR_0_USER_FIELD_6Rs
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_6Rs ("FLEX_EDITOR_MIRROR_0_USER_FIELD_6R")
#endif
#ifndef FLEX_EDITOR_MIRROR_0_USER_FIELD_7Rs
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_7Rs ("FLEX_EDITOR_MIRROR_0_USER_FIELD_7R")
#endif
#ifndef FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_1_TABLEMs
#define FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_1_TABLEMs ("FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_1_TABLEM")
#endif
#ifndef FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_2_TABLEMs
#define FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_2_TABLEMs ("FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_2_TABLEM")
#endif
#ifndef FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_3_TABLEMs
#define FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_3_TABLEMs ("FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_3_TABLEM")
#endif
#ifndef FLEX_EDITOR_MIRROR_ENCAP_FIELD_0_PROFILE_TABLEMs
#define FLEX_EDITOR_MIRROR_ENCAP_FIELD_0_PROFILE_TABLEMs ("FLEX_EDITOR_MIRROR_ENCAP_FIELD_0_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_MIRROR_MMU_PKT_LENGTH_CONFIGRs
#define FLEX_EDITOR_MIRROR_MMU_PKT_LENGTH_CONFIGRs ("FLEX_EDITOR_MIRROR_MMU_PKT_LENGTH_CONFIGR")
#endif
#ifndef FLEX_EDITOR_MMU_PKT_LENGTH_ADJUSTMs
#define FLEX_EDITOR_MMU_PKT_LENGTH_ADJUSTMs ("FLEX_EDITOR_MMU_PKT_LENGTH_ADJUSTM")
#endif
#ifndef FLEX_EDITOR_OFFSET_EXTRACT_HDR_IDRs
#define FLEX_EDITOR_OFFSET_EXTRACT_HDR_IDRs ("FLEX_EDITOR_OFFSET_EXTRACT_HDR_IDR")
#endif
#ifndef FLEX_EDITOR_RAM_CONTROL_64Rs
#define FLEX_EDITOR_RAM_CONTROL_64Rs ("FLEX_EDITOR_RAM_CONTROL_64R")
#endif
#ifndef FLEX_EDITOR_RW_0_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_RW_0_FS_PROFILE_TABLEMs ("FLEX_EDITOR_RW_0_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_RW_0_HC_PROFILE_TABLEMs
#define FLEX_EDITOR_RW_0_HC_PROFILE_TABLEMs ("FLEX_EDITOR_RW_0_HC_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_RW_0_USER_FIELD_0Rs
#define FLEX_EDITOR_RW_0_USER_FIELD_0Rs ("FLEX_EDITOR_RW_0_USER_FIELD_0R")
#endif
#ifndef FLEX_EDITOR_RW_0_USER_FIELD_1Rs
#define FLEX_EDITOR_RW_0_USER_FIELD_1Rs ("FLEX_EDITOR_RW_0_USER_FIELD_1R")
#endif
#ifndef FLEX_EDITOR_RW_0_USER_FIELD_2Rs
#define FLEX_EDITOR_RW_0_USER_FIELD_2Rs ("FLEX_EDITOR_RW_0_USER_FIELD_2R")
#endif
#ifndef FLEX_EDITOR_RW_0_USER_FIELD_3Rs
#define FLEX_EDITOR_RW_0_USER_FIELD_3Rs ("FLEX_EDITOR_RW_0_USER_FIELD_3R")
#endif
#ifndef FLEX_EDITOR_RW_0_USER_FIELD_4Rs
#define FLEX_EDITOR_RW_0_USER_FIELD_4Rs ("FLEX_EDITOR_RW_0_USER_FIELD_4R")
#endif
#ifndef FLEX_EDITOR_RW_0_USER_FIELD_5Rs
#define FLEX_EDITOR_RW_0_USER_FIELD_5Rs ("FLEX_EDITOR_RW_0_USER_FIELD_5R")
#endif
#ifndef FLEX_EDITOR_RW_0_USER_FIELD_6Rs
#define FLEX_EDITOR_RW_0_USER_FIELD_6Rs ("FLEX_EDITOR_RW_0_USER_FIELD_6R")
#endif
#ifndef FLEX_EDITOR_RW_0_USER_FIELD_7Rs
#define FLEX_EDITOR_RW_0_USER_FIELD_7Rs ("FLEX_EDITOR_RW_0_USER_FIELD_7R")
#endif
#ifndef FLEX_EDITOR_RW_1_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_RW_1_FS_PROFILE_TABLEMs ("FLEX_EDITOR_RW_1_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_RW_1_HC_PROFILE_TABLEMs
#define FLEX_EDITOR_RW_1_HC_PROFILE_TABLEMs ("FLEX_EDITOR_RW_1_HC_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_RW_1_USER_FIELD_0Rs
#define FLEX_EDITOR_RW_1_USER_FIELD_0Rs ("FLEX_EDITOR_RW_1_USER_FIELD_0R")
#endif
#ifndef FLEX_EDITOR_RW_1_USER_FIELD_1Rs
#define FLEX_EDITOR_RW_1_USER_FIELD_1Rs ("FLEX_EDITOR_RW_1_USER_FIELD_1R")
#endif
#ifndef FLEX_EDITOR_RW_1_USER_FIELD_2Rs
#define FLEX_EDITOR_RW_1_USER_FIELD_2Rs ("FLEX_EDITOR_RW_1_USER_FIELD_2R")
#endif
#ifndef FLEX_EDITOR_RW_1_USER_FIELD_3Rs
#define FLEX_EDITOR_RW_1_USER_FIELD_3Rs ("FLEX_EDITOR_RW_1_USER_FIELD_3R")
#endif
#ifndef FLEX_EDITOR_RW_1_USER_FIELD_4Rs
#define FLEX_EDITOR_RW_1_USER_FIELD_4Rs ("FLEX_EDITOR_RW_1_USER_FIELD_4R")
#endif
#ifndef FLEX_EDITOR_RW_1_USER_FIELD_5Rs
#define FLEX_EDITOR_RW_1_USER_FIELD_5Rs ("FLEX_EDITOR_RW_1_USER_FIELD_5R")
#endif
#ifndef FLEX_EDITOR_RW_1_USER_FIELD_6Rs
#define FLEX_EDITOR_RW_1_USER_FIELD_6Rs ("FLEX_EDITOR_RW_1_USER_FIELD_6R")
#endif
#ifndef FLEX_EDITOR_RW_1_USER_FIELD_7Rs
#define FLEX_EDITOR_RW_1_USER_FIELD_7Rs ("FLEX_EDITOR_RW_1_USER_FIELD_7R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_SMALL_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_SMALL_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_0_HC_PROFILE_TABLEMs
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_HC_PROFILE_TABLEMs ("FLEX_EDITOR_SMALL_FLEX_HDR_0_HC_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_0Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_0Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_0R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_1Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_1Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_1R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_2Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_2Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_2R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_3Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_3Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_3R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_4Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_4Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_4R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_5Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_5Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_5R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_6Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_6Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_6R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_7Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_7Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_7R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_SMALL_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_SMALL_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_1_HC_PROFILE_TABLEMs
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_HC_PROFILE_TABLEMs ("FLEX_EDITOR_SMALL_FLEX_HDR_1_HC_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_0Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_0Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_0R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_1Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_1Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_1R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_2Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_2Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_2R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_3Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_3Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_3R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_4Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_4Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_4R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_5Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_5Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_5R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_6Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_6Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_6R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_7Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_7Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_7R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_SMALL_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEMs
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEMs ("FLEX_EDITOR_SMALL_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_2_HC_PROFILE_TABLEMs
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_HC_PROFILE_TABLEMs ("FLEX_EDITOR_SMALL_FLEX_HDR_2_HC_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_0Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_0Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_0R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_1Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_1Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_1R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_2Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_2Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_2R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_3Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_3Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_3R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_4Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_4Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_4R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_5Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_5Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_5R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_6Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_6Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_6R")
#endif
#ifndef FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_7Rs
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_7Rs ("FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_7R")
#endif
#ifndef FLEX_EDITOR_TRUNCATE_DEFAULT_CONFIGRs
#define FLEX_EDITOR_TRUNCATE_DEFAULT_CONFIGRs ("FLEX_EDITOR_TRUNCATE_DEFAULT_CONFIGR")
#endif
#ifndef FLEX_EDITOR_TRUNCATE_EN_SELRs
#define FLEX_EDITOR_TRUNCATE_EN_SELRs ("FLEX_EDITOR_TRUNCATE_EN_SELR")
#endif
#ifndef FLEX_EDITOR_TRUNCATE_LENGTH_ADJUSTMs
#define FLEX_EDITOR_TRUNCATE_LENGTH_ADJUSTMs ("FLEX_EDITOR_TRUNCATE_LENGTH_ADJUSTM")
#endif
#ifndef FLEX_EDITOR_ZONE_0_EDIT_ID_DEL_TABLEMs
#define FLEX_EDITOR_ZONE_0_EDIT_ID_DEL_TABLEMs ("FLEX_EDITOR_ZONE_0_EDIT_ID_DEL_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_0_EDIT_ID_INS_1_TABLEMs
#define FLEX_EDITOR_ZONE_0_EDIT_ID_INS_1_TABLEMs ("FLEX_EDITOR_ZONE_0_EDIT_ID_INS_1_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_0_EDIT_ID_INS_2_TABLEMs
#define FLEX_EDITOR_ZONE_0_EDIT_ID_INS_2_TABLEMs ("FLEX_EDITOR_ZONE_0_EDIT_ID_INS_2_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_0_EDIT_ID_RW_TABLEMs
#define FLEX_EDITOR_ZONE_0_EDIT_ID_RW_TABLEMs ("FLEX_EDITOR_ZONE_0_EDIT_ID_RW_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_0_MATCH_ID_COMMAND_PROFILE_TABLEMs
#define FLEX_EDITOR_ZONE_0_MATCH_ID_COMMAND_PROFILE_TABLEMs ("FLEX_EDITOR_ZONE_0_MATCH_ID_COMMAND_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_0_MATCH_ID_TABLEMs
#define FLEX_EDITOR_ZONE_0_MATCH_ID_TABLEMs ("FLEX_EDITOR_ZONE_0_MATCH_ID_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_1_EDIT_ID_DEL_TABLEMs
#define FLEX_EDITOR_ZONE_1_EDIT_ID_DEL_TABLEMs ("FLEX_EDITOR_ZONE_1_EDIT_ID_DEL_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_1_EDIT_ID_INS_1_TABLEMs
#define FLEX_EDITOR_ZONE_1_EDIT_ID_INS_1_TABLEMs ("FLEX_EDITOR_ZONE_1_EDIT_ID_INS_1_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_1_EDIT_ID_INS_2_TABLEMs
#define FLEX_EDITOR_ZONE_1_EDIT_ID_INS_2_TABLEMs ("FLEX_EDITOR_ZONE_1_EDIT_ID_INS_2_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_1_EDIT_ID_RW_TABLEMs
#define FLEX_EDITOR_ZONE_1_EDIT_ID_RW_TABLEMs ("FLEX_EDITOR_ZONE_1_EDIT_ID_RW_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_1_MATCH_ID_COMMAND_PROFILE_TABLEMs
#define FLEX_EDITOR_ZONE_1_MATCH_ID_COMMAND_PROFILE_TABLEMs ("FLEX_EDITOR_ZONE_1_MATCH_ID_COMMAND_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_1_MATCH_ID_TABLEMs
#define FLEX_EDITOR_ZONE_1_MATCH_ID_TABLEMs ("FLEX_EDITOR_ZONE_1_MATCH_ID_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_2_EDIT_ID_DEL_TABLEMs
#define FLEX_EDITOR_ZONE_2_EDIT_ID_DEL_TABLEMs ("FLEX_EDITOR_ZONE_2_EDIT_ID_DEL_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_2_EDIT_ID_INS_1_TABLEMs
#define FLEX_EDITOR_ZONE_2_EDIT_ID_INS_1_TABLEMs ("FLEX_EDITOR_ZONE_2_EDIT_ID_INS_1_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_2_EDIT_ID_INS_2_TABLEMs
#define FLEX_EDITOR_ZONE_2_EDIT_ID_INS_2_TABLEMs ("FLEX_EDITOR_ZONE_2_EDIT_ID_INS_2_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_2_EDIT_ID_RW_TABLEMs
#define FLEX_EDITOR_ZONE_2_EDIT_ID_RW_TABLEMs ("FLEX_EDITOR_ZONE_2_EDIT_ID_RW_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_2_MATCH_ID_COMMAND_PROFILE_TABLEMs
#define FLEX_EDITOR_ZONE_2_MATCH_ID_COMMAND_PROFILE_TABLEMs ("FLEX_EDITOR_ZONE_2_MATCH_ID_COMMAND_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_2_MATCH_ID_TABLEMs
#define FLEX_EDITOR_ZONE_2_MATCH_ID_TABLEMs ("FLEX_EDITOR_ZONE_2_MATCH_ID_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_3_EDIT_ID_DEL_TABLEMs
#define FLEX_EDITOR_ZONE_3_EDIT_ID_DEL_TABLEMs ("FLEX_EDITOR_ZONE_3_EDIT_ID_DEL_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_3_EDIT_ID_INS_1_TABLEMs
#define FLEX_EDITOR_ZONE_3_EDIT_ID_INS_1_TABLEMs ("FLEX_EDITOR_ZONE_3_EDIT_ID_INS_1_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_3_EDIT_ID_INS_2_TABLEMs
#define FLEX_EDITOR_ZONE_3_EDIT_ID_INS_2_TABLEMs ("FLEX_EDITOR_ZONE_3_EDIT_ID_INS_2_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_3_EDIT_ID_RW_TABLEMs
#define FLEX_EDITOR_ZONE_3_EDIT_ID_RW_TABLEMs ("FLEX_EDITOR_ZONE_3_EDIT_ID_RW_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_3_MATCH_ID_COMMAND_PROFILE_TABLEMs
#define FLEX_EDITOR_ZONE_3_MATCH_ID_COMMAND_PROFILE_TABLEMs ("FLEX_EDITOR_ZONE_3_MATCH_ID_COMMAND_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_3_MATCH_ID_TABLEMs
#define FLEX_EDITOR_ZONE_3_MATCH_ID_TABLEMs ("FLEX_EDITOR_ZONE_3_MATCH_ID_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_4_EDIT_ID_DEL_TABLEMs
#define FLEX_EDITOR_ZONE_4_EDIT_ID_DEL_TABLEMs ("FLEX_EDITOR_ZONE_4_EDIT_ID_DEL_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_4_EDIT_ID_INS_1_TABLEMs
#define FLEX_EDITOR_ZONE_4_EDIT_ID_INS_1_TABLEMs ("FLEX_EDITOR_ZONE_4_EDIT_ID_INS_1_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_4_EDIT_ID_INS_2_TABLEMs
#define FLEX_EDITOR_ZONE_4_EDIT_ID_INS_2_TABLEMs ("FLEX_EDITOR_ZONE_4_EDIT_ID_INS_2_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_4_EDIT_ID_RW_TABLEMs
#define FLEX_EDITOR_ZONE_4_EDIT_ID_RW_TABLEMs ("FLEX_EDITOR_ZONE_4_EDIT_ID_RW_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_4_MATCH_ID_COMMAND_PROFILE_TABLEMs
#define FLEX_EDITOR_ZONE_4_MATCH_ID_COMMAND_PROFILE_TABLEMs ("FLEX_EDITOR_ZONE_4_MATCH_ID_COMMAND_PROFILE_TABLEM")
#endif
#ifndef FLEX_EDITOR_ZONE_4_MATCH_ID_TABLEMs
#define FLEX_EDITOR_ZONE_4_MATCH_ID_TABLEMs ("FLEX_EDITOR_ZONE_4_MATCH_ID_TABLEM")
#endif
#ifndef FLEX_HVE_IPARSER1_BOTP_PROFILEMs
#define FLEX_HVE_IPARSER1_BOTP_PROFILEMs ("FLEX_HVE_IPARSER1_BOTP_PROFILEM")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_0Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_0Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_0M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_10Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_10Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_10M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_11Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_11Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_11M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_12Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_12Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_12M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_13Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_13Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_13M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_14Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_14Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_14M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_15Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_15Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_15M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_1Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_1Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_1M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_2Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_2Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_2M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_3Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_3Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_3M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_4Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_4Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_4M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_5Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_5Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_5M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_6Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_6Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_6M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_7Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_7Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_7M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_8Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_8Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_8M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE1_9Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_9Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE1_9M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_0Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_0Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_0M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_10Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_10Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_10M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_11Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_11Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_11M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_12Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_12Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_12M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_13Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_13Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_13M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_14Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_14Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_14M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_15Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_15Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_15M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_1Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_1Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_1M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_2Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_2Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_2M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_3Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_3Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_3M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_4Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_4Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_4M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_5Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_5Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_5M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_6Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_6Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_6M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_7Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_7Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_7M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_8Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_8Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_8M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCC_PROFILE2_9Ms
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_9Ms ("FLEX_HVE_IPARSER1_SCC_PROFILE2_9M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE1_0Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_0Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE1_0M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE1_1Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_1Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE1_1M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE1_2Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_2Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE1_2M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE1_3Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_3Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE1_3M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE1_4Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_4Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE1_4M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE1_5Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_5Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE1_5M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE1_6Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_6Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE1_6M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE1_7Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_7Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE1_7M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE2_0Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_0Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE2_0M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE2_1Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_1Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE2_1M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE2_2Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_2Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE2_2M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE2_3Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_3Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE2_3M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE2_4Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_4Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE2_4M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE2_5Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_5Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE2_5M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE2_6Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_6Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE2_6M")
#endif
#ifndef FLEX_HVE_IPARSER1_SCF_PROFILE2_7Ms
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_7Ms ("FLEX_HVE_IPARSER1_SCF_PROFILE2_7M")
#endif
#ifndef FLEX_HVE_IPARSER2_BOTP_PROFILEMs
#define FLEX_HVE_IPARSER2_BOTP_PROFILEMs ("FLEX_HVE_IPARSER2_BOTP_PROFILEM")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_0Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_0Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_0M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_10Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_10Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_10M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_11Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_11Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_11M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_12Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_12Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_12M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_13Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_13Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_13M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_14Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_14Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_14M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_15Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_15Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_15M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_1Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_1Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_1M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_2Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_2Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_2M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_3Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_3Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_3M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_4Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_4Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_4M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_5Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_5Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_5M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_6Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_6Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_6M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_7Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_7Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_7M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_8Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_8Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_8M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE1_9Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_9Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE1_9M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_0Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_0Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_0M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_10Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_10Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_10M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_11Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_11Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_11M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_12Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_12Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_12M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_13Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_13Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_13M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_14Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_14Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_14M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_15Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_15Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_15M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_1Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_1Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_1M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_2Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_2Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_2M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_3Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_3Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_3M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_4Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_4Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_4M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_5Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_5Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_5M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_6Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_6Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_6M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_7Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_7Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_7M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_8Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_8Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_8M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCC_PROFILE2_9Ms
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_9Ms ("FLEX_HVE_IPARSER2_SCC_PROFILE2_9M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE1_0Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_0Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE1_0M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE1_1Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_1Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE1_1M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE1_2Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_2Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE1_2M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE1_3Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_3Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE1_3M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE1_4Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_4Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE1_4M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE1_5Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_5Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE1_5M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE1_6Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_6Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE1_6M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE1_7Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_7Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE1_7M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE2_0Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_0Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE2_0M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE2_1Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_1Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE2_1M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE2_2Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_2Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE2_2M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE2_3Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_3Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE2_3M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE2_4Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_4Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE2_4M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE2_5Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_5Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE2_5M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE2_6Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_6Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE2_6M")
#endif
#ifndef FLEX_HVE_IPARSER2_SCF_PROFILE2_7Ms
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_7Ms ("FLEX_HVE_IPARSER2_SCF_PROFILE2_7M")
#endif
#ifndef FLEX_QOS_EGR_BASE_INDEX_0s
#define FLEX_QOS_EGR_BASE_INDEX_0s ("FLEX_QOS_EGR_BASE_INDEX_0")
#endif
#ifndef FLEX_QOS_EGR_BASE_INDEX_1s
#define FLEX_QOS_EGR_BASE_INDEX_1s ("FLEX_QOS_EGR_BASE_INDEX_1")
#endif
#ifndef FLEX_QOS_EGR_BASE_INDEX_2s
#define FLEX_QOS_EGR_BASE_INDEX_2s ("FLEX_QOS_EGR_BASE_INDEX_2")
#endif
#ifndef FLEX_QOS_EGR_BASE_INDEX_3s
#define FLEX_QOS_EGR_BASE_INDEX_3s ("FLEX_QOS_EGR_BASE_INDEX_3")
#endif
#ifndef FLEX_QOS_EGR_BASE_INDEX_4s
#define FLEX_QOS_EGR_BASE_INDEX_4s ("FLEX_QOS_EGR_BASE_INDEX_4")
#endif
#ifndef FLEX_QOS_EGR_BASE_INDEX_5s
#define FLEX_QOS_EGR_BASE_INDEX_5s ("FLEX_QOS_EGR_BASE_INDEX_5")
#endif
#ifndef FLEX_QOS_EGR_BASE_INDEX_DEFAULTs
#define FLEX_QOS_EGR_BASE_INDEX_DEFAULTs ("FLEX_QOS_EGR_BASE_INDEX_DEFAULT")
#endif
#ifndef FLEX_QOS_EGR_ECN_0s
#define FLEX_QOS_EGR_ECN_0s ("FLEX_QOS_EGR_ECN_0")
#endif
#ifndef FLEX_QOS_EGR_ECN_1s
#define FLEX_QOS_EGR_ECN_1s ("FLEX_QOS_EGR_ECN_1")
#endif
#ifndef FLEX_QOS_EGR_ECN_10s
#define FLEX_QOS_EGR_ECN_10s ("FLEX_QOS_EGR_ECN_10")
#endif
#ifndef FLEX_QOS_EGR_ECN_11s
#define FLEX_QOS_EGR_ECN_11s ("FLEX_QOS_EGR_ECN_11")
#endif
#ifndef FLEX_QOS_EGR_ECN_2s
#define FLEX_QOS_EGR_ECN_2s ("FLEX_QOS_EGR_ECN_2")
#endif
#ifndef FLEX_QOS_EGR_ECN_3s
#define FLEX_QOS_EGR_ECN_3s ("FLEX_QOS_EGR_ECN_3")
#endif
#ifndef FLEX_QOS_EGR_ECN_4s
#define FLEX_QOS_EGR_ECN_4s ("FLEX_QOS_EGR_ECN_4")
#endif
#ifndef FLEX_QOS_EGR_ECN_5s
#define FLEX_QOS_EGR_ECN_5s ("FLEX_QOS_EGR_ECN_5")
#endif
#ifndef FLEX_QOS_EGR_ECN_6s
#define FLEX_QOS_EGR_ECN_6s ("FLEX_QOS_EGR_ECN_6")
#endif
#ifndef FLEX_QOS_EGR_ECN_7s
#define FLEX_QOS_EGR_ECN_7s ("FLEX_QOS_EGR_ECN_7")
#endif
#ifndef FLEX_QOS_EGR_ECN_8s
#define FLEX_QOS_EGR_ECN_8s ("FLEX_QOS_EGR_ECN_8")
#endif
#ifndef FLEX_QOS_EGR_ECN_9s
#define FLEX_QOS_EGR_ECN_9s ("FLEX_QOS_EGR_ECN_9")
#endif
#ifndef FLEX_QOS_EGR_PHB_0s
#define FLEX_QOS_EGR_PHB_0s ("FLEX_QOS_EGR_PHB_0")
#endif
#ifndef FLEX_QOS_EGR_PHB_1s
#define FLEX_QOS_EGR_PHB_1s ("FLEX_QOS_EGR_PHB_1")
#endif
#ifndef FLEX_QOS_EGR_PHB_10s
#define FLEX_QOS_EGR_PHB_10s ("FLEX_QOS_EGR_PHB_10")
#endif
#ifndef FLEX_QOS_EGR_PHB_11s
#define FLEX_QOS_EGR_PHB_11s ("FLEX_QOS_EGR_PHB_11")
#endif
#ifndef FLEX_QOS_EGR_PHB_2s
#define FLEX_QOS_EGR_PHB_2s ("FLEX_QOS_EGR_PHB_2")
#endif
#ifndef FLEX_QOS_EGR_PHB_3s
#define FLEX_QOS_EGR_PHB_3s ("FLEX_QOS_EGR_PHB_3")
#endif
#ifndef FLEX_QOS_EGR_PHB_4s
#define FLEX_QOS_EGR_PHB_4s ("FLEX_QOS_EGR_PHB_4")
#endif
#ifndef FLEX_QOS_EGR_PHB_5s
#define FLEX_QOS_EGR_PHB_5s ("FLEX_QOS_EGR_PHB_5")
#endif
#ifndef FLEX_QOS_EGR_PHB_6s
#define FLEX_QOS_EGR_PHB_6s ("FLEX_QOS_EGR_PHB_6")
#endif
#ifndef FLEX_QOS_EGR_PHB_7s
#define FLEX_QOS_EGR_PHB_7s ("FLEX_QOS_EGR_PHB_7")
#endif
#ifndef FLEX_QOS_EGR_PHB_8s
#define FLEX_QOS_EGR_PHB_8s ("FLEX_QOS_EGR_PHB_8")
#endif
#ifndef FLEX_QOS_EGR_PHB_9s
#define FLEX_QOS_EGR_PHB_9s ("FLEX_QOS_EGR_PHB_9")
#endif
#ifndef FLEX_QOS_EGR_POLICYs
#define FLEX_QOS_EGR_POLICYs ("FLEX_QOS_EGR_POLICY")
#endif
#ifndef FLEX_QOS_EGR_POLICY_IDs
#define FLEX_QOS_EGR_POLICY_IDs ("FLEX_QOS_EGR_POLICY_ID")
#endif
#ifndef FLEX_QOS_ING_ECNs
#define FLEX_QOS_ING_ECNs ("FLEX_QOS_ING_ECN")
#endif
#ifndef FLEX_QOS_ING_PHBs
#define FLEX_QOS_ING_PHBs ("FLEX_QOS_ING_PHB")
#endif
#ifndef FLEX_QOS_ING_PHB_INT_CNG_STRENGTH_PROFILEs
#define FLEX_QOS_ING_PHB_INT_CNG_STRENGTH_PROFILEs ("FLEX_QOS_ING_PHB_INT_CNG_STRENGTH_PROFILE")
#endif
#ifndef FLEX_QOS_ING_PHB_INT_CNG_STRENGTH_PROFILE_IDs
#define FLEX_QOS_ING_PHB_INT_CNG_STRENGTH_PROFILE_IDs ("FLEX_QOS_ING_PHB_INT_CNG_STRENGTH_PROFILE_ID")
#endif
#ifndef FLEX_QOS_ING_PHB_INT_PRI_STRENGTH_PROFILEs
#define FLEX_QOS_ING_PHB_INT_PRI_STRENGTH_PROFILEs ("FLEX_QOS_ING_PHB_INT_PRI_STRENGTH_PROFILE")
#endif
#ifndef FLEX_QOS_ING_PHB_INT_PRI_STRENGTH_PROFILE_IDs
#define FLEX_QOS_ING_PHB_INT_PRI_STRENGTH_PROFILE_IDs ("FLEX_QOS_ING_PHB_INT_PRI_STRENGTH_PROFILE_ID")
#endif
#ifndef FLEX_QOS_ING_POLICYs
#define FLEX_QOS_ING_POLICYs ("FLEX_QOS_ING_POLICY")
#endif
#ifndef FLEX_QOS_ING_POLICY_IDs
#define FLEX_QOS_ING_POLICY_IDs ("FLEX_QOS_ING_POLICY_ID")
#endif
#ifndef FLEX_QOS_PHB2_BOTP_PROFILEMs
#define FLEX_QOS_PHB2_BOTP_PROFILEMs ("FLEX_QOS_PHB2_BOTP_PROFILEM")
#endif
#ifndef FLEX_QOS_PHB2_BOTP_PROFILE_SER_CONTROLRs
#define FLEX_QOS_PHB2_BOTP_PROFILE_SER_CONTROLRs ("FLEX_QOS_PHB2_BOTP_PROFILE_SER_CONTROLR")
#endif
#ifndef FLEX_QOS_PHB2_CTRL_PRE_SELMs
#define FLEX_QOS_PHB2_CTRL_PRE_SELMs ("FLEX_QOS_PHB2_CTRL_PRE_SELM")
#endif
#ifndef FLEX_QOS_PHB2_LTS_TCAM_CAM_TM_CONTROLRs
#define FLEX_QOS_PHB2_LTS_TCAM_CAM_TM_CONTROLRs ("FLEX_QOS_PHB2_LTS_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLYMs
#define FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLYMs ("FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLYM")
#endif
#ifndef FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLY_SER_CONTROLRs
#define FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLY_SER_CONTROLRs ("FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef FLEX_QOS_PHB2_LTS_TCAM_ONLYMs
#define FLEX_QOS_PHB2_LTS_TCAM_ONLYMs ("FLEX_QOS_PHB2_LTS_TCAM_ONLYM")
#endif
#ifndef FLEX_QOS_PHB2_LTS_TCAM_ONLY_SER_CONTROLRs
#define FLEX_QOS_PHB2_LTS_TCAM_ONLY_SER_CONTROLRs ("FLEX_QOS_PHB2_LTS_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef FLEX_QOS_PHB2_MAP_TABLEMs
#define FLEX_QOS_PHB2_MAP_TABLEMs ("FLEX_QOS_PHB2_MAP_TABLEM")
#endif
#ifndef FLEX_QOS_PHB2_MAP_TABLE_SER_CONTROLRs
#define FLEX_QOS_PHB2_MAP_TABLE_SER_CONTROLRs ("FLEX_QOS_PHB2_MAP_TABLE_SER_CONTROLR")
#endif
#ifndef FLEX_QOS_PHB2_RAM_TM_CONTROLRs
#define FLEX_QOS_PHB2_RAM_TM_CONTROLRs ("FLEX_QOS_PHB2_RAM_TM_CONTROLR")
#endif
#ifndef FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef FLEX_QOS_PHB_BOTP_PROFILEMs
#define FLEX_QOS_PHB_BOTP_PROFILEMs ("FLEX_QOS_PHB_BOTP_PROFILEM")
#endif
#ifndef FLEX_QOS_PHB_BOTP_PROFILE_SER_CONTROLRs
#define FLEX_QOS_PHB_BOTP_PROFILE_SER_CONTROLRs ("FLEX_QOS_PHB_BOTP_PROFILE_SER_CONTROLR")
#endif
#ifndef FLEX_QOS_PHB_CNG_STRMs
#define FLEX_QOS_PHB_CNG_STRMs ("FLEX_QOS_PHB_CNG_STRM")
#endif
#ifndef FLEX_QOS_PHB_CTRL_POLICY_SWMs
#define FLEX_QOS_PHB_CTRL_POLICY_SWMs ("FLEX_QOS_PHB_CTRL_POLICY_SWM")
#endif
#ifndef FLEX_QOS_PHB_CTRL_POLICY_SW_SER_CONTROLRs
#define FLEX_QOS_PHB_CTRL_POLICY_SW_SER_CONTROLRs ("FLEX_QOS_PHB_CTRL_POLICY_SW_SER_CONTROLR")
#endif
#ifndef FLEX_QOS_PHB_CTRL_PRE_SELMs
#define FLEX_QOS_PHB_CTRL_PRE_SELMs ("FLEX_QOS_PHB_CTRL_PRE_SELM")
#endif
#ifndef FLEX_QOS_PHB_INT_CNMs
#define FLEX_QOS_PHB_INT_CNMs ("FLEX_QOS_PHB_INT_CNM")
#endif
#ifndef FLEX_QOS_PHB_INT_PRI_STRMs
#define FLEX_QOS_PHB_INT_PRI_STRMs ("FLEX_QOS_PHB_INT_PRI_STRM")
#endif
#ifndef FLEX_QOS_PHB_LTS_TCAM_CAM_TM_CONTROLRs
#define FLEX_QOS_PHB_LTS_TCAM_CAM_TM_CONTROLRs ("FLEX_QOS_PHB_LTS_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef FLEX_QOS_PHB_LTS_TCAM_DATA_ONLYMs
#define FLEX_QOS_PHB_LTS_TCAM_DATA_ONLYMs ("FLEX_QOS_PHB_LTS_TCAM_DATA_ONLYM")
#endif
#ifndef FLEX_QOS_PHB_LTS_TCAM_DATA_ONLY_SER_CONTROLRs
#define FLEX_QOS_PHB_LTS_TCAM_DATA_ONLY_SER_CONTROLRs ("FLEX_QOS_PHB_LTS_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef FLEX_QOS_PHB_LTS_TCAM_ONLYMs
#define FLEX_QOS_PHB_LTS_TCAM_ONLYMs ("FLEX_QOS_PHB_LTS_TCAM_ONLYM")
#endif
#ifndef FLEX_QOS_PHB_LTS_TCAM_ONLY_SER_CONTROLRs
#define FLEX_QOS_PHB_LTS_TCAM_ONLY_SER_CONTROLRs ("FLEX_QOS_PHB_LTS_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef FLEX_QOS_PHB_MAP_TABLEMs
#define FLEX_QOS_PHB_MAP_TABLEMs ("FLEX_QOS_PHB_MAP_TABLEM")
#endif
#ifndef FLEX_QOS_PHB_MAP_TABLE_SER_CONTROLRs
#define FLEX_QOS_PHB_MAP_TABLE_SER_CONTROLRs ("FLEX_QOS_PHB_MAP_TABLE_SER_CONTROLR")
#endif
#ifndef FLEX_QOS_PHB_RAM_TM_CONTROLRs
#define FLEX_QOS_PHB_RAM_TM_CONTROLRs ("FLEX_QOS_PHB_RAM_TM_CONTROLR")
#endif
#ifndef FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef FLEX_STATE_EGR_ACTION_PROFILE_IDs
#define FLEX_STATE_EGR_ACTION_PROFILE_IDs ("FLEX_STATE_EGR_ACTION_PROFILE_ID")
#endif
#ifndef FLEX_STATE_EGR_ACTION_PROFILE_INFOs
#define FLEX_STATE_EGR_ACTION_PROFILE_INFOs ("FLEX_STATE_EGR_ACTION_PROFILE_INFO")
#endif
#ifndef FLEX_STATE_EGR_BITP_PROFILEs
#define FLEX_STATE_EGR_BITP_PROFILEs ("FLEX_STATE_EGR_BITP_PROFILE")
#endif
#ifndef FLEX_STATE_EGR_ERROR_STATSs
#define FLEX_STATE_EGR_ERROR_STATSs ("FLEX_STATE_EGR_ERROR_STATS")
#endif
#ifndef FLEX_STATE_EGR_GROUP_ACTION_PROFILEs
#define FLEX_STATE_EGR_GROUP_ACTION_PROFILEs ("FLEX_STATE_EGR_GROUP_ACTION_PROFILE")
#endif
#ifndef FLEX_STATE_EGR_GROUP_ACTION_PROFILE_IDs
#define FLEX_STATE_EGR_GROUP_ACTION_PROFILE_IDs ("FLEX_STATE_EGR_GROUP_ACTION_PROFILE_ID")
#endif
#ifndef FLEX_STATE_EGR_OPERAND_PROFILEs
#define FLEX_STATE_EGR_OPERAND_PROFILEs ("FLEX_STATE_EGR_OPERAND_PROFILE")
#endif
#ifndef FLEX_STATE_EGR_OPERAND_PROFILE_IDs
#define FLEX_STATE_EGR_OPERAND_PROFILE_IDs ("FLEX_STATE_EGR_OPERAND_PROFILE_ID")
#endif
#ifndef FLEX_STATE_EGR_OPERAND_PROFILE_INFOs
#define FLEX_STATE_EGR_OPERAND_PROFILE_INFOs ("FLEX_STATE_EGR_OPERAND_PROFILE_INFO")
#endif
#ifndef FLEX_STATE_EGR_POOL_INFOs
#define FLEX_STATE_EGR_POOL_INFOs ("FLEX_STATE_EGR_POOL_INFO")
#endif
#ifndef FLEX_STATE_EGR_POOL_INFO_IDs
#define FLEX_STATE_EGR_POOL_INFO_IDs ("FLEX_STATE_EGR_POOL_INFO_ID")
#endif
#ifndef FLEX_STATE_EGR_RANGE_CHK_PROFILEs
#define FLEX_STATE_EGR_RANGE_CHK_PROFILEs ("FLEX_STATE_EGR_RANGE_CHK_PROFILE")
#endif
#ifndef FLEX_STATE_EGR_RANGE_CHK_PROFILE_IDs
#define FLEX_STATE_EGR_RANGE_CHK_PROFILE_IDs ("FLEX_STATE_EGR_RANGE_CHK_PROFILE_ID")
#endif
#ifndef FLEX_STATE_EGR_RANGE_CHK_PROFILE_INFOs
#define FLEX_STATE_EGR_RANGE_CHK_PROFILE_INFOs ("FLEX_STATE_EGR_RANGE_CHK_PROFILE_INFO")
#endif
#ifndef FLEX_STATE_EGR_STATSs
#define FLEX_STATE_EGR_STATSs ("FLEX_STATE_EGR_STATS")
#endif
#ifndef FLEX_STATE_EGR_TRIGGERs
#define FLEX_STATE_EGR_TRIGGERs ("FLEX_STATE_EGR_TRIGGER")
#endif
#ifndef FLEX_STATE_ING_1_BITP_PROFILEs
#define FLEX_STATE_ING_1_BITP_PROFILEs ("FLEX_STATE_ING_1_BITP_PROFILE")
#endif
#ifndef FLEX_STATE_ING_ACTION_PROFILE_IDs
#define FLEX_STATE_ING_ACTION_PROFILE_IDs ("FLEX_STATE_ING_ACTION_PROFILE_ID")
#endif
#ifndef FLEX_STATE_ING_ACTION_PROFILE_INFOs
#define FLEX_STATE_ING_ACTION_PROFILE_INFOs ("FLEX_STATE_ING_ACTION_PROFILE_INFO")
#endif
#ifndef FLEX_STATE_ING_BITP_PROFILEs
#define FLEX_STATE_ING_BITP_PROFILEs ("FLEX_STATE_ING_BITP_PROFILE")
#endif
#ifndef FLEX_STATE_ING_ERROR_STATSs
#define FLEX_STATE_ING_ERROR_STATSs ("FLEX_STATE_ING_ERROR_STATS")
#endif
#ifndef FLEX_STATE_ING_GROUP_ACTION_PROFILEs
#define FLEX_STATE_ING_GROUP_ACTION_PROFILEs ("FLEX_STATE_ING_GROUP_ACTION_PROFILE")
#endif
#ifndef FLEX_STATE_ING_GROUP_ACTION_PROFILE_IDs
#define FLEX_STATE_ING_GROUP_ACTION_PROFILE_IDs ("FLEX_STATE_ING_GROUP_ACTION_PROFILE_ID")
#endif
#ifndef FLEX_STATE_ING_OPERAND_PROFILEs
#define FLEX_STATE_ING_OPERAND_PROFILEs ("FLEX_STATE_ING_OPERAND_PROFILE")
#endif
#ifndef FLEX_STATE_ING_OPERAND_PROFILE_IDs
#define FLEX_STATE_ING_OPERAND_PROFILE_IDs ("FLEX_STATE_ING_OPERAND_PROFILE_ID")
#endif
#ifndef FLEX_STATE_ING_OPERAND_PROFILE_INFOs
#define FLEX_STATE_ING_OPERAND_PROFILE_INFOs ("FLEX_STATE_ING_OPERAND_PROFILE_INFO")
#endif
#ifndef FLEX_STATE_ING_POOL_INFOs
#define FLEX_STATE_ING_POOL_INFOs ("FLEX_STATE_ING_POOL_INFO")
#endif
#ifndef FLEX_STATE_ING_POOL_INFO_IDs
#define FLEX_STATE_ING_POOL_INFO_IDs ("FLEX_STATE_ING_POOL_INFO_ID")
#endif
#ifndef FLEX_STATE_ING_RANGE_CHK_PROFILEs
#define FLEX_STATE_ING_RANGE_CHK_PROFILEs ("FLEX_STATE_ING_RANGE_CHK_PROFILE")
#endif
#ifndef FLEX_STATE_ING_RANGE_CHK_PROFILE_IDs
#define FLEX_STATE_ING_RANGE_CHK_PROFILE_IDs ("FLEX_STATE_ING_RANGE_CHK_PROFILE_ID")
#endif
#ifndef FLEX_STATE_ING_RANGE_CHK_PROFILE_INFOs
#define FLEX_STATE_ING_RANGE_CHK_PROFILE_INFOs ("FLEX_STATE_ING_RANGE_CHK_PROFILE_INFO")
#endif
#ifndef FLEX_STATE_ING_STATSs
#define FLEX_STATE_ING_STATSs ("FLEX_STATE_ING_STATS")
#endif
#ifndef FLEX_STATE_ING_TRIGGERs
#define FLEX_STATE_ING_TRIGGERs ("FLEX_STATE_ING_TRIGGER")
#endif
#ifndef FLOWs
#define FLOWs ("FLOW")
#endif
#ifndef FLOWTRACKERs
#define FLOWTRACKERs ("FLOWTRACKER")
#endif
#ifndef FLOWTRACKER_GROUPs
#define FLOWTRACKER_GROUPs ("FLOWTRACKER_GROUP")
#endif
#ifndef FLOWTRACKER_GROUP_NOT_EXISTSs
#define FLOWTRACKER_GROUP_NOT_EXISTSs ("FLOWTRACKER_GROUP_NOT_EXISTS")
#endif
#ifndef FLOW_AGE_OUTs
#define FLOW_AGE_OUTs ("FLOW_AGE_OUT")
#endif
#ifndef FLOW_COUNTs
#define FLOW_COUNTs ("FLOW_COUNT")
#endif
#ifndef FLOW_CTRLs
#define FLOW_CTRLs ("FLOW_CTRL")
#endif
#ifndef FLOW_CTRL_EVENTSs
#define FLOW_CTRL_EVENTSs ("FLOW_CTRL_EVENTS")
#endif
#ifndef FLOW_CTRL_TYPEs
#define FLOW_CTRL_TYPEs ("FLOW_CTRL_TYPE")
#endif
#ifndef FLOW_CTRL_UCs
#define FLOW_CTRL_UCs ("FLOW_CTRL_UC")
#endif
#ifndef FLOW_ELEPHANTs
#define FLOW_ELEPHANTs ("FLOW_ELEPHANT")
#endif
#ifndef FLOW_HASH_ROTATE_BITSs
#define FLOW_HASH_ROTATE_BITSs ("FLOW_HASH_ROTATE_BITS")
#endif
#ifndef FLOW_HASH_SELECTs
#define FLOW_HASH_SELECTs ("FLOW_HASH_SELECT")
#endif
#ifndef FLOW_INSERT_FAILUREs
#define FLOW_INSERT_FAILUREs ("FLOW_INSERT_FAILURE")
#endif
#ifndef FLOW_INSERT_SUCCESSs
#define FLOW_INSERT_SUCCESSs ("FLOW_INSERT_SUCCESS")
#endif
#ifndef FLOW_KEY_CUSTOM_KEY_LOWERs
#define FLOW_KEY_CUSTOM_KEY_LOWERs ("FLOW_KEY_CUSTOM_KEY_LOWER")
#endif
#ifndef FLOW_KEY_CUSTOM_KEY_UPPERs
#define FLOW_KEY_CUSTOM_KEY_UPPERs ("FLOW_KEY_CUSTOM_KEY_UPPER")
#endif
#ifndef FLOW_KEY_DST_IPV4s
#define FLOW_KEY_DST_IPV4s ("FLOW_KEY_DST_IPV4")
#endif
#ifndef FLOW_KEY_DST_L4_PORTs
#define FLOW_KEY_DST_L4_PORTs ("FLOW_KEY_DST_L4_PORT")
#endif
#ifndef FLOW_KEY_ING_PORT_IDs
#define FLOW_KEY_ING_PORT_IDs ("FLOW_KEY_ING_PORT_ID")
#endif
#ifndef FLOW_KEY_INNER_DST_IPV4s
#define FLOW_KEY_INNER_DST_IPV4s ("FLOW_KEY_INNER_DST_IPV4")
#endif
#ifndef FLOW_KEY_INNER_DST_IPV6_LOWERs
#define FLOW_KEY_INNER_DST_IPV6_LOWERs ("FLOW_KEY_INNER_DST_IPV6_LOWER")
#endif
#ifndef FLOW_KEY_INNER_DST_IPV6_UPPERs
#define FLOW_KEY_INNER_DST_IPV6_UPPERs ("FLOW_KEY_INNER_DST_IPV6_UPPER")
#endif
#ifndef FLOW_KEY_INNER_DST_L4_PORTs
#define FLOW_KEY_INNER_DST_L4_PORTs ("FLOW_KEY_INNER_DST_L4_PORT")
#endif
#ifndef FLOW_KEY_INNER_IP_PROTOs
#define FLOW_KEY_INNER_IP_PROTOs ("FLOW_KEY_INNER_IP_PROTO")
#endif
#ifndef FLOW_KEY_INNER_SRC_IPV4s
#define FLOW_KEY_INNER_SRC_IPV4s ("FLOW_KEY_INNER_SRC_IPV4")
#endif
#ifndef FLOW_KEY_INNER_SRC_IPV6_LOWERs
#define FLOW_KEY_INNER_SRC_IPV6_LOWERs ("FLOW_KEY_INNER_SRC_IPV6_LOWER")
#endif
#ifndef FLOW_KEY_INNER_SRC_IPV6_UPPERs
#define FLOW_KEY_INNER_SRC_IPV6_UPPERs ("FLOW_KEY_INNER_SRC_IPV6_UPPER")
#endif
#ifndef FLOW_KEY_INNER_SRC_L4_PORTs
#define FLOW_KEY_INNER_SRC_L4_PORTs ("FLOW_KEY_INNER_SRC_L4_PORT")
#endif
#ifndef FLOW_KEY_IP_PROTOs
#define FLOW_KEY_IP_PROTOs ("FLOW_KEY_IP_PROTO")
#endif
#ifndef FLOW_KEY_SRC_IPV4s
#define FLOW_KEY_SRC_IPV4s ("FLOW_KEY_SRC_IPV4")
#endif
#ifndef FLOW_KEY_SRC_L4_PORTs
#define FLOW_KEY_SRC_L4_PORTs ("FLOW_KEY_SRC_L4_PORT")
#endif
#ifndef FLOW_KEY_VNIDs
#define FLOW_KEY_VNIDs ("FLOW_KEY_VNID")
#endif
#ifndef FLOW_LABELs
#define FLOW_LABELs ("FLOW_LABEL")
#endif
#ifndef FLOW_LIMITs
#define FLOW_LIMITs ("FLOW_LIMIT")
#endif
#ifndef FLOW_SET_SIZEs
#define FLOW_SET_SIZEs ("FLOW_SET_SIZE")
#endif
#ifndef FLOW_SET_SIZE_0s
#define FLOW_SET_SIZE_0s ("FLOW_SET_SIZE_0")
#endif
#ifndef FLOW_SET_SIZE_1024s
#define FLOW_SET_SIZE_1024s ("FLOW_SET_SIZE_1024")
#endif
#ifndef FLOW_SET_SIZE_16384s
#define FLOW_SET_SIZE_16384s ("FLOW_SET_SIZE_16384")
#endif
#ifndef FLOW_SET_SIZE_2048s
#define FLOW_SET_SIZE_2048s ("FLOW_SET_SIZE_2048")
#endif
#ifndef FLOW_SET_SIZE_256s
#define FLOW_SET_SIZE_256s ("FLOW_SET_SIZE_256")
#endif
#ifndef FLOW_SET_SIZE_32768s
#define FLOW_SET_SIZE_32768s ("FLOW_SET_SIZE_32768")
#endif
#ifndef FLOW_SET_SIZE_4096s
#define FLOW_SET_SIZE_4096s ("FLOW_SET_SIZE_4096")
#endif
#ifndef FLOW_SET_SIZE_512s
#define FLOW_SET_SIZE_512s ("FLOW_SET_SIZE_512")
#endif
#ifndef FLOW_SET_SIZE_8192s
#define FLOW_SET_SIZE_8192s ("FLOW_SET_SIZE_8192")
#endif
#ifndef FLOW_START_TIMESTAMPs
#define FLOW_START_TIMESTAMPs ("FLOW_START_TIMESTAMP")
#endif
#ifndef FLOW_START_TIMESTAMP_ENABLEs
#define FLOW_START_TIMESTAMP_ENABLEs ("FLOW_START_TIMESTAMP_ENABLE")
#endif
#ifndef FLOW_START_TIMESTAMP_ENABLE_OPERs
#define FLOW_START_TIMESTAMP_ENABLE_OPERs ("FLOW_START_TIMESTAMP_ENABLE_OPER")
#endif
#ifndef FMT_ALPM_ENTRY_DATAs
#define FMT_ALPM_ENTRY_DATAs ("FMT_ALPM_ENTRY_DATA")
#endif
#ifndef FORWARDs
#define FORWARDs ("FORWARD")
#endif
#ifndef FORWARDING_CONTAINER_1_BYTEs
#define FORWARDING_CONTAINER_1_BYTEs ("FORWARDING_CONTAINER_1_BYTE")
#endif
#ifndef FORWARDING_CONTAINER_2_BYTEs
#define FORWARDING_CONTAINER_2_BYTEs ("FORWARDING_CONTAINER_2_BYTE")
#endif
#ifndef FORWARDING_CONTAINER_4_BYTEs
#define FORWARDING_CONTAINER_4_BYTEs ("FORWARDING_CONTAINER_4_BYTE")
#endif
#ifndef FORWARDING_PLANE_RESETs
#define FORWARDING_PLANE_RESETs ("FORWARDING_PLANE_RESET")
#endif
#ifndef FP_COMPRESSION_INDEX_REMAP_0s
#define FP_COMPRESSION_INDEX_REMAP_0s ("FP_COMPRESSION_INDEX_REMAP_0")
#endif
#ifndef FP_COMPRESSION_INDEX_REMAP_0_IDs
#define FP_COMPRESSION_INDEX_REMAP_0_IDs ("FP_COMPRESSION_INDEX_REMAP_0_ID")
#endif
#ifndef FP_COMPRESSION_INDEX_REMAP_1s
#define FP_COMPRESSION_INDEX_REMAP_1s ("FP_COMPRESSION_INDEX_REMAP_1")
#endif
#ifndef FP_COMPRESSION_INDEX_REMAP_1_IDs
#define FP_COMPRESSION_INDEX_REMAP_1_IDs ("FP_COMPRESSION_INDEX_REMAP_1_ID")
#endif
#ifndef FP_COMPRESSION_INDEX_REMAP_2s
#define FP_COMPRESSION_INDEX_REMAP_2s ("FP_COMPRESSION_INDEX_REMAP_2")
#endif
#ifndef FP_COMPRESSION_INDEX_REMAP_2_IDs
#define FP_COMPRESSION_INDEX_REMAP_2_IDs ("FP_COMPRESSION_INDEX_REMAP_2_ID")
#endif
#ifndef FP_COMPRESSION_INDEX_REMAP_3s
#define FP_COMPRESSION_INDEX_REMAP_3s ("FP_COMPRESSION_INDEX_REMAP_3")
#endif
#ifndef FP_COMPRESSION_INDEX_REMAP_3_IDs
#define FP_COMPRESSION_INDEX_REMAP_3_IDs ("FP_COMPRESSION_INDEX_REMAP_3_ID")
#endif
#ifndef FP_COMPRESSION_MATCH_REMAP_0s
#define FP_COMPRESSION_MATCH_REMAP_0s ("FP_COMPRESSION_MATCH_REMAP_0")
#endif
#ifndef FP_COMPRESSION_MATCH_REMAP_0_IDs
#define FP_COMPRESSION_MATCH_REMAP_0_IDs ("FP_COMPRESSION_MATCH_REMAP_0_ID")
#endif
#ifndef FP_COMPRESSION_MATCH_REMAP_1s
#define FP_COMPRESSION_MATCH_REMAP_1s ("FP_COMPRESSION_MATCH_REMAP_1")
#endif
#ifndef FP_COMPRESSION_MATCH_REMAP_1_IDs
#define FP_COMPRESSION_MATCH_REMAP_1_IDs ("FP_COMPRESSION_MATCH_REMAP_1_ID")
#endif
#ifndef FP_COMPRESSION_OPERMODE_PIPEUNIQUEs
#define FP_COMPRESSION_OPERMODE_PIPEUNIQUEs ("FP_COMPRESSION_OPERMODE_PIPEUNIQUE")
#endif
#ifndef FP_COMPRESSION_RANGE_CHECKs
#define FP_COMPRESSION_RANGE_CHECKs ("FP_COMPRESSION_RANGE_CHECK")
#endif
#ifndef FP_COMPRESSION_RANGE_CHECK_GROUPs
#define FP_COMPRESSION_RANGE_CHECK_GROUPs ("FP_COMPRESSION_RANGE_CHECK_GROUP")
#endif
#ifndef FP_COMPRESSION_RANGE_CHECK_GROUP_IDs
#define FP_COMPRESSION_RANGE_CHECK_GROUP_IDs ("FP_COMPRESSION_RANGE_CHECK_GROUP_ID")
#endif
#ifndef FP_COMPRESSION_RANGE_CHECK_IDs
#define FP_COMPRESSION_RANGE_CHECK_IDs ("FP_COMPRESSION_RANGE_CHECK_ID")
#endif
#ifndef FP_CONFIGs
#define FP_CONFIGs ("FP_CONFIG")
#endif
#ifndef FP_DESTINATION_COS_Q_MAPs
#define FP_DESTINATION_COS_Q_MAPs ("FP_DESTINATION_COS_Q_MAP")
#endif
#ifndef FP_DESTINATION_COS_Q_MAP_IDs
#define FP_DESTINATION_COS_Q_MAP_IDs ("FP_DESTINATION_COS_Q_MAP_ID")
#endif
#ifndef FP_DESTINATION_COS_Q_STRENGTH_PROFILEs
#define FP_DESTINATION_COS_Q_STRENGTH_PROFILEs ("FP_DESTINATION_COS_Q_STRENGTH_PROFILE")
#endif
#ifndef FP_DESTINATION_COS_Q_STRENGTH_PROFILE_IDs
#define FP_DESTINATION_COS_Q_STRENGTH_PROFILE_IDs ("FP_DESTINATION_COS_Q_STRENGTH_PROFILE_ID")
#endif
#ifndef FP_EGR_OPERMODE_PIPEUNIQUEs
#define FP_EGR_OPERMODE_PIPEUNIQUEs ("FP_EGR_OPERMODE_PIPEUNIQUE")
#endif
#ifndef FP_EM_OPERMODE_PIPEUNIQUEs
#define FP_EM_OPERMODE_PIPEUNIQUEs ("FP_EM_OPERMODE_PIPEUNIQUE")
#endif
#ifndef FP_INGs
#define FP_INGs ("FP_ING")
#endif
#ifndef FP_ING_COMP_DST_IP4_ONLYs
#define FP_ING_COMP_DST_IP4_ONLYs ("FP_ING_COMP_DST_IP4_ONLY")
#endif
#ifndef FP_ING_COMP_DST_IP6_ONLYs
#define FP_ING_COMP_DST_IP6_ONLYs ("FP_ING_COMP_DST_IP6_ONLY")
#endif
#ifndef FP_ING_COMP_SRC_IP4_ONLYs
#define FP_ING_COMP_SRC_IP4_ONLYs ("FP_ING_COMP_SRC_IP4_ONLY")
#endif
#ifndef FP_ING_COMP_SRC_IP6_ONLYs
#define FP_ING_COMP_SRC_IP6_ONLYs ("FP_ING_COMP_SRC_IP6_ONLY")
#endif
#ifndef FP_ING_COS_Q_INT_PRI_MAPs
#define FP_ING_COS_Q_INT_PRI_MAPs ("FP_ING_COS_Q_INT_PRI_MAP")
#endif
#ifndef FP_ING_COS_Q_INT_PRI_MAP_IDs
#define FP_ING_COS_Q_INT_PRI_MAP_IDs ("FP_ING_COS_Q_INT_PRI_MAP_ID")
#endif
#ifndef FP_ING_COS_Q_MAPs
#define FP_ING_COS_Q_MAPs ("FP_ING_COS_Q_MAP")
#endif
#ifndef FP_ING_COS_Q_MAP_IDs
#define FP_ING_COS_Q_MAP_IDs ("FP_ING_COS_Q_MAP_ID")
#endif
#ifndef FP_ING_COS_Q_STRENGTH_PROFILEs
#define FP_ING_COS_Q_STRENGTH_PROFILEs ("FP_ING_COS_Q_STRENGTH_PROFILE")
#endif
#ifndef FP_ING_COS_Q_STRENGTH_PROFILE_IDs
#define FP_ING_COS_Q_STRENGTH_PROFILE_IDs ("FP_ING_COS_Q_STRENGTH_PROFILE_ID")
#endif
#ifndef FP_ING_MANUAL_COMPs
#define FP_ING_MANUAL_COMPs ("FP_ING_MANUAL_COMP")
#endif
#ifndef FP_ING_MASKs
#define FP_ING_MASKs ("FP_ING_MASK")
#endif
#ifndef FP_ING_OPERMODEs
#define FP_ING_OPERMODEs ("FP_ING_OPERMODE")
#endif
#ifndef FP_ING_RANGE_CHECK_OPERMODE_PIPEUNIQUEs
#define FP_ING_RANGE_CHECK_OPERMODE_PIPEUNIQUEs ("FP_ING_RANGE_CHECK_OPERMODE_PIPEUNIQUE")
#endif
#ifndef FP_ING_SEEDs
#define FP_ING_SEEDs ("FP_ING_SEED")
#endif
#ifndef FP_METER_ACTION_SETs
#define FP_METER_ACTION_SETs ("FP_METER_ACTION_SET")
#endif
#ifndef FP_VLAN_OPERMODE_PIPEUNIQUEs
#define FP_VLAN_OPERMODE_PIPEUNIQUEs ("FP_VLAN_OPERMODE_PIPEUNIQUE")
#endif
#ifndef FRACTIONAL_DIVISORs
#define FRACTIONAL_DIVISORs ("FRACTIONAL_DIVISOR")
#endif
#ifndef FRAGMENT_ID_MASKs
#define FRAGMENT_ID_MASKs ("FRAGMENT_ID_MASK")
#endif
#ifndef FT_COMMANDMs
#define FT_COMMANDMs ("FT_COMMANDM")
#endif
#ifndef FT_GLOBAL_TABLE_CNTMs
#define FT_GLOBAL_TABLE_CNTMs ("FT_GLOBAL_TABLE_CNTM")
#endif
#ifndef FT_GLOBAL_TABLE_CONFIGMs
#define FT_GLOBAL_TABLE_CONFIGMs ("FT_GLOBAL_TABLE_CONFIGM")
#endif
#ifndef FT_GROUP_ID_MUX_BITP_PROFILEMs
#define FT_GROUP_ID_MUX_BITP_PROFILEMs ("FT_GROUP_ID_MUX_BITP_PROFILEM")
#endif
#ifndef FT_GROUP_TABLE_CNTMs
#define FT_GROUP_TABLE_CNTMs ("FT_GROUP_TABLE_CNTM")
#endif
#ifndef FT_GROUP_TABLE_CONFIGMs
#define FT_GROUP_TABLE_CONFIGMs ("FT_GROUP_TABLE_CONFIGM")
#endif
#ifndef FT_HITBITMs
#define FT_HITBITMs ("FT_HITBITM")
#endif
#ifndef FWD_TYPEs
#define FWD_TYPEs ("FWD_TYPE")
#endif
#ifndef FW_CRC_VERIFYs
#define FW_CRC_VERIFYs ("FW_CRC_VERIFY")
#endif
#ifndef FW_LOAD_METHODs
#define FW_LOAD_METHODs ("FW_LOAD_METHOD")
#endif
#ifndef FW_LOAD_VERIFYs
#define FW_LOAD_VERIFYs ("FW_LOAD_VERIFY")
#endif
#ifndef GAL_LABELs
#define GAL_LABELs ("GAL_LABEL")
#endif
#ifndef GCM_AES_128s
#define GCM_AES_128s ("GCM_AES_128")
#endif
#ifndef GCM_AES_256s
#define GCM_AES_256s ("GCM_AES_256")
#endif
#ifndef GCM_AES_XPN_128s
#define GCM_AES_XPN_128s ("GCM_AES_XPN_128")
#endif
#ifndef GCM_AES_XPN_256s
#define GCM_AES_XPN_256s ("GCM_AES_XPN_256")
#endif
#ifndef GCS_REPORTs
#define GCS_REPORTs ("GCS_REPORT")
#endif
#ifndef GLOBALs
#define GLOBALs ("GLOBAL")
#endif
#ifndef GLOBAL_HEADROOMs
#define GLOBAL_HEADROOMs ("GLOBAL_HEADROOM")
#endif
#ifndef GLOBAL_PIPE_AWAREs
#define GLOBAL_PIPE_AWAREs ("GLOBAL_PIPE_AWARE")
#endif
#ifndef GPIO_AUX_SELRs
#define GPIO_AUX_SELRs ("GPIO_AUX_SELR")
#endif
#ifndef GPIO_DATA_INRs
#define GPIO_DATA_INRs ("GPIO_DATA_INR")
#endif
#ifndef GPIO_DATA_OUTRs
#define GPIO_DATA_OUTRs ("GPIO_DATA_OUTR")
#endif
#ifndef GPIO_INIT_VALRs
#define GPIO_INIT_VALRs ("GPIO_INIT_VALR")
#endif
#ifndef GPIO_INT_CLRRs
#define GPIO_INT_CLRRs ("GPIO_INT_CLRR")
#endif
#ifndef GPIO_INT_DERs
#define GPIO_INT_DERs ("GPIO_INT_DER")
#endif
#ifndef GPIO_INT_EDGERs
#define GPIO_INT_EDGERs ("GPIO_INT_EDGER")
#endif
#ifndef GPIO_INT_MSKRs
#define GPIO_INT_MSKRs ("GPIO_INT_MSKR")
#endif
#ifndef GPIO_INT_MSTATRs
#define GPIO_INT_MSTATRs ("GPIO_INT_MSTATR")
#endif
#ifndef GPIO_INT_STATRs
#define GPIO_INT_STATRs ("GPIO_INT_STATR")
#endif
#ifndef GPIO_INT_TYPERs
#define GPIO_INT_TYPERs ("GPIO_INT_TYPER")
#endif
#ifndef GPIO_OUT_ENRs
#define GPIO_OUT_ENRs ("GPIO_OUT_ENR")
#endif
#ifndef GPIO_PAD_RESRs
#define GPIO_PAD_RESRs ("GPIO_PAD_RESR")
#endif
#ifndef GPIO_PRB_ENABLERs
#define GPIO_PRB_ENABLERs ("GPIO_PRB_ENABLER")
#endif
#ifndef GPIO_PRB_OERs
#define GPIO_PRB_OERs ("GPIO_PRB_OER")
#endif
#ifndef GPIO_RES_ENRs
#define GPIO_RES_ENRs ("GPIO_RES_ENR")
#endif
#ifndef GPIO_TEST_ENABLERs
#define GPIO_TEST_ENABLERs ("GPIO_TEST_ENABLER")
#endif
#ifndef GPIO_TEST_INPUTRs
#define GPIO_TEST_INPUTRs ("GPIO_TEST_INPUTR")
#endif
#ifndef GPIO_TEST_OUTPUTRs
#define GPIO_TEST_OUTPUTRs ("GPIO_TEST_OUTPUTR")
#endif
#ifndef GREs
#define GREs ("GRE")
#endif
#ifndef GREATERs
#define GREATERs ("GREATER")
#endif
#ifndef GREEN_DROPs
#define GREEN_DROPs ("GREEN_DROP")
#endif
#ifndef GREEN_OFFSET_EGRs
#define GREEN_OFFSET_EGRs ("GREEN_OFFSET_EGR")
#endif
#ifndef GREEN_OFFSET_INGs
#define GREEN_OFFSET_INGs ("GREEN_OFFSET_ING")
#endif
#ifndef GRE_HEADERs
#define GRE_HEADERs ("GRE_HEADER")
#endif
#ifndef GROUPs
#define GROUPs ("GROUP")
#endif
#ifndef GROUP_CNTs
#define GROUP_CNTs ("GROUP_CNT")
#endif
#ifndef GROUP_MAPs
#define GROUP_MAPs ("GROUP_MAP")
#endif
#ifndef GROUP_NOT_PRESENTs
#define GROUP_NOT_PRESENTs ("GROUP_NOT_PRESENT")
#endif
#ifndef HARDWAREs
#define HARDWAREs ("HARDWARE")
#endif
#ifndef HARDWARE_LEARNs
#define HARDWARE_LEARNs ("HARDWARE_LEARN")
#endif
#ifndef HARDWARE_LEARN_OPERs
#define HARDWARE_LEARN_OPERs ("HARDWARE_LEARN_OPER")
#endif
#ifndef HASHs
#define HASHs ("HASH")
#endif
#ifndef HASH0_INSTANCE0s
#define HASH0_INSTANCE0s ("HASH0_INSTANCE0")
#endif
#ifndef HASH0_INSTANCE1s
#define HASH0_INSTANCE1s ("HASH0_INSTANCE1")
#endif
#ifndef HASH1_INSTANCE0s
#define HASH1_INSTANCE0s ("HASH1_INSTANCE0")
#endif
#ifndef HASH1_INSTANCE1s
#define HASH1_INSTANCE1s ("HASH1_INSTANCE1")
#endif
#ifndef HASH_A0_HIs
#define HASH_A0_HIs ("HASH_A0_HI")
#endif
#ifndef HASH_A0_LOs
#define HASH_A0_LOs ("HASH_A0_LO")
#endif
#ifndef HASH_A1_HIs
#define HASH_A1_HIs ("HASH_A1_HI")
#endif
#ifndef HASH_A1_LOs
#define HASH_A1_LOs ("HASH_A1_LO")
#endif
#ifndef HASH_ALGs
#define HASH_ALGs ("HASH_ALG")
#endif
#ifndef HASH_B0_HIs
#define HASH_B0_HIs ("HASH_B0_HI")
#endif
#ifndef HASH_B0_LOs
#define HASH_B0_LOs ("HASH_B0_LO")
#endif
#ifndef HASH_B1_HIs
#define HASH_B1_HIs ("HASH_B1_HI")
#endif
#ifndef HASH_B1_LOs
#define HASH_B1_LOs ("HASH_B1_LO")
#endif
#ifndef HASH_C0_HIs
#define HASH_C0_HIs ("HASH_C0_HI")
#endif
#ifndef HASH_C0_LOs
#define HASH_C0_LOs ("HASH_C0_LO")
#endif
#ifndef HASH_C1_HIs
#define HASH_C1_HIs ("HASH_C1_HI")
#endif
#ifndef HASH_C1_LOs
#define HASH_C1_LOs ("HASH_C1_LO")
#endif
#ifndef HASH_FLOW_ID_SRCs
#define HASH_FLOW_ID_SRCs ("HASH_FLOW_ID_SRC")
#endif
#ifndef HASH_FLOW_ID_SRC_FAILOVERs
#define HASH_FLOW_ID_SRC_FAILOVERs ("HASH_FLOW_ID_SRC_FAILOVER")
#endif
#ifndef HASH_FLOW_ID_SRC_NONUCs
#define HASH_FLOW_ID_SRC_NONUCs ("HASH_FLOW_ID_SRC_NONUC")
#endif
#ifndef HASH_FLOW_ID_SRC_SYSTEMs
#define HASH_FLOW_ID_SRC_SYSTEMs ("HASH_FLOW_ID_SRC_SYSTEM")
#endif
#ifndef HASH_FLOW_ID_SRC_SYSTEM_FAILOVERs
#define HASH_FLOW_ID_SRC_SYSTEM_FAILOVERs ("HASH_FLOW_ID_SRC_SYSTEM_FAILOVER")
#endif
#ifndef HASH_FLOW_ID_SRC_UCs
#define HASH_FLOW_ID_SRC_UCs ("HASH_FLOW_ID_SRC_UC")
#endif
#ifndef HASH_INSTANCEs
#define HASH_INSTANCEs ("HASH_INSTANCE")
#endif
#ifndef HASH_INSTANCE_FAILOVERs
#define HASH_INSTANCE_FAILOVERs ("HASH_INSTANCE_FAILOVER")
#endif
#ifndef HASH_INSTANCE_NONUCs
#define HASH_INSTANCE_NONUCs ("HASH_INSTANCE_NONUC")
#endif
#ifndef HASH_INSTANCE_SYSTEMs
#define HASH_INSTANCE_SYSTEMs ("HASH_INSTANCE_SYSTEM")
#endif
#ifndef HASH_INSTANCE_SYSTEM_FAILOVERs
#define HASH_INSTANCE_SYSTEM_FAILOVERs ("HASH_INSTANCE_SYSTEM_FAILOVER")
#endif
#ifndef HASH_INSTANCE_UCs
#define HASH_INSTANCE_UCs ("HASH_INSTANCE_UC")
#endif
#ifndef HASH_MASKs
#define HASH_MASKs ("HASH_MASK")
#endif
#ifndef HASH_TABLE_INSTANCEs
#define HASH_TABLE_INSTANCEs ("HASH_TABLE_INSTANCE")
#endif
#ifndef HASH_USE_HIGIG3_ENTROPY_NONUCs
#define HASH_USE_HIGIG3_ENTROPY_NONUCs ("HASH_USE_HIGIG3_ENTROPY_NONUC")
#endif
#ifndef HEADER_TYPEs
#define HEADER_TYPEs ("HEADER_TYPE")
#endif
#ifndef HEADROOM_CELLSs
#define HEADROOM_CELLSs ("HEADROOM_CELLS")
#endif
#ifndef HEADROOM_LIMIT_AUTOs
#define HEADROOM_LIMIT_AUTOs ("HEADROOM_LIMIT_AUTO")
#endif
#ifndef HEADROOM_LIMIT_CELLSs
#define HEADROOM_LIMIT_CELLSs ("HEADROOM_LIMIT_CELLS")
#endif
#ifndef HEADROOM_LIMIT_CELLS_OPERs
#define HEADROOM_LIMIT_CELLS_OPERs ("HEADROOM_LIMIT_CELLS_OPER")
#endif
#ifndef HEADROOM_POOLs
#define HEADROOM_POOLs ("HEADROOM_POOL")
#endif
#ifndef HEADROOM_POOL_INDEXs
#define HEADROOM_POOL_INDEXs ("HEADROOM_POOL_INDEX")
#endif
#ifndef HEADROOM_USAGE_CELLSs
#define HEADROOM_USAGE_CELLSs ("HEADROOM_USAGE_CELLS")
#endif
#ifndef HIGHEST_DROP_CODEs
#define HIGHEST_DROP_CODEs ("HIGHEST_DROP_CODE")
#endif
#ifndef HIGHEST_DROP_CODE_MASKs
#define HIGHEST_DROP_CODE_MASKs ("HIGHEST_DROP_CODE_MASK")
#endif
#ifndef HIGH_CNG_LIMIT_CELLSs
#define HIGH_CNG_LIMIT_CELLSs ("HIGH_CNG_LIMIT_CELLS")
#endif
#ifndef HIGH_CONGESTIONs
#define HIGH_CONGESTIONs ("HIGH_CONGESTION")
#endif
#ifndef HIGH_SEVERITY_ERRs
#define HIGH_SEVERITY_ERRs ("HIGH_SEVERITY_ERR")
#endif
#ifndef HIGH_SEVERITY_ERR_CNTs
#define HIGH_SEVERITY_ERR_CNTs ("HIGH_SEVERITY_ERR_CNT")
#endif
#ifndef HIGH_SEVERITY_ERR_INTERVALs
#define HIGH_SEVERITY_ERR_INTERVALs ("HIGH_SEVERITY_ERR_INTERVAL")
#endif
#ifndef HIGH_SEVERITY_ERR_SUPPRESSIONs
#define HIGH_SEVERITY_ERR_SUPPRESSIONs ("HIGH_SEVERITY_ERR_SUPPRESSION")
#endif
#ifndef HIGH_SEVERITY_ERR_THRESHOLDs
#define HIGH_SEVERITY_ERR_THRESHOLDs ("HIGH_SEVERITY_ERR_THRESHOLD")
#endif
#ifndef HIGH_WATERMARK_CELL_USAGEs
#define HIGH_WATERMARK_CELL_USAGEs ("HIGH_WATERMARK_CELL_USAGE")
#endif
#ifndef HIGH_WATERMARK_CLEAR_ON_READs
#define HIGH_WATERMARK_CLEAR_ON_READs ("HIGH_WATERMARK_CLEAR_ON_READ")
#endif
#ifndef HIGH_WATERMARK_TRACKs
#define HIGH_WATERMARK_TRACKs ("HIGH_WATERMARK_TRACK")
#endif
#ifndef HIGIG3s
#define HIGIG3s ("HIGIG3")
#endif
#ifndef HIGIG3_BASE_HDRs
#define HIGIG3_BASE_HDRs ("HIGIG3_BASE_HDR")
#endif
#ifndef HIGIG3_ETHERTYPEs
#define HIGIG3_ETHERTYPEs ("HIGIG3_ETHERTYPE")
#endif
#ifndef HIGIG3_ETHERTYPE_MASKs
#define HIGIG3_ETHERTYPE_MASKs ("HIGIG3_ETHERTYPE_MASK")
#endif
#ifndef HIT_MODEs
#define HIT_MODEs ("HIT_MODE")
#endif
#ifndef HOP_LIMITs
#define HOP_LIMITs ("HOP_LIMIT")
#endif
#ifndef HOST_MEMs
#define HOST_MEMs ("HOST_MEM")
#endif
#ifndef HOST_MEM_OPERs
#define HOST_MEM_OPERs ("HOST_MEM_OPER")
#endif
#ifndef HULL_MODEs
#define HULL_MODEs ("HULL_MODE")
#endif
#ifndef HVE_CMD_MERGE_BITP_PROFILEMs
#define HVE_CMD_MERGE_BITP_PROFILEMs ("HVE_CMD_MERGE_BITP_PROFILEM")
#endif
#ifndef HVE_CMD_MERGE_BOTP_PROFILEMs
#define HVE_CMD_MERGE_BOTP_PROFILEMs ("HVE_CMD_MERGE_BOTP_PROFILEM")
#endif
#ifndef HVE_CMD_MERGE_CTRL_PRE_SELMs
#define HVE_CMD_MERGE_CTRL_PRE_SELMs ("HVE_CMD_MERGE_CTRL_PRE_SELM")
#endif
#ifndef HW_FAULTs
#define HW_FAULTs ("HW_FAULT")
#endif
#ifndef HW_FAULT_CNTs
#define HW_FAULT_CNTs ("HW_FAULT_CNT")
#endif
#ifndef HW_UPDATEs
#define HW_UPDATEs ("HW_UPDATE")
#endif
#ifndef ICFG_CHIP_LP_INTR_ENABLE_REG0Rs
#define ICFG_CHIP_LP_INTR_ENABLE_REG0Rs ("ICFG_CHIP_LP_INTR_ENABLE_REG0R")
#endif
#ifndef ICFG_CHIP_LP_INTR_ENABLE_REG1Rs
#define ICFG_CHIP_LP_INTR_ENABLE_REG1Rs ("ICFG_CHIP_LP_INTR_ENABLE_REG1R")
#endif
#ifndef ICFG_CHIP_LP_INTR_ENABLE_REG2Rs
#define ICFG_CHIP_LP_INTR_ENABLE_REG2Rs ("ICFG_CHIP_LP_INTR_ENABLE_REG2R")
#endif
#ifndef ICFG_CHIP_LP_INTR_ENABLE_REG3Rs
#define ICFG_CHIP_LP_INTR_ENABLE_REG3Rs ("ICFG_CHIP_LP_INTR_ENABLE_REG3R")
#endif
#ifndef ICFG_CHIP_LP_INTR_ENABLE_REGRs
#define ICFG_CHIP_LP_INTR_ENABLE_REGRs ("ICFG_CHIP_LP_INTR_ENABLE_REGR")
#endif
#ifndef ICFG_CHIP_LP_INTR_RAW_STATUS_REG0Rs
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG0Rs ("ICFG_CHIP_LP_INTR_RAW_STATUS_REG0R")
#endif
#ifndef ICFG_CHIP_LP_INTR_RAW_STATUS_REG1Rs
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG1Rs ("ICFG_CHIP_LP_INTR_RAW_STATUS_REG1R")
#endif
#ifndef ICFG_CHIP_LP_INTR_RAW_STATUS_REG2Rs
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG2Rs ("ICFG_CHIP_LP_INTR_RAW_STATUS_REG2R")
#endif
#ifndef ICFG_CHIP_LP_INTR_RAW_STATUS_REG3Rs
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG3Rs ("ICFG_CHIP_LP_INTR_RAW_STATUS_REG3R")
#endif
#ifndef ICFG_CHIP_LP_INTR_RAW_STATUS_REGRs
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REGRs ("ICFG_CHIP_LP_INTR_RAW_STATUS_REGR")
#endif
#ifndef ICFG_CHIP_LP_INTR_STATUS_REG0Rs
#define ICFG_CHIP_LP_INTR_STATUS_REG0Rs ("ICFG_CHIP_LP_INTR_STATUS_REG0R")
#endif
#ifndef ICFG_CHIP_LP_INTR_STATUS_REG1Rs
#define ICFG_CHIP_LP_INTR_STATUS_REG1Rs ("ICFG_CHIP_LP_INTR_STATUS_REG1R")
#endif
#ifndef ICFG_CHIP_LP_INTR_STATUS_REG2Rs
#define ICFG_CHIP_LP_INTR_STATUS_REG2Rs ("ICFG_CHIP_LP_INTR_STATUS_REG2R")
#endif
#ifndef ICFG_CHIP_LP_INTR_STATUS_REG3Rs
#define ICFG_CHIP_LP_INTR_STATUS_REG3Rs ("ICFG_CHIP_LP_INTR_STATUS_REG3R")
#endif
#ifndef ICFG_CHIP_LP_INTR_STATUS_REGRs
#define ICFG_CHIP_LP_INTR_STATUS_REGRs ("ICFG_CHIP_LP_INTR_STATUS_REGR")
#endif
#ifndef ICFG_CMIC_RCPU_SW_PROG_INTRRs
#define ICFG_CMIC_RCPU_SW_PROG_INTRRs ("ICFG_CMIC_RCPU_SW_PROG_INTRR")
#endif
#ifndef ICFG_CMIC_RCPU_SW_PROG_INTR_CLRRs
#define ICFG_CMIC_RCPU_SW_PROG_INTR_CLRRs ("ICFG_CMIC_RCPU_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_CMIC_RCPU_SW_PROG_INTR_SETRs
#define ICFG_CMIC_RCPU_SW_PROG_INTR_SETRs ("ICFG_CMIC_RCPU_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_CORTEXM0_SW_PROG_INTRRs
#define ICFG_CORTEXM0_SW_PROG_INTRRs ("ICFG_CORTEXM0_SW_PROG_INTRR")
#endif
#ifndef ICFG_CORTEXM0_SW_PROG_INTR_CLRRs
#define ICFG_CORTEXM0_SW_PROG_INTR_CLRRs ("ICFG_CORTEXM0_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_CORTEXM0_SW_PROG_INTR_SETRs
#define ICFG_CORTEXM0_SW_PROG_INTR_SETRs ("ICFG_CORTEXM0_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_CORTEXM0_U0_SW_PROG_INTRRs
#define ICFG_CORTEXM0_U0_SW_PROG_INTRRs ("ICFG_CORTEXM0_U0_SW_PROG_INTRR")
#endif
#ifndef ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRRs
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRRs ("ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_CORTEXM0_U0_SW_PROG_INTR_SETRs
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_SETRs ("ICFG_CORTEXM0_U0_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_CORTEXM0_U1_SW_PROG_INTRRs
#define ICFG_CORTEXM0_U1_SW_PROG_INTRRs ("ICFG_CORTEXM0_U1_SW_PROG_INTRR")
#endif
#ifndef ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRRs
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRRs ("ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_CORTEXM0_U1_SW_PROG_INTR_SETRs
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_SETRs ("ICFG_CORTEXM0_U1_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_CORTEXM0_U2_SW_PROG_INTRRs
#define ICFG_CORTEXM0_U2_SW_PROG_INTRRs ("ICFG_CORTEXM0_U2_SW_PROG_INTRR")
#endif
#ifndef ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRRs
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRRs ("ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_CORTEXM0_U2_SW_PROG_INTR_SETRs
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_SETRs ("ICFG_CORTEXM0_U2_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_CORTEXM0_U3_SW_PROG_INTRRs
#define ICFG_CORTEXM0_U3_SW_PROG_INTRRs ("ICFG_CORTEXM0_U3_SW_PROG_INTRR")
#endif
#ifndef ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRRs
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRRs ("ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_CORTEXM0_U3_SW_PROG_INTR_SETRs
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_SETRs ("ICFG_CORTEXM0_U3_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_GEN_PURPOSE_REGRs
#define ICFG_GEN_PURPOSE_REGRs ("ICFG_GEN_PURPOSE_REGR")
#endif
#ifndef ICFG_MHOST0_STRAPSRs
#define ICFG_MHOST0_STRAPSRs ("ICFG_MHOST0_STRAPSR")
#endif
#ifndef ICFG_MHOST1_STRAPSRs
#define ICFG_MHOST1_STRAPSRs ("ICFG_MHOST1_STRAPSR")
#endif
#ifndef ICFG_PCIE_0_STRAPSRs
#define ICFG_PCIE_0_STRAPSRs ("ICFG_PCIE_0_STRAPSR")
#endif
#ifndef ICFG_PCIE_SW_PROG_INTRRs
#define ICFG_PCIE_SW_PROG_INTRRs ("ICFG_PCIE_SW_PROG_INTRR")
#endif
#ifndef ICFG_PCIE_SW_PROG_INTR_CLRRs
#define ICFG_PCIE_SW_PROG_INTR_CLRRs ("ICFG_PCIE_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_PCIE_SW_PROG_INTR_SETRs
#define ICFG_PCIE_SW_PROG_INTR_SETRs ("ICFG_PCIE_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_ROM_STRAPSRs
#define ICFG_ROM_STRAPSRs ("ICFG_ROM_STRAPSR")
#endif
#ifndef ICFG_RTS0_MHOST0_SW_PROG_INTRRs
#define ICFG_RTS0_MHOST0_SW_PROG_INTRRs ("ICFG_RTS0_MHOST0_SW_PROG_INTRR")
#endif
#ifndef ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRRs
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRRs ("ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_RTS0_MHOST0_SW_PROG_INTR_SETRs
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_SETRs ("ICFG_RTS0_MHOST0_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_RTS0_MHOST1_SW_PROG_INTRRs
#define ICFG_RTS0_MHOST1_SW_PROG_INTRRs ("ICFG_RTS0_MHOST1_SW_PROG_INTRR")
#endif
#ifndef ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRRs
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRRs ("ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_RTS0_MHOST1_SW_PROG_INTR_SETRs
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_SETRs ("ICFG_RTS0_MHOST1_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_RTS1_MHOST0_SW_PROG_INTRRs
#define ICFG_RTS1_MHOST0_SW_PROG_INTRRs ("ICFG_RTS1_MHOST0_SW_PROG_INTRR")
#endif
#ifndef ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRRs
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRRs ("ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_RTS1_MHOST0_SW_PROG_INTR_SETRs
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_SETRs ("ICFG_RTS1_MHOST0_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_RTS1_MHOST1_SW_PROG_INTRRs
#define ICFG_RTS1_MHOST1_SW_PROG_INTRRs ("ICFG_RTS1_MHOST1_SW_PROG_INTRR")
#endif
#ifndef ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRRs
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRRs ("ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_RTS1_MHOST1_SW_PROG_INTR_SETRs
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_SETRs ("ICFG_RTS1_MHOST1_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_UART_MUXRs
#define ICFG_UART_MUXRs ("ICFG_UART_MUXR")
#endif
#ifndef ICMPV4_PKT_MAX_SIZEs
#define ICMPV4_PKT_MAX_SIZEs ("ICMPV4_PKT_MAX_SIZE")
#endif
#ifndef ICMPV4_PKT_MAX_SIZE_EXCEEDEDs
#define ICMPV4_PKT_MAX_SIZE_EXCEEDEDs ("ICMPV4_PKT_MAX_SIZE_EXCEEDED")
#endif
#ifndef ICMPV6_PKT_MAX_SIZEs
#define ICMPV6_PKT_MAX_SIZEs ("ICMPV6_PKT_MAX_SIZE")
#endif
#ifndef ICMPV6_PKT_MAX_SIZE_EXCEEDEDs
#define ICMPV6_PKT_MAX_SIZE_EXCEEDEDs ("ICMPV6_PKT_MAX_SIZE_EXCEEDED")
#endif
#ifndef ICMP_FRAGMENTs
#define ICMP_FRAGMENTs ("ICMP_FRAGMENT")
#endif
#ifndef ICMP_REDIRECTs
#define ICMP_REDIRECTs ("ICMP_REDIRECT")
#endif
#ifndef ICMP_REDIRECT_MASKs
#define ICMP_REDIRECT_MASKs ("ICMP_REDIRECT_MASK")
#endif
#ifndef IDB_CA0_BUFFER_CONFIGRs
#define IDB_CA0_BUFFER_CONFIGRs ("IDB_CA0_BUFFER_CONFIGR")
#endif
#ifndef IDB_CA0_CONTROLRs
#define IDB_CA0_CONTROLRs ("IDB_CA0_CONTROLR")
#endif
#ifndef IDB_CA0_CT_CONTROLRs
#define IDB_CA0_CT_CONTROLRs ("IDB_CA0_CT_CONTROLR")
#endif
#ifndef IDB_CA0_DBG_ARs
#define IDB_CA0_DBG_ARs ("IDB_CA0_DBG_AR")
#endif
#ifndef IDB_CA0_DBG_BRs
#define IDB_CA0_DBG_BRs ("IDB_CA0_DBG_BR")
#endif
#ifndef IDB_CA0_HW_STATUSRs
#define IDB_CA0_HW_STATUSRs ("IDB_CA0_HW_STATUSR")
#endif
#ifndef IDB_CA0_HW_STATUS_1Rs
#define IDB_CA0_HW_STATUS_1Rs ("IDB_CA0_HW_STATUS_1R")
#endif
#ifndef IDB_CA0_HW_STATUS_2Rs
#define IDB_CA0_HW_STATUS_2Rs ("IDB_CA0_HW_STATUS_2R")
#endif
#ifndef IDB_CA0_SER_CONTROLRs
#define IDB_CA0_SER_CONTROLRs ("IDB_CA0_SER_CONTROLR")
#endif
#ifndef IDB_CA1_BUFFER_CONFIGRs
#define IDB_CA1_BUFFER_CONFIGRs ("IDB_CA1_BUFFER_CONFIGR")
#endif
#ifndef IDB_CA1_CONTROLRs
#define IDB_CA1_CONTROLRs ("IDB_CA1_CONTROLR")
#endif
#ifndef IDB_CA1_CT_CONTROLRs
#define IDB_CA1_CT_CONTROLRs ("IDB_CA1_CT_CONTROLR")
#endif
#ifndef IDB_CA1_DBG_ARs
#define IDB_CA1_DBG_ARs ("IDB_CA1_DBG_AR")
#endif
#ifndef IDB_CA1_DBG_BRs
#define IDB_CA1_DBG_BRs ("IDB_CA1_DBG_BR")
#endif
#ifndef IDB_CA1_HW_STATUSRs
#define IDB_CA1_HW_STATUSRs ("IDB_CA1_HW_STATUSR")
#endif
#ifndef IDB_CA1_HW_STATUS_1Rs
#define IDB_CA1_HW_STATUS_1Rs ("IDB_CA1_HW_STATUS_1R")
#endif
#ifndef IDB_CA1_HW_STATUS_2Rs
#define IDB_CA1_HW_STATUS_2Rs ("IDB_CA1_HW_STATUS_2R")
#endif
#ifndef IDB_CA1_SER_CONTROLRs
#define IDB_CA1_SER_CONTROLRs ("IDB_CA1_SER_CONTROLR")
#endif
#ifndef IDB_CA2_BUFFER_CONFIGRs
#define IDB_CA2_BUFFER_CONFIGRs ("IDB_CA2_BUFFER_CONFIGR")
#endif
#ifndef IDB_CA2_CONTROLRs
#define IDB_CA2_CONTROLRs ("IDB_CA2_CONTROLR")
#endif
#ifndef IDB_CA2_CT_CONTROLRs
#define IDB_CA2_CT_CONTROLRs ("IDB_CA2_CT_CONTROLR")
#endif
#ifndef IDB_CA2_DBG_ARs
#define IDB_CA2_DBG_ARs ("IDB_CA2_DBG_AR")
#endif
#ifndef IDB_CA2_DBG_BRs
#define IDB_CA2_DBG_BRs ("IDB_CA2_DBG_BR")
#endif
#ifndef IDB_CA2_HW_STATUSRs
#define IDB_CA2_HW_STATUSRs ("IDB_CA2_HW_STATUSR")
#endif
#ifndef IDB_CA2_HW_STATUS_1Rs
#define IDB_CA2_HW_STATUS_1Rs ("IDB_CA2_HW_STATUS_1R")
#endif
#ifndef IDB_CA2_HW_STATUS_2Rs
#define IDB_CA2_HW_STATUS_2Rs ("IDB_CA2_HW_STATUS_2R")
#endif
#ifndef IDB_CA2_SER_CONTROLRs
#define IDB_CA2_SER_CONTROLRs ("IDB_CA2_SER_CONTROLR")
#endif
#ifndef IDB_CA3_BUFFER_CONFIGRs
#define IDB_CA3_BUFFER_CONFIGRs ("IDB_CA3_BUFFER_CONFIGR")
#endif
#ifndef IDB_CA3_CONTROLRs
#define IDB_CA3_CONTROLRs ("IDB_CA3_CONTROLR")
#endif
#ifndef IDB_CA3_CT_CONTROLRs
#define IDB_CA3_CT_CONTROLRs ("IDB_CA3_CT_CONTROLR")
#endif
#ifndef IDB_CA3_DBG_ARs
#define IDB_CA3_DBG_ARs ("IDB_CA3_DBG_AR")
#endif
#ifndef IDB_CA3_DBG_BRs
#define IDB_CA3_DBG_BRs ("IDB_CA3_DBG_BR")
#endif
#ifndef IDB_CA3_HW_STATUSRs
#define IDB_CA3_HW_STATUSRs ("IDB_CA3_HW_STATUSR")
#endif
#ifndef IDB_CA3_HW_STATUS_1Rs
#define IDB_CA3_HW_STATUS_1Rs ("IDB_CA3_HW_STATUS_1R")
#endif
#ifndef IDB_CA3_HW_STATUS_2Rs
#define IDB_CA3_HW_STATUS_2Rs ("IDB_CA3_HW_STATUS_2R")
#endif
#ifndef IDB_CA3_SER_CONTROLRs
#define IDB_CA3_SER_CONTROLRs ("IDB_CA3_SER_CONTROLR")
#endif
#ifndef IDB_CA_CONTROL_1Rs
#define IDB_CA_CONTROL_1Rs ("IDB_CA_CONTROL_1R")
#endif
#ifndef IDB_CA_CONTROL_2Rs
#define IDB_CA_CONTROL_2Rs ("IDB_CA_CONTROL_2R")
#endif
#ifndef IDB_CA_CPU_CONTROLRs
#define IDB_CA_CPU_CONTROLRs ("IDB_CA_CPU_CONTROLR")
#endif
#ifndef IDB_CA_CPU_ECC_STATUSRs
#define IDB_CA_CPU_ECC_STATUSRs ("IDB_CA_CPU_ECC_STATUSR")
#endif
#ifndef IDB_CA_CPU_HW_STATUSRs
#define IDB_CA_CPU_HW_STATUSRs ("IDB_CA_CPU_HW_STATUSR")
#endif
#ifndef IDB_CA_CPU_SER_CONTROLRs
#define IDB_CA_CPU_SER_CONTROLRs ("IDB_CA_CPU_SER_CONTROLR")
#endif
#ifndef IDB_CA_ECC_STATUSRs
#define IDB_CA_ECC_STATUSRs ("IDB_CA_ECC_STATUSR")
#endif
#ifndef IDB_CA_LPBK_CONTROLRs
#define IDB_CA_LPBK_CONTROLRs ("IDB_CA_LPBK_CONTROLR")
#endif
#ifndef IDB_CA_LPBK_ECC_STATUSRs
#define IDB_CA_LPBK_ECC_STATUSRs ("IDB_CA_LPBK_ECC_STATUSR")
#endif
#ifndef IDB_CA_LPBK_HW_STATUSRs
#define IDB_CA_LPBK_HW_STATUSRs ("IDB_CA_LPBK_HW_STATUSR")
#endif
#ifndef IDB_CA_LPBK_SER_CONTROLRs
#define IDB_CA_LPBK_SER_CONTROLRs ("IDB_CA_LPBK_SER_CONTROLR")
#endif
#ifndef IDB_CA_RAM_CONTROLRs
#define IDB_CA_RAM_CONTROLRs ("IDB_CA_RAM_CONTROLR")
#endif
#ifndef IDB_DBG_BRs
#define IDB_DBG_BRs ("IDB_DBG_BR")
#endif
#ifndef IDB_HW_RESET_CONTROLRs
#define IDB_HW_RESET_CONTROLRs ("IDB_HW_RESET_CONTROLR")
#endif
#ifndef IDB_INTR_ENABLERs
#define IDB_INTR_ENABLERs ("IDB_INTR_ENABLER")
#endif
#ifndef IDB_INTR_STATUSRs
#define IDB_INTR_STATUSRs ("IDB_INTR_STATUSR")
#endif
#ifndef IDB_NULL_SLOT_PORT_NUMRs
#define IDB_NULL_SLOT_PORT_NUMRs ("IDB_NULL_SLOT_PORT_NUMR")
#endif
#ifndef IDB_OBM0_BUFFER_CONFIGRs
#define IDB_OBM0_BUFFER_CONFIGRs ("IDB_OBM0_BUFFER_CONFIGR")
#endif
#ifndef IDB_OBM0_CONTROLRs
#define IDB_OBM0_CONTROLRs ("IDB_OBM0_CONTROLR")
#endif
#ifndef IDB_OBM0_CTRL_ECC_STATUSRs
#define IDB_OBM0_CTRL_ECC_STATUSRs ("IDB_OBM0_CTRL_ECC_STATUSR")
#endif
#ifndef IDB_OBM0_CT_THRESHOLDRs
#define IDB_OBM0_CT_THRESHOLDRs ("IDB_OBM0_CT_THRESHOLDR")
#endif
#ifndef IDB_OBM0_DATA_ECC_STATUSRs
#define IDB_OBM0_DATA_ECC_STATUSRs ("IDB_OBM0_DATA_ECC_STATUSR")
#endif
#ifndef IDB_OBM0_DBG_ARs
#define IDB_OBM0_DBG_ARs ("IDB_OBM0_DBG_AR")
#endif
#ifndef IDB_OBM0_DBG_BRs
#define IDB_OBM0_DBG_BRs ("IDB_OBM0_DBG_BR")
#endif
#ifndef IDB_OBM0_DSCP_MAP_PORT0Ms
#define IDB_OBM0_DSCP_MAP_PORT0Ms ("IDB_OBM0_DSCP_MAP_PORT0M")
#endif
#ifndef IDB_OBM0_DSCP_MAP_PORT1Ms
#define IDB_OBM0_DSCP_MAP_PORT1Ms ("IDB_OBM0_DSCP_MAP_PORT1M")
#endif
#ifndef IDB_OBM0_DSCP_MAP_PORT2Ms
#define IDB_OBM0_DSCP_MAP_PORT2Ms ("IDB_OBM0_DSCP_MAP_PORT2M")
#endif
#ifndef IDB_OBM0_DSCP_MAP_PORT3Ms
#define IDB_OBM0_DSCP_MAP_PORT3Ms ("IDB_OBM0_DSCP_MAP_PORT3M")
#endif
#ifndef IDB_OBM0_DSCP_MAP_PORT4Ms
#define IDB_OBM0_DSCP_MAP_PORT4Ms ("IDB_OBM0_DSCP_MAP_PORT4M")
#endif
#ifndef IDB_OBM0_DSCP_MAP_PORT5Ms
#define IDB_OBM0_DSCP_MAP_PORT5Ms ("IDB_OBM0_DSCP_MAP_PORT5M")
#endif
#ifndef IDB_OBM0_DSCP_MAP_PORT6Ms
#define IDB_OBM0_DSCP_MAP_PORT6Ms ("IDB_OBM0_DSCP_MAP_PORT6M")
#endif
#ifndef IDB_OBM0_DSCP_MAP_PORT7Ms
#define IDB_OBM0_DSCP_MAP_PORT7Ms ("IDB_OBM0_DSCP_MAP_PORT7M")
#endif
#ifndef IDB_OBM0_ETAG_MAP_PORT0Ms
#define IDB_OBM0_ETAG_MAP_PORT0Ms ("IDB_OBM0_ETAG_MAP_PORT0M")
#endif
#ifndef IDB_OBM0_ETAG_MAP_PORT1Ms
#define IDB_OBM0_ETAG_MAP_PORT1Ms ("IDB_OBM0_ETAG_MAP_PORT1M")
#endif
#ifndef IDB_OBM0_ETAG_MAP_PORT2Ms
#define IDB_OBM0_ETAG_MAP_PORT2Ms ("IDB_OBM0_ETAG_MAP_PORT2M")
#endif
#ifndef IDB_OBM0_ETAG_MAP_PORT3Ms
#define IDB_OBM0_ETAG_MAP_PORT3Ms ("IDB_OBM0_ETAG_MAP_PORT3M")
#endif
#ifndef IDB_OBM0_ETAG_MAP_PORT4Ms
#define IDB_OBM0_ETAG_MAP_PORT4Ms ("IDB_OBM0_ETAG_MAP_PORT4M")
#endif
#ifndef IDB_OBM0_ETAG_MAP_PORT5Ms
#define IDB_OBM0_ETAG_MAP_PORT5Ms ("IDB_OBM0_ETAG_MAP_PORT5M")
#endif
#ifndef IDB_OBM0_ETAG_MAP_PORT6Ms
#define IDB_OBM0_ETAG_MAP_PORT6Ms ("IDB_OBM0_ETAG_MAP_PORT6M")
#endif
#ifndef IDB_OBM0_ETAG_MAP_PORT7Ms
#define IDB_OBM0_ETAG_MAP_PORT7Ms ("IDB_OBM0_ETAG_MAP_PORT7M")
#endif
#ifndef IDB_OBM0_FC_THRESHOLDRs
#define IDB_OBM0_FC_THRESHOLDRs ("IDB_OBM0_FC_THRESHOLDR")
#endif
#ifndef IDB_OBM0_FC_THRESHOLD_1Rs
#define IDB_OBM0_FC_THRESHOLD_1Rs ("IDB_OBM0_FC_THRESHOLD_1R")
#endif
#ifndef IDB_OBM0_FLOW_CONTROL_CONFIGRs
#define IDB_OBM0_FLOW_CONTROL_CONFIGRs ("IDB_OBM0_FLOW_CONTROL_CONFIGR")
#endif
#ifndef IDB_OBM0_FLOW_CONTROL_EVENT_COUNTRs
#define IDB_OBM0_FLOW_CONTROL_EVENT_COUNTRs ("IDB_OBM0_FLOW_CONTROL_EVENT_COUNTR")
#endif
#ifndef IDB_OBM0_GSH_ETHERTYPERs
#define IDB_OBM0_GSH_ETHERTYPERs ("IDB_OBM0_GSH_ETHERTYPER")
#endif
#ifndef IDB_OBM0_HW_STATUSRs
#define IDB_OBM0_HW_STATUSRs ("IDB_OBM0_HW_STATUSR")
#endif
#ifndef IDB_OBM0_INNER_TPIDRs
#define IDB_OBM0_INNER_TPIDRs ("IDB_OBM0_INNER_TPIDR")
#endif
#ifndef IDB_OBM0_IOM_STATS_WINDOW_RESULTSMs
#define IDB_OBM0_IOM_STATS_WINDOW_RESULTSMs ("IDB_OBM0_IOM_STATS_WINDOW_RESULTSM")
#endif
#ifndef IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTRs
#define IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTRs ("IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTRs
#define IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTRs ("IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTRs
#define IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTRs ("IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTRs
#define IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTRs ("IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTRs
#define IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTRs ("IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTRs
#define IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTRs ("IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTRs
#define IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTRs ("IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTRs
#define IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTRs ("IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_MAX_USAGERs
#define IDB_OBM0_MAX_USAGERs ("IDB_OBM0_MAX_USAGER")
#endif
#ifndef IDB_OBM0_MAX_USAGE_1Rs
#define IDB_OBM0_MAX_USAGE_1Rs ("IDB_OBM0_MAX_USAGE_1R")
#endif
#ifndef IDB_OBM0_MAX_USAGE_2Rs
#define IDB_OBM0_MAX_USAGE_2Rs ("IDB_OBM0_MAX_USAGE_2R")
#endif
#ifndef IDB_OBM0_MAX_USAGE_SELECTRs
#define IDB_OBM0_MAX_USAGE_SELECTRs ("IDB_OBM0_MAX_USAGE_SELECTR")
#endif
#ifndef IDB_OBM0_MONITOR_STATS_CONFIGRs
#define IDB_OBM0_MONITOR_STATS_CONFIGRs ("IDB_OBM0_MONITOR_STATS_CONFIGR")
#endif
#ifndef IDB_OBM0_NIV_ETHERTYPERs
#define IDB_OBM0_NIV_ETHERTYPERs ("IDB_OBM0_NIV_ETHERTYPER")
#endif
#ifndef IDB_OBM0_OPAQUE_TAG_CONFIGRs
#define IDB_OBM0_OPAQUE_TAG_CONFIGRs ("IDB_OBM0_OPAQUE_TAG_CONFIGR")
#endif
#ifndef IDB_OBM0_OPAQUE_TAG_CONFIG_0Rs
#define IDB_OBM0_OPAQUE_TAG_CONFIG_0Rs ("IDB_OBM0_OPAQUE_TAG_CONFIG_0R")
#endif
#ifndef IDB_OBM0_OPAQUE_TAG_CONFIG_1Rs
#define IDB_OBM0_OPAQUE_TAG_CONFIG_1Rs ("IDB_OBM0_OPAQUE_TAG_CONFIG_1R")
#endif
#ifndef IDB_OBM0_OUTER_TPIDRs
#define IDB_OBM0_OUTER_TPIDRs ("IDB_OBM0_OUTER_TPIDR")
#endif
#ifndef IDB_OBM0_OUTER_TPID_0Rs
#define IDB_OBM0_OUTER_TPID_0Rs ("IDB_OBM0_OUTER_TPID_0R")
#endif
#ifndef IDB_OBM0_OUTER_TPID_1Rs
#define IDB_OBM0_OUTER_TPID_1Rs ("IDB_OBM0_OUTER_TPID_1R")
#endif
#ifndef IDB_OBM0_OUTER_TPID_2Rs
#define IDB_OBM0_OUTER_TPID_2Rs ("IDB_OBM0_OUTER_TPID_2R")
#endif
#ifndef IDB_OBM0_OUTER_TPID_3Rs
#define IDB_OBM0_OUTER_TPID_3Rs ("IDB_OBM0_OUTER_TPID_3R")
#endif
#ifndef IDB_OBM0_OVERSUB_MON_ECC_STATUSRs
#define IDB_OBM0_OVERSUB_MON_ECC_STATUSRs ("IDB_OBM0_OVERSUB_MON_ECC_STATUSR")
#endif
#ifndef IDB_OBM0_PE_ETHERTYPERs
#define IDB_OBM0_PE_ETHERTYPERs ("IDB_OBM0_PE_ETHERTYPER")
#endif
#ifndef IDB_OBM0_PORT_CONFIGRs
#define IDB_OBM0_PORT_CONFIGRs ("IDB_OBM0_PORT_CONFIGR")
#endif
#ifndef IDB_OBM0_PRI_MAP_PORT0Ms
#define IDB_OBM0_PRI_MAP_PORT0Ms ("IDB_OBM0_PRI_MAP_PORT0M")
#endif
#ifndef IDB_OBM0_PRI_MAP_PORT1Ms
#define IDB_OBM0_PRI_MAP_PORT1Ms ("IDB_OBM0_PRI_MAP_PORT1M")
#endif
#ifndef IDB_OBM0_PRI_MAP_PORT2Ms
#define IDB_OBM0_PRI_MAP_PORT2Ms ("IDB_OBM0_PRI_MAP_PORT2M")
#endif
#ifndef IDB_OBM0_PRI_MAP_PORT3Ms
#define IDB_OBM0_PRI_MAP_PORT3Ms ("IDB_OBM0_PRI_MAP_PORT3M")
#endif
#ifndef IDB_OBM0_PRI_MAP_PORT4Ms
#define IDB_OBM0_PRI_MAP_PORT4Ms ("IDB_OBM0_PRI_MAP_PORT4M")
#endif
#ifndef IDB_OBM0_PRI_MAP_PORT5Ms
#define IDB_OBM0_PRI_MAP_PORT5Ms ("IDB_OBM0_PRI_MAP_PORT5M")
#endif
#ifndef IDB_OBM0_PRI_MAP_PORT6Ms
#define IDB_OBM0_PRI_MAP_PORT6Ms ("IDB_OBM0_PRI_MAP_PORT6M")
#endif
#ifndef IDB_OBM0_PRI_MAP_PORT7Ms
#define IDB_OBM0_PRI_MAP_PORT7Ms ("IDB_OBM0_PRI_MAP_PORT7M")
#endif
#ifndef IDB_OBM0_PROTOCOL_CONTROL_0Rs
#define IDB_OBM0_PROTOCOL_CONTROL_0Rs ("IDB_OBM0_PROTOCOL_CONTROL_0R")
#endif
#ifndef IDB_OBM0_PROTOCOL_CONTROL_1Rs
#define IDB_OBM0_PROTOCOL_CONTROL_1Rs ("IDB_OBM0_PROTOCOL_CONTROL_1R")
#endif
#ifndef IDB_OBM0_PROTOCOL_CONTROL_2Rs
#define IDB_OBM0_PROTOCOL_CONTROL_2Rs ("IDB_OBM0_PROTOCOL_CONTROL_2R")
#endif
#ifndef IDB_OBM0_RAM_CONTROLRs
#define IDB_OBM0_RAM_CONTROLRs ("IDB_OBM0_RAM_CONTROLR")
#endif
#ifndef IDB_OBM0_SER_CONTROLRs
#define IDB_OBM0_SER_CONTROLRs ("IDB_OBM0_SER_CONTROLR")
#endif
#ifndef IDB_OBM0_SHARED_CONFIGRs
#define IDB_OBM0_SHARED_CONFIGRs ("IDB_OBM0_SHARED_CONFIGR")
#endif
#ifndef IDB_OBM0_TC_MAP_PORT0Ms
#define IDB_OBM0_TC_MAP_PORT0Ms ("IDB_OBM0_TC_MAP_PORT0M")
#endif
#ifndef IDB_OBM0_TC_MAP_PORT1Ms
#define IDB_OBM0_TC_MAP_PORT1Ms ("IDB_OBM0_TC_MAP_PORT1M")
#endif
#ifndef IDB_OBM0_TC_MAP_PORT2Ms
#define IDB_OBM0_TC_MAP_PORT2Ms ("IDB_OBM0_TC_MAP_PORT2M")
#endif
#ifndef IDB_OBM0_TC_MAP_PORT3Ms
#define IDB_OBM0_TC_MAP_PORT3Ms ("IDB_OBM0_TC_MAP_PORT3M")
#endif
#ifndef IDB_OBM0_TC_MAP_PORT4Ms
#define IDB_OBM0_TC_MAP_PORT4Ms ("IDB_OBM0_TC_MAP_PORT4M")
#endif
#ifndef IDB_OBM0_TC_MAP_PORT5Ms
#define IDB_OBM0_TC_MAP_PORT5Ms ("IDB_OBM0_TC_MAP_PORT5M")
#endif
#ifndef IDB_OBM0_TC_MAP_PORT6Ms
#define IDB_OBM0_TC_MAP_PORT6Ms ("IDB_OBM0_TC_MAP_PORT6M")
#endif
#ifndef IDB_OBM0_TC_MAP_PORT7Ms
#define IDB_OBM0_TC_MAP_PORT7Ms ("IDB_OBM0_TC_MAP_PORT7M")
#endif
#ifndef IDB_OBM0_TDMRs
#define IDB_OBM0_TDMRs ("IDB_OBM0_TDMR")
#endif
#ifndef IDB_OBM0_THRESHOLDRs
#define IDB_OBM0_THRESHOLDRs ("IDB_OBM0_THRESHOLDR")
#endif
#ifndef IDB_OBM0_THRESHOLD_1Rs
#define IDB_OBM0_THRESHOLD_1Rs ("IDB_OBM0_THRESHOLD_1R")
#endif
#ifndef IDB_OBM0_USAGERs
#define IDB_OBM0_USAGERs ("IDB_OBM0_USAGER")
#endif
#ifndef IDB_OBM0_USAGE_1Rs
#define IDB_OBM0_USAGE_1Rs ("IDB_OBM0_USAGE_1R")
#endif
#ifndef IDB_OBM1_BUFFER_CONFIGRs
#define IDB_OBM1_BUFFER_CONFIGRs ("IDB_OBM1_BUFFER_CONFIGR")
#endif
#ifndef IDB_OBM1_CONTROLRs
#define IDB_OBM1_CONTROLRs ("IDB_OBM1_CONTROLR")
#endif
#ifndef IDB_OBM1_CTRL_ECC_STATUSRs
#define IDB_OBM1_CTRL_ECC_STATUSRs ("IDB_OBM1_CTRL_ECC_STATUSR")
#endif
#ifndef IDB_OBM1_CT_THRESHOLDRs
#define IDB_OBM1_CT_THRESHOLDRs ("IDB_OBM1_CT_THRESHOLDR")
#endif
#ifndef IDB_OBM1_DATA_ECC_STATUSRs
#define IDB_OBM1_DATA_ECC_STATUSRs ("IDB_OBM1_DATA_ECC_STATUSR")
#endif
#ifndef IDB_OBM1_DBG_ARs
#define IDB_OBM1_DBG_ARs ("IDB_OBM1_DBG_AR")
#endif
#ifndef IDB_OBM1_DBG_BRs
#define IDB_OBM1_DBG_BRs ("IDB_OBM1_DBG_BR")
#endif
#ifndef IDB_OBM1_DSCP_MAP_PORT0Ms
#define IDB_OBM1_DSCP_MAP_PORT0Ms ("IDB_OBM1_DSCP_MAP_PORT0M")
#endif
#ifndef IDB_OBM1_DSCP_MAP_PORT1Ms
#define IDB_OBM1_DSCP_MAP_PORT1Ms ("IDB_OBM1_DSCP_MAP_PORT1M")
#endif
#ifndef IDB_OBM1_DSCP_MAP_PORT2Ms
#define IDB_OBM1_DSCP_MAP_PORT2Ms ("IDB_OBM1_DSCP_MAP_PORT2M")
#endif
#ifndef IDB_OBM1_DSCP_MAP_PORT3Ms
#define IDB_OBM1_DSCP_MAP_PORT3Ms ("IDB_OBM1_DSCP_MAP_PORT3M")
#endif
#ifndef IDB_OBM1_DSCP_MAP_PORT4Ms
#define IDB_OBM1_DSCP_MAP_PORT4Ms ("IDB_OBM1_DSCP_MAP_PORT4M")
#endif
#ifndef IDB_OBM1_DSCP_MAP_PORT5Ms
#define IDB_OBM1_DSCP_MAP_PORT5Ms ("IDB_OBM1_DSCP_MAP_PORT5M")
#endif
#ifndef IDB_OBM1_DSCP_MAP_PORT6Ms
#define IDB_OBM1_DSCP_MAP_PORT6Ms ("IDB_OBM1_DSCP_MAP_PORT6M")
#endif
#ifndef IDB_OBM1_DSCP_MAP_PORT7Ms
#define IDB_OBM1_DSCP_MAP_PORT7Ms ("IDB_OBM1_DSCP_MAP_PORT7M")
#endif
#ifndef IDB_OBM1_ETAG_MAP_PORT0Ms
#define IDB_OBM1_ETAG_MAP_PORT0Ms ("IDB_OBM1_ETAG_MAP_PORT0M")
#endif
#ifndef IDB_OBM1_ETAG_MAP_PORT1Ms
#define IDB_OBM1_ETAG_MAP_PORT1Ms ("IDB_OBM1_ETAG_MAP_PORT1M")
#endif
#ifndef IDB_OBM1_ETAG_MAP_PORT2Ms
#define IDB_OBM1_ETAG_MAP_PORT2Ms ("IDB_OBM1_ETAG_MAP_PORT2M")
#endif
#ifndef IDB_OBM1_ETAG_MAP_PORT3Ms
#define IDB_OBM1_ETAG_MAP_PORT3Ms ("IDB_OBM1_ETAG_MAP_PORT3M")
#endif
#ifndef IDB_OBM1_ETAG_MAP_PORT4Ms
#define IDB_OBM1_ETAG_MAP_PORT4Ms ("IDB_OBM1_ETAG_MAP_PORT4M")
#endif
#ifndef IDB_OBM1_ETAG_MAP_PORT5Ms
#define IDB_OBM1_ETAG_MAP_PORT5Ms ("IDB_OBM1_ETAG_MAP_PORT5M")
#endif
#ifndef IDB_OBM1_ETAG_MAP_PORT6Ms
#define IDB_OBM1_ETAG_MAP_PORT6Ms ("IDB_OBM1_ETAG_MAP_PORT6M")
#endif
#ifndef IDB_OBM1_ETAG_MAP_PORT7Ms
#define IDB_OBM1_ETAG_MAP_PORT7Ms ("IDB_OBM1_ETAG_MAP_PORT7M")
#endif
#ifndef IDB_OBM1_FC_THRESHOLDRs
#define IDB_OBM1_FC_THRESHOLDRs ("IDB_OBM1_FC_THRESHOLDR")
#endif
#ifndef IDB_OBM1_FC_THRESHOLD_1Rs
#define IDB_OBM1_FC_THRESHOLD_1Rs ("IDB_OBM1_FC_THRESHOLD_1R")
#endif
#ifndef IDB_OBM1_FLOW_CONTROL_CONFIGRs
#define IDB_OBM1_FLOW_CONTROL_CONFIGRs ("IDB_OBM1_FLOW_CONTROL_CONFIGR")
#endif
#ifndef IDB_OBM1_FLOW_CONTROL_EVENT_COUNTRs
#define IDB_OBM1_FLOW_CONTROL_EVENT_COUNTRs ("IDB_OBM1_FLOW_CONTROL_EVENT_COUNTR")
#endif
#ifndef IDB_OBM1_GSH_ETHERTYPERs
#define IDB_OBM1_GSH_ETHERTYPERs ("IDB_OBM1_GSH_ETHERTYPER")
#endif
#ifndef IDB_OBM1_HW_STATUSRs
#define IDB_OBM1_HW_STATUSRs ("IDB_OBM1_HW_STATUSR")
#endif
#ifndef IDB_OBM1_INNER_TPIDRs
#define IDB_OBM1_INNER_TPIDRs ("IDB_OBM1_INNER_TPIDR")
#endif
#ifndef IDB_OBM1_IOM_STATS_WINDOW_RESULTSMs
#define IDB_OBM1_IOM_STATS_WINDOW_RESULTSMs ("IDB_OBM1_IOM_STATS_WINDOW_RESULTSM")
#endif
#ifndef IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTRs
#define IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTRs ("IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTRs
#define IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTRs ("IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTRs
#define IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTRs ("IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTRs
#define IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTRs ("IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTRs
#define IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTRs ("IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTRs
#define IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTRs ("IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTRs
#define IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTRs ("IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTRs
#define IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTRs ("IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_MAX_USAGERs
#define IDB_OBM1_MAX_USAGERs ("IDB_OBM1_MAX_USAGER")
#endif
#ifndef IDB_OBM1_MAX_USAGE_1Rs
#define IDB_OBM1_MAX_USAGE_1Rs ("IDB_OBM1_MAX_USAGE_1R")
#endif
#ifndef IDB_OBM1_MAX_USAGE_2Rs
#define IDB_OBM1_MAX_USAGE_2Rs ("IDB_OBM1_MAX_USAGE_2R")
#endif
#ifndef IDB_OBM1_MAX_USAGE_SELECTRs
#define IDB_OBM1_MAX_USAGE_SELECTRs ("IDB_OBM1_MAX_USAGE_SELECTR")
#endif
#ifndef IDB_OBM1_MONITOR_STATS_CONFIGRs
#define IDB_OBM1_MONITOR_STATS_CONFIGRs ("IDB_OBM1_MONITOR_STATS_CONFIGR")
#endif
#ifndef IDB_OBM1_NIV_ETHERTYPERs
#define IDB_OBM1_NIV_ETHERTYPERs ("IDB_OBM1_NIV_ETHERTYPER")
#endif
#ifndef IDB_OBM1_OPAQUE_TAG_CONFIGRs
#define IDB_OBM1_OPAQUE_TAG_CONFIGRs ("IDB_OBM1_OPAQUE_TAG_CONFIGR")
#endif
#ifndef IDB_OBM1_OPAQUE_TAG_CONFIG_0Rs
#define IDB_OBM1_OPAQUE_TAG_CONFIG_0Rs ("IDB_OBM1_OPAQUE_TAG_CONFIG_0R")
#endif
#ifndef IDB_OBM1_OPAQUE_TAG_CONFIG_1Rs
#define IDB_OBM1_OPAQUE_TAG_CONFIG_1Rs ("IDB_OBM1_OPAQUE_TAG_CONFIG_1R")
#endif
#ifndef IDB_OBM1_OUTER_TPIDRs
#define IDB_OBM1_OUTER_TPIDRs ("IDB_OBM1_OUTER_TPIDR")
#endif
#ifndef IDB_OBM1_OUTER_TPID_0Rs
#define IDB_OBM1_OUTER_TPID_0Rs ("IDB_OBM1_OUTER_TPID_0R")
#endif
#ifndef IDB_OBM1_OUTER_TPID_1Rs
#define IDB_OBM1_OUTER_TPID_1Rs ("IDB_OBM1_OUTER_TPID_1R")
#endif
#ifndef IDB_OBM1_OUTER_TPID_2Rs
#define IDB_OBM1_OUTER_TPID_2Rs ("IDB_OBM1_OUTER_TPID_2R")
#endif
#ifndef IDB_OBM1_OUTER_TPID_3Rs
#define IDB_OBM1_OUTER_TPID_3Rs ("IDB_OBM1_OUTER_TPID_3R")
#endif
#ifndef IDB_OBM1_OVERSUB_MON_ECC_STATUSRs
#define IDB_OBM1_OVERSUB_MON_ECC_STATUSRs ("IDB_OBM1_OVERSUB_MON_ECC_STATUSR")
#endif
#ifndef IDB_OBM1_PE_ETHERTYPERs
#define IDB_OBM1_PE_ETHERTYPERs ("IDB_OBM1_PE_ETHERTYPER")
#endif
#ifndef IDB_OBM1_PORT_CONFIGRs
#define IDB_OBM1_PORT_CONFIGRs ("IDB_OBM1_PORT_CONFIGR")
#endif
#ifndef IDB_OBM1_PRI_MAP_PORT0Ms
#define IDB_OBM1_PRI_MAP_PORT0Ms ("IDB_OBM1_PRI_MAP_PORT0M")
#endif
#ifndef IDB_OBM1_PRI_MAP_PORT1Ms
#define IDB_OBM1_PRI_MAP_PORT1Ms ("IDB_OBM1_PRI_MAP_PORT1M")
#endif
#ifndef IDB_OBM1_PRI_MAP_PORT2Ms
#define IDB_OBM1_PRI_MAP_PORT2Ms ("IDB_OBM1_PRI_MAP_PORT2M")
#endif
#ifndef IDB_OBM1_PRI_MAP_PORT3Ms
#define IDB_OBM1_PRI_MAP_PORT3Ms ("IDB_OBM1_PRI_MAP_PORT3M")
#endif
#ifndef IDB_OBM1_PRI_MAP_PORT4Ms
#define IDB_OBM1_PRI_MAP_PORT4Ms ("IDB_OBM1_PRI_MAP_PORT4M")
#endif
#ifndef IDB_OBM1_PRI_MAP_PORT5Ms
#define IDB_OBM1_PRI_MAP_PORT5Ms ("IDB_OBM1_PRI_MAP_PORT5M")
#endif
#ifndef IDB_OBM1_PRI_MAP_PORT6Ms
#define IDB_OBM1_PRI_MAP_PORT6Ms ("IDB_OBM1_PRI_MAP_PORT6M")
#endif
#ifndef IDB_OBM1_PRI_MAP_PORT7Ms
#define IDB_OBM1_PRI_MAP_PORT7Ms ("IDB_OBM1_PRI_MAP_PORT7M")
#endif
#ifndef IDB_OBM1_PROTOCOL_CONTROL_0Rs
#define IDB_OBM1_PROTOCOL_CONTROL_0Rs ("IDB_OBM1_PROTOCOL_CONTROL_0R")
#endif
#ifndef IDB_OBM1_PROTOCOL_CONTROL_1Rs
#define IDB_OBM1_PROTOCOL_CONTROL_1Rs ("IDB_OBM1_PROTOCOL_CONTROL_1R")
#endif
#ifndef IDB_OBM1_PROTOCOL_CONTROL_2Rs
#define IDB_OBM1_PROTOCOL_CONTROL_2Rs ("IDB_OBM1_PROTOCOL_CONTROL_2R")
#endif
#ifndef IDB_OBM1_RAM_CONTROLRs
#define IDB_OBM1_RAM_CONTROLRs ("IDB_OBM1_RAM_CONTROLR")
#endif
#ifndef IDB_OBM1_SER_CONTROLRs
#define IDB_OBM1_SER_CONTROLRs ("IDB_OBM1_SER_CONTROLR")
#endif
#ifndef IDB_OBM1_SHARED_CONFIGRs
#define IDB_OBM1_SHARED_CONFIGRs ("IDB_OBM1_SHARED_CONFIGR")
#endif
#ifndef IDB_OBM1_TC_MAP_PORT0Ms
#define IDB_OBM1_TC_MAP_PORT0Ms ("IDB_OBM1_TC_MAP_PORT0M")
#endif
#ifndef IDB_OBM1_TC_MAP_PORT1Ms
#define IDB_OBM1_TC_MAP_PORT1Ms ("IDB_OBM1_TC_MAP_PORT1M")
#endif
#ifndef IDB_OBM1_TC_MAP_PORT2Ms
#define IDB_OBM1_TC_MAP_PORT2Ms ("IDB_OBM1_TC_MAP_PORT2M")
#endif
#ifndef IDB_OBM1_TC_MAP_PORT3Ms
#define IDB_OBM1_TC_MAP_PORT3Ms ("IDB_OBM1_TC_MAP_PORT3M")
#endif
#ifndef IDB_OBM1_TC_MAP_PORT4Ms
#define IDB_OBM1_TC_MAP_PORT4Ms ("IDB_OBM1_TC_MAP_PORT4M")
#endif
#ifndef IDB_OBM1_TC_MAP_PORT5Ms
#define IDB_OBM1_TC_MAP_PORT5Ms ("IDB_OBM1_TC_MAP_PORT5M")
#endif
#ifndef IDB_OBM1_TC_MAP_PORT6Ms
#define IDB_OBM1_TC_MAP_PORT6Ms ("IDB_OBM1_TC_MAP_PORT6M")
#endif
#ifndef IDB_OBM1_TC_MAP_PORT7Ms
#define IDB_OBM1_TC_MAP_PORT7Ms ("IDB_OBM1_TC_MAP_PORT7M")
#endif
#ifndef IDB_OBM1_TDMRs
#define IDB_OBM1_TDMRs ("IDB_OBM1_TDMR")
#endif
#ifndef IDB_OBM1_THRESHOLDRs
#define IDB_OBM1_THRESHOLDRs ("IDB_OBM1_THRESHOLDR")
#endif
#ifndef IDB_OBM1_THRESHOLD_1Rs
#define IDB_OBM1_THRESHOLD_1Rs ("IDB_OBM1_THRESHOLD_1R")
#endif
#ifndef IDB_OBM1_USAGERs
#define IDB_OBM1_USAGERs ("IDB_OBM1_USAGER")
#endif
#ifndef IDB_OBM1_USAGE_1Rs
#define IDB_OBM1_USAGE_1Rs ("IDB_OBM1_USAGE_1R")
#endif
#ifndef IDB_OBM2_BUFFER_CONFIGRs
#define IDB_OBM2_BUFFER_CONFIGRs ("IDB_OBM2_BUFFER_CONFIGR")
#endif
#ifndef IDB_OBM2_CONTROLRs
#define IDB_OBM2_CONTROLRs ("IDB_OBM2_CONTROLR")
#endif
#ifndef IDB_OBM2_CTRL_ECC_STATUSRs
#define IDB_OBM2_CTRL_ECC_STATUSRs ("IDB_OBM2_CTRL_ECC_STATUSR")
#endif
#ifndef IDB_OBM2_CT_THRESHOLDRs
#define IDB_OBM2_CT_THRESHOLDRs ("IDB_OBM2_CT_THRESHOLDR")
#endif
#ifndef IDB_OBM2_DATA_ECC_STATUSRs
#define IDB_OBM2_DATA_ECC_STATUSRs ("IDB_OBM2_DATA_ECC_STATUSR")
#endif
#ifndef IDB_OBM2_DBG_ARs
#define IDB_OBM2_DBG_ARs ("IDB_OBM2_DBG_AR")
#endif
#ifndef IDB_OBM2_DBG_BRs
#define IDB_OBM2_DBG_BRs ("IDB_OBM2_DBG_BR")
#endif
#ifndef IDB_OBM2_DSCP_MAP_PORT0Ms
#define IDB_OBM2_DSCP_MAP_PORT0Ms ("IDB_OBM2_DSCP_MAP_PORT0M")
#endif
#ifndef IDB_OBM2_DSCP_MAP_PORT1Ms
#define IDB_OBM2_DSCP_MAP_PORT1Ms ("IDB_OBM2_DSCP_MAP_PORT1M")
#endif
#ifndef IDB_OBM2_DSCP_MAP_PORT2Ms
#define IDB_OBM2_DSCP_MAP_PORT2Ms ("IDB_OBM2_DSCP_MAP_PORT2M")
#endif
#ifndef IDB_OBM2_DSCP_MAP_PORT3Ms
#define IDB_OBM2_DSCP_MAP_PORT3Ms ("IDB_OBM2_DSCP_MAP_PORT3M")
#endif
#ifndef IDB_OBM2_DSCP_MAP_PORT4Ms
#define IDB_OBM2_DSCP_MAP_PORT4Ms ("IDB_OBM2_DSCP_MAP_PORT4M")
#endif
#ifndef IDB_OBM2_DSCP_MAP_PORT5Ms
#define IDB_OBM2_DSCP_MAP_PORT5Ms ("IDB_OBM2_DSCP_MAP_PORT5M")
#endif
#ifndef IDB_OBM2_DSCP_MAP_PORT6Ms
#define IDB_OBM2_DSCP_MAP_PORT6Ms ("IDB_OBM2_DSCP_MAP_PORT6M")
#endif
#ifndef IDB_OBM2_DSCP_MAP_PORT7Ms
#define IDB_OBM2_DSCP_MAP_PORT7Ms ("IDB_OBM2_DSCP_MAP_PORT7M")
#endif
#ifndef IDB_OBM2_ETAG_MAP_PORT0Ms
#define IDB_OBM2_ETAG_MAP_PORT0Ms ("IDB_OBM2_ETAG_MAP_PORT0M")
#endif
#ifndef IDB_OBM2_ETAG_MAP_PORT1Ms
#define IDB_OBM2_ETAG_MAP_PORT1Ms ("IDB_OBM2_ETAG_MAP_PORT1M")
#endif
#ifndef IDB_OBM2_ETAG_MAP_PORT2Ms
#define IDB_OBM2_ETAG_MAP_PORT2Ms ("IDB_OBM2_ETAG_MAP_PORT2M")
#endif
#ifndef IDB_OBM2_ETAG_MAP_PORT3Ms
#define IDB_OBM2_ETAG_MAP_PORT3Ms ("IDB_OBM2_ETAG_MAP_PORT3M")
#endif
#ifndef IDB_OBM2_ETAG_MAP_PORT4Ms
#define IDB_OBM2_ETAG_MAP_PORT4Ms ("IDB_OBM2_ETAG_MAP_PORT4M")
#endif
#ifndef IDB_OBM2_ETAG_MAP_PORT5Ms
#define IDB_OBM2_ETAG_MAP_PORT5Ms ("IDB_OBM2_ETAG_MAP_PORT5M")
#endif
#ifndef IDB_OBM2_ETAG_MAP_PORT6Ms
#define IDB_OBM2_ETAG_MAP_PORT6Ms ("IDB_OBM2_ETAG_MAP_PORT6M")
#endif
#ifndef IDB_OBM2_ETAG_MAP_PORT7Ms
#define IDB_OBM2_ETAG_MAP_PORT7Ms ("IDB_OBM2_ETAG_MAP_PORT7M")
#endif
#ifndef IDB_OBM2_FC_THRESHOLDRs
#define IDB_OBM2_FC_THRESHOLDRs ("IDB_OBM2_FC_THRESHOLDR")
#endif
#ifndef IDB_OBM2_FC_THRESHOLD_1Rs
#define IDB_OBM2_FC_THRESHOLD_1Rs ("IDB_OBM2_FC_THRESHOLD_1R")
#endif
#ifndef IDB_OBM2_FLOW_CONTROL_CONFIGRs
#define IDB_OBM2_FLOW_CONTROL_CONFIGRs ("IDB_OBM2_FLOW_CONTROL_CONFIGR")
#endif
#ifndef IDB_OBM2_FLOW_CONTROL_EVENT_COUNTRs
#define IDB_OBM2_FLOW_CONTROL_EVENT_COUNTRs ("IDB_OBM2_FLOW_CONTROL_EVENT_COUNTR")
#endif
#ifndef IDB_OBM2_GSH_ETHERTYPERs
#define IDB_OBM2_GSH_ETHERTYPERs ("IDB_OBM2_GSH_ETHERTYPER")
#endif
#ifndef IDB_OBM2_HW_STATUSRs
#define IDB_OBM2_HW_STATUSRs ("IDB_OBM2_HW_STATUSR")
#endif
#ifndef IDB_OBM2_INNER_TPIDRs
#define IDB_OBM2_INNER_TPIDRs ("IDB_OBM2_INNER_TPIDR")
#endif
#ifndef IDB_OBM2_IOM_STATS_WINDOW_RESULTSMs
#define IDB_OBM2_IOM_STATS_WINDOW_RESULTSMs ("IDB_OBM2_IOM_STATS_WINDOW_RESULTSM")
#endif
#ifndef IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTRs
#define IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTRs ("IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTRs
#define IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTRs ("IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTRs
#define IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTRs ("IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTRs
#define IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTRs ("IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTRs
#define IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTRs ("IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTRs
#define IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTRs ("IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTRs
#define IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTRs ("IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTRs
#define IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTRs ("IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_MAX_USAGERs
#define IDB_OBM2_MAX_USAGERs ("IDB_OBM2_MAX_USAGER")
#endif
#ifndef IDB_OBM2_MAX_USAGE_1Rs
#define IDB_OBM2_MAX_USAGE_1Rs ("IDB_OBM2_MAX_USAGE_1R")
#endif
#ifndef IDB_OBM2_MAX_USAGE_2Rs
#define IDB_OBM2_MAX_USAGE_2Rs ("IDB_OBM2_MAX_USAGE_2R")
#endif
#ifndef IDB_OBM2_MAX_USAGE_SELECTRs
#define IDB_OBM2_MAX_USAGE_SELECTRs ("IDB_OBM2_MAX_USAGE_SELECTR")
#endif
#ifndef IDB_OBM2_MONITOR_STATS_CONFIGRs
#define IDB_OBM2_MONITOR_STATS_CONFIGRs ("IDB_OBM2_MONITOR_STATS_CONFIGR")
#endif
#ifndef IDB_OBM2_NIV_ETHERTYPERs
#define IDB_OBM2_NIV_ETHERTYPERs ("IDB_OBM2_NIV_ETHERTYPER")
#endif
#ifndef IDB_OBM2_OPAQUE_TAG_CONFIGRs
#define IDB_OBM2_OPAQUE_TAG_CONFIGRs ("IDB_OBM2_OPAQUE_TAG_CONFIGR")
#endif
#ifndef IDB_OBM2_OPAQUE_TAG_CONFIG_0Rs
#define IDB_OBM2_OPAQUE_TAG_CONFIG_0Rs ("IDB_OBM2_OPAQUE_TAG_CONFIG_0R")
#endif
#ifndef IDB_OBM2_OPAQUE_TAG_CONFIG_1Rs
#define IDB_OBM2_OPAQUE_TAG_CONFIG_1Rs ("IDB_OBM2_OPAQUE_TAG_CONFIG_1R")
#endif
#ifndef IDB_OBM2_OUTER_TPIDRs
#define IDB_OBM2_OUTER_TPIDRs ("IDB_OBM2_OUTER_TPIDR")
#endif
#ifndef IDB_OBM2_OUTER_TPID_0Rs
#define IDB_OBM2_OUTER_TPID_0Rs ("IDB_OBM2_OUTER_TPID_0R")
#endif
#ifndef IDB_OBM2_OUTER_TPID_1Rs
#define IDB_OBM2_OUTER_TPID_1Rs ("IDB_OBM2_OUTER_TPID_1R")
#endif
#ifndef IDB_OBM2_OUTER_TPID_2Rs
#define IDB_OBM2_OUTER_TPID_2Rs ("IDB_OBM2_OUTER_TPID_2R")
#endif
#ifndef IDB_OBM2_OUTER_TPID_3Rs
#define IDB_OBM2_OUTER_TPID_3Rs ("IDB_OBM2_OUTER_TPID_3R")
#endif
#ifndef IDB_OBM2_OVERSUB_MON_ECC_STATUSRs
#define IDB_OBM2_OVERSUB_MON_ECC_STATUSRs ("IDB_OBM2_OVERSUB_MON_ECC_STATUSR")
#endif
#ifndef IDB_OBM2_PE_ETHERTYPERs
#define IDB_OBM2_PE_ETHERTYPERs ("IDB_OBM2_PE_ETHERTYPER")
#endif
#ifndef IDB_OBM2_PORT_CONFIGRs
#define IDB_OBM2_PORT_CONFIGRs ("IDB_OBM2_PORT_CONFIGR")
#endif
#ifndef IDB_OBM2_PRI_MAP_PORT0Ms
#define IDB_OBM2_PRI_MAP_PORT0Ms ("IDB_OBM2_PRI_MAP_PORT0M")
#endif
#ifndef IDB_OBM2_PRI_MAP_PORT1Ms
#define IDB_OBM2_PRI_MAP_PORT1Ms ("IDB_OBM2_PRI_MAP_PORT1M")
#endif
#ifndef IDB_OBM2_PRI_MAP_PORT2Ms
#define IDB_OBM2_PRI_MAP_PORT2Ms ("IDB_OBM2_PRI_MAP_PORT2M")
#endif
#ifndef IDB_OBM2_PRI_MAP_PORT3Ms
#define IDB_OBM2_PRI_MAP_PORT3Ms ("IDB_OBM2_PRI_MAP_PORT3M")
#endif
#ifndef IDB_OBM2_PRI_MAP_PORT4Ms
#define IDB_OBM2_PRI_MAP_PORT4Ms ("IDB_OBM2_PRI_MAP_PORT4M")
#endif
#ifndef IDB_OBM2_PRI_MAP_PORT5Ms
#define IDB_OBM2_PRI_MAP_PORT5Ms ("IDB_OBM2_PRI_MAP_PORT5M")
#endif
#ifndef IDB_OBM2_PRI_MAP_PORT6Ms
#define IDB_OBM2_PRI_MAP_PORT6Ms ("IDB_OBM2_PRI_MAP_PORT6M")
#endif
#ifndef IDB_OBM2_PRI_MAP_PORT7Ms
#define IDB_OBM2_PRI_MAP_PORT7Ms ("IDB_OBM2_PRI_MAP_PORT7M")
#endif
#ifndef IDB_OBM2_PROTOCOL_CONTROL_0Rs
#define IDB_OBM2_PROTOCOL_CONTROL_0Rs ("IDB_OBM2_PROTOCOL_CONTROL_0R")
#endif
#ifndef IDB_OBM2_PROTOCOL_CONTROL_1Rs
#define IDB_OBM2_PROTOCOL_CONTROL_1Rs ("IDB_OBM2_PROTOCOL_CONTROL_1R")
#endif
#ifndef IDB_OBM2_PROTOCOL_CONTROL_2Rs
#define IDB_OBM2_PROTOCOL_CONTROL_2Rs ("IDB_OBM2_PROTOCOL_CONTROL_2R")
#endif
#ifndef IDB_OBM2_RAM_CONTROLRs
#define IDB_OBM2_RAM_CONTROLRs ("IDB_OBM2_RAM_CONTROLR")
#endif
#ifndef IDB_OBM2_SER_CONTROLRs
#define IDB_OBM2_SER_CONTROLRs ("IDB_OBM2_SER_CONTROLR")
#endif
#ifndef IDB_OBM2_SHARED_CONFIGRs
#define IDB_OBM2_SHARED_CONFIGRs ("IDB_OBM2_SHARED_CONFIGR")
#endif
#ifndef IDB_OBM2_TC_MAP_PORT0Ms
#define IDB_OBM2_TC_MAP_PORT0Ms ("IDB_OBM2_TC_MAP_PORT0M")
#endif
#ifndef IDB_OBM2_TC_MAP_PORT1Ms
#define IDB_OBM2_TC_MAP_PORT1Ms ("IDB_OBM2_TC_MAP_PORT1M")
#endif
#ifndef IDB_OBM2_TC_MAP_PORT2Ms
#define IDB_OBM2_TC_MAP_PORT2Ms ("IDB_OBM2_TC_MAP_PORT2M")
#endif
#ifndef IDB_OBM2_TC_MAP_PORT3Ms
#define IDB_OBM2_TC_MAP_PORT3Ms ("IDB_OBM2_TC_MAP_PORT3M")
#endif
#ifndef IDB_OBM2_TC_MAP_PORT4Ms
#define IDB_OBM2_TC_MAP_PORT4Ms ("IDB_OBM2_TC_MAP_PORT4M")
#endif
#ifndef IDB_OBM2_TC_MAP_PORT5Ms
#define IDB_OBM2_TC_MAP_PORT5Ms ("IDB_OBM2_TC_MAP_PORT5M")
#endif
#ifndef IDB_OBM2_TC_MAP_PORT6Ms
#define IDB_OBM2_TC_MAP_PORT6Ms ("IDB_OBM2_TC_MAP_PORT6M")
#endif
#ifndef IDB_OBM2_TC_MAP_PORT7Ms
#define IDB_OBM2_TC_MAP_PORT7Ms ("IDB_OBM2_TC_MAP_PORT7M")
#endif
#ifndef IDB_OBM2_TDMRs
#define IDB_OBM2_TDMRs ("IDB_OBM2_TDMR")
#endif
#ifndef IDB_OBM2_THRESHOLDRs
#define IDB_OBM2_THRESHOLDRs ("IDB_OBM2_THRESHOLDR")
#endif
#ifndef IDB_OBM2_THRESHOLD_1Rs
#define IDB_OBM2_THRESHOLD_1Rs ("IDB_OBM2_THRESHOLD_1R")
#endif
#ifndef IDB_OBM2_USAGERs
#define IDB_OBM2_USAGERs ("IDB_OBM2_USAGER")
#endif
#ifndef IDB_OBM2_USAGE_1Rs
#define IDB_OBM2_USAGE_1Rs ("IDB_OBM2_USAGE_1R")
#endif
#ifndef IDB_OBM3_BUFFER_CONFIGRs
#define IDB_OBM3_BUFFER_CONFIGRs ("IDB_OBM3_BUFFER_CONFIGR")
#endif
#ifndef IDB_OBM3_CONTROLRs
#define IDB_OBM3_CONTROLRs ("IDB_OBM3_CONTROLR")
#endif
#ifndef IDB_OBM3_CTRL_ECC_STATUSRs
#define IDB_OBM3_CTRL_ECC_STATUSRs ("IDB_OBM3_CTRL_ECC_STATUSR")
#endif
#ifndef IDB_OBM3_CT_THRESHOLDRs
#define IDB_OBM3_CT_THRESHOLDRs ("IDB_OBM3_CT_THRESHOLDR")
#endif
#ifndef IDB_OBM3_DATA_ECC_STATUSRs
#define IDB_OBM3_DATA_ECC_STATUSRs ("IDB_OBM3_DATA_ECC_STATUSR")
#endif
#ifndef IDB_OBM3_DBG_ARs
#define IDB_OBM3_DBG_ARs ("IDB_OBM3_DBG_AR")
#endif
#ifndef IDB_OBM3_DBG_BRs
#define IDB_OBM3_DBG_BRs ("IDB_OBM3_DBG_BR")
#endif
#ifndef IDB_OBM3_DSCP_MAP_PORT0Ms
#define IDB_OBM3_DSCP_MAP_PORT0Ms ("IDB_OBM3_DSCP_MAP_PORT0M")
#endif
#ifndef IDB_OBM3_DSCP_MAP_PORT1Ms
#define IDB_OBM3_DSCP_MAP_PORT1Ms ("IDB_OBM3_DSCP_MAP_PORT1M")
#endif
#ifndef IDB_OBM3_DSCP_MAP_PORT2Ms
#define IDB_OBM3_DSCP_MAP_PORT2Ms ("IDB_OBM3_DSCP_MAP_PORT2M")
#endif
#ifndef IDB_OBM3_DSCP_MAP_PORT3Ms
#define IDB_OBM3_DSCP_MAP_PORT3Ms ("IDB_OBM3_DSCP_MAP_PORT3M")
#endif
#ifndef IDB_OBM3_DSCP_MAP_PORT4Ms
#define IDB_OBM3_DSCP_MAP_PORT4Ms ("IDB_OBM3_DSCP_MAP_PORT4M")
#endif
#ifndef IDB_OBM3_DSCP_MAP_PORT5Ms
#define IDB_OBM3_DSCP_MAP_PORT5Ms ("IDB_OBM3_DSCP_MAP_PORT5M")
#endif
#ifndef IDB_OBM3_DSCP_MAP_PORT6Ms
#define IDB_OBM3_DSCP_MAP_PORT6Ms ("IDB_OBM3_DSCP_MAP_PORT6M")
#endif
#ifndef IDB_OBM3_DSCP_MAP_PORT7Ms
#define IDB_OBM3_DSCP_MAP_PORT7Ms ("IDB_OBM3_DSCP_MAP_PORT7M")
#endif
#ifndef IDB_OBM3_ETAG_MAP_PORT0Ms
#define IDB_OBM3_ETAG_MAP_PORT0Ms ("IDB_OBM3_ETAG_MAP_PORT0M")
#endif
#ifndef IDB_OBM3_ETAG_MAP_PORT1Ms
#define IDB_OBM3_ETAG_MAP_PORT1Ms ("IDB_OBM3_ETAG_MAP_PORT1M")
#endif
#ifndef IDB_OBM3_ETAG_MAP_PORT2Ms
#define IDB_OBM3_ETAG_MAP_PORT2Ms ("IDB_OBM3_ETAG_MAP_PORT2M")
#endif
#ifndef IDB_OBM3_ETAG_MAP_PORT3Ms
#define IDB_OBM3_ETAG_MAP_PORT3Ms ("IDB_OBM3_ETAG_MAP_PORT3M")
#endif
#ifndef IDB_OBM3_ETAG_MAP_PORT4Ms
#define IDB_OBM3_ETAG_MAP_PORT4Ms ("IDB_OBM3_ETAG_MAP_PORT4M")
#endif
#ifndef IDB_OBM3_ETAG_MAP_PORT5Ms
#define IDB_OBM3_ETAG_MAP_PORT5Ms ("IDB_OBM3_ETAG_MAP_PORT5M")
#endif
#ifndef IDB_OBM3_ETAG_MAP_PORT6Ms
#define IDB_OBM3_ETAG_MAP_PORT6Ms ("IDB_OBM3_ETAG_MAP_PORT6M")
#endif
#ifndef IDB_OBM3_ETAG_MAP_PORT7Ms
#define IDB_OBM3_ETAG_MAP_PORT7Ms ("IDB_OBM3_ETAG_MAP_PORT7M")
#endif
#ifndef IDB_OBM3_FC_THRESHOLDRs
#define IDB_OBM3_FC_THRESHOLDRs ("IDB_OBM3_FC_THRESHOLDR")
#endif
#ifndef IDB_OBM3_FC_THRESHOLD_1Rs
#define IDB_OBM3_FC_THRESHOLD_1Rs ("IDB_OBM3_FC_THRESHOLD_1R")
#endif
#ifndef IDB_OBM3_FLOW_CONTROL_CONFIGRs
#define IDB_OBM3_FLOW_CONTROL_CONFIGRs ("IDB_OBM3_FLOW_CONTROL_CONFIGR")
#endif
#ifndef IDB_OBM3_FLOW_CONTROL_EVENT_COUNTRs
#define IDB_OBM3_FLOW_CONTROL_EVENT_COUNTRs ("IDB_OBM3_FLOW_CONTROL_EVENT_COUNTR")
#endif
#ifndef IDB_OBM3_GSH_ETHERTYPERs
#define IDB_OBM3_GSH_ETHERTYPERs ("IDB_OBM3_GSH_ETHERTYPER")
#endif
#ifndef IDB_OBM3_HW_STATUSRs
#define IDB_OBM3_HW_STATUSRs ("IDB_OBM3_HW_STATUSR")
#endif
#ifndef IDB_OBM3_INNER_TPIDRs
#define IDB_OBM3_INNER_TPIDRs ("IDB_OBM3_INNER_TPIDR")
#endif
#ifndef IDB_OBM3_IOM_STATS_WINDOW_RESULTSMs
#define IDB_OBM3_IOM_STATS_WINDOW_RESULTSMs ("IDB_OBM3_IOM_STATS_WINDOW_RESULTSM")
#endif
#ifndef IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTRs
#define IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTRs ("IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTRs
#define IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTRs ("IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTRs
#define IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTRs ("IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTRs
#define IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTRs ("IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTRs
#define IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTRs ("IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTRs
#define IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTRs ("IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTRs
#define IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTRs ("IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTRs
#define IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTRs ("IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_MAX_USAGERs
#define IDB_OBM3_MAX_USAGERs ("IDB_OBM3_MAX_USAGER")
#endif
#ifndef IDB_OBM3_MAX_USAGE_1Rs
#define IDB_OBM3_MAX_USAGE_1Rs ("IDB_OBM3_MAX_USAGE_1R")
#endif
#ifndef IDB_OBM3_MAX_USAGE_2Rs
#define IDB_OBM3_MAX_USAGE_2Rs ("IDB_OBM3_MAX_USAGE_2R")
#endif
#ifndef IDB_OBM3_MAX_USAGE_SELECTRs
#define IDB_OBM3_MAX_USAGE_SELECTRs ("IDB_OBM3_MAX_USAGE_SELECTR")
#endif
#ifndef IDB_OBM3_MONITOR_STATS_CONFIGRs
#define IDB_OBM3_MONITOR_STATS_CONFIGRs ("IDB_OBM3_MONITOR_STATS_CONFIGR")
#endif
#ifndef IDB_OBM3_NIV_ETHERTYPERs
#define IDB_OBM3_NIV_ETHERTYPERs ("IDB_OBM3_NIV_ETHERTYPER")
#endif
#ifndef IDB_OBM3_OPAQUE_TAG_CONFIGRs
#define IDB_OBM3_OPAQUE_TAG_CONFIGRs ("IDB_OBM3_OPAQUE_TAG_CONFIGR")
#endif
#ifndef IDB_OBM3_OPAQUE_TAG_CONFIG_0Rs
#define IDB_OBM3_OPAQUE_TAG_CONFIG_0Rs ("IDB_OBM3_OPAQUE_TAG_CONFIG_0R")
#endif
#ifndef IDB_OBM3_OPAQUE_TAG_CONFIG_1Rs
#define IDB_OBM3_OPAQUE_TAG_CONFIG_1Rs ("IDB_OBM3_OPAQUE_TAG_CONFIG_1R")
#endif
#ifndef IDB_OBM3_OUTER_TPIDRs
#define IDB_OBM3_OUTER_TPIDRs ("IDB_OBM3_OUTER_TPIDR")
#endif
#ifndef IDB_OBM3_OUTER_TPID_0Rs
#define IDB_OBM3_OUTER_TPID_0Rs ("IDB_OBM3_OUTER_TPID_0R")
#endif
#ifndef IDB_OBM3_OUTER_TPID_1Rs
#define IDB_OBM3_OUTER_TPID_1Rs ("IDB_OBM3_OUTER_TPID_1R")
#endif
#ifndef IDB_OBM3_OUTER_TPID_2Rs
#define IDB_OBM3_OUTER_TPID_2Rs ("IDB_OBM3_OUTER_TPID_2R")
#endif
#ifndef IDB_OBM3_OUTER_TPID_3Rs
#define IDB_OBM3_OUTER_TPID_3Rs ("IDB_OBM3_OUTER_TPID_3R")
#endif
#ifndef IDB_OBM3_OVERSUB_MON_ECC_STATUSRs
#define IDB_OBM3_OVERSUB_MON_ECC_STATUSRs ("IDB_OBM3_OVERSUB_MON_ECC_STATUSR")
#endif
#ifndef IDB_OBM3_PE_ETHERTYPERs
#define IDB_OBM3_PE_ETHERTYPERs ("IDB_OBM3_PE_ETHERTYPER")
#endif
#ifndef IDB_OBM3_PORT_CONFIGRs
#define IDB_OBM3_PORT_CONFIGRs ("IDB_OBM3_PORT_CONFIGR")
#endif
#ifndef IDB_OBM3_PRI_MAP_PORT0Ms
#define IDB_OBM3_PRI_MAP_PORT0Ms ("IDB_OBM3_PRI_MAP_PORT0M")
#endif
#ifndef IDB_OBM3_PRI_MAP_PORT1Ms
#define IDB_OBM3_PRI_MAP_PORT1Ms ("IDB_OBM3_PRI_MAP_PORT1M")
#endif
#ifndef IDB_OBM3_PRI_MAP_PORT2Ms
#define IDB_OBM3_PRI_MAP_PORT2Ms ("IDB_OBM3_PRI_MAP_PORT2M")
#endif
#ifndef IDB_OBM3_PRI_MAP_PORT3Ms
#define IDB_OBM3_PRI_MAP_PORT3Ms ("IDB_OBM3_PRI_MAP_PORT3M")
#endif
#ifndef IDB_OBM3_PRI_MAP_PORT4Ms
#define IDB_OBM3_PRI_MAP_PORT4Ms ("IDB_OBM3_PRI_MAP_PORT4M")
#endif
#ifndef IDB_OBM3_PRI_MAP_PORT5Ms
#define IDB_OBM3_PRI_MAP_PORT5Ms ("IDB_OBM3_PRI_MAP_PORT5M")
#endif
#ifndef IDB_OBM3_PRI_MAP_PORT6Ms
#define IDB_OBM3_PRI_MAP_PORT6Ms ("IDB_OBM3_PRI_MAP_PORT6M")
#endif
#ifndef IDB_OBM3_PRI_MAP_PORT7Ms
#define IDB_OBM3_PRI_MAP_PORT7Ms ("IDB_OBM3_PRI_MAP_PORT7M")
#endif
#ifndef IDB_OBM3_PROTOCOL_CONTROL_0Rs
#define IDB_OBM3_PROTOCOL_CONTROL_0Rs ("IDB_OBM3_PROTOCOL_CONTROL_0R")
#endif
#ifndef IDB_OBM3_PROTOCOL_CONTROL_1Rs
#define IDB_OBM3_PROTOCOL_CONTROL_1Rs ("IDB_OBM3_PROTOCOL_CONTROL_1R")
#endif
#ifndef IDB_OBM3_PROTOCOL_CONTROL_2Rs
#define IDB_OBM3_PROTOCOL_CONTROL_2Rs ("IDB_OBM3_PROTOCOL_CONTROL_2R")
#endif
#ifndef IDB_OBM3_RAM_CONTROLRs
#define IDB_OBM3_RAM_CONTROLRs ("IDB_OBM3_RAM_CONTROLR")
#endif
#ifndef IDB_OBM3_SER_CONTROLRs
#define IDB_OBM3_SER_CONTROLRs ("IDB_OBM3_SER_CONTROLR")
#endif
#ifndef IDB_OBM3_SHARED_CONFIGRs
#define IDB_OBM3_SHARED_CONFIGRs ("IDB_OBM3_SHARED_CONFIGR")
#endif
#ifndef IDB_OBM3_TC_MAP_PORT0Ms
#define IDB_OBM3_TC_MAP_PORT0Ms ("IDB_OBM3_TC_MAP_PORT0M")
#endif
#ifndef IDB_OBM3_TC_MAP_PORT1Ms
#define IDB_OBM3_TC_MAP_PORT1Ms ("IDB_OBM3_TC_MAP_PORT1M")
#endif
#ifndef IDB_OBM3_TC_MAP_PORT2Ms
#define IDB_OBM3_TC_MAP_PORT2Ms ("IDB_OBM3_TC_MAP_PORT2M")
#endif
#ifndef IDB_OBM3_TC_MAP_PORT3Ms
#define IDB_OBM3_TC_MAP_PORT3Ms ("IDB_OBM3_TC_MAP_PORT3M")
#endif
#ifndef IDB_OBM3_TC_MAP_PORT4Ms
#define IDB_OBM3_TC_MAP_PORT4Ms ("IDB_OBM3_TC_MAP_PORT4M")
#endif
#ifndef IDB_OBM3_TC_MAP_PORT5Ms
#define IDB_OBM3_TC_MAP_PORT5Ms ("IDB_OBM3_TC_MAP_PORT5M")
#endif
#ifndef IDB_OBM3_TC_MAP_PORT6Ms
#define IDB_OBM3_TC_MAP_PORT6Ms ("IDB_OBM3_TC_MAP_PORT6M")
#endif
#ifndef IDB_OBM3_TC_MAP_PORT7Ms
#define IDB_OBM3_TC_MAP_PORT7Ms ("IDB_OBM3_TC_MAP_PORT7M")
#endif
#ifndef IDB_OBM3_TDMRs
#define IDB_OBM3_TDMRs ("IDB_OBM3_TDMR")
#endif
#ifndef IDB_OBM3_THRESHOLDRs
#define IDB_OBM3_THRESHOLDRs ("IDB_OBM3_THRESHOLDR")
#endif
#ifndef IDB_OBM3_THRESHOLD_1Rs
#define IDB_OBM3_THRESHOLD_1Rs ("IDB_OBM3_THRESHOLD_1R")
#endif
#ifndef IDB_OBM3_USAGERs
#define IDB_OBM3_USAGERs ("IDB_OBM3_USAGER")
#endif
#ifndef IDB_OBM3_USAGE_1Rs
#define IDB_OBM3_USAGE_1Rs ("IDB_OBM3_USAGE_1R")
#endif
#ifndef IDB_OBM_MONITOR_CONFIGRs
#define IDB_OBM_MONITOR_CONFIGRs ("IDB_OBM_MONITOR_CONFIGR")
#endif
#ifndef IDB_PA_RESET_CONTROLRs
#define IDB_PA_RESET_CONTROLRs ("IDB_PA_RESET_CONTROLR")
#endif
#ifndef IDEV_CONFIG_BOTP_PROFILEMs
#define IDEV_CONFIG_BOTP_PROFILEMs ("IDEV_CONFIG_BOTP_PROFILEM")
#endif
#ifndef IDEV_CONFIG_CPU_NIH_ENTRYMs
#define IDEV_CONFIG_CPU_NIH_ENTRYMs ("IDEV_CONFIG_CPU_NIH_ENTRYM")
#endif
#ifndef IDEV_CONFIG_DOP_TRIGGER_DETECT_MASKRs
#define IDEV_CONFIG_DOP_TRIGGER_DETECT_MASKRs ("IDEV_CONFIG_DOP_TRIGGER_DETECT_MASKR")
#endif
#ifndef IDEV_CONFIG_TABLEMs
#define IDEV_CONFIG_TABLEMs ("IDEV_CONFIG_TABLEM")
#endif
#ifndef IEEE1588_UNKNOWN_VERSIONs
#define IEEE1588_UNKNOWN_VERSIONs ("IEEE1588_UNKNOWN_VERSION")
#endif
#ifndef IEEE1588_UNKNOWN_VERSION_MASKs
#define IEEE1588_UNKNOWN_VERSION_MASKs ("IEEE1588_UNKNOWN_VERSION_MASK")
#endif
#ifndef IEEE1588_VERSIONs
#define IEEE1588_VERSIONs ("IEEE1588_VERSION")
#endif
#ifndef IEEE_1588s
#define IEEE_1588s ("IEEE_1588")
#endif
#ifndef IEEE_802_1ASs
#define IEEE_802_1ASs ("IEEE_802_1AS")
#endif
#ifndef IFA_HEADERSs
#define IFA_HEADERSs ("IFA_HEADERS")
#endif
#ifndef IFA_METADATA_STACKs
#define IFA_METADATA_STACKs ("IFA_METADATA_STACK")
#endif
#ifndef IFP_METER_AUX_BOTP_PROFILEMs
#define IFP_METER_AUX_BOTP_PROFILEMs ("IFP_METER_AUX_BOTP_PROFILEM")
#endif
#ifndef IFP_METER_BITP_PROFILEMs
#define IFP_METER_BITP_PROFILEMs ("IFP_METER_BITP_PROFILEM")
#endif
#ifndef IFP_METER_BOTP_PROFILEMs
#define IFP_METER_BOTP_PROFILEMs ("IFP_METER_BOTP_PROFILEM")
#endif
#ifndef IFP_METER_COLOR_TABLE_0Ms
#define IFP_METER_COLOR_TABLE_0Ms ("IFP_METER_COLOR_TABLE_0M")
#endif
#ifndef IFP_METER_COLOR_TABLE_0_SER_CONTROLRs
#define IFP_METER_COLOR_TABLE_0_SER_CONTROLRs ("IFP_METER_COLOR_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFP_METER_COLOR_TABLE_1Ms
#define IFP_METER_COLOR_TABLE_1Ms ("IFP_METER_COLOR_TABLE_1M")
#endif
#ifndef IFP_METER_COLOR_TABLE_1_SER_CONTROLRs
#define IFP_METER_COLOR_TABLE_1_SER_CONTROLRs ("IFP_METER_COLOR_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFP_METER_COLOR_TABLE_2Ms
#define IFP_METER_COLOR_TABLE_2Ms ("IFP_METER_COLOR_TABLE_2M")
#endif
#ifndef IFP_METER_COLOR_TABLE_2_SER_CONTROLRs
#define IFP_METER_COLOR_TABLE_2_SER_CONTROLRs ("IFP_METER_COLOR_TABLE_2_SER_CONTROLR")
#endif
#ifndef IFP_METER_COLOR_TABLE_3Ms
#define IFP_METER_COLOR_TABLE_3Ms ("IFP_METER_COLOR_TABLE_3M")
#endif
#ifndef IFP_METER_COLOR_TABLE_3_SER_CONTROLRs
#define IFP_METER_COLOR_TABLE_3_SER_CONTROLRs ("IFP_METER_COLOR_TABLE_3_SER_CONTROLR")
#endif
#ifndef IFP_METER_COUNT_ON_SER_ERRORRs
#define IFP_METER_COUNT_ON_SER_ERRORRs ("IFP_METER_COUNT_ON_SER_ERRORR")
#endif
#ifndef IFP_METER_CTRL_PRE_SELMs
#define IFP_METER_CTRL_PRE_SELMs ("IFP_METER_CTRL_PRE_SELM")
#endif
#ifndef IFP_METER_METER_CONFIGMs
#define IFP_METER_METER_CONFIGMs ("IFP_METER_METER_CONFIGM")
#endif
#ifndef IFP_METER_METER_TABLEMs
#define IFP_METER_METER_TABLEMs ("IFP_METER_METER_TABLEM")
#endif
#ifndef IFP_METER_METER_TABLE_SER_CONTROLRs
#define IFP_METER_METER_TABLE_SER_CONTROLRs ("IFP_METER_METER_TABLE_SER_CONTROLR")
#endif
#ifndef IFP_METER_PDD_PROFILE_TABLEMs
#define IFP_METER_PDD_PROFILE_TABLEMs ("IFP_METER_PDD_PROFILE_TABLEM")
#endif
#ifndef IFP_METER_RAM_TM_CONTROLRs
#define IFP_METER_RAM_TM_CONTROLRs ("IFP_METER_RAM_TM_CONTROLR")
#endif
#ifndef IFP_METER_SBR_BSTR_SELMs
#define IFP_METER_SBR_BSTR_SELMs ("IFP_METER_SBR_BSTR_SELM")
#endif
#ifndef IFP_METER_SBR_BUS_STR_ENBRs
#define IFP_METER_SBR_BUS_STR_ENBRs ("IFP_METER_SBR_BUS_STR_ENBR")
#endif
#ifndef IFP_METER_SBR_INDEX_COLOR_OFFSETRs
#define IFP_METER_SBR_INDEX_COLOR_OFFSETRs ("IFP_METER_SBR_INDEX_COLOR_OFFSETR")
#endif
#ifndef IFP_METER_SBR_PROFILE_TABLE_0Ms
#define IFP_METER_SBR_PROFILE_TABLE_0Ms ("IFP_METER_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFP_METER_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define IFP_METER_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("IFP_METER_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFP_METER_SBR_RAM_TM_CONTROLRs
#define IFP_METER_SBR_RAM_TM_CONTROLRs ("IFP_METER_SBR_RAM_TM_CONTROLR")
#endif
#ifndef IFP_METER_STORM_CONTROL_METER_CONFIGMs
#define IFP_METER_STORM_CONTROL_METER_CONFIGMs ("IFP_METER_STORM_CONTROL_METER_CONFIGM")
#endif
#ifndef IFP_METER_STORM_CONTROL_METER_TABLEMs
#define IFP_METER_STORM_CONTROL_METER_TABLEMs ("IFP_METER_STORM_CONTROL_METER_TABLEM")
#endif
#ifndef IFP_METER_STORM_CONTROL_METER_TABLE_SER_CONTROLRs
#define IFP_METER_STORM_CONTROL_METER_TABLE_SER_CONTROLRs ("IFP_METER_STORM_CONTROL_METER_TABLE_SER_CONTROLR")
#endif
#ifndef IFSL100_CAPU8_LUT_0_0_0Ms
#define IFSL100_CAPU8_LUT_0_0_0Ms ("IFSL100_CAPU8_LUT_0_0_0M")
#endif
#ifndef IFSL100_CAPU8_LUT_0_0_1Ms
#define IFSL100_CAPU8_LUT_0_0_1Ms ("IFSL100_CAPU8_LUT_0_0_1M")
#endif
#ifndef IFSL100_CAPU8_LUT_1_0_0Ms
#define IFSL100_CAPU8_LUT_1_0_0Ms ("IFSL100_CAPU8_LUT_1_0_0M")
#endif
#ifndef IFSL100_CAPU8_LUT_1_0_1Ms
#define IFSL100_CAPU8_LUT_1_0_1Ms ("IFSL100_CAPU8_LUT_1_0_1M")
#endif
#ifndef IFSL100_CAPU8_LUT_2_0_0Ms
#define IFSL100_CAPU8_LUT_2_0_0Ms ("IFSL100_CAPU8_LUT_2_0_0M")
#endif
#ifndef IFSL100_CAPU8_LUT_2_0_1Ms
#define IFSL100_CAPU8_LUT_2_0_1Ms ("IFSL100_CAPU8_LUT_2_0_1M")
#endif
#ifndef IFSL100_CAPU8_LUT_3_0_0Ms
#define IFSL100_CAPU8_LUT_3_0_0Ms ("IFSL100_CAPU8_LUT_3_0_0M")
#endif
#ifndef IFSL100_CAPU8_LUT_3_0_1Ms
#define IFSL100_CAPU8_LUT_3_0_1Ms ("IFSL100_CAPU8_LUT_3_0_1M")
#endif
#ifndef IFSL100_CAPU8_LUT_4_0_0Ms
#define IFSL100_CAPU8_LUT_4_0_0Ms ("IFSL100_CAPU8_LUT_4_0_0M")
#endif
#ifndef IFSL100_CAPU8_LUT_4_0_1Ms
#define IFSL100_CAPU8_LUT_4_0_1Ms ("IFSL100_CAPU8_LUT_4_0_1M")
#endif
#ifndef IFSL100_CAPU8_LUT_5_0_0Ms
#define IFSL100_CAPU8_LUT_5_0_0Ms ("IFSL100_CAPU8_LUT_5_0_0M")
#endif
#ifndef IFSL100_CAPU8_LUT_5_0_1Ms
#define IFSL100_CAPU8_LUT_5_0_1Ms ("IFSL100_CAPU8_LUT_5_0_1M")
#endif
#ifndef IFSL100_CAPU8_LUT_6_0_0Ms
#define IFSL100_CAPU8_LUT_6_0_0Ms ("IFSL100_CAPU8_LUT_6_0_0M")
#endif
#ifndef IFSL100_CAPU8_LUT_6_0_1Ms
#define IFSL100_CAPU8_LUT_6_0_1Ms ("IFSL100_CAPU8_LUT_6_0_1M")
#endif
#ifndef IFSL100_CAPU8_LUT_7_0_0Ms
#define IFSL100_CAPU8_LUT_7_0_0Ms ("IFSL100_CAPU8_LUT_7_0_0M")
#endif
#ifndef IFSL100_CAPU8_LUT_7_0_1Ms
#define IFSL100_CAPU8_LUT_7_0_1Ms ("IFSL100_CAPU8_LUT_7_0_1M")
#endif
#ifndef IFSL100_DATA_CONSTANTMs
#define IFSL100_DATA_CONSTANTMs ("IFSL100_DATA_CONSTANTM")
#endif
#ifndef IFSL100_DROP_CODE_0Rs
#define IFSL100_DROP_CODE_0Rs ("IFSL100_DROP_CODE_0R")
#endif
#ifndef IFSL100_DROP_CODE_10Rs
#define IFSL100_DROP_CODE_10Rs ("IFSL100_DROP_CODE_10R")
#endif
#ifndef IFSL100_DROP_CODE_11Rs
#define IFSL100_DROP_CODE_11Rs ("IFSL100_DROP_CODE_11R")
#endif
#ifndef IFSL100_DROP_CODE_12Rs
#define IFSL100_DROP_CODE_12Rs ("IFSL100_DROP_CODE_12R")
#endif
#ifndef IFSL100_DROP_CODE_13Rs
#define IFSL100_DROP_CODE_13Rs ("IFSL100_DROP_CODE_13R")
#endif
#ifndef IFSL100_DROP_CODE_14Rs
#define IFSL100_DROP_CODE_14Rs ("IFSL100_DROP_CODE_14R")
#endif
#ifndef IFSL100_DROP_CODE_15Rs
#define IFSL100_DROP_CODE_15Rs ("IFSL100_DROP_CODE_15R")
#endif
#ifndef IFSL100_DROP_CODE_1Rs
#define IFSL100_DROP_CODE_1Rs ("IFSL100_DROP_CODE_1R")
#endif
#ifndef IFSL100_DROP_CODE_2Rs
#define IFSL100_DROP_CODE_2Rs ("IFSL100_DROP_CODE_2R")
#endif
#ifndef IFSL100_DROP_CODE_3Rs
#define IFSL100_DROP_CODE_3Rs ("IFSL100_DROP_CODE_3R")
#endif
#ifndef IFSL100_DROP_CODE_4Rs
#define IFSL100_DROP_CODE_4Rs ("IFSL100_DROP_CODE_4R")
#endif
#ifndef IFSL100_DROP_CODE_5Rs
#define IFSL100_DROP_CODE_5Rs ("IFSL100_DROP_CODE_5R")
#endif
#ifndef IFSL100_DROP_CODE_6Rs
#define IFSL100_DROP_CODE_6Rs ("IFSL100_DROP_CODE_6R")
#endif
#ifndef IFSL100_DROP_CODE_7Rs
#define IFSL100_DROP_CODE_7Rs ("IFSL100_DROP_CODE_7R")
#endif
#ifndef IFSL100_DROP_CODE_8Rs
#define IFSL100_DROP_CODE_8Rs ("IFSL100_DROP_CODE_8R")
#endif
#ifndef IFSL100_DROP_CODE_9Rs
#define IFSL100_DROP_CODE_9Rs ("IFSL100_DROP_CODE_9R")
#endif
#ifndef IFSL100_FSL_FLOOR_0_PROFILEMs
#define IFSL100_FSL_FLOOR_0_PROFILEMs ("IFSL100_FSL_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL100_FSL_FLOOR_1_PROFILEMs
#define IFSL100_FSL_FLOOR_1_PROFILEMs ("IFSL100_FSL_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL100_FSL_FLOOR_2_PROFILEMs
#define IFSL100_FSL_FLOOR_2_PROFILEMs ("IFSL100_FSL_FLOOR_2_PROFILEM")
#endif
#ifndef IFSL100_FSL_FLOOR_3_PROFILEMs
#define IFSL100_FSL_FLOOR_3_PROFILEMs ("IFSL100_FSL_FLOOR_3_PROFILEM")
#endif
#ifndef IFSL100_FSL_FLOOR_4_PROFILEMs
#define IFSL100_FSL_FLOOR_4_PROFILEMs ("IFSL100_FSL_FLOOR_4_PROFILEM")
#endif
#ifndef IFSL100_FSL_FLOOR_5_PROFILEMs
#define IFSL100_FSL_FLOOR_5_PROFILEMs ("IFSL100_FSL_FLOOR_5_PROFILEM")
#endif
#ifndef IFSL100_FSL_FLOOR_6_PROFILEMs
#define IFSL100_FSL_FLOOR_6_PROFILEMs ("IFSL100_FSL_FLOOR_6_PROFILEM")
#endif
#ifndef IFSL100_FSL_FLOOR_7_PROFILEMs
#define IFSL100_FSL_FLOOR_7_PROFILEMs ("IFSL100_FSL_FLOOR_7_PROFILEM")
#endif
#ifndef IFSL100_INPUT_FLOOR_0_PROFILEMs
#define IFSL100_INPUT_FLOOR_0_PROFILEMs ("IFSL100_INPUT_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL100_INPUT_FLOOR_1_PROFILEMs
#define IFSL100_INPUT_FLOOR_1_PROFILEMs ("IFSL100_INPUT_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL100_LTS_POLICYMs
#define IFSL100_LTS_POLICYMs ("IFSL100_LTS_POLICYM")
#endif
#ifndef IFSL100_LTS_PRE_SELMs
#define IFSL100_LTS_PRE_SELMs ("IFSL100_LTS_PRE_SELM")
#endif
#ifndef IFSL100_LTS_TCAMMs
#define IFSL100_LTS_TCAMMs ("IFSL100_LTS_TCAMM")
#endif
#ifndef IFSL100_OUTPUT_FLOOR_PROFILEMs
#define IFSL100_OUTPUT_FLOOR_PROFILEMs ("IFSL100_OUTPUT_FLOOR_PROFILEM")
#endif
#ifndef IFSL100_STATE_16_0Rs
#define IFSL100_STATE_16_0Rs ("IFSL100_STATE_16_0R")
#endif
#ifndef IFSL100_STATE_16_10Rs
#define IFSL100_STATE_16_10Rs ("IFSL100_STATE_16_10R")
#endif
#ifndef IFSL100_STATE_16_11Rs
#define IFSL100_STATE_16_11Rs ("IFSL100_STATE_16_11R")
#endif
#ifndef IFSL100_STATE_16_12Rs
#define IFSL100_STATE_16_12Rs ("IFSL100_STATE_16_12R")
#endif
#ifndef IFSL100_STATE_16_13Rs
#define IFSL100_STATE_16_13Rs ("IFSL100_STATE_16_13R")
#endif
#ifndef IFSL100_STATE_16_14Rs
#define IFSL100_STATE_16_14Rs ("IFSL100_STATE_16_14R")
#endif
#ifndef IFSL100_STATE_16_15Rs
#define IFSL100_STATE_16_15Rs ("IFSL100_STATE_16_15R")
#endif
#ifndef IFSL100_STATE_16_1Rs
#define IFSL100_STATE_16_1Rs ("IFSL100_STATE_16_1R")
#endif
#ifndef IFSL100_STATE_16_2Rs
#define IFSL100_STATE_16_2Rs ("IFSL100_STATE_16_2R")
#endif
#ifndef IFSL100_STATE_16_3Rs
#define IFSL100_STATE_16_3Rs ("IFSL100_STATE_16_3R")
#endif
#ifndef IFSL100_STATE_16_4Rs
#define IFSL100_STATE_16_4Rs ("IFSL100_STATE_16_4R")
#endif
#ifndef IFSL100_STATE_16_5Rs
#define IFSL100_STATE_16_5Rs ("IFSL100_STATE_16_5R")
#endif
#ifndef IFSL100_STATE_16_6Rs
#define IFSL100_STATE_16_6Rs ("IFSL100_STATE_16_6R")
#endif
#ifndef IFSL100_STATE_16_7Rs
#define IFSL100_STATE_16_7Rs ("IFSL100_STATE_16_7R")
#endif
#ifndef IFSL100_STATE_16_8Rs
#define IFSL100_STATE_16_8Rs ("IFSL100_STATE_16_8R")
#endif
#ifndef IFSL100_STATE_16_9Rs
#define IFSL100_STATE_16_9Rs ("IFSL100_STATE_16_9R")
#endif
#ifndef IFSL100_STATE_16_LOCK_0Rs
#define IFSL100_STATE_16_LOCK_0Rs ("IFSL100_STATE_16_LOCK_0R")
#endif
#ifndef IFSL100_STATE_16_LOCK_10Rs
#define IFSL100_STATE_16_LOCK_10Rs ("IFSL100_STATE_16_LOCK_10R")
#endif
#ifndef IFSL100_STATE_16_LOCK_11Rs
#define IFSL100_STATE_16_LOCK_11Rs ("IFSL100_STATE_16_LOCK_11R")
#endif
#ifndef IFSL100_STATE_16_LOCK_12Rs
#define IFSL100_STATE_16_LOCK_12Rs ("IFSL100_STATE_16_LOCK_12R")
#endif
#ifndef IFSL100_STATE_16_LOCK_13Rs
#define IFSL100_STATE_16_LOCK_13Rs ("IFSL100_STATE_16_LOCK_13R")
#endif
#ifndef IFSL100_STATE_16_LOCK_14Rs
#define IFSL100_STATE_16_LOCK_14Rs ("IFSL100_STATE_16_LOCK_14R")
#endif
#ifndef IFSL100_STATE_16_LOCK_15Rs
#define IFSL100_STATE_16_LOCK_15Rs ("IFSL100_STATE_16_LOCK_15R")
#endif
#ifndef IFSL100_STATE_16_LOCK_1Rs
#define IFSL100_STATE_16_LOCK_1Rs ("IFSL100_STATE_16_LOCK_1R")
#endif
#ifndef IFSL100_STATE_16_LOCK_2Rs
#define IFSL100_STATE_16_LOCK_2Rs ("IFSL100_STATE_16_LOCK_2R")
#endif
#ifndef IFSL100_STATE_16_LOCK_3Rs
#define IFSL100_STATE_16_LOCK_3Rs ("IFSL100_STATE_16_LOCK_3R")
#endif
#ifndef IFSL100_STATE_16_LOCK_4Rs
#define IFSL100_STATE_16_LOCK_4Rs ("IFSL100_STATE_16_LOCK_4R")
#endif
#ifndef IFSL100_STATE_16_LOCK_5Rs
#define IFSL100_STATE_16_LOCK_5Rs ("IFSL100_STATE_16_LOCK_5R")
#endif
#ifndef IFSL100_STATE_16_LOCK_6Rs
#define IFSL100_STATE_16_LOCK_6Rs ("IFSL100_STATE_16_LOCK_6R")
#endif
#ifndef IFSL100_STATE_16_LOCK_7Rs
#define IFSL100_STATE_16_LOCK_7Rs ("IFSL100_STATE_16_LOCK_7R")
#endif
#ifndef IFSL100_STATE_16_LOCK_8Rs
#define IFSL100_STATE_16_LOCK_8Rs ("IFSL100_STATE_16_LOCK_8R")
#endif
#ifndef IFSL100_STATE_16_LOCK_9Rs
#define IFSL100_STATE_16_LOCK_9Rs ("IFSL100_STATE_16_LOCK_9R")
#endif
#ifndef IFSL100_STATE_8_0Rs
#define IFSL100_STATE_8_0Rs ("IFSL100_STATE_8_0R")
#endif
#ifndef IFSL100_STATE_8_10Rs
#define IFSL100_STATE_8_10Rs ("IFSL100_STATE_8_10R")
#endif
#ifndef IFSL100_STATE_8_11Rs
#define IFSL100_STATE_8_11Rs ("IFSL100_STATE_8_11R")
#endif
#ifndef IFSL100_STATE_8_12Rs
#define IFSL100_STATE_8_12Rs ("IFSL100_STATE_8_12R")
#endif
#ifndef IFSL100_STATE_8_13Rs
#define IFSL100_STATE_8_13Rs ("IFSL100_STATE_8_13R")
#endif
#ifndef IFSL100_STATE_8_14Rs
#define IFSL100_STATE_8_14Rs ("IFSL100_STATE_8_14R")
#endif
#ifndef IFSL100_STATE_8_15Rs
#define IFSL100_STATE_8_15Rs ("IFSL100_STATE_8_15R")
#endif
#ifndef IFSL100_STATE_8_1Rs
#define IFSL100_STATE_8_1Rs ("IFSL100_STATE_8_1R")
#endif
#ifndef IFSL100_STATE_8_2Rs
#define IFSL100_STATE_8_2Rs ("IFSL100_STATE_8_2R")
#endif
#ifndef IFSL100_STATE_8_3Rs
#define IFSL100_STATE_8_3Rs ("IFSL100_STATE_8_3R")
#endif
#ifndef IFSL100_STATE_8_4Rs
#define IFSL100_STATE_8_4Rs ("IFSL100_STATE_8_4R")
#endif
#ifndef IFSL100_STATE_8_5Rs
#define IFSL100_STATE_8_5Rs ("IFSL100_STATE_8_5R")
#endif
#ifndef IFSL100_STATE_8_6Rs
#define IFSL100_STATE_8_6Rs ("IFSL100_STATE_8_6R")
#endif
#ifndef IFSL100_STATE_8_7Rs
#define IFSL100_STATE_8_7Rs ("IFSL100_STATE_8_7R")
#endif
#ifndef IFSL100_STATE_8_8Rs
#define IFSL100_STATE_8_8Rs ("IFSL100_STATE_8_8R")
#endif
#ifndef IFSL100_STATE_8_9Rs
#define IFSL100_STATE_8_9Rs ("IFSL100_STATE_8_9R")
#endif
#ifndef IFSL100_STATE_8_LOCK_0Rs
#define IFSL100_STATE_8_LOCK_0Rs ("IFSL100_STATE_8_LOCK_0R")
#endif
#ifndef IFSL100_STATE_8_LOCK_10Rs
#define IFSL100_STATE_8_LOCK_10Rs ("IFSL100_STATE_8_LOCK_10R")
#endif
#ifndef IFSL100_STATE_8_LOCK_11Rs
#define IFSL100_STATE_8_LOCK_11Rs ("IFSL100_STATE_8_LOCK_11R")
#endif
#ifndef IFSL100_STATE_8_LOCK_12Rs
#define IFSL100_STATE_8_LOCK_12Rs ("IFSL100_STATE_8_LOCK_12R")
#endif
#ifndef IFSL100_STATE_8_LOCK_13Rs
#define IFSL100_STATE_8_LOCK_13Rs ("IFSL100_STATE_8_LOCK_13R")
#endif
#ifndef IFSL100_STATE_8_LOCK_14Rs
#define IFSL100_STATE_8_LOCK_14Rs ("IFSL100_STATE_8_LOCK_14R")
#endif
#ifndef IFSL100_STATE_8_LOCK_15Rs
#define IFSL100_STATE_8_LOCK_15Rs ("IFSL100_STATE_8_LOCK_15R")
#endif
#ifndef IFSL100_STATE_8_LOCK_1Rs
#define IFSL100_STATE_8_LOCK_1Rs ("IFSL100_STATE_8_LOCK_1R")
#endif
#ifndef IFSL100_STATE_8_LOCK_2Rs
#define IFSL100_STATE_8_LOCK_2Rs ("IFSL100_STATE_8_LOCK_2R")
#endif
#ifndef IFSL100_STATE_8_LOCK_3Rs
#define IFSL100_STATE_8_LOCK_3Rs ("IFSL100_STATE_8_LOCK_3R")
#endif
#ifndef IFSL100_STATE_8_LOCK_4Rs
#define IFSL100_STATE_8_LOCK_4Rs ("IFSL100_STATE_8_LOCK_4R")
#endif
#ifndef IFSL100_STATE_8_LOCK_5Rs
#define IFSL100_STATE_8_LOCK_5Rs ("IFSL100_STATE_8_LOCK_5R")
#endif
#ifndef IFSL100_STATE_8_LOCK_6Rs
#define IFSL100_STATE_8_LOCK_6Rs ("IFSL100_STATE_8_LOCK_6R")
#endif
#ifndef IFSL100_STATE_8_LOCK_7Rs
#define IFSL100_STATE_8_LOCK_7Rs ("IFSL100_STATE_8_LOCK_7R")
#endif
#ifndef IFSL100_STATE_8_LOCK_8Rs
#define IFSL100_STATE_8_LOCK_8Rs ("IFSL100_STATE_8_LOCK_8R")
#endif
#ifndef IFSL100_STATE_8_LOCK_9Rs
#define IFSL100_STATE_8_LOCK_9Rs ("IFSL100_STATE_8_LOCK_9R")
#endif
#ifndef IFSL100_STATE_RD_PROFILEMs
#define IFSL100_STATE_RD_PROFILEMs ("IFSL100_STATE_RD_PROFILEM")
#endif
#ifndef IFSL100_STATE_WR_PROFILEMs
#define IFSL100_STATE_WR_PROFILEMs ("IFSL100_STATE_WR_PROFILEM")
#endif
#ifndef IFSL140_CAPU8_LUT_0_0_0Ms
#define IFSL140_CAPU8_LUT_0_0_0Ms ("IFSL140_CAPU8_LUT_0_0_0M")
#endif
#ifndef IFSL140_CAPU8_LUT_0_0_1Ms
#define IFSL140_CAPU8_LUT_0_0_1Ms ("IFSL140_CAPU8_LUT_0_0_1M")
#endif
#ifndef IFSL140_CAPU8_LUT_1_0_0Ms
#define IFSL140_CAPU8_LUT_1_0_0Ms ("IFSL140_CAPU8_LUT_1_0_0M")
#endif
#ifndef IFSL140_CAPU8_LUT_1_0_1Ms
#define IFSL140_CAPU8_LUT_1_0_1Ms ("IFSL140_CAPU8_LUT_1_0_1M")
#endif
#ifndef IFSL140_CAPU8_LUT_2_0_0Ms
#define IFSL140_CAPU8_LUT_2_0_0Ms ("IFSL140_CAPU8_LUT_2_0_0M")
#endif
#ifndef IFSL140_CAPU8_LUT_2_0_1Ms
#define IFSL140_CAPU8_LUT_2_0_1Ms ("IFSL140_CAPU8_LUT_2_0_1M")
#endif
#ifndef IFSL140_CAPU8_LUT_3_0_0Ms
#define IFSL140_CAPU8_LUT_3_0_0Ms ("IFSL140_CAPU8_LUT_3_0_0M")
#endif
#ifndef IFSL140_CAPU8_LUT_3_0_1Ms
#define IFSL140_CAPU8_LUT_3_0_1Ms ("IFSL140_CAPU8_LUT_3_0_1M")
#endif
#ifndef IFSL140_CAPU8_LUT_4_0_0Ms
#define IFSL140_CAPU8_LUT_4_0_0Ms ("IFSL140_CAPU8_LUT_4_0_0M")
#endif
#ifndef IFSL140_CAPU8_LUT_4_0_1Ms
#define IFSL140_CAPU8_LUT_4_0_1Ms ("IFSL140_CAPU8_LUT_4_0_1M")
#endif
#ifndef IFSL140_CAPU8_LUT_5_0_0Ms
#define IFSL140_CAPU8_LUT_5_0_0Ms ("IFSL140_CAPU8_LUT_5_0_0M")
#endif
#ifndef IFSL140_CAPU8_LUT_5_0_1Ms
#define IFSL140_CAPU8_LUT_5_0_1Ms ("IFSL140_CAPU8_LUT_5_0_1M")
#endif
#ifndef IFSL140_DATA_CONSTANTMs
#define IFSL140_DATA_CONSTANTMs ("IFSL140_DATA_CONSTANTM")
#endif
#ifndef IFSL140_FSL_FLOOR_0_PROFILEMs
#define IFSL140_FSL_FLOOR_0_PROFILEMs ("IFSL140_FSL_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL140_FSL_FLOOR_1_PROFILEMs
#define IFSL140_FSL_FLOOR_1_PROFILEMs ("IFSL140_FSL_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL140_FSL_FLOOR_2_PROFILEMs
#define IFSL140_FSL_FLOOR_2_PROFILEMs ("IFSL140_FSL_FLOOR_2_PROFILEM")
#endif
#ifndef IFSL140_FSL_FLOOR_3_PROFILEMs
#define IFSL140_FSL_FLOOR_3_PROFILEMs ("IFSL140_FSL_FLOOR_3_PROFILEM")
#endif
#ifndef IFSL140_FSL_FLOOR_4_PROFILEMs
#define IFSL140_FSL_FLOOR_4_PROFILEMs ("IFSL140_FSL_FLOOR_4_PROFILEM")
#endif
#ifndef IFSL140_FSL_FLOOR_5_PROFILEMs
#define IFSL140_FSL_FLOOR_5_PROFILEMs ("IFSL140_FSL_FLOOR_5_PROFILEM")
#endif
#ifndef IFSL140_INPUT_FLOOR_0_PROFILEMs
#define IFSL140_INPUT_FLOOR_0_PROFILEMs ("IFSL140_INPUT_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL140_INPUT_FLOOR_1_PROFILEMs
#define IFSL140_INPUT_FLOOR_1_PROFILEMs ("IFSL140_INPUT_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL140_LTS_POLICYMs
#define IFSL140_LTS_POLICYMs ("IFSL140_LTS_POLICYM")
#endif
#ifndef IFSL140_LTS_PRE_SELMs
#define IFSL140_LTS_PRE_SELMs ("IFSL140_LTS_PRE_SELM")
#endif
#ifndef IFSL140_LTS_TCAMMs
#define IFSL140_LTS_TCAMMs ("IFSL140_LTS_TCAMM")
#endif
#ifndef IFSL140_OUTPUT_FLOOR_PROFILEMs
#define IFSL140_OUTPUT_FLOOR_PROFILEMs ("IFSL140_OUTPUT_FLOOR_PROFILEM")
#endif
#ifndef IFSL40_CAPU8_LUT_0_0_0Ms
#define IFSL40_CAPU8_LUT_0_0_0Ms ("IFSL40_CAPU8_LUT_0_0_0M")
#endif
#ifndef IFSL40_CAPU8_LUT_0_0_1Ms
#define IFSL40_CAPU8_LUT_0_0_1Ms ("IFSL40_CAPU8_LUT_0_0_1M")
#endif
#ifndef IFSL40_CAPU8_LUT_1_0_0Ms
#define IFSL40_CAPU8_LUT_1_0_0Ms ("IFSL40_CAPU8_LUT_1_0_0M")
#endif
#ifndef IFSL40_CAPU8_LUT_1_0_1Ms
#define IFSL40_CAPU8_LUT_1_0_1Ms ("IFSL40_CAPU8_LUT_1_0_1M")
#endif
#ifndef IFSL40_CAPU8_LUT_2_0_0Ms
#define IFSL40_CAPU8_LUT_2_0_0Ms ("IFSL40_CAPU8_LUT_2_0_0M")
#endif
#ifndef IFSL40_CAPU8_LUT_2_0_1Ms
#define IFSL40_CAPU8_LUT_2_0_1Ms ("IFSL40_CAPU8_LUT_2_0_1M")
#endif
#ifndef IFSL40_CAPU8_LUT_3_0_0Ms
#define IFSL40_CAPU8_LUT_3_0_0Ms ("IFSL40_CAPU8_LUT_3_0_0M")
#endif
#ifndef IFSL40_CAPU8_LUT_3_0_1Ms
#define IFSL40_CAPU8_LUT_3_0_1Ms ("IFSL40_CAPU8_LUT_3_0_1M")
#endif
#ifndef IFSL40_CAPU8_LUT_4_0_0Ms
#define IFSL40_CAPU8_LUT_4_0_0Ms ("IFSL40_CAPU8_LUT_4_0_0M")
#endif
#ifndef IFSL40_CAPU8_LUT_4_0_1Ms
#define IFSL40_CAPU8_LUT_4_0_1Ms ("IFSL40_CAPU8_LUT_4_0_1M")
#endif
#ifndef IFSL40_CAPU8_LUT_5_0_0Ms
#define IFSL40_CAPU8_LUT_5_0_0Ms ("IFSL40_CAPU8_LUT_5_0_0M")
#endif
#ifndef IFSL40_CAPU8_LUT_5_0_1Ms
#define IFSL40_CAPU8_LUT_5_0_1Ms ("IFSL40_CAPU8_LUT_5_0_1M")
#endif
#ifndef IFSL40_CAPU8_LUT_6_0_0Ms
#define IFSL40_CAPU8_LUT_6_0_0Ms ("IFSL40_CAPU8_LUT_6_0_0M")
#endif
#ifndef IFSL40_CAPU8_LUT_6_0_1Ms
#define IFSL40_CAPU8_LUT_6_0_1Ms ("IFSL40_CAPU8_LUT_6_0_1M")
#endif
#ifndef IFSL40_CAPU8_LUT_7_0_0Ms
#define IFSL40_CAPU8_LUT_7_0_0Ms ("IFSL40_CAPU8_LUT_7_0_0M")
#endif
#ifndef IFSL40_CAPU8_LUT_7_0_1Ms
#define IFSL40_CAPU8_LUT_7_0_1Ms ("IFSL40_CAPU8_LUT_7_0_1M")
#endif
#ifndef IFSL40_DATA_CONSTANTMs
#define IFSL40_DATA_CONSTANTMs ("IFSL40_DATA_CONSTANTM")
#endif
#ifndef IFSL40_DROP_CODE_0Rs
#define IFSL40_DROP_CODE_0Rs ("IFSL40_DROP_CODE_0R")
#endif
#ifndef IFSL40_DROP_CODE_10Rs
#define IFSL40_DROP_CODE_10Rs ("IFSL40_DROP_CODE_10R")
#endif
#ifndef IFSL40_DROP_CODE_11Rs
#define IFSL40_DROP_CODE_11Rs ("IFSL40_DROP_CODE_11R")
#endif
#ifndef IFSL40_DROP_CODE_12Rs
#define IFSL40_DROP_CODE_12Rs ("IFSL40_DROP_CODE_12R")
#endif
#ifndef IFSL40_DROP_CODE_13Rs
#define IFSL40_DROP_CODE_13Rs ("IFSL40_DROP_CODE_13R")
#endif
#ifndef IFSL40_DROP_CODE_14Rs
#define IFSL40_DROP_CODE_14Rs ("IFSL40_DROP_CODE_14R")
#endif
#ifndef IFSL40_DROP_CODE_15Rs
#define IFSL40_DROP_CODE_15Rs ("IFSL40_DROP_CODE_15R")
#endif
#ifndef IFSL40_DROP_CODE_1Rs
#define IFSL40_DROP_CODE_1Rs ("IFSL40_DROP_CODE_1R")
#endif
#ifndef IFSL40_DROP_CODE_2Rs
#define IFSL40_DROP_CODE_2Rs ("IFSL40_DROP_CODE_2R")
#endif
#ifndef IFSL40_DROP_CODE_3Rs
#define IFSL40_DROP_CODE_3Rs ("IFSL40_DROP_CODE_3R")
#endif
#ifndef IFSL40_DROP_CODE_4Rs
#define IFSL40_DROP_CODE_4Rs ("IFSL40_DROP_CODE_4R")
#endif
#ifndef IFSL40_DROP_CODE_5Rs
#define IFSL40_DROP_CODE_5Rs ("IFSL40_DROP_CODE_5R")
#endif
#ifndef IFSL40_DROP_CODE_6Rs
#define IFSL40_DROP_CODE_6Rs ("IFSL40_DROP_CODE_6R")
#endif
#ifndef IFSL40_DROP_CODE_7Rs
#define IFSL40_DROP_CODE_7Rs ("IFSL40_DROP_CODE_7R")
#endif
#ifndef IFSL40_DROP_CODE_8Rs
#define IFSL40_DROP_CODE_8Rs ("IFSL40_DROP_CODE_8R")
#endif
#ifndef IFSL40_DROP_CODE_9Rs
#define IFSL40_DROP_CODE_9Rs ("IFSL40_DROP_CODE_9R")
#endif
#ifndef IFSL40_FSL_FLOOR_0_PROFILEMs
#define IFSL40_FSL_FLOOR_0_PROFILEMs ("IFSL40_FSL_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL40_FSL_FLOOR_1_PROFILEMs
#define IFSL40_FSL_FLOOR_1_PROFILEMs ("IFSL40_FSL_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL40_FSL_FLOOR_2_PROFILEMs
#define IFSL40_FSL_FLOOR_2_PROFILEMs ("IFSL40_FSL_FLOOR_2_PROFILEM")
#endif
#ifndef IFSL40_FSL_FLOOR_3_PROFILEMs
#define IFSL40_FSL_FLOOR_3_PROFILEMs ("IFSL40_FSL_FLOOR_3_PROFILEM")
#endif
#ifndef IFSL40_FSL_FLOOR_4_PROFILEMs
#define IFSL40_FSL_FLOOR_4_PROFILEMs ("IFSL40_FSL_FLOOR_4_PROFILEM")
#endif
#ifndef IFSL40_FSL_FLOOR_5_PROFILEMs
#define IFSL40_FSL_FLOOR_5_PROFILEMs ("IFSL40_FSL_FLOOR_5_PROFILEM")
#endif
#ifndef IFSL40_FSL_FLOOR_6_PROFILEMs
#define IFSL40_FSL_FLOOR_6_PROFILEMs ("IFSL40_FSL_FLOOR_6_PROFILEM")
#endif
#ifndef IFSL40_FSL_FLOOR_7_PROFILEMs
#define IFSL40_FSL_FLOOR_7_PROFILEMs ("IFSL40_FSL_FLOOR_7_PROFILEM")
#endif
#ifndef IFSL40_INPUT_FLOOR_0_PROFILEMs
#define IFSL40_INPUT_FLOOR_0_PROFILEMs ("IFSL40_INPUT_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL40_INPUT_FLOOR_1_PROFILEMs
#define IFSL40_INPUT_FLOOR_1_PROFILEMs ("IFSL40_INPUT_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL40_LTS_POLICYMs
#define IFSL40_LTS_POLICYMs ("IFSL40_LTS_POLICYM")
#endif
#ifndef IFSL40_LTS_PRE_SELMs
#define IFSL40_LTS_PRE_SELMs ("IFSL40_LTS_PRE_SELM")
#endif
#ifndef IFSL40_LTS_TCAMMs
#define IFSL40_LTS_TCAMMs ("IFSL40_LTS_TCAMM")
#endif
#ifndef IFSL40_OUTPUT_FLOOR_PROFILEMs
#define IFSL40_OUTPUT_FLOOR_PROFILEMs ("IFSL40_OUTPUT_FLOOR_PROFILEM")
#endif
#ifndef IFSL40_STATE_16_0Rs
#define IFSL40_STATE_16_0Rs ("IFSL40_STATE_16_0R")
#endif
#ifndef IFSL40_STATE_16_10Rs
#define IFSL40_STATE_16_10Rs ("IFSL40_STATE_16_10R")
#endif
#ifndef IFSL40_STATE_16_11Rs
#define IFSL40_STATE_16_11Rs ("IFSL40_STATE_16_11R")
#endif
#ifndef IFSL40_STATE_16_12Rs
#define IFSL40_STATE_16_12Rs ("IFSL40_STATE_16_12R")
#endif
#ifndef IFSL40_STATE_16_13Rs
#define IFSL40_STATE_16_13Rs ("IFSL40_STATE_16_13R")
#endif
#ifndef IFSL40_STATE_16_14Rs
#define IFSL40_STATE_16_14Rs ("IFSL40_STATE_16_14R")
#endif
#ifndef IFSL40_STATE_16_15Rs
#define IFSL40_STATE_16_15Rs ("IFSL40_STATE_16_15R")
#endif
#ifndef IFSL40_STATE_16_1Rs
#define IFSL40_STATE_16_1Rs ("IFSL40_STATE_16_1R")
#endif
#ifndef IFSL40_STATE_16_2Rs
#define IFSL40_STATE_16_2Rs ("IFSL40_STATE_16_2R")
#endif
#ifndef IFSL40_STATE_16_3Rs
#define IFSL40_STATE_16_3Rs ("IFSL40_STATE_16_3R")
#endif
#ifndef IFSL40_STATE_16_4Rs
#define IFSL40_STATE_16_4Rs ("IFSL40_STATE_16_4R")
#endif
#ifndef IFSL40_STATE_16_5Rs
#define IFSL40_STATE_16_5Rs ("IFSL40_STATE_16_5R")
#endif
#ifndef IFSL40_STATE_16_6Rs
#define IFSL40_STATE_16_6Rs ("IFSL40_STATE_16_6R")
#endif
#ifndef IFSL40_STATE_16_7Rs
#define IFSL40_STATE_16_7Rs ("IFSL40_STATE_16_7R")
#endif
#ifndef IFSL40_STATE_16_8Rs
#define IFSL40_STATE_16_8Rs ("IFSL40_STATE_16_8R")
#endif
#ifndef IFSL40_STATE_16_9Rs
#define IFSL40_STATE_16_9Rs ("IFSL40_STATE_16_9R")
#endif
#ifndef IFSL40_STATE_16_LOCK_0Rs
#define IFSL40_STATE_16_LOCK_0Rs ("IFSL40_STATE_16_LOCK_0R")
#endif
#ifndef IFSL40_STATE_16_LOCK_10Rs
#define IFSL40_STATE_16_LOCK_10Rs ("IFSL40_STATE_16_LOCK_10R")
#endif
#ifndef IFSL40_STATE_16_LOCK_11Rs
#define IFSL40_STATE_16_LOCK_11Rs ("IFSL40_STATE_16_LOCK_11R")
#endif
#ifndef IFSL40_STATE_16_LOCK_12Rs
#define IFSL40_STATE_16_LOCK_12Rs ("IFSL40_STATE_16_LOCK_12R")
#endif
#ifndef IFSL40_STATE_16_LOCK_13Rs
#define IFSL40_STATE_16_LOCK_13Rs ("IFSL40_STATE_16_LOCK_13R")
#endif
#ifndef IFSL40_STATE_16_LOCK_14Rs
#define IFSL40_STATE_16_LOCK_14Rs ("IFSL40_STATE_16_LOCK_14R")
#endif
#ifndef IFSL40_STATE_16_LOCK_15Rs
#define IFSL40_STATE_16_LOCK_15Rs ("IFSL40_STATE_16_LOCK_15R")
#endif
#ifndef IFSL40_STATE_16_LOCK_1Rs
#define IFSL40_STATE_16_LOCK_1Rs ("IFSL40_STATE_16_LOCK_1R")
#endif
#ifndef IFSL40_STATE_16_LOCK_2Rs
#define IFSL40_STATE_16_LOCK_2Rs ("IFSL40_STATE_16_LOCK_2R")
#endif
#ifndef IFSL40_STATE_16_LOCK_3Rs
#define IFSL40_STATE_16_LOCK_3Rs ("IFSL40_STATE_16_LOCK_3R")
#endif
#ifndef IFSL40_STATE_16_LOCK_4Rs
#define IFSL40_STATE_16_LOCK_4Rs ("IFSL40_STATE_16_LOCK_4R")
#endif
#ifndef IFSL40_STATE_16_LOCK_5Rs
#define IFSL40_STATE_16_LOCK_5Rs ("IFSL40_STATE_16_LOCK_5R")
#endif
#ifndef IFSL40_STATE_16_LOCK_6Rs
#define IFSL40_STATE_16_LOCK_6Rs ("IFSL40_STATE_16_LOCK_6R")
#endif
#ifndef IFSL40_STATE_16_LOCK_7Rs
#define IFSL40_STATE_16_LOCK_7Rs ("IFSL40_STATE_16_LOCK_7R")
#endif
#ifndef IFSL40_STATE_16_LOCK_8Rs
#define IFSL40_STATE_16_LOCK_8Rs ("IFSL40_STATE_16_LOCK_8R")
#endif
#ifndef IFSL40_STATE_16_LOCK_9Rs
#define IFSL40_STATE_16_LOCK_9Rs ("IFSL40_STATE_16_LOCK_9R")
#endif
#ifndef IFSL40_STATE_8_0Rs
#define IFSL40_STATE_8_0Rs ("IFSL40_STATE_8_0R")
#endif
#ifndef IFSL40_STATE_8_10Rs
#define IFSL40_STATE_8_10Rs ("IFSL40_STATE_8_10R")
#endif
#ifndef IFSL40_STATE_8_11Rs
#define IFSL40_STATE_8_11Rs ("IFSL40_STATE_8_11R")
#endif
#ifndef IFSL40_STATE_8_12Rs
#define IFSL40_STATE_8_12Rs ("IFSL40_STATE_8_12R")
#endif
#ifndef IFSL40_STATE_8_13Rs
#define IFSL40_STATE_8_13Rs ("IFSL40_STATE_8_13R")
#endif
#ifndef IFSL40_STATE_8_14Rs
#define IFSL40_STATE_8_14Rs ("IFSL40_STATE_8_14R")
#endif
#ifndef IFSL40_STATE_8_15Rs
#define IFSL40_STATE_8_15Rs ("IFSL40_STATE_8_15R")
#endif
#ifndef IFSL40_STATE_8_1Rs
#define IFSL40_STATE_8_1Rs ("IFSL40_STATE_8_1R")
#endif
#ifndef IFSL40_STATE_8_2Rs
#define IFSL40_STATE_8_2Rs ("IFSL40_STATE_8_2R")
#endif
#ifndef IFSL40_STATE_8_3Rs
#define IFSL40_STATE_8_3Rs ("IFSL40_STATE_8_3R")
#endif
#ifndef IFSL40_STATE_8_4Rs
#define IFSL40_STATE_8_4Rs ("IFSL40_STATE_8_4R")
#endif
#ifndef IFSL40_STATE_8_5Rs
#define IFSL40_STATE_8_5Rs ("IFSL40_STATE_8_5R")
#endif
#ifndef IFSL40_STATE_8_6Rs
#define IFSL40_STATE_8_6Rs ("IFSL40_STATE_8_6R")
#endif
#ifndef IFSL40_STATE_8_7Rs
#define IFSL40_STATE_8_7Rs ("IFSL40_STATE_8_7R")
#endif
#ifndef IFSL40_STATE_8_8Rs
#define IFSL40_STATE_8_8Rs ("IFSL40_STATE_8_8R")
#endif
#ifndef IFSL40_STATE_8_9Rs
#define IFSL40_STATE_8_9Rs ("IFSL40_STATE_8_9R")
#endif
#ifndef IFSL40_STATE_8_LOCK_0Rs
#define IFSL40_STATE_8_LOCK_0Rs ("IFSL40_STATE_8_LOCK_0R")
#endif
#ifndef IFSL40_STATE_8_LOCK_10Rs
#define IFSL40_STATE_8_LOCK_10Rs ("IFSL40_STATE_8_LOCK_10R")
#endif
#ifndef IFSL40_STATE_8_LOCK_11Rs
#define IFSL40_STATE_8_LOCK_11Rs ("IFSL40_STATE_8_LOCK_11R")
#endif
#ifndef IFSL40_STATE_8_LOCK_12Rs
#define IFSL40_STATE_8_LOCK_12Rs ("IFSL40_STATE_8_LOCK_12R")
#endif
#ifndef IFSL40_STATE_8_LOCK_13Rs
#define IFSL40_STATE_8_LOCK_13Rs ("IFSL40_STATE_8_LOCK_13R")
#endif
#ifndef IFSL40_STATE_8_LOCK_14Rs
#define IFSL40_STATE_8_LOCK_14Rs ("IFSL40_STATE_8_LOCK_14R")
#endif
#ifndef IFSL40_STATE_8_LOCK_15Rs
#define IFSL40_STATE_8_LOCK_15Rs ("IFSL40_STATE_8_LOCK_15R")
#endif
#ifndef IFSL40_STATE_8_LOCK_1Rs
#define IFSL40_STATE_8_LOCK_1Rs ("IFSL40_STATE_8_LOCK_1R")
#endif
#ifndef IFSL40_STATE_8_LOCK_2Rs
#define IFSL40_STATE_8_LOCK_2Rs ("IFSL40_STATE_8_LOCK_2R")
#endif
#ifndef IFSL40_STATE_8_LOCK_3Rs
#define IFSL40_STATE_8_LOCK_3Rs ("IFSL40_STATE_8_LOCK_3R")
#endif
#ifndef IFSL40_STATE_8_LOCK_4Rs
#define IFSL40_STATE_8_LOCK_4Rs ("IFSL40_STATE_8_LOCK_4R")
#endif
#ifndef IFSL40_STATE_8_LOCK_5Rs
#define IFSL40_STATE_8_LOCK_5Rs ("IFSL40_STATE_8_LOCK_5R")
#endif
#ifndef IFSL40_STATE_8_LOCK_6Rs
#define IFSL40_STATE_8_LOCK_6Rs ("IFSL40_STATE_8_LOCK_6R")
#endif
#ifndef IFSL40_STATE_8_LOCK_7Rs
#define IFSL40_STATE_8_LOCK_7Rs ("IFSL40_STATE_8_LOCK_7R")
#endif
#ifndef IFSL40_STATE_8_LOCK_8Rs
#define IFSL40_STATE_8_LOCK_8Rs ("IFSL40_STATE_8_LOCK_8R")
#endif
#ifndef IFSL40_STATE_8_LOCK_9Rs
#define IFSL40_STATE_8_LOCK_9Rs ("IFSL40_STATE_8_LOCK_9R")
#endif
#ifndef IFSL40_STATE_RD_PROFILEMs
#define IFSL40_STATE_RD_PROFILEMs ("IFSL40_STATE_RD_PROFILEM")
#endif
#ifndef IFSL40_STATE_WR_PROFILEMs
#define IFSL40_STATE_WR_PROFILEMs ("IFSL40_STATE_WR_PROFILEM")
#endif
#ifndef IFSL41_CAPU8_LUT_0_0_0Ms
#define IFSL41_CAPU8_LUT_0_0_0Ms ("IFSL41_CAPU8_LUT_0_0_0M")
#endif
#ifndef IFSL41_CAPU8_LUT_0_0_1Ms
#define IFSL41_CAPU8_LUT_0_0_1Ms ("IFSL41_CAPU8_LUT_0_0_1M")
#endif
#ifndef IFSL41_CAPU8_LUT_1_0_0Ms
#define IFSL41_CAPU8_LUT_1_0_0Ms ("IFSL41_CAPU8_LUT_1_0_0M")
#endif
#ifndef IFSL41_CAPU8_LUT_1_0_1Ms
#define IFSL41_CAPU8_LUT_1_0_1Ms ("IFSL41_CAPU8_LUT_1_0_1M")
#endif
#ifndef IFSL41_CAPU8_LUT_2_0_0Ms
#define IFSL41_CAPU8_LUT_2_0_0Ms ("IFSL41_CAPU8_LUT_2_0_0M")
#endif
#ifndef IFSL41_CAPU8_LUT_2_0_1Ms
#define IFSL41_CAPU8_LUT_2_0_1Ms ("IFSL41_CAPU8_LUT_2_0_1M")
#endif
#ifndef IFSL41_CAPU8_LUT_3_0_0Ms
#define IFSL41_CAPU8_LUT_3_0_0Ms ("IFSL41_CAPU8_LUT_3_0_0M")
#endif
#ifndef IFSL41_CAPU8_LUT_3_0_1Ms
#define IFSL41_CAPU8_LUT_3_0_1Ms ("IFSL41_CAPU8_LUT_3_0_1M")
#endif
#ifndef IFSL41_DATA_CONSTANTMs
#define IFSL41_DATA_CONSTANTMs ("IFSL41_DATA_CONSTANTM")
#endif
#ifndef IFSL41_DROP_CODE_0Rs
#define IFSL41_DROP_CODE_0Rs ("IFSL41_DROP_CODE_0R")
#endif
#ifndef IFSL41_DROP_CODE_10Rs
#define IFSL41_DROP_CODE_10Rs ("IFSL41_DROP_CODE_10R")
#endif
#ifndef IFSL41_DROP_CODE_11Rs
#define IFSL41_DROP_CODE_11Rs ("IFSL41_DROP_CODE_11R")
#endif
#ifndef IFSL41_DROP_CODE_12Rs
#define IFSL41_DROP_CODE_12Rs ("IFSL41_DROP_CODE_12R")
#endif
#ifndef IFSL41_DROP_CODE_13Rs
#define IFSL41_DROP_CODE_13Rs ("IFSL41_DROP_CODE_13R")
#endif
#ifndef IFSL41_DROP_CODE_14Rs
#define IFSL41_DROP_CODE_14Rs ("IFSL41_DROP_CODE_14R")
#endif
#ifndef IFSL41_DROP_CODE_15Rs
#define IFSL41_DROP_CODE_15Rs ("IFSL41_DROP_CODE_15R")
#endif
#ifndef IFSL41_DROP_CODE_1Rs
#define IFSL41_DROP_CODE_1Rs ("IFSL41_DROP_CODE_1R")
#endif
#ifndef IFSL41_DROP_CODE_2Rs
#define IFSL41_DROP_CODE_2Rs ("IFSL41_DROP_CODE_2R")
#endif
#ifndef IFSL41_DROP_CODE_3Rs
#define IFSL41_DROP_CODE_3Rs ("IFSL41_DROP_CODE_3R")
#endif
#ifndef IFSL41_DROP_CODE_4Rs
#define IFSL41_DROP_CODE_4Rs ("IFSL41_DROP_CODE_4R")
#endif
#ifndef IFSL41_DROP_CODE_5Rs
#define IFSL41_DROP_CODE_5Rs ("IFSL41_DROP_CODE_5R")
#endif
#ifndef IFSL41_DROP_CODE_6Rs
#define IFSL41_DROP_CODE_6Rs ("IFSL41_DROP_CODE_6R")
#endif
#ifndef IFSL41_DROP_CODE_7Rs
#define IFSL41_DROP_CODE_7Rs ("IFSL41_DROP_CODE_7R")
#endif
#ifndef IFSL41_DROP_CODE_8Rs
#define IFSL41_DROP_CODE_8Rs ("IFSL41_DROP_CODE_8R")
#endif
#ifndef IFSL41_DROP_CODE_9Rs
#define IFSL41_DROP_CODE_9Rs ("IFSL41_DROP_CODE_9R")
#endif
#ifndef IFSL41_FSL_FLOOR_0_PROFILEMs
#define IFSL41_FSL_FLOOR_0_PROFILEMs ("IFSL41_FSL_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL41_FSL_FLOOR_1_PROFILEMs
#define IFSL41_FSL_FLOOR_1_PROFILEMs ("IFSL41_FSL_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL41_FSL_FLOOR_2_PROFILEMs
#define IFSL41_FSL_FLOOR_2_PROFILEMs ("IFSL41_FSL_FLOOR_2_PROFILEM")
#endif
#ifndef IFSL41_FSL_FLOOR_3_PROFILEMs
#define IFSL41_FSL_FLOOR_3_PROFILEMs ("IFSL41_FSL_FLOOR_3_PROFILEM")
#endif
#ifndef IFSL41_INPUT_FLOOR_0_PROFILEMs
#define IFSL41_INPUT_FLOOR_0_PROFILEMs ("IFSL41_INPUT_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL41_INPUT_FLOOR_1_PROFILEMs
#define IFSL41_INPUT_FLOOR_1_PROFILEMs ("IFSL41_INPUT_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL41_LTS_POLICYMs
#define IFSL41_LTS_POLICYMs ("IFSL41_LTS_POLICYM")
#endif
#ifndef IFSL41_LTS_PRE_SELMs
#define IFSL41_LTS_PRE_SELMs ("IFSL41_LTS_PRE_SELM")
#endif
#ifndef IFSL41_LTS_TCAMMs
#define IFSL41_LTS_TCAMMs ("IFSL41_LTS_TCAMM")
#endif
#ifndef IFSL41_OUTPUT_FLOOR_PROFILEMs
#define IFSL41_OUTPUT_FLOOR_PROFILEMs ("IFSL41_OUTPUT_FLOOR_PROFILEM")
#endif
#ifndef IFSL41_STATE_16_0Rs
#define IFSL41_STATE_16_0Rs ("IFSL41_STATE_16_0R")
#endif
#ifndef IFSL41_STATE_16_10Rs
#define IFSL41_STATE_16_10Rs ("IFSL41_STATE_16_10R")
#endif
#ifndef IFSL41_STATE_16_11Rs
#define IFSL41_STATE_16_11Rs ("IFSL41_STATE_16_11R")
#endif
#ifndef IFSL41_STATE_16_12Rs
#define IFSL41_STATE_16_12Rs ("IFSL41_STATE_16_12R")
#endif
#ifndef IFSL41_STATE_16_13Rs
#define IFSL41_STATE_16_13Rs ("IFSL41_STATE_16_13R")
#endif
#ifndef IFSL41_STATE_16_14Rs
#define IFSL41_STATE_16_14Rs ("IFSL41_STATE_16_14R")
#endif
#ifndef IFSL41_STATE_16_15Rs
#define IFSL41_STATE_16_15Rs ("IFSL41_STATE_16_15R")
#endif
#ifndef IFSL41_STATE_16_1Rs
#define IFSL41_STATE_16_1Rs ("IFSL41_STATE_16_1R")
#endif
#ifndef IFSL41_STATE_16_2Rs
#define IFSL41_STATE_16_2Rs ("IFSL41_STATE_16_2R")
#endif
#ifndef IFSL41_STATE_16_3Rs
#define IFSL41_STATE_16_3Rs ("IFSL41_STATE_16_3R")
#endif
#ifndef IFSL41_STATE_16_4Rs
#define IFSL41_STATE_16_4Rs ("IFSL41_STATE_16_4R")
#endif
#ifndef IFSL41_STATE_16_5Rs
#define IFSL41_STATE_16_5Rs ("IFSL41_STATE_16_5R")
#endif
#ifndef IFSL41_STATE_16_6Rs
#define IFSL41_STATE_16_6Rs ("IFSL41_STATE_16_6R")
#endif
#ifndef IFSL41_STATE_16_7Rs
#define IFSL41_STATE_16_7Rs ("IFSL41_STATE_16_7R")
#endif
#ifndef IFSL41_STATE_16_8Rs
#define IFSL41_STATE_16_8Rs ("IFSL41_STATE_16_8R")
#endif
#ifndef IFSL41_STATE_16_9Rs
#define IFSL41_STATE_16_9Rs ("IFSL41_STATE_16_9R")
#endif
#ifndef IFSL41_STATE_16_LOCK_0Rs
#define IFSL41_STATE_16_LOCK_0Rs ("IFSL41_STATE_16_LOCK_0R")
#endif
#ifndef IFSL41_STATE_16_LOCK_10Rs
#define IFSL41_STATE_16_LOCK_10Rs ("IFSL41_STATE_16_LOCK_10R")
#endif
#ifndef IFSL41_STATE_16_LOCK_11Rs
#define IFSL41_STATE_16_LOCK_11Rs ("IFSL41_STATE_16_LOCK_11R")
#endif
#ifndef IFSL41_STATE_16_LOCK_12Rs
#define IFSL41_STATE_16_LOCK_12Rs ("IFSL41_STATE_16_LOCK_12R")
#endif
#ifndef IFSL41_STATE_16_LOCK_13Rs
#define IFSL41_STATE_16_LOCK_13Rs ("IFSL41_STATE_16_LOCK_13R")
#endif
#ifndef IFSL41_STATE_16_LOCK_14Rs
#define IFSL41_STATE_16_LOCK_14Rs ("IFSL41_STATE_16_LOCK_14R")
#endif
#ifndef IFSL41_STATE_16_LOCK_15Rs
#define IFSL41_STATE_16_LOCK_15Rs ("IFSL41_STATE_16_LOCK_15R")
#endif
#ifndef IFSL41_STATE_16_LOCK_1Rs
#define IFSL41_STATE_16_LOCK_1Rs ("IFSL41_STATE_16_LOCK_1R")
#endif
#ifndef IFSL41_STATE_16_LOCK_2Rs
#define IFSL41_STATE_16_LOCK_2Rs ("IFSL41_STATE_16_LOCK_2R")
#endif
#ifndef IFSL41_STATE_16_LOCK_3Rs
#define IFSL41_STATE_16_LOCK_3Rs ("IFSL41_STATE_16_LOCK_3R")
#endif
#ifndef IFSL41_STATE_16_LOCK_4Rs
#define IFSL41_STATE_16_LOCK_4Rs ("IFSL41_STATE_16_LOCK_4R")
#endif
#ifndef IFSL41_STATE_16_LOCK_5Rs
#define IFSL41_STATE_16_LOCK_5Rs ("IFSL41_STATE_16_LOCK_5R")
#endif
#ifndef IFSL41_STATE_16_LOCK_6Rs
#define IFSL41_STATE_16_LOCK_6Rs ("IFSL41_STATE_16_LOCK_6R")
#endif
#ifndef IFSL41_STATE_16_LOCK_7Rs
#define IFSL41_STATE_16_LOCK_7Rs ("IFSL41_STATE_16_LOCK_7R")
#endif
#ifndef IFSL41_STATE_16_LOCK_8Rs
#define IFSL41_STATE_16_LOCK_8Rs ("IFSL41_STATE_16_LOCK_8R")
#endif
#ifndef IFSL41_STATE_16_LOCK_9Rs
#define IFSL41_STATE_16_LOCK_9Rs ("IFSL41_STATE_16_LOCK_9R")
#endif
#ifndef IFSL41_STATE_8_0Rs
#define IFSL41_STATE_8_0Rs ("IFSL41_STATE_8_0R")
#endif
#ifndef IFSL41_STATE_8_10Rs
#define IFSL41_STATE_8_10Rs ("IFSL41_STATE_8_10R")
#endif
#ifndef IFSL41_STATE_8_11Rs
#define IFSL41_STATE_8_11Rs ("IFSL41_STATE_8_11R")
#endif
#ifndef IFSL41_STATE_8_12Rs
#define IFSL41_STATE_8_12Rs ("IFSL41_STATE_8_12R")
#endif
#ifndef IFSL41_STATE_8_13Rs
#define IFSL41_STATE_8_13Rs ("IFSL41_STATE_8_13R")
#endif
#ifndef IFSL41_STATE_8_14Rs
#define IFSL41_STATE_8_14Rs ("IFSL41_STATE_8_14R")
#endif
#ifndef IFSL41_STATE_8_15Rs
#define IFSL41_STATE_8_15Rs ("IFSL41_STATE_8_15R")
#endif
#ifndef IFSL41_STATE_8_1Rs
#define IFSL41_STATE_8_1Rs ("IFSL41_STATE_8_1R")
#endif
#ifndef IFSL41_STATE_8_2Rs
#define IFSL41_STATE_8_2Rs ("IFSL41_STATE_8_2R")
#endif
#ifndef IFSL41_STATE_8_3Rs
#define IFSL41_STATE_8_3Rs ("IFSL41_STATE_8_3R")
#endif
#ifndef IFSL41_STATE_8_4Rs
#define IFSL41_STATE_8_4Rs ("IFSL41_STATE_8_4R")
#endif
#ifndef IFSL41_STATE_8_5Rs
#define IFSL41_STATE_8_5Rs ("IFSL41_STATE_8_5R")
#endif
#ifndef IFSL41_STATE_8_6Rs
#define IFSL41_STATE_8_6Rs ("IFSL41_STATE_8_6R")
#endif
#ifndef IFSL41_STATE_8_7Rs
#define IFSL41_STATE_8_7Rs ("IFSL41_STATE_8_7R")
#endif
#ifndef IFSL41_STATE_8_8Rs
#define IFSL41_STATE_8_8Rs ("IFSL41_STATE_8_8R")
#endif
#ifndef IFSL41_STATE_8_9Rs
#define IFSL41_STATE_8_9Rs ("IFSL41_STATE_8_9R")
#endif
#ifndef IFSL41_STATE_8_LOCK_0Rs
#define IFSL41_STATE_8_LOCK_0Rs ("IFSL41_STATE_8_LOCK_0R")
#endif
#ifndef IFSL41_STATE_8_LOCK_10Rs
#define IFSL41_STATE_8_LOCK_10Rs ("IFSL41_STATE_8_LOCK_10R")
#endif
#ifndef IFSL41_STATE_8_LOCK_11Rs
#define IFSL41_STATE_8_LOCK_11Rs ("IFSL41_STATE_8_LOCK_11R")
#endif
#ifndef IFSL41_STATE_8_LOCK_12Rs
#define IFSL41_STATE_8_LOCK_12Rs ("IFSL41_STATE_8_LOCK_12R")
#endif
#ifndef IFSL41_STATE_8_LOCK_13Rs
#define IFSL41_STATE_8_LOCK_13Rs ("IFSL41_STATE_8_LOCK_13R")
#endif
#ifndef IFSL41_STATE_8_LOCK_14Rs
#define IFSL41_STATE_8_LOCK_14Rs ("IFSL41_STATE_8_LOCK_14R")
#endif
#ifndef IFSL41_STATE_8_LOCK_15Rs
#define IFSL41_STATE_8_LOCK_15Rs ("IFSL41_STATE_8_LOCK_15R")
#endif
#ifndef IFSL41_STATE_8_LOCK_1Rs
#define IFSL41_STATE_8_LOCK_1Rs ("IFSL41_STATE_8_LOCK_1R")
#endif
#ifndef IFSL41_STATE_8_LOCK_2Rs
#define IFSL41_STATE_8_LOCK_2Rs ("IFSL41_STATE_8_LOCK_2R")
#endif
#ifndef IFSL41_STATE_8_LOCK_3Rs
#define IFSL41_STATE_8_LOCK_3Rs ("IFSL41_STATE_8_LOCK_3R")
#endif
#ifndef IFSL41_STATE_8_LOCK_4Rs
#define IFSL41_STATE_8_LOCK_4Rs ("IFSL41_STATE_8_LOCK_4R")
#endif
#ifndef IFSL41_STATE_8_LOCK_5Rs
#define IFSL41_STATE_8_LOCK_5Rs ("IFSL41_STATE_8_LOCK_5R")
#endif
#ifndef IFSL41_STATE_8_LOCK_6Rs
#define IFSL41_STATE_8_LOCK_6Rs ("IFSL41_STATE_8_LOCK_6R")
#endif
#ifndef IFSL41_STATE_8_LOCK_7Rs
#define IFSL41_STATE_8_LOCK_7Rs ("IFSL41_STATE_8_LOCK_7R")
#endif
#ifndef IFSL41_STATE_8_LOCK_8Rs
#define IFSL41_STATE_8_LOCK_8Rs ("IFSL41_STATE_8_LOCK_8R")
#endif
#ifndef IFSL41_STATE_8_LOCK_9Rs
#define IFSL41_STATE_8_LOCK_9Rs ("IFSL41_STATE_8_LOCK_9R")
#endif
#ifndef IFSL41_STATE_RD_PROFILEMs
#define IFSL41_STATE_RD_PROFILEMs ("IFSL41_STATE_RD_PROFILEM")
#endif
#ifndef IFSL41_STATE_WR_PROFILEMs
#define IFSL41_STATE_WR_PROFILEMs ("IFSL41_STATE_WR_PROFILEM")
#endif
#ifndef IFSL70_CAPU8_LUT_0_0_0Ms
#define IFSL70_CAPU8_LUT_0_0_0Ms ("IFSL70_CAPU8_LUT_0_0_0M")
#endif
#ifndef IFSL70_CAPU8_LUT_0_0_1Ms
#define IFSL70_CAPU8_LUT_0_0_1Ms ("IFSL70_CAPU8_LUT_0_0_1M")
#endif
#ifndef IFSL70_CAPU8_LUT_1_0_0Ms
#define IFSL70_CAPU8_LUT_1_0_0Ms ("IFSL70_CAPU8_LUT_1_0_0M")
#endif
#ifndef IFSL70_CAPU8_LUT_1_0_1Ms
#define IFSL70_CAPU8_LUT_1_0_1Ms ("IFSL70_CAPU8_LUT_1_0_1M")
#endif
#ifndef IFSL70_CAPU8_LUT_2_0_0Ms
#define IFSL70_CAPU8_LUT_2_0_0Ms ("IFSL70_CAPU8_LUT_2_0_0M")
#endif
#ifndef IFSL70_CAPU8_LUT_2_0_1Ms
#define IFSL70_CAPU8_LUT_2_0_1Ms ("IFSL70_CAPU8_LUT_2_0_1M")
#endif
#ifndef IFSL70_CAPU8_LUT_3_0_0Ms
#define IFSL70_CAPU8_LUT_3_0_0Ms ("IFSL70_CAPU8_LUT_3_0_0M")
#endif
#ifndef IFSL70_CAPU8_LUT_3_0_1Ms
#define IFSL70_CAPU8_LUT_3_0_1Ms ("IFSL70_CAPU8_LUT_3_0_1M")
#endif
#ifndef IFSL70_CAPU8_LUT_4_0_0Ms
#define IFSL70_CAPU8_LUT_4_0_0Ms ("IFSL70_CAPU8_LUT_4_0_0M")
#endif
#ifndef IFSL70_CAPU8_LUT_4_0_1Ms
#define IFSL70_CAPU8_LUT_4_0_1Ms ("IFSL70_CAPU8_LUT_4_0_1M")
#endif
#ifndef IFSL70_CAPU8_LUT_5_0_0Ms
#define IFSL70_CAPU8_LUT_5_0_0Ms ("IFSL70_CAPU8_LUT_5_0_0M")
#endif
#ifndef IFSL70_CAPU8_LUT_5_0_1Ms
#define IFSL70_CAPU8_LUT_5_0_1Ms ("IFSL70_CAPU8_LUT_5_0_1M")
#endif
#ifndef IFSL70_CAPU8_LUT_6_0_0Ms
#define IFSL70_CAPU8_LUT_6_0_0Ms ("IFSL70_CAPU8_LUT_6_0_0M")
#endif
#ifndef IFSL70_CAPU8_LUT_6_0_1Ms
#define IFSL70_CAPU8_LUT_6_0_1Ms ("IFSL70_CAPU8_LUT_6_0_1M")
#endif
#ifndef IFSL70_CAPU8_LUT_7_0_0Ms
#define IFSL70_CAPU8_LUT_7_0_0Ms ("IFSL70_CAPU8_LUT_7_0_0M")
#endif
#ifndef IFSL70_CAPU8_LUT_7_0_1Ms
#define IFSL70_CAPU8_LUT_7_0_1Ms ("IFSL70_CAPU8_LUT_7_0_1M")
#endif
#ifndef IFSL70_DATA_CONSTANTMs
#define IFSL70_DATA_CONSTANTMs ("IFSL70_DATA_CONSTANTM")
#endif
#ifndef IFSL70_DROP_CODE_0Rs
#define IFSL70_DROP_CODE_0Rs ("IFSL70_DROP_CODE_0R")
#endif
#ifndef IFSL70_DROP_CODE_10Rs
#define IFSL70_DROP_CODE_10Rs ("IFSL70_DROP_CODE_10R")
#endif
#ifndef IFSL70_DROP_CODE_11Rs
#define IFSL70_DROP_CODE_11Rs ("IFSL70_DROP_CODE_11R")
#endif
#ifndef IFSL70_DROP_CODE_12Rs
#define IFSL70_DROP_CODE_12Rs ("IFSL70_DROP_CODE_12R")
#endif
#ifndef IFSL70_DROP_CODE_13Rs
#define IFSL70_DROP_CODE_13Rs ("IFSL70_DROP_CODE_13R")
#endif
#ifndef IFSL70_DROP_CODE_14Rs
#define IFSL70_DROP_CODE_14Rs ("IFSL70_DROP_CODE_14R")
#endif
#ifndef IFSL70_DROP_CODE_15Rs
#define IFSL70_DROP_CODE_15Rs ("IFSL70_DROP_CODE_15R")
#endif
#ifndef IFSL70_DROP_CODE_1Rs
#define IFSL70_DROP_CODE_1Rs ("IFSL70_DROP_CODE_1R")
#endif
#ifndef IFSL70_DROP_CODE_2Rs
#define IFSL70_DROP_CODE_2Rs ("IFSL70_DROP_CODE_2R")
#endif
#ifndef IFSL70_DROP_CODE_3Rs
#define IFSL70_DROP_CODE_3Rs ("IFSL70_DROP_CODE_3R")
#endif
#ifndef IFSL70_DROP_CODE_4Rs
#define IFSL70_DROP_CODE_4Rs ("IFSL70_DROP_CODE_4R")
#endif
#ifndef IFSL70_DROP_CODE_5Rs
#define IFSL70_DROP_CODE_5Rs ("IFSL70_DROP_CODE_5R")
#endif
#ifndef IFSL70_DROP_CODE_6Rs
#define IFSL70_DROP_CODE_6Rs ("IFSL70_DROP_CODE_6R")
#endif
#ifndef IFSL70_DROP_CODE_7Rs
#define IFSL70_DROP_CODE_7Rs ("IFSL70_DROP_CODE_7R")
#endif
#ifndef IFSL70_DROP_CODE_8Rs
#define IFSL70_DROP_CODE_8Rs ("IFSL70_DROP_CODE_8R")
#endif
#ifndef IFSL70_DROP_CODE_9Rs
#define IFSL70_DROP_CODE_9Rs ("IFSL70_DROP_CODE_9R")
#endif
#ifndef IFSL70_FSL_FLOOR_0_PROFILEMs
#define IFSL70_FSL_FLOOR_0_PROFILEMs ("IFSL70_FSL_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL70_FSL_FLOOR_1_PROFILEMs
#define IFSL70_FSL_FLOOR_1_PROFILEMs ("IFSL70_FSL_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL70_FSL_FLOOR_2_PROFILEMs
#define IFSL70_FSL_FLOOR_2_PROFILEMs ("IFSL70_FSL_FLOOR_2_PROFILEM")
#endif
#ifndef IFSL70_FSL_FLOOR_3_PROFILEMs
#define IFSL70_FSL_FLOOR_3_PROFILEMs ("IFSL70_FSL_FLOOR_3_PROFILEM")
#endif
#ifndef IFSL70_FSL_FLOOR_4_PROFILEMs
#define IFSL70_FSL_FLOOR_4_PROFILEMs ("IFSL70_FSL_FLOOR_4_PROFILEM")
#endif
#ifndef IFSL70_FSL_FLOOR_5_PROFILEMs
#define IFSL70_FSL_FLOOR_5_PROFILEMs ("IFSL70_FSL_FLOOR_5_PROFILEM")
#endif
#ifndef IFSL70_FSL_FLOOR_6_PROFILEMs
#define IFSL70_FSL_FLOOR_6_PROFILEMs ("IFSL70_FSL_FLOOR_6_PROFILEM")
#endif
#ifndef IFSL70_FSL_FLOOR_7_PROFILEMs
#define IFSL70_FSL_FLOOR_7_PROFILEMs ("IFSL70_FSL_FLOOR_7_PROFILEM")
#endif
#ifndef IFSL70_INPUT_FLOOR_0_PROFILEMs
#define IFSL70_INPUT_FLOOR_0_PROFILEMs ("IFSL70_INPUT_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL70_INPUT_FLOOR_1_PROFILEMs
#define IFSL70_INPUT_FLOOR_1_PROFILEMs ("IFSL70_INPUT_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL70_LTS_POLICYMs
#define IFSL70_LTS_POLICYMs ("IFSL70_LTS_POLICYM")
#endif
#ifndef IFSL70_LTS_PRE_SELMs
#define IFSL70_LTS_PRE_SELMs ("IFSL70_LTS_PRE_SELM")
#endif
#ifndef IFSL70_LTS_TCAMMs
#define IFSL70_LTS_TCAMMs ("IFSL70_LTS_TCAMM")
#endif
#ifndef IFSL70_OUTPUT_FLOOR_PROFILEMs
#define IFSL70_OUTPUT_FLOOR_PROFILEMs ("IFSL70_OUTPUT_FLOOR_PROFILEM")
#endif
#ifndef IFSL70_STATE_16_0Rs
#define IFSL70_STATE_16_0Rs ("IFSL70_STATE_16_0R")
#endif
#ifndef IFSL70_STATE_16_10Rs
#define IFSL70_STATE_16_10Rs ("IFSL70_STATE_16_10R")
#endif
#ifndef IFSL70_STATE_16_11Rs
#define IFSL70_STATE_16_11Rs ("IFSL70_STATE_16_11R")
#endif
#ifndef IFSL70_STATE_16_12Rs
#define IFSL70_STATE_16_12Rs ("IFSL70_STATE_16_12R")
#endif
#ifndef IFSL70_STATE_16_13Rs
#define IFSL70_STATE_16_13Rs ("IFSL70_STATE_16_13R")
#endif
#ifndef IFSL70_STATE_16_14Rs
#define IFSL70_STATE_16_14Rs ("IFSL70_STATE_16_14R")
#endif
#ifndef IFSL70_STATE_16_15Rs
#define IFSL70_STATE_16_15Rs ("IFSL70_STATE_16_15R")
#endif
#ifndef IFSL70_STATE_16_1Rs
#define IFSL70_STATE_16_1Rs ("IFSL70_STATE_16_1R")
#endif
#ifndef IFSL70_STATE_16_2Rs
#define IFSL70_STATE_16_2Rs ("IFSL70_STATE_16_2R")
#endif
#ifndef IFSL70_STATE_16_3Rs
#define IFSL70_STATE_16_3Rs ("IFSL70_STATE_16_3R")
#endif
#ifndef IFSL70_STATE_16_4Rs
#define IFSL70_STATE_16_4Rs ("IFSL70_STATE_16_4R")
#endif
#ifndef IFSL70_STATE_16_5Rs
#define IFSL70_STATE_16_5Rs ("IFSL70_STATE_16_5R")
#endif
#ifndef IFSL70_STATE_16_6Rs
#define IFSL70_STATE_16_6Rs ("IFSL70_STATE_16_6R")
#endif
#ifndef IFSL70_STATE_16_7Rs
#define IFSL70_STATE_16_7Rs ("IFSL70_STATE_16_7R")
#endif
#ifndef IFSL70_STATE_16_8Rs
#define IFSL70_STATE_16_8Rs ("IFSL70_STATE_16_8R")
#endif
#ifndef IFSL70_STATE_16_9Rs
#define IFSL70_STATE_16_9Rs ("IFSL70_STATE_16_9R")
#endif
#ifndef IFSL70_STATE_16_LOCK_0Rs
#define IFSL70_STATE_16_LOCK_0Rs ("IFSL70_STATE_16_LOCK_0R")
#endif
#ifndef IFSL70_STATE_16_LOCK_10Rs
#define IFSL70_STATE_16_LOCK_10Rs ("IFSL70_STATE_16_LOCK_10R")
#endif
#ifndef IFSL70_STATE_16_LOCK_11Rs
#define IFSL70_STATE_16_LOCK_11Rs ("IFSL70_STATE_16_LOCK_11R")
#endif
#ifndef IFSL70_STATE_16_LOCK_12Rs
#define IFSL70_STATE_16_LOCK_12Rs ("IFSL70_STATE_16_LOCK_12R")
#endif
#ifndef IFSL70_STATE_16_LOCK_13Rs
#define IFSL70_STATE_16_LOCK_13Rs ("IFSL70_STATE_16_LOCK_13R")
#endif
#ifndef IFSL70_STATE_16_LOCK_14Rs
#define IFSL70_STATE_16_LOCK_14Rs ("IFSL70_STATE_16_LOCK_14R")
#endif
#ifndef IFSL70_STATE_16_LOCK_15Rs
#define IFSL70_STATE_16_LOCK_15Rs ("IFSL70_STATE_16_LOCK_15R")
#endif
#ifndef IFSL70_STATE_16_LOCK_1Rs
#define IFSL70_STATE_16_LOCK_1Rs ("IFSL70_STATE_16_LOCK_1R")
#endif
#ifndef IFSL70_STATE_16_LOCK_2Rs
#define IFSL70_STATE_16_LOCK_2Rs ("IFSL70_STATE_16_LOCK_2R")
#endif
#ifndef IFSL70_STATE_16_LOCK_3Rs
#define IFSL70_STATE_16_LOCK_3Rs ("IFSL70_STATE_16_LOCK_3R")
#endif
#ifndef IFSL70_STATE_16_LOCK_4Rs
#define IFSL70_STATE_16_LOCK_4Rs ("IFSL70_STATE_16_LOCK_4R")
#endif
#ifndef IFSL70_STATE_16_LOCK_5Rs
#define IFSL70_STATE_16_LOCK_5Rs ("IFSL70_STATE_16_LOCK_5R")
#endif
#ifndef IFSL70_STATE_16_LOCK_6Rs
#define IFSL70_STATE_16_LOCK_6Rs ("IFSL70_STATE_16_LOCK_6R")
#endif
#ifndef IFSL70_STATE_16_LOCK_7Rs
#define IFSL70_STATE_16_LOCK_7Rs ("IFSL70_STATE_16_LOCK_7R")
#endif
#ifndef IFSL70_STATE_16_LOCK_8Rs
#define IFSL70_STATE_16_LOCK_8Rs ("IFSL70_STATE_16_LOCK_8R")
#endif
#ifndef IFSL70_STATE_16_LOCK_9Rs
#define IFSL70_STATE_16_LOCK_9Rs ("IFSL70_STATE_16_LOCK_9R")
#endif
#ifndef IFSL70_STATE_8_0Rs
#define IFSL70_STATE_8_0Rs ("IFSL70_STATE_8_0R")
#endif
#ifndef IFSL70_STATE_8_10Rs
#define IFSL70_STATE_8_10Rs ("IFSL70_STATE_8_10R")
#endif
#ifndef IFSL70_STATE_8_11Rs
#define IFSL70_STATE_8_11Rs ("IFSL70_STATE_8_11R")
#endif
#ifndef IFSL70_STATE_8_12Rs
#define IFSL70_STATE_8_12Rs ("IFSL70_STATE_8_12R")
#endif
#ifndef IFSL70_STATE_8_13Rs
#define IFSL70_STATE_8_13Rs ("IFSL70_STATE_8_13R")
#endif
#ifndef IFSL70_STATE_8_14Rs
#define IFSL70_STATE_8_14Rs ("IFSL70_STATE_8_14R")
#endif
#ifndef IFSL70_STATE_8_15Rs
#define IFSL70_STATE_8_15Rs ("IFSL70_STATE_8_15R")
#endif
#ifndef IFSL70_STATE_8_1Rs
#define IFSL70_STATE_8_1Rs ("IFSL70_STATE_8_1R")
#endif
#ifndef IFSL70_STATE_8_2Rs
#define IFSL70_STATE_8_2Rs ("IFSL70_STATE_8_2R")
#endif
#ifndef IFSL70_STATE_8_3Rs
#define IFSL70_STATE_8_3Rs ("IFSL70_STATE_8_3R")
#endif
#ifndef IFSL70_STATE_8_4Rs
#define IFSL70_STATE_8_4Rs ("IFSL70_STATE_8_4R")
#endif
#ifndef IFSL70_STATE_8_5Rs
#define IFSL70_STATE_8_5Rs ("IFSL70_STATE_8_5R")
#endif
#ifndef IFSL70_STATE_8_6Rs
#define IFSL70_STATE_8_6Rs ("IFSL70_STATE_8_6R")
#endif
#ifndef IFSL70_STATE_8_7Rs
#define IFSL70_STATE_8_7Rs ("IFSL70_STATE_8_7R")
#endif
#ifndef IFSL70_STATE_8_8Rs
#define IFSL70_STATE_8_8Rs ("IFSL70_STATE_8_8R")
#endif
#ifndef IFSL70_STATE_8_9Rs
#define IFSL70_STATE_8_9Rs ("IFSL70_STATE_8_9R")
#endif
#ifndef IFSL70_STATE_8_LOCK_0Rs
#define IFSL70_STATE_8_LOCK_0Rs ("IFSL70_STATE_8_LOCK_0R")
#endif
#ifndef IFSL70_STATE_8_LOCK_10Rs
#define IFSL70_STATE_8_LOCK_10Rs ("IFSL70_STATE_8_LOCK_10R")
#endif
#ifndef IFSL70_STATE_8_LOCK_11Rs
#define IFSL70_STATE_8_LOCK_11Rs ("IFSL70_STATE_8_LOCK_11R")
#endif
#ifndef IFSL70_STATE_8_LOCK_12Rs
#define IFSL70_STATE_8_LOCK_12Rs ("IFSL70_STATE_8_LOCK_12R")
#endif
#ifndef IFSL70_STATE_8_LOCK_13Rs
#define IFSL70_STATE_8_LOCK_13Rs ("IFSL70_STATE_8_LOCK_13R")
#endif
#ifndef IFSL70_STATE_8_LOCK_14Rs
#define IFSL70_STATE_8_LOCK_14Rs ("IFSL70_STATE_8_LOCK_14R")
#endif
#ifndef IFSL70_STATE_8_LOCK_15Rs
#define IFSL70_STATE_8_LOCK_15Rs ("IFSL70_STATE_8_LOCK_15R")
#endif
#ifndef IFSL70_STATE_8_LOCK_1Rs
#define IFSL70_STATE_8_LOCK_1Rs ("IFSL70_STATE_8_LOCK_1R")
#endif
#ifndef IFSL70_STATE_8_LOCK_2Rs
#define IFSL70_STATE_8_LOCK_2Rs ("IFSL70_STATE_8_LOCK_2R")
#endif
#ifndef IFSL70_STATE_8_LOCK_3Rs
#define IFSL70_STATE_8_LOCK_3Rs ("IFSL70_STATE_8_LOCK_3R")
#endif
#ifndef IFSL70_STATE_8_LOCK_4Rs
#define IFSL70_STATE_8_LOCK_4Rs ("IFSL70_STATE_8_LOCK_4R")
#endif
#ifndef IFSL70_STATE_8_LOCK_5Rs
#define IFSL70_STATE_8_LOCK_5Rs ("IFSL70_STATE_8_LOCK_5R")
#endif
#ifndef IFSL70_STATE_8_LOCK_6Rs
#define IFSL70_STATE_8_LOCK_6Rs ("IFSL70_STATE_8_LOCK_6R")
#endif
#ifndef IFSL70_STATE_8_LOCK_7Rs
#define IFSL70_STATE_8_LOCK_7Rs ("IFSL70_STATE_8_LOCK_7R")
#endif
#ifndef IFSL70_STATE_8_LOCK_8Rs
#define IFSL70_STATE_8_LOCK_8Rs ("IFSL70_STATE_8_LOCK_8R")
#endif
#ifndef IFSL70_STATE_8_LOCK_9Rs
#define IFSL70_STATE_8_LOCK_9Rs ("IFSL70_STATE_8_LOCK_9R")
#endif
#ifndef IFSL70_STATE_RD_PROFILEMs
#define IFSL70_STATE_RD_PROFILEMs ("IFSL70_STATE_RD_PROFILEM")
#endif
#ifndef IFSL70_STATE_WR_PROFILEMs
#define IFSL70_STATE_WR_PROFILEMs ("IFSL70_STATE_WR_PROFILEM")
#endif
#ifndef IFSL90_CAPU8_LUT_0_0_0Ms
#define IFSL90_CAPU8_LUT_0_0_0Ms ("IFSL90_CAPU8_LUT_0_0_0M")
#endif
#ifndef IFSL90_CAPU8_LUT_0_0_1Ms
#define IFSL90_CAPU8_LUT_0_0_1Ms ("IFSL90_CAPU8_LUT_0_0_1M")
#endif
#ifndef IFSL90_CAPU8_LUT_1_0_0Ms
#define IFSL90_CAPU8_LUT_1_0_0Ms ("IFSL90_CAPU8_LUT_1_0_0M")
#endif
#ifndef IFSL90_CAPU8_LUT_1_0_1Ms
#define IFSL90_CAPU8_LUT_1_0_1Ms ("IFSL90_CAPU8_LUT_1_0_1M")
#endif
#ifndef IFSL90_CAPU8_LUT_2_0_0Ms
#define IFSL90_CAPU8_LUT_2_0_0Ms ("IFSL90_CAPU8_LUT_2_0_0M")
#endif
#ifndef IFSL90_CAPU8_LUT_2_0_1Ms
#define IFSL90_CAPU8_LUT_2_0_1Ms ("IFSL90_CAPU8_LUT_2_0_1M")
#endif
#ifndef IFSL90_CAPU8_LUT_3_0_0Ms
#define IFSL90_CAPU8_LUT_3_0_0Ms ("IFSL90_CAPU8_LUT_3_0_0M")
#endif
#ifndef IFSL90_CAPU8_LUT_3_0_1Ms
#define IFSL90_CAPU8_LUT_3_0_1Ms ("IFSL90_CAPU8_LUT_3_0_1M")
#endif
#ifndef IFSL90_CAPU8_LUT_4_0_0Ms
#define IFSL90_CAPU8_LUT_4_0_0Ms ("IFSL90_CAPU8_LUT_4_0_0M")
#endif
#ifndef IFSL90_CAPU8_LUT_4_0_1Ms
#define IFSL90_CAPU8_LUT_4_0_1Ms ("IFSL90_CAPU8_LUT_4_0_1M")
#endif
#ifndef IFSL90_CAPU8_LUT_5_0_0Ms
#define IFSL90_CAPU8_LUT_5_0_0Ms ("IFSL90_CAPU8_LUT_5_0_0M")
#endif
#ifndef IFSL90_CAPU8_LUT_5_0_1Ms
#define IFSL90_CAPU8_LUT_5_0_1Ms ("IFSL90_CAPU8_LUT_5_0_1M")
#endif
#ifndef IFSL90_CAPU8_LUT_6_0_0Ms
#define IFSL90_CAPU8_LUT_6_0_0Ms ("IFSL90_CAPU8_LUT_6_0_0M")
#endif
#ifndef IFSL90_CAPU8_LUT_6_0_1Ms
#define IFSL90_CAPU8_LUT_6_0_1Ms ("IFSL90_CAPU8_LUT_6_0_1M")
#endif
#ifndef IFSL90_CAPU8_LUT_7_0_0Ms
#define IFSL90_CAPU8_LUT_7_0_0Ms ("IFSL90_CAPU8_LUT_7_0_0M")
#endif
#ifndef IFSL90_CAPU8_LUT_7_0_1Ms
#define IFSL90_CAPU8_LUT_7_0_1Ms ("IFSL90_CAPU8_LUT_7_0_1M")
#endif
#ifndef IFSL90_DATA_CONSTANTMs
#define IFSL90_DATA_CONSTANTMs ("IFSL90_DATA_CONSTANTM")
#endif
#ifndef IFSL90_DROP_CODE_0Rs
#define IFSL90_DROP_CODE_0Rs ("IFSL90_DROP_CODE_0R")
#endif
#ifndef IFSL90_DROP_CODE_10Rs
#define IFSL90_DROP_CODE_10Rs ("IFSL90_DROP_CODE_10R")
#endif
#ifndef IFSL90_DROP_CODE_11Rs
#define IFSL90_DROP_CODE_11Rs ("IFSL90_DROP_CODE_11R")
#endif
#ifndef IFSL90_DROP_CODE_12Rs
#define IFSL90_DROP_CODE_12Rs ("IFSL90_DROP_CODE_12R")
#endif
#ifndef IFSL90_DROP_CODE_13Rs
#define IFSL90_DROP_CODE_13Rs ("IFSL90_DROP_CODE_13R")
#endif
#ifndef IFSL90_DROP_CODE_14Rs
#define IFSL90_DROP_CODE_14Rs ("IFSL90_DROP_CODE_14R")
#endif
#ifndef IFSL90_DROP_CODE_15Rs
#define IFSL90_DROP_CODE_15Rs ("IFSL90_DROP_CODE_15R")
#endif
#ifndef IFSL90_DROP_CODE_1Rs
#define IFSL90_DROP_CODE_1Rs ("IFSL90_DROP_CODE_1R")
#endif
#ifndef IFSL90_DROP_CODE_2Rs
#define IFSL90_DROP_CODE_2Rs ("IFSL90_DROP_CODE_2R")
#endif
#ifndef IFSL90_DROP_CODE_3Rs
#define IFSL90_DROP_CODE_3Rs ("IFSL90_DROP_CODE_3R")
#endif
#ifndef IFSL90_DROP_CODE_4Rs
#define IFSL90_DROP_CODE_4Rs ("IFSL90_DROP_CODE_4R")
#endif
#ifndef IFSL90_DROP_CODE_5Rs
#define IFSL90_DROP_CODE_5Rs ("IFSL90_DROP_CODE_5R")
#endif
#ifndef IFSL90_DROP_CODE_6Rs
#define IFSL90_DROP_CODE_6Rs ("IFSL90_DROP_CODE_6R")
#endif
#ifndef IFSL90_DROP_CODE_7Rs
#define IFSL90_DROP_CODE_7Rs ("IFSL90_DROP_CODE_7R")
#endif
#ifndef IFSL90_DROP_CODE_8Rs
#define IFSL90_DROP_CODE_8Rs ("IFSL90_DROP_CODE_8R")
#endif
#ifndef IFSL90_DROP_CODE_9Rs
#define IFSL90_DROP_CODE_9Rs ("IFSL90_DROP_CODE_9R")
#endif
#ifndef IFSL90_FSL_FLOOR_0_PROFILEMs
#define IFSL90_FSL_FLOOR_0_PROFILEMs ("IFSL90_FSL_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL90_FSL_FLOOR_1_PROFILEMs
#define IFSL90_FSL_FLOOR_1_PROFILEMs ("IFSL90_FSL_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL90_FSL_FLOOR_2_PROFILEMs
#define IFSL90_FSL_FLOOR_2_PROFILEMs ("IFSL90_FSL_FLOOR_2_PROFILEM")
#endif
#ifndef IFSL90_FSL_FLOOR_3_PROFILEMs
#define IFSL90_FSL_FLOOR_3_PROFILEMs ("IFSL90_FSL_FLOOR_3_PROFILEM")
#endif
#ifndef IFSL90_FSL_FLOOR_4_PROFILEMs
#define IFSL90_FSL_FLOOR_4_PROFILEMs ("IFSL90_FSL_FLOOR_4_PROFILEM")
#endif
#ifndef IFSL90_FSL_FLOOR_5_PROFILEMs
#define IFSL90_FSL_FLOOR_5_PROFILEMs ("IFSL90_FSL_FLOOR_5_PROFILEM")
#endif
#ifndef IFSL90_FSL_FLOOR_6_PROFILEMs
#define IFSL90_FSL_FLOOR_6_PROFILEMs ("IFSL90_FSL_FLOOR_6_PROFILEM")
#endif
#ifndef IFSL90_FSL_FLOOR_7_PROFILEMs
#define IFSL90_FSL_FLOOR_7_PROFILEMs ("IFSL90_FSL_FLOOR_7_PROFILEM")
#endif
#ifndef IFSL90_INPUT_FLOOR_0_PROFILEMs
#define IFSL90_INPUT_FLOOR_0_PROFILEMs ("IFSL90_INPUT_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL90_INPUT_FLOOR_1_PROFILEMs
#define IFSL90_INPUT_FLOOR_1_PROFILEMs ("IFSL90_INPUT_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL90_LTS_POLICYMs
#define IFSL90_LTS_POLICYMs ("IFSL90_LTS_POLICYM")
#endif
#ifndef IFSL90_LTS_PRE_SELMs
#define IFSL90_LTS_PRE_SELMs ("IFSL90_LTS_PRE_SELM")
#endif
#ifndef IFSL90_LTS_TCAMMs
#define IFSL90_LTS_TCAMMs ("IFSL90_LTS_TCAMM")
#endif
#ifndef IFSL90_OUTPUT_FLOOR_PROFILEMs
#define IFSL90_OUTPUT_FLOOR_PROFILEMs ("IFSL90_OUTPUT_FLOOR_PROFILEM")
#endif
#ifndef IFSL90_STATE_16_0Rs
#define IFSL90_STATE_16_0Rs ("IFSL90_STATE_16_0R")
#endif
#ifndef IFSL90_STATE_16_10Rs
#define IFSL90_STATE_16_10Rs ("IFSL90_STATE_16_10R")
#endif
#ifndef IFSL90_STATE_16_11Rs
#define IFSL90_STATE_16_11Rs ("IFSL90_STATE_16_11R")
#endif
#ifndef IFSL90_STATE_16_12Rs
#define IFSL90_STATE_16_12Rs ("IFSL90_STATE_16_12R")
#endif
#ifndef IFSL90_STATE_16_13Rs
#define IFSL90_STATE_16_13Rs ("IFSL90_STATE_16_13R")
#endif
#ifndef IFSL90_STATE_16_14Rs
#define IFSL90_STATE_16_14Rs ("IFSL90_STATE_16_14R")
#endif
#ifndef IFSL90_STATE_16_15Rs
#define IFSL90_STATE_16_15Rs ("IFSL90_STATE_16_15R")
#endif
#ifndef IFSL90_STATE_16_1Rs
#define IFSL90_STATE_16_1Rs ("IFSL90_STATE_16_1R")
#endif
#ifndef IFSL90_STATE_16_2Rs
#define IFSL90_STATE_16_2Rs ("IFSL90_STATE_16_2R")
#endif
#ifndef IFSL90_STATE_16_3Rs
#define IFSL90_STATE_16_3Rs ("IFSL90_STATE_16_3R")
#endif
#ifndef IFSL90_STATE_16_4Rs
#define IFSL90_STATE_16_4Rs ("IFSL90_STATE_16_4R")
#endif
#ifndef IFSL90_STATE_16_5Rs
#define IFSL90_STATE_16_5Rs ("IFSL90_STATE_16_5R")
#endif
#ifndef IFSL90_STATE_16_6Rs
#define IFSL90_STATE_16_6Rs ("IFSL90_STATE_16_6R")
#endif
#ifndef IFSL90_STATE_16_7Rs
#define IFSL90_STATE_16_7Rs ("IFSL90_STATE_16_7R")
#endif
#ifndef IFSL90_STATE_16_8Rs
#define IFSL90_STATE_16_8Rs ("IFSL90_STATE_16_8R")
#endif
#ifndef IFSL90_STATE_16_9Rs
#define IFSL90_STATE_16_9Rs ("IFSL90_STATE_16_9R")
#endif
#ifndef IFSL90_STATE_16_LOCK_0Rs
#define IFSL90_STATE_16_LOCK_0Rs ("IFSL90_STATE_16_LOCK_0R")
#endif
#ifndef IFSL90_STATE_16_LOCK_10Rs
#define IFSL90_STATE_16_LOCK_10Rs ("IFSL90_STATE_16_LOCK_10R")
#endif
#ifndef IFSL90_STATE_16_LOCK_11Rs
#define IFSL90_STATE_16_LOCK_11Rs ("IFSL90_STATE_16_LOCK_11R")
#endif
#ifndef IFSL90_STATE_16_LOCK_12Rs
#define IFSL90_STATE_16_LOCK_12Rs ("IFSL90_STATE_16_LOCK_12R")
#endif
#ifndef IFSL90_STATE_16_LOCK_13Rs
#define IFSL90_STATE_16_LOCK_13Rs ("IFSL90_STATE_16_LOCK_13R")
#endif
#ifndef IFSL90_STATE_16_LOCK_14Rs
#define IFSL90_STATE_16_LOCK_14Rs ("IFSL90_STATE_16_LOCK_14R")
#endif
#ifndef IFSL90_STATE_16_LOCK_15Rs
#define IFSL90_STATE_16_LOCK_15Rs ("IFSL90_STATE_16_LOCK_15R")
#endif
#ifndef IFSL90_STATE_16_LOCK_1Rs
#define IFSL90_STATE_16_LOCK_1Rs ("IFSL90_STATE_16_LOCK_1R")
#endif
#ifndef IFSL90_STATE_16_LOCK_2Rs
#define IFSL90_STATE_16_LOCK_2Rs ("IFSL90_STATE_16_LOCK_2R")
#endif
#ifndef IFSL90_STATE_16_LOCK_3Rs
#define IFSL90_STATE_16_LOCK_3Rs ("IFSL90_STATE_16_LOCK_3R")
#endif
#ifndef IFSL90_STATE_16_LOCK_4Rs
#define IFSL90_STATE_16_LOCK_4Rs ("IFSL90_STATE_16_LOCK_4R")
#endif
#ifndef IFSL90_STATE_16_LOCK_5Rs
#define IFSL90_STATE_16_LOCK_5Rs ("IFSL90_STATE_16_LOCK_5R")
#endif
#ifndef IFSL90_STATE_16_LOCK_6Rs
#define IFSL90_STATE_16_LOCK_6Rs ("IFSL90_STATE_16_LOCK_6R")
#endif
#ifndef IFSL90_STATE_16_LOCK_7Rs
#define IFSL90_STATE_16_LOCK_7Rs ("IFSL90_STATE_16_LOCK_7R")
#endif
#ifndef IFSL90_STATE_16_LOCK_8Rs
#define IFSL90_STATE_16_LOCK_8Rs ("IFSL90_STATE_16_LOCK_8R")
#endif
#ifndef IFSL90_STATE_16_LOCK_9Rs
#define IFSL90_STATE_16_LOCK_9Rs ("IFSL90_STATE_16_LOCK_9R")
#endif
#ifndef IFSL90_STATE_8_0Rs
#define IFSL90_STATE_8_0Rs ("IFSL90_STATE_8_0R")
#endif
#ifndef IFSL90_STATE_8_10Rs
#define IFSL90_STATE_8_10Rs ("IFSL90_STATE_8_10R")
#endif
#ifndef IFSL90_STATE_8_11Rs
#define IFSL90_STATE_8_11Rs ("IFSL90_STATE_8_11R")
#endif
#ifndef IFSL90_STATE_8_12Rs
#define IFSL90_STATE_8_12Rs ("IFSL90_STATE_8_12R")
#endif
#ifndef IFSL90_STATE_8_13Rs
#define IFSL90_STATE_8_13Rs ("IFSL90_STATE_8_13R")
#endif
#ifndef IFSL90_STATE_8_14Rs
#define IFSL90_STATE_8_14Rs ("IFSL90_STATE_8_14R")
#endif
#ifndef IFSL90_STATE_8_15Rs
#define IFSL90_STATE_8_15Rs ("IFSL90_STATE_8_15R")
#endif
#ifndef IFSL90_STATE_8_1Rs
#define IFSL90_STATE_8_1Rs ("IFSL90_STATE_8_1R")
#endif
#ifndef IFSL90_STATE_8_2Rs
#define IFSL90_STATE_8_2Rs ("IFSL90_STATE_8_2R")
#endif
#ifndef IFSL90_STATE_8_3Rs
#define IFSL90_STATE_8_3Rs ("IFSL90_STATE_8_3R")
#endif
#ifndef IFSL90_STATE_8_4Rs
#define IFSL90_STATE_8_4Rs ("IFSL90_STATE_8_4R")
#endif
#ifndef IFSL90_STATE_8_5Rs
#define IFSL90_STATE_8_5Rs ("IFSL90_STATE_8_5R")
#endif
#ifndef IFSL90_STATE_8_6Rs
#define IFSL90_STATE_8_6Rs ("IFSL90_STATE_8_6R")
#endif
#ifndef IFSL90_STATE_8_7Rs
#define IFSL90_STATE_8_7Rs ("IFSL90_STATE_8_7R")
#endif
#ifndef IFSL90_STATE_8_8Rs
#define IFSL90_STATE_8_8Rs ("IFSL90_STATE_8_8R")
#endif
#ifndef IFSL90_STATE_8_9Rs
#define IFSL90_STATE_8_9Rs ("IFSL90_STATE_8_9R")
#endif
#ifndef IFSL90_STATE_8_LOCK_0Rs
#define IFSL90_STATE_8_LOCK_0Rs ("IFSL90_STATE_8_LOCK_0R")
#endif
#ifndef IFSL90_STATE_8_LOCK_10Rs
#define IFSL90_STATE_8_LOCK_10Rs ("IFSL90_STATE_8_LOCK_10R")
#endif
#ifndef IFSL90_STATE_8_LOCK_11Rs
#define IFSL90_STATE_8_LOCK_11Rs ("IFSL90_STATE_8_LOCK_11R")
#endif
#ifndef IFSL90_STATE_8_LOCK_12Rs
#define IFSL90_STATE_8_LOCK_12Rs ("IFSL90_STATE_8_LOCK_12R")
#endif
#ifndef IFSL90_STATE_8_LOCK_13Rs
#define IFSL90_STATE_8_LOCK_13Rs ("IFSL90_STATE_8_LOCK_13R")
#endif
#ifndef IFSL90_STATE_8_LOCK_14Rs
#define IFSL90_STATE_8_LOCK_14Rs ("IFSL90_STATE_8_LOCK_14R")
#endif
#ifndef IFSL90_STATE_8_LOCK_15Rs
#define IFSL90_STATE_8_LOCK_15Rs ("IFSL90_STATE_8_LOCK_15R")
#endif
#ifndef IFSL90_STATE_8_LOCK_1Rs
#define IFSL90_STATE_8_LOCK_1Rs ("IFSL90_STATE_8_LOCK_1R")
#endif
#ifndef IFSL90_STATE_8_LOCK_2Rs
#define IFSL90_STATE_8_LOCK_2Rs ("IFSL90_STATE_8_LOCK_2R")
#endif
#ifndef IFSL90_STATE_8_LOCK_3Rs
#define IFSL90_STATE_8_LOCK_3Rs ("IFSL90_STATE_8_LOCK_3R")
#endif
#ifndef IFSL90_STATE_8_LOCK_4Rs
#define IFSL90_STATE_8_LOCK_4Rs ("IFSL90_STATE_8_LOCK_4R")
#endif
#ifndef IFSL90_STATE_8_LOCK_5Rs
#define IFSL90_STATE_8_LOCK_5Rs ("IFSL90_STATE_8_LOCK_5R")
#endif
#ifndef IFSL90_STATE_8_LOCK_6Rs
#define IFSL90_STATE_8_LOCK_6Rs ("IFSL90_STATE_8_LOCK_6R")
#endif
#ifndef IFSL90_STATE_8_LOCK_7Rs
#define IFSL90_STATE_8_LOCK_7Rs ("IFSL90_STATE_8_LOCK_7R")
#endif
#ifndef IFSL90_STATE_8_LOCK_8Rs
#define IFSL90_STATE_8_LOCK_8Rs ("IFSL90_STATE_8_LOCK_8R")
#endif
#ifndef IFSL90_STATE_8_LOCK_9Rs
#define IFSL90_STATE_8_LOCK_9Rs ("IFSL90_STATE_8_LOCK_9R")
#endif
#ifndef IFSL90_STATE_RD_PROFILEMs
#define IFSL90_STATE_RD_PROFILEMs ("IFSL90_STATE_RD_PROFILEM")
#endif
#ifndef IFSL90_STATE_WR_PROFILEMs
#define IFSL90_STATE_WR_PROFILEMs ("IFSL90_STATE_WR_PROFILEM")
#endif
#ifndef IFSL91_CAPU8_LUT_0_0_0Ms
#define IFSL91_CAPU8_LUT_0_0_0Ms ("IFSL91_CAPU8_LUT_0_0_0M")
#endif
#ifndef IFSL91_CAPU8_LUT_0_0_1Ms
#define IFSL91_CAPU8_LUT_0_0_1Ms ("IFSL91_CAPU8_LUT_0_0_1M")
#endif
#ifndef IFSL91_CAPU8_LUT_1_0_0Ms
#define IFSL91_CAPU8_LUT_1_0_0Ms ("IFSL91_CAPU8_LUT_1_0_0M")
#endif
#ifndef IFSL91_CAPU8_LUT_1_0_1Ms
#define IFSL91_CAPU8_LUT_1_0_1Ms ("IFSL91_CAPU8_LUT_1_0_1M")
#endif
#ifndef IFSL91_CAPU8_LUT_2_0_0Ms
#define IFSL91_CAPU8_LUT_2_0_0Ms ("IFSL91_CAPU8_LUT_2_0_0M")
#endif
#ifndef IFSL91_CAPU8_LUT_2_0_1Ms
#define IFSL91_CAPU8_LUT_2_0_1Ms ("IFSL91_CAPU8_LUT_2_0_1M")
#endif
#ifndef IFSL91_CAPU8_LUT_3_0_0Ms
#define IFSL91_CAPU8_LUT_3_0_0Ms ("IFSL91_CAPU8_LUT_3_0_0M")
#endif
#ifndef IFSL91_CAPU8_LUT_3_0_1Ms
#define IFSL91_CAPU8_LUT_3_0_1Ms ("IFSL91_CAPU8_LUT_3_0_1M")
#endif
#ifndef IFSL91_DATA_CONSTANTMs
#define IFSL91_DATA_CONSTANTMs ("IFSL91_DATA_CONSTANTM")
#endif
#ifndef IFSL91_DROP_CODE_0Rs
#define IFSL91_DROP_CODE_0Rs ("IFSL91_DROP_CODE_0R")
#endif
#ifndef IFSL91_DROP_CODE_10Rs
#define IFSL91_DROP_CODE_10Rs ("IFSL91_DROP_CODE_10R")
#endif
#ifndef IFSL91_DROP_CODE_11Rs
#define IFSL91_DROP_CODE_11Rs ("IFSL91_DROP_CODE_11R")
#endif
#ifndef IFSL91_DROP_CODE_12Rs
#define IFSL91_DROP_CODE_12Rs ("IFSL91_DROP_CODE_12R")
#endif
#ifndef IFSL91_DROP_CODE_13Rs
#define IFSL91_DROP_CODE_13Rs ("IFSL91_DROP_CODE_13R")
#endif
#ifndef IFSL91_DROP_CODE_14Rs
#define IFSL91_DROP_CODE_14Rs ("IFSL91_DROP_CODE_14R")
#endif
#ifndef IFSL91_DROP_CODE_15Rs
#define IFSL91_DROP_CODE_15Rs ("IFSL91_DROP_CODE_15R")
#endif
#ifndef IFSL91_DROP_CODE_1Rs
#define IFSL91_DROP_CODE_1Rs ("IFSL91_DROP_CODE_1R")
#endif
#ifndef IFSL91_DROP_CODE_2Rs
#define IFSL91_DROP_CODE_2Rs ("IFSL91_DROP_CODE_2R")
#endif
#ifndef IFSL91_DROP_CODE_3Rs
#define IFSL91_DROP_CODE_3Rs ("IFSL91_DROP_CODE_3R")
#endif
#ifndef IFSL91_DROP_CODE_4Rs
#define IFSL91_DROP_CODE_4Rs ("IFSL91_DROP_CODE_4R")
#endif
#ifndef IFSL91_DROP_CODE_5Rs
#define IFSL91_DROP_CODE_5Rs ("IFSL91_DROP_CODE_5R")
#endif
#ifndef IFSL91_DROP_CODE_6Rs
#define IFSL91_DROP_CODE_6Rs ("IFSL91_DROP_CODE_6R")
#endif
#ifndef IFSL91_DROP_CODE_7Rs
#define IFSL91_DROP_CODE_7Rs ("IFSL91_DROP_CODE_7R")
#endif
#ifndef IFSL91_DROP_CODE_8Rs
#define IFSL91_DROP_CODE_8Rs ("IFSL91_DROP_CODE_8R")
#endif
#ifndef IFSL91_DROP_CODE_9Rs
#define IFSL91_DROP_CODE_9Rs ("IFSL91_DROP_CODE_9R")
#endif
#ifndef IFSL91_FSL_FLOOR_0_PROFILEMs
#define IFSL91_FSL_FLOOR_0_PROFILEMs ("IFSL91_FSL_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL91_FSL_FLOOR_1_PROFILEMs
#define IFSL91_FSL_FLOOR_1_PROFILEMs ("IFSL91_FSL_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL91_FSL_FLOOR_2_PROFILEMs
#define IFSL91_FSL_FLOOR_2_PROFILEMs ("IFSL91_FSL_FLOOR_2_PROFILEM")
#endif
#ifndef IFSL91_FSL_FLOOR_3_PROFILEMs
#define IFSL91_FSL_FLOOR_3_PROFILEMs ("IFSL91_FSL_FLOOR_3_PROFILEM")
#endif
#ifndef IFSL91_INPUT_FLOOR_0_PROFILEMs
#define IFSL91_INPUT_FLOOR_0_PROFILEMs ("IFSL91_INPUT_FLOOR_0_PROFILEM")
#endif
#ifndef IFSL91_INPUT_FLOOR_1_PROFILEMs
#define IFSL91_INPUT_FLOOR_1_PROFILEMs ("IFSL91_INPUT_FLOOR_1_PROFILEM")
#endif
#ifndef IFSL91_LTS_POLICYMs
#define IFSL91_LTS_POLICYMs ("IFSL91_LTS_POLICYM")
#endif
#ifndef IFSL91_LTS_PRE_SELMs
#define IFSL91_LTS_PRE_SELMs ("IFSL91_LTS_PRE_SELM")
#endif
#ifndef IFSL91_LTS_TCAMMs
#define IFSL91_LTS_TCAMMs ("IFSL91_LTS_TCAMM")
#endif
#ifndef IFSL91_OUTPUT_FLOOR_PROFILEMs
#define IFSL91_OUTPUT_FLOOR_PROFILEMs ("IFSL91_OUTPUT_FLOOR_PROFILEM")
#endif
#ifndef IFSL91_STATE_16_0Rs
#define IFSL91_STATE_16_0Rs ("IFSL91_STATE_16_0R")
#endif
#ifndef IFSL91_STATE_16_10Rs
#define IFSL91_STATE_16_10Rs ("IFSL91_STATE_16_10R")
#endif
#ifndef IFSL91_STATE_16_11Rs
#define IFSL91_STATE_16_11Rs ("IFSL91_STATE_16_11R")
#endif
#ifndef IFSL91_STATE_16_12Rs
#define IFSL91_STATE_16_12Rs ("IFSL91_STATE_16_12R")
#endif
#ifndef IFSL91_STATE_16_13Rs
#define IFSL91_STATE_16_13Rs ("IFSL91_STATE_16_13R")
#endif
#ifndef IFSL91_STATE_16_14Rs
#define IFSL91_STATE_16_14Rs ("IFSL91_STATE_16_14R")
#endif
#ifndef IFSL91_STATE_16_15Rs
#define IFSL91_STATE_16_15Rs ("IFSL91_STATE_16_15R")
#endif
#ifndef IFSL91_STATE_16_1Rs
#define IFSL91_STATE_16_1Rs ("IFSL91_STATE_16_1R")
#endif
#ifndef IFSL91_STATE_16_2Rs
#define IFSL91_STATE_16_2Rs ("IFSL91_STATE_16_2R")
#endif
#ifndef IFSL91_STATE_16_3Rs
#define IFSL91_STATE_16_3Rs ("IFSL91_STATE_16_3R")
#endif
#ifndef IFSL91_STATE_16_4Rs
#define IFSL91_STATE_16_4Rs ("IFSL91_STATE_16_4R")
#endif
#ifndef IFSL91_STATE_16_5Rs
#define IFSL91_STATE_16_5Rs ("IFSL91_STATE_16_5R")
#endif
#ifndef IFSL91_STATE_16_6Rs
#define IFSL91_STATE_16_6Rs ("IFSL91_STATE_16_6R")
#endif
#ifndef IFSL91_STATE_16_7Rs
#define IFSL91_STATE_16_7Rs ("IFSL91_STATE_16_7R")
#endif
#ifndef IFSL91_STATE_16_8Rs
#define IFSL91_STATE_16_8Rs ("IFSL91_STATE_16_8R")
#endif
#ifndef IFSL91_STATE_16_9Rs
#define IFSL91_STATE_16_9Rs ("IFSL91_STATE_16_9R")
#endif
#ifndef IFSL91_STATE_16_LOCK_0Rs
#define IFSL91_STATE_16_LOCK_0Rs ("IFSL91_STATE_16_LOCK_0R")
#endif
#ifndef IFSL91_STATE_16_LOCK_10Rs
#define IFSL91_STATE_16_LOCK_10Rs ("IFSL91_STATE_16_LOCK_10R")
#endif
#ifndef IFSL91_STATE_16_LOCK_11Rs
#define IFSL91_STATE_16_LOCK_11Rs ("IFSL91_STATE_16_LOCK_11R")
#endif
#ifndef IFSL91_STATE_16_LOCK_12Rs
#define IFSL91_STATE_16_LOCK_12Rs ("IFSL91_STATE_16_LOCK_12R")
#endif
#ifndef IFSL91_STATE_16_LOCK_13Rs
#define IFSL91_STATE_16_LOCK_13Rs ("IFSL91_STATE_16_LOCK_13R")
#endif
#ifndef IFSL91_STATE_16_LOCK_14Rs
#define IFSL91_STATE_16_LOCK_14Rs ("IFSL91_STATE_16_LOCK_14R")
#endif
#ifndef IFSL91_STATE_16_LOCK_15Rs
#define IFSL91_STATE_16_LOCK_15Rs ("IFSL91_STATE_16_LOCK_15R")
#endif
#ifndef IFSL91_STATE_16_LOCK_1Rs
#define IFSL91_STATE_16_LOCK_1Rs ("IFSL91_STATE_16_LOCK_1R")
#endif
#ifndef IFSL91_STATE_16_LOCK_2Rs
#define IFSL91_STATE_16_LOCK_2Rs ("IFSL91_STATE_16_LOCK_2R")
#endif
#ifndef IFSL91_STATE_16_LOCK_3Rs
#define IFSL91_STATE_16_LOCK_3Rs ("IFSL91_STATE_16_LOCK_3R")
#endif
#ifndef IFSL91_STATE_16_LOCK_4Rs
#define IFSL91_STATE_16_LOCK_4Rs ("IFSL91_STATE_16_LOCK_4R")
#endif
#ifndef IFSL91_STATE_16_LOCK_5Rs
#define IFSL91_STATE_16_LOCK_5Rs ("IFSL91_STATE_16_LOCK_5R")
#endif
#ifndef IFSL91_STATE_16_LOCK_6Rs
#define IFSL91_STATE_16_LOCK_6Rs ("IFSL91_STATE_16_LOCK_6R")
#endif
#ifndef IFSL91_STATE_16_LOCK_7Rs
#define IFSL91_STATE_16_LOCK_7Rs ("IFSL91_STATE_16_LOCK_7R")
#endif
#ifndef IFSL91_STATE_16_LOCK_8Rs
#define IFSL91_STATE_16_LOCK_8Rs ("IFSL91_STATE_16_LOCK_8R")
#endif
#ifndef IFSL91_STATE_16_LOCK_9Rs
#define IFSL91_STATE_16_LOCK_9Rs ("IFSL91_STATE_16_LOCK_9R")
#endif
#ifndef IFSL91_STATE_8_0Rs
#define IFSL91_STATE_8_0Rs ("IFSL91_STATE_8_0R")
#endif
#ifndef IFSL91_STATE_8_10Rs
#define IFSL91_STATE_8_10Rs ("IFSL91_STATE_8_10R")
#endif
#ifndef IFSL91_STATE_8_11Rs
#define IFSL91_STATE_8_11Rs ("IFSL91_STATE_8_11R")
#endif
#ifndef IFSL91_STATE_8_12Rs
#define IFSL91_STATE_8_12Rs ("IFSL91_STATE_8_12R")
#endif
#ifndef IFSL91_STATE_8_13Rs
#define IFSL91_STATE_8_13Rs ("IFSL91_STATE_8_13R")
#endif
#ifndef IFSL91_STATE_8_14Rs
#define IFSL91_STATE_8_14Rs ("IFSL91_STATE_8_14R")
#endif
#ifndef IFSL91_STATE_8_15Rs
#define IFSL91_STATE_8_15Rs ("IFSL91_STATE_8_15R")
#endif
#ifndef IFSL91_STATE_8_1Rs
#define IFSL91_STATE_8_1Rs ("IFSL91_STATE_8_1R")
#endif
#ifndef IFSL91_STATE_8_2Rs
#define IFSL91_STATE_8_2Rs ("IFSL91_STATE_8_2R")
#endif
#ifndef IFSL91_STATE_8_3Rs
#define IFSL91_STATE_8_3Rs ("IFSL91_STATE_8_3R")
#endif
#ifndef IFSL91_STATE_8_4Rs
#define IFSL91_STATE_8_4Rs ("IFSL91_STATE_8_4R")
#endif
#ifndef IFSL91_STATE_8_5Rs
#define IFSL91_STATE_8_5Rs ("IFSL91_STATE_8_5R")
#endif
#ifndef IFSL91_STATE_8_6Rs
#define IFSL91_STATE_8_6Rs ("IFSL91_STATE_8_6R")
#endif
#ifndef IFSL91_STATE_8_7Rs
#define IFSL91_STATE_8_7Rs ("IFSL91_STATE_8_7R")
#endif
#ifndef IFSL91_STATE_8_8Rs
#define IFSL91_STATE_8_8Rs ("IFSL91_STATE_8_8R")
#endif
#ifndef IFSL91_STATE_8_9Rs
#define IFSL91_STATE_8_9Rs ("IFSL91_STATE_8_9R")
#endif
#ifndef IFSL91_STATE_8_LOCK_0Rs
#define IFSL91_STATE_8_LOCK_0Rs ("IFSL91_STATE_8_LOCK_0R")
#endif
#ifndef IFSL91_STATE_8_LOCK_10Rs
#define IFSL91_STATE_8_LOCK_10Rs ("IFSL91_STATE_8_LOCK_10R")
#endif
#ifndef IFSL91_STATE_8_LOCK_11Rs
#define IFSL91_STATE_8_LOCK_11Rs ("IFSL91_STATE_8_LOCK_11R")
#endif
#ifndef IFSL91_STATE_8_LOCK_12Rs
#define IFSL91_STATE_8_LOCK_12Rs ("IFSL91_STATE_8_LOCK_12R")
#endif
#ifndef IFSL91_STATE_8_LOCK_13Rs
#define IFSL91_STATE_8_LOCK_13Rs ("IFSL91_STATE_8_LOCK_13R")
#endif
#ifndef IFSL91_STATE_8_LOCK_14Rs
#define IFSL91_STATE_8_LOCK_14Rs ("IFSL91_STATE_8_LOCK_14R")
#endif
#ifndef IFSL91_STATE_8_LOCK_15Rs
#define IFSL91_STATE_8_LOCK_15Rs ("IFSL91_STATE_8_LOCK_15R")
#endif
#ifndef IFSL91_STATE_8_LOCK_1Rs
#define IFSL91_STATE_8_LOCK_1Rs ("IFSL91_STATE_8_LOCK_1R")
#endif
#ifndef IFSL91_STATE_8_LOCK_2Rs
#define IFSL91_STATE_8_LOCK_2Rs ("IFSL91_STATE_8_LOCK_2R")
#endif
#ifndef IFSL91_STATE_8_LOCK_3Rs
#define IFSL91_STATE_8_LOCK_3Rs ("IFSL91_STATE_8_LOCK_3R")
#endif
#ifndef IFSL91_STATE_8_LOCK_4Rs
#define IFSL91_STATE_8_LOCK_4Rs ("IFSL91_STATE_8_LOCK_4R")
#endif
#ifndef IFSL91_STATE_8_LOCK_5Rs
#define IFSL91_STATE_8_LOCK_5Rs ("IFSL91_STATE_8_LOCK_5R")
#endif
#ifndef IFSL91_STATE_8_LOCK_6Rs
#define IFSL91_STATE_8_LOCK_6Rs ("IFSL91_STATE_8_LOCK_6R")
#endif
#ifndef IFSL91_STATE_8_LOCK_7Rs
#define IFSL91_STATE_8_LOCK_7Rs ("IFSL91_STATE_8_LOCK_7R")
#endif
#ifndef IFSL91_STATE_8_LOCK_8Rs
#define IFSL91_STATE_8_LOCK_8Rs ("IFSL91_STATE_8_LOCK_8R")
#endif
#ifndef IFSL91_STATE_8_LOCK_9Rs
#define IFSL91_STATE_8_LOCK_9Rs ("IFSL91_STATE_8_LOCK_9R")
#endif
#ifndef IFSL91_STATE_RD_PROFILEMs
#define IFSL91_STATE_RD_PROFILEMs ("IFSL91_STATE_RD_PROFILEM")
#endif
#ifndef IFSL91_STATE_WR_PROFILEMs
#define IFSL91_STATE_WR_PROFILEMs ("IFSL91_STATE_WR_PROFILEM")
#endif
#ifndef IFTA100_SBR_BSTR_SELMs
#define IFTA100_SBR_BSTR_SELMs ("IFTA100_SBR_BSTR_SELM")
#endif
#ifndef IFTA100_SBR_BUS_STR_ENBRs
#define IFTA100_SBR_BUS_STR_ENBRs ("IFTA100_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA100_SBR_PROFILE_TABLE_0Ms
#define IFTA100_SBR_PROFILE_TABLE_0Ms ("IFTA100_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA100_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA100_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA100_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA100_SBR_PROFILE_TABLE_1Ms
#define IFTA100_SBR_PROFILE_TABLE_1Ms ("IFTA100_SBR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA100_SBR_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA100_SBR_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA100_SBR_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA100_SBR_PROFILE_TABLE_2Ms
#define IFTA100_SBR_PROFILE_TABLE_2Ms ("IFTA100_SBR_PROFILE_TABLE_2M")
#endif
#ifndef IFTA100_SBR_PROFILE_TABLE_2_SER_CONTROLRs
#define IFTA100_SBR_PROFILE_TABLE_2_SER_CONTROLRs ("IFTA100_SBR_PROFILE_TABLE_2_SER_CONTROLR")
#endif
#ifndef IFTA100_SBR_RAM_TM_CONTROLRs
#define IFTA100_SBR_RAM_TM_CONTROLRs ("IFTA100_SBR_RAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA100_T4T_00_HIT_INDEX_PROFILE_0Ms ("IFTA100_T4T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA100_T4T_00_HIT_INDEX_PROFILE_1Ms
#define IFTA100_T4T_00_HIT_INDEX_PROFILE_1Ms ("IFTA100_T4T_00_HIT_INDEX_PROFILE_1M")
#endif
#ifndef IFTA100_T4T_00_HIT_INDEX_PROFILE_2Ms
#define IFTA100_T4T_00_HIT_INDEX_PROFILE_2Ms ("IFTA100_T4T_00_HIT_INDEX_PROFILE_2M")
#endif
#ifndef IFTA100_T4T_00_HIT_INDEX_PROFILE_3Ms
#define IFTA100_T4T_00_HIT_INDEX_PROFILE_3Ms ("IFTA100_T4T_00_HIT_INDEX_PROFILE_3M")
#endif
#ifndef IFTA100_T4T_00_LTPR_PROFILE_TABLE_0Ms
#define IFTA100_T4T_00_LTPR_PROFILE_TABLE_0Ms ("IFTA100_T4T_00_LTPR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA100_T4T_00_LTPR_PROFILE_TABLE_1Ms
#define IFTA100_T4T_00_LTPR_PROFILE_TABLE_1Ms ("IFTA100_T4T_00_LTPR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA100_T4T_00_LTPR_PROFILE_TABLE_2Ms
#define IFTA100_T4T_00_LTPR_PROFILE_TABLE_2Ms ("IFTA100_T4T_00_LTPR_PROFILE_TABLE_2M")
#endif
#ifndef IFTA100_T4T_00_LTPR_PROFILE_TABLE_3Ms
#define IFTA100_T4T_00_LTPR_PROFILE_TABLE_3Ms ("IFTA100_T4T_00_LTPR_PROFILE_TABLE_3M")
#endif
#ifndef IFTA100_T4T_00_LTS_PRE_SELMs
#define IFTA100_T4T_00_LTS_PRE_SELMs ("IFTA100_T4T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA100_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA100_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLYMs
#define IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLYMs ("IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_0_ONLYMs
#define IFTA100_T4T_00_LTS_TCAM_0_ONLYMs ("IFTA100_T4T_00_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA100_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA100_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA100_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA100_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLYMs
#define IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLYMs ("IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_1_ONLYMs
#define IFTA100_T4T_00_LTS_TCAM_1_ONLYMs ("IFTA100_T4T_00_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA100_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA100_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLRs
#define IFTA100_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLRs ("IFTA100_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLYMs
#define IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLYMs ("IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLYM")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs
#define IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs ("IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_2_ONLYMs
#define IFTA100_T4T_00_LTS_TCAM_2_ONLYMs ("IFTA100_T4T_00_LTS_TCAM_2_ONLYM")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLRs
#define IFTA100_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLRs ("IFTA100_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLRs
#define IFTA100_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLRs ("IFTA100_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLYMs
#define IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLYMs ("IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLYM")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs
#define IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs ("IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_3_ONLYMs
#define IFTA100_T4T_00_LTS_TCAM_3_ONLYMs ("IFTA100_T4T_00_LTS_TCAM_3_ONLYM")
#endif
#ifndef IFTA100_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLRs
#define IFTA100_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLRs ("IFTA100_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_0Ms ("IFTA100_T4T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA100_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA100_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_PDD_PROFILE_TABLE_1Ms
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_1Ms ("IFTA100_T4T_00_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA100_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA100_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_PDD_PROFILE_TABLE_2Ms
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_2Ms ("IFTA100_T4T_00_PDD_PROFILE_TABLE_2M")
#endif
#ifndef IFTA100_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLRs
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLRs ("IFTA100_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_PDD_PROFILE_TABLE_3Ms
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_3Ms ("IFTA100_T4T_00_PDD_PROFILE_TABLE_3M")
#endif
#ifndef IFTA100_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLRs
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLRs ("IFTA100_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_RAM_TM_CONTROLRs
#define IFTA100_T4T_00_RAM_TM_CONTROLRs ("IFTA100_T4T_00_RAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA100_T4T_00_TILE_CONFIGRs
#define IFTA100_T4T_00_TILE_CONFIGRs ("IFTA100_T4T_00_TILE_CONFIGR")
#endif
#ifndef IFTA100_T4T_01_HIT_INDEX_PROFILE_0Ms
#define IFTA100_T4T_01_HIT_INDEX_PROFILE_0Ms ("IFTA100_T4T_01_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA100_T4T_01_HIT_INDEX_PROFILE_1Ms
#define IFTA100_T4T_01_HIT_INDEX_PROFILE_1Ms ("IFTA100_T4T_01_HIT_INDEX_PROFILE_1M")
#endif
#ifndef IFTA100_T4T_01_HIT_INDEX_PROFILE_2Ms
#define IFTA100_T4T_01_HIT_INDEX_PROFILE_2Ms ("IFTA100_T4T_01_HIT_INDEX_PROFILE_2M")
#endif
#ifndef IFTA100_T4T_01_HIT_INDEX_PROFILE_3Ms
#define IFTA100_T4T_01_HIT_INDEX_PROFILE_3Ms ("IFTA100_T4T_01_HIT_INDEX_PROFILE_3M")
#endif
#ifndef IFTA100_T4T_01_LTPR_PROFILE_TABLE_0Ms
#define IFTA100_T4T_01_LTPR_PROFILE_TABLE_0Ms ("IFTA100_T4T_01_LTPR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA100_T4T_01_LTPR_PROFILE_TABLE_1Ms
#define IFTA100_T4T_01_LTPR_PROFILE_TABLE_1Ms ("IFTA100_T4T_01_LTPR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA100_T4T_01_LTPR_PROFILE_TABLE_2Ms
#define IFTA100_T4T_01_LTPR_PROFILE_TABLE_2Ms ("IFTA100_T4T_01_LTPR_PROFILE_TABLE_2M")
#endif
#ifndef IFTA100_T4T_01_LTPR_PROFILE_TABLE_3Ms
#define IFTA100_T4T_01_LTPR_PROFILE_TABLE_3Ms ("IFTA100_T4T_01_LTPR_PROFILE_TABLE_3M")
#endif
#ifndef IFTA100_T4T_01_LTS_PRE_SELMs
#define IFTA100_T4T_01_LTS_PRE_SELMs ("IFTA100_T4T_01_LTS_PRE_SELM")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA100_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA100_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLYMs
#define IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLYMs ("IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_0_ONLYMs
#define IFTA100_T4T_01_LTS_TCAM_0_ONLYMs ("IFTA100_T4T_01_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA100_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA100_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA100_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA100_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLYMs
#define IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLYMs ("IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_1_ONLYMs
#define IFTA100_T4T_01_LTS_TCAM_1_ONLYMs ("IFTA100_T4T_01_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA100_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA100_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLRs
#define IFTA100_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLRs ("IFTA100_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLYMs
#define IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLYMs ("IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLYM")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs
#define IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs ("IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_2_ONLYMs
#define IFTA100_T4T_01_LTS_TCAM_2_ONLYMs ("IFTA100_T4T_01_LTS_TCAM_2_ONLYM")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLRs
#define IFTA100_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLRs ("IFTA100_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLRs
#define IFTA100_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLRs ("IFTA100_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLYMs
#define IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLYMs ("IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLYM")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs
#define IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs ("IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_3_ONLYMs
#define IFTA100_T4T_01_LTS_TCAM_3_ONLYMs ("IFTA100_T4T_01_LTS_TCAM_3_ONLYM")
#endif
#ifndef IFTA100_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLRs
#define IFTA100_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLRs ("IFTA100_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_PDD_PROFILE_TABLE_0Ms
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_0Ms ("IFTA100_T4T_01_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA100_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA100_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_PDD_PROFILE_TABLE_1Ms
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_1Ms ("IFTA100_T4T_01_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA100_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA100_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_PDD_PROFILE_TABLE_2Ms
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_2Ms ("IFTA100_T4T_01_PDD_PROFILE_TABLE_2M")
#endif
#ifndef IFTA100_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLRs
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLRs ("IFTA100_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_PDD_PROFILE_TABLE_3Ms
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_3Ms ("IFTA100_T4T_01_PDD_PROFILE_TABLE_3M")
#endif
#ifndef IFTA100_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLRs
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLRs ("IFTA100_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_RAM_TM_CONTROLRs
#define IFTA100_T4T_01_RAM_TM_CONTROLRs ("IFTA100_T4T_01_RAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA100_T4T_01_TILE_CONFIGRs
#define IFTA100_T4T_01_TILE_CONFIGRs ("IFTA100_T4T_01_TILE_CONFIGR")
#endif
#ifndef IFTA100_T4T_02_HIT_INDEX_PROFILE_0Ms
#define IFTA100_T4T_02_HIT_INDEX_PROFILE_0Ms ("IFTA100_T4T_02_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA100_T4T_02_HIT_INDEX_PROFILE_1Ms
#define IFTA100_T4T_02_HIT_INDEX_PROFILE_1Ms ("IFTA100_T4T_02_HIT_INDEX_PROFILE_1M")
#endif
#ifndef IFTA100_T4T_02_HIT_INDEX_PROFILE_2Ms
#define IFTA100_T4T_02_HIT_INDEX_PROFILE_2Ms ("IFTA100_T4T_02_HIT_INDEX_PROFILE_2M")
#endif
#ifndef IFTA100_T4T_02_HIT_INDEX_PROFILE_3Ms
#define IFTA100_T4T_02_HIT_INDEX_PROFILE_3Ms ("IFTA100_T4T_02_HIT_INDEX_PROFILE_3M")
#endif
#ifndef IFTA100_T4T_02_LTPR_PROFILE_TABLE_0Ms
#define IFTA100_T4T_02_LTPR_PROFILE_TABLE_0Ms ("IFTA100_T4T_02_LTPR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA100_T4T_02_LTPR_PROFILE_TABLE_1Ms
#define IFTA100_T4T_02_LTPR_PROFILE_TABLE_1Ms ("IFTA100_T4T_02_LTPR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA100_T4T_02_LTPR_PROFILE_TABLE_2Ms
#define IFTA100_T4T_02_LTPR_PROFILE_TABLE_2Ms ("IFTA100_T4T_02_LTPR_PROFILE_TABLE_2M")
#endif
#ifndef IFTA100_T4T_02_LTPR_PROFILE_TABLE_3Ms
#define IFTA100_T4T_02_LTPR_PROFILE_TABLE_3Ms ("IFTA100_T4T_02_LTPR_PROFILE_TABLE_3M")
#endif
#ifndef IFTA100_T4T_02_LTS_PRE_SELMs
#define IFTA100_T4T_02_LTS_PRE_SELMs ("IFTA100_T4T_02_LTS_PRE_SELM")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA100_T4T_02_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA100_T4T_02_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLYMs
#define IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLYMs ("IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_0_ONLYMs
#define IFTA100_T4T_02_LTS_TCAM_0_ONLYMs ("IFTA100_T4T_02_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA100_T4T_02_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA100_T4T_02_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA100_T4T_02_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA100_T4T_02_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLYMs
#define IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLYMs ("IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_1_ONLYMs
#define IFTA100_T4T_02_LTS_TCAM_1_ONLYMs ("IFTA100_T4T_02_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA100_T4T_02_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA100_T4T_02_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_2_CAM_TM_CONTROLRs
#define IFTA100_T4T_02_LTS_TCAM_2_CAM_TM_CONTROLRs ("IFTA100_T4T_02_LTS_TCAM_2_CAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLYMs
#define IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLYMs ("IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLYM")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs
#define IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs ("IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_2_ONLYMs
#define IFTA100_T4T_02_LTS_TCAM_2_ONLYMs ("IFTA100_T4T_02_LTS_TCAM_2_ONLYM")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_2_ONLY_SER_CONTROLRs
#define IFTA100_T4T_02_LTS_TCAM_2_ONLY_SER_CONTROLRs ("IFTA100_T4T_02_LTS_TCAM_2_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_3_CAM_TM_CONTROLRs
#define IFTA100_T4T_02_LTS_TCAM_3_CAM_TM_CONTROLRs ("IFTA100_T4T_02_LTS_TCAM_3_CAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLYMs
#define IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLYMs ("IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLYM")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs
#define IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs ("IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_3_ONLYMs
#define IFTA100_T4T_02_LTS_TCAM_3_ONLYMs ("IFTA100_T4T_02_LTS_TCAM_3_ONLYM")
#endif
#ifndef IFTA100_T4T_02_LTS_TCAM_3_ONLY_SER_CONTROLRs
#define IFTA100_T4T_02_LTS_TCAM_3_ONLY_SER_CONTROLRs ("IFTA100_T4T_02_LTS_TCAM_3_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_PDD_PROFILE_TABLE_0Ms
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_0Ms ("IFTA100_T4T_02_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA100_T4T_02_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA100_T4T_02_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_PDD_PROFILE_TABLE_1Ms
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_1Ms ("IFTA100_T4T_02_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA100_T4T_02_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA100_T4T_02_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_PDD_PROFILE_TABLE_2Ms
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_2Ms ("IFTA100_T4T_02_PDD_PROFILE_TABLE_2M")
#endif
#ifndef IFTA100_T4T_02_PDD_PROFILE_TABLE_2_SER_CONTROLRs
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_2_SER_CONTROLRs ("IFTA100_T4T_02_PDD_PROFILE_TABLE_2_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_PDD_PROFILE_TABLE_3Ms
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_3Ms ("IFTA100_T4T_02_PDD_PROFILE_TABLE_3M")
#endif
#ifndef IFTA100_T4T_02_PDD_PROFILE_TABLE_3_SER_CONTROLRs
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_3_SER_CONTROLRs ("IFTA100_T4T_02_PDD_PROFILE_TABLE_3_SER_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_RAM_TM_CONTROLRs
#define IFTA100_T4T_02_RAM_TM_CONTROLRs ("IFTA100_T4T_02_RAM_TM_CONTROLR")
#endif
#ifndef IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA100_T4T_02_TILE_CONFIGRs
#define IFTA100_T4T_02_TILE_CONFIGRs ("IFTA100_T4T_02_TILE_CONFIGR")
#endif
#ifndef IFTA10_I1T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA10_I1T_00_HIT_INDEX_PROFILE_0Ms ("IFTA10_I1T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA10_I1T_00_LTS_PRE_SELMs
#define IFTA10_I1T_00_LTS_PRE_SELMs ("IFTA10_I1T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA10_I1T_00_LTS_TCAM_0Ms
#define IFTA10_I1T_00_LTS_TCAM_0Ms ("IFTA10_I1T_00_LTS_TCAM_0M")
#endif
#ifndef IFTA10_I1T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA10_I1T_00_PDD_PROFILE_TABLE_0Ms ("IFTA10_I1T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA10_SBR_PROFILE_TABLE_0Ms
#define IFTA10_SBR_PROFILE_TABLE_0Ms ("IFTA10_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA110_I1T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA110_I1T_00_HIT_INDEX_PROFILE_0Ms ("IFTA110_I1T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA110_I1T_00_LTS_PRE_SELMs
#define IFTA110_I1T_00_LTS_PRE_SELMs ("IFTA110_I1T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA110_I1T_00_LTS_TCAM_0Ms
#define IFTA110_I1T_00_LTS_TCAM_0Ms ("IFTA110_I1T_00_LTS_TCAM_0M")
#endif
#ifndef IFTA110_I1T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA110_I1T_00_PDD_PROFILE_TABLE_0Ms ("IFTA110_I1T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA110_SBR_BSTR_SELMs
#define IFTA110_SBR_BSTR_SELMs ("IFTA110_SBR_BSTR_SELM")
#endif
#ifndef IFTA110_SBR_BUS_STR_ENBRs
#define IFTA110_SBR_BUS_STR_ENBRs ("IFTA110_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA110_SBR_PROFILE_TABLE_0Ms
#define IFTA110_SBR_PROFILE_TABLE_0Ms ("IFTA110_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA120_I1T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA120_I1T_00_HIT_INDEX_PROFILE_0Ms ("IFTA120_I1T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA120_I1T_00_LTS_PRE_SELMs
#define IFTA120_I1T_00_LTS_PRE_SELMs ("IFTA120_I1T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA120_I1T_00_LTS_TCAM_0Ms
#define IFTA120_I1T_00_LTS_TCAM_0Ms ("IFTA120_I1T_00_LTS_TCAM_0M")
#endif
#ifndef IFTA120_I1T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA120_I1T_00_PDD_PROFILE_TABLE_0Ms ("IFTA120_I1T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA120_I1T_01_HIT_INDEX_PROFILE_0Ms
#define IFTA120_I1T_01_HIT_INDEX_PROFILE_0Ms ("IFTA120_I1T_01_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA120_I1T_01_LTS_PRE_SELMs
#define IFTA120_I1T_01_LTS_PRE_SELMs ("IFTA120_I1T_01_LTS_PRE_SELM")
#endif
#ifndef IFTA120_I1T_01_LTS_TCAM_0Ms
#define IFTA120_I1T_01_LTS_TCAM_0Ms ("IFTA120_I1T_01_LTS_TCAM_0M")
#endif
#ifndef IFTA120_I1T_01_PDD_PROFILE_TABLE_0Ms
#define IFTA120_I1T_01_PDD_PROFILE_TABLE_0Ms ("IFTA120_I1T_01_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA120_I1T_02_HIT_INDEX_PROFILE_0Ms
#define IFTA120_I1T_02_HIT_INDEX_PROFILE_0Ms ("IFTA120_I1T_02_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA120_I1T_02_LTS_PRE_SELMs
#define IFTA120_I1T_02_LTS_PRE_SELMs ("IFTA120_I1T_02_LTS_PRE_SELM")
#endif
#ifndef IFTA120_I1T_02_LTS_TCAM_0Ms
#define IFTA120_I1T_02_LTS_TCAM_0Ms ("IFTA120_I1T_02_LTS_TCAM_0M")
#endif
#ifndef IFTA120_I1T_02_PDD_PROFILE_TABLE_0Ms
#define IFTA120_I1T_02_PDD_PROFILE_TABLE_0Ms ("IFTA120_I1T_02_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA120_I1T_03_HIT_INDEX_PROFILE_0Ms
#define IFTA120_I1T_03_HIT_INDEX_PROFILE_0Ms ("IFTA120_I1T_03_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA120_I1T_03_LTS_PRE_SELMs
#define IFTA120_I1T_03_LTS_PRE_SELMs ("IFTA120_I1T_03_LTS_PRE_SELM")
#endif
#ifndef IFTA120_I1T_03_LTS_TCAM_0Ms
#define IFTA120_I1T_03_LTS_TCAM_0Ms ("IFTA120_I1T_03_LTS_TCAM_0M")
#endif
#ifndef IFTA120_I1T_03_PDD_PROFILE_TABLE_0Ms
#define IFTA120_I1T_03_PDD_PROFILE_TABLE_0Ms ("IFTA120_I1T_03_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA120_SBR_BSTR_SELMs
#define IFTA120_SBR_BSTR_SELMs ("IFTA120_SBR_BSTR_SELM")
#endif
#ifndef IFTA120_SBR_BUS_STR_ENBRs
#define IFTA120_SBR_BUS_STR_ENBRs ("IFTA120_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA120_SBR_PROFILE_TABLE_0Ms
#define IFTA120_SBR_PROFILE_TABLE_0Ms ("IFTA120_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA120_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA120_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA120_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA120_SBR_RAM_TM_CONTROLRs
#define IFTA120_SBR_RAM_TM_CONTROLRs ("IFTA120_SBR_RAM_TM_CONTROLR")
#endif
#ifndef IFTA130_I1T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA130_I1T_00_HIT_INDEX_PROFILE_0Ms ("IFTA130_I1T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA130_I1T_00_LTS_PRE_SELMs
#define IFTA130_I1T_00_LTS_PRE_SELMs ("IFTA130_I1T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA130_I1T_00_LTS_TCAM_0Ms
#define IFTA130_I1T_00_LTS_TCAM_0Ms ("IFTA130_I1T_00_LTS_TCAM_0M")
#endif
#ifndef IFTA130_I1T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA130_I1T_00_PDD_PROFILE_TABLE_0Ms ("IFTA130_I1T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA130_I1T_01_HIT_INDEX_PROFILE_0Ms
#define IFTA130_I1T_01_HIT_INDEX_PROFILE_0Ms ("IFTA130_I1T_01_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA130_I1T_01_LTS_PRE_SELMs
#define IFTA130_I1T_01_LTS_PRE_SELMs ("IFTA130_I1T_01_LTS_PRE_SELM")
#endif
#ifndef IFTA130_I1T_01_LTS_TCAM_0Ms
#define IFTA130_I1T_01_LTS_TCAM_0Ms ("IFTA130_I1T_01_LTS_TCAM_0M")
#endif
#ifndef IFTA130_I1T_01_PDD_PROFILE_TABLE_0Ms
#define IFTA130_I1T_01_PDD_PROFILE_TABLE_0Ms ("IFTA130_I1T_01_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA130_I1T_02_HIT_INDEX_PROFILE_0Ms
#define IFTA130_I1T_02_HIT_INDEX_PROFILE_0Ms ("IFTA130_I1T_02_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA130_I1T_02_LTS_PRE_SELMs
#define IFTA130_I1T_02_LTS_PRE_SELMs ("IFTA130_I1T_02_LTS_PRE_SELM")
#endif
#ifndef IFTA130_I1T_02_LTS_TCAM_0Ms
#define IFTA130_I1T_02_LTS_TCAM_0Ms ("IFTA130_I1T_02_LTS_TCAM_0M")
#endif
#ifndef IFTA130_I1T_02_PDD_PROFILE_TABLE_0Ms
#define IFTA130_I1T_02_PDD_PROFILE_TABLE_0Ms ("IFTA130_I1T_02_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA130_I1T_03_HIT_INDEX_PROFILE_0Ms
#define IFTA130_I1T_03_HIT_INDEX_PROFILE_0Ms ("IFTA130_I1T_03_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA130_I1T_03_LTS_PRE_SELMs
#define IFTA130_I1T_03_LTS_PRE_SELMs ("IFTA130_I1T_03_LTS_PRE_SELM")
#endif
#ifndef IFTA130_I1T_03_LTS_TCAM_0Ms
#define IFTA130_I1T_03_LTS_TCAM_0Ms ("IFTA130_I1T_03_LTS_TCAM_0M")
#endif
#ifndef IFTA130_I1T_03_PDD_PROFILE_TABLE_0Ms
#define IFTA130_I1T_03_PDD_PROFILE_TABLE_0Ms ("IFTA130_I1T_03_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA130_SBR_BSTR_SELMs
#define IFTA130_SBR_BSTR_SELMs ("IFTA130_SBR_BSTR_SELM")
#endif
#ifndef IFTA130_SBR_BUS_STR_ENBRs
#define IFTA130_SBR_BUS_STR_ENBRs ("IFTA130_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA130_SBR_PROFILE_TABLE_0Ms
#define IFTA130_SBR_PROFILE_TABLE_0Ms ("IFTA130_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA130_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA130_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA130_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA130_SBR_RAM_TM_CONTROLRs
#define IFTA130_SBR_RAM_TM_CONTROLRs ("IFTA130_SBR_RAM_TM_CONTROLR")
#endif
#ifndef IFTA140_I1T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA140_I1T_00_HIT_INDEX_PROFILE_0Ms ("IFTA140_I1T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA140_I1T_00_LTS_PRE_SELMs
#define IFTA140_I1T_00_LTS_PRE_SELMs ("IFTA140_I1T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA140_I1T_00_LTS_TCAM_0Ms
#define IFTA140_I1T_00_LTS_TCAM_0Ms ("IFTA140_I1T_00_LTS_TCAM_0M")
#endif
#ifndef IFTA140_I1T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA140_I1T_00_PDD_PROFILE_TABLE_0Ms ("IFTA140_I1T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA140_SBR_BSTR_SELMs
#define IFTA140_SBR_BSTR_SELMs ("IFTA140_SBR_BSTR_SELM")
#endif
#ifndef IFTA140_SBR_BUS_STR_ENBRs
#define IFTA140_SBR_BUS_STR_ENBRs ("IFTA140_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA140_SBR_PROFILE_TABLE_0Ms
#define IFTA140_SBR_PROFILE_TABLE_0Ms ("IFTA140_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA150_SBR_BSTR_SELMs
#define IFTA150_SBR_BSTR_SELMs ("IFTA150_SBR_BSTR_SELM")
#endif
#ifndef IFTA150_SBR_BUS_STR_ENBRs
#define IFTA150_SBR_BUS_STR_ENBRs ("IFTA150_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA150_SBR_PROFILE_TABLE_0Ms
#define IFTA150_SBR_PROFILE_TABLE_0Ms ("IFTA150_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA150_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA150_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA150_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA150_SBR_RAM_TM_CONTROLRs
#define IFTA150_SBR_RAM_TM_CONTROLRs ("IFTA150_SBR_RAM_TM_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA150_T4T_00_HIT_INDEX_PROFILE_0Ms ("IFTA150_T4T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA150_T4T_00_HIT_INDEX_PROFILE_1Ms
#define IFTA150_T4T_00_HIT_INDEX_PROFILE_1Ms ("IFTA150_T4T_00_HIT_INDEX_PROFILE_1M")
#endif
#ifndef IFTA150_T4T_00_HIT_INDEX_PROFILE_2Ms
#define IFTA150_T4T_00_HIT_INDEX_PROFILE_2Ms ("IFTA150_T4T_00_HIT_INDEX_PROFILE_2M")
#endif
#ifndef IFTA150_T4T_00_HIT_INDEX_PROFILE_3Ms
#define IFTA150_T4T_00_HIT_INDEX_PROFILE_3Ms ("IFTA150_T4T_00_HIT_INDEX_PROFILE_3M")
#endif
#ifndef IFTA150_T4T_00_LTPR_PROFILE_TABLE_0Ms
#define IFTA150_T4T_00_LTPR_PROFILE_TABLE_0Ms ("IFTA150_T4T_00_LTPR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA150_T4T_00_LTPR_PROFILE_TABLE_1Ms
#define IFTA150_T4T_00_LTPR_PROFILE_TABLE_1Ms ("IFTA150_T4T_00_LTPR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA150_T4T_00_LTPR_PROFILE_TABLE_2Ms
#define IFTA150_T4T_00_LTPR_PROFILE_TABLE_2Ms ("IFTA150_T4T_00_LTPR_PROFILE_TABLE_2M")
#endif
#ifndef IFTA150_T4T_00_LTPR_PROFILE_TABLE_3Ms
#define IFTA150_T4T_00_LTPR_PROFILE_TABLE_3Ms ("IFTA150_T4T_00_LTPR_PROFILE_TABLE_3M")
#endif
#ifndef IFTA150_T4T_00_LTS_PRE_SELMs
#define IFTA150_T4T_00_LTS_PRE_SELMs ("IFTA150_T4T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA150_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA150_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLYMs
#define IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLYMs ("IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_0_ONLYMs
#define IFTA150_T4T_00_LTS_TCAM_0_ONLYMs ("IFTA150_T4T_00_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA150_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA150_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA150_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA150_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLYMs
#define IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLYMs ("IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_1_ONLYMs
#define IFTA150_T4T_00_LTS_TCAM_1_ONLYMs ("IFTA150_T4T_00_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA150_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA150_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLRs
#define IFTA150_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLRs ("IFTA150_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLYMs
#define IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLYMs ("IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLYM")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs
#define IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs ("IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_2_ONLYMs
#define IFTA150_T4T_00_LTS_TCAM_2_ONLYMs ("IFTA150_T4T_00_LTS_TCAM_2_ONLYM")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLRs
#define IFTA150_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLRs ("IFTA150_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLRs
#define IFTA150_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLRs ("IFTA150_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLYMs
#define IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLYMs ("IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLYM")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs
#define IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs ("IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_3_ONLYMs
#define IFTA150_T4T_00_LTS_TCAM_3_ONLYMs ("IFTA150_T4T_00_LTS_TCAM_3_ONLYM")
#endif
#ifndef IFTA150_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLRs
#define IFTA150_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLRs ("IFTA150_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_0Ms ("IFTA150_T4T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA150_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA150_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_PDD_PROFILE_TABLE_1Ms
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_1Ms ("IFTA150_T4T_00_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA150_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA150_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_PDD_PROFILE_TABLE_2Ms
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_2Ms ("IFTA150_T4T_00_PDD_PROFILE_TABLE_2M")
#endif
#ifndef IFTA150_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLRs
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLRs ("IFTA150_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_PDD_PROFILE_TABLE_3Ms
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_3Ms ("IFTA150_T4T_00_PDD_PROFILE_TABLE_3M")
#endif
#ifndef IFTA150_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLRs
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLRs ("IFTA150_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_RAM_TM_CONTROLRs
#define IFTA150_T4T_00_RAM_TM_CONTROLRs ("IFTA150_T4T_00_RAM_TM_CONTROLR")
#endif
#ifndef IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA150_T4T_00_TILE_CONFIGRs
#define IFTA150_T4T_00_TILE_CONFIGRs ("IFTA150_T4T_00_TILE_CONFIGR")
#endif
#ifndef IFTA20_I1T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA20_I1T_00_HIT_INDEX_PROFILE_0Ms ("IFTA20_I1T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA20_I1T_00_LTS_PRE_SELMs
#define IFTA20_I1T_00_LTS_PRE_SELMs ("IFTA20_I1T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA20_I1T_00_LTS_TCAM_0Ms
#define IFTA20_I1T_00_LTS_TCAM_0Ms ("IFTA20_I1T_00_LTS_TCAM_0M")
#endif
#ifndef IFTA20_I1T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA20_I1T_00_PDD_PROFILE_TABLE_0Ms ("IFTA20_I1T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA20_SBR_BSTR_SELMs
#define IFTA20_SBR_BSTR_SELMs ("IFTA20_SBR_BSTR_SELM")
#endif
#ifndef IFTA20_SBR_BUS_STR_ENBRs
#define IFTA20_SBR_BUS_STR_ENBRs ("IFTA20_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA20_SBR_PROFILE_TABLE_0Ms
#define IFTA20_SBR_PROFILE_TABLE_0Ms ("IFTA20_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA30_E2T_00_ACTION_TABLE_AMs
#define IFTA30_E2T_00_ACTION_TABLE_AMs ("IFTA30_E2T_00_ACTION_TABLE_AM")
#endif
#ifndef IFTA30_E2T_00_ACTION_TABLE_BMs
#define IFTA30_E2T_00_ACTION_TABLE_BMs ("IFTA30_E2T_00_ACTION_TABLE_BM")
#endif
#ifndef IFTA30_E2T_00_ARRAY_MISS_POLICYMs
#define IFTA30_E2T_00_ARRAY_MISS_POLICYMs ("IFTA30_E2T_00_ARRAY_MISS_POLICYM")
#endif
#ifndef IFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLRs
#define IFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLRs ("IFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLR")
#endif
#ifndef IFTA30_E2T_00_B0_DOUBLEMs
#define IFTA30_E2T_00_B0_DOUBLEMs ("IFTA30_E2T_00_B0_DOUBLEM")
#endif
#ifndef IFTA30_E2T_00_B0_ECCMs
#define IFTA30_E2T_00_B0_ECCMs ("IFTA30_E2T_00_B0_ECCM")
#endif
#ifndef IFTA30_E2T_00_B0_LPMs
#define IFTA30_E2T_00_B0_LPMs ("IFTA30_E2T_00_B0_LPM")
#endif
#ifndef IFTA30_E2T_00_B0_QUADMs
#define IFTA30_E2T_00_B0_QUADMs ("IFTA30_E2T_00_B0_QUADM")
#endif
#ifndef IFTA30_E2T_00_B0_SINGLEMs
#define IFTA30_E2T_00_B0_SINGLEMs ("IFTA30_E2T_00_B0_SINGLEM")
#endif
#ifndef IFTA30_E2T_00_B1_DOUBLEMs
#define IFTA30_E2T_00_B1_DOUBLEMs ("IFTA30_E2T_00_B1_DOUBLEM")
#endif
#ifndef IFTA30_E2T_00_B1_ECCMs
#define IFTA30_E2T_00_B1_ECCMs ("IFTA30_E2T_00_B1_ECCM")
#endif
#ifndef IFTA30_E2T_00_B1_LPMs
#define IFTA30_E2T_00_B1_LPMs ("IFTA30_E2T_00_B1_LPM")
#endif
#ifndef IFTA30_E2T_00_B1_QUADMs
#define IFTA30_E2T_00_B1_QUADMs ("IFTA30_E2T_00_B1_QUADM")
#endif
#ifndef IFTA30_E2T_00_B1_SINGLEMs
#define IFTA30_E2T_00_B1_SINGLEMs ("IFTA30_E2T_00_B1_SINGLEM")
#endif
#ifndef IFTA30_E2T_00_HASH_CONTROLMs
#define IFTA30_E2T_00_HASH_CONTROLMs ("IFTA30_E2T_00_HASH_CONTROLM")
#endif
#ifndef IFTA30_E2T_00_HIT_INDEX_PROFILEMs
#define IFTA30_E2T_00_HIT_INDEX_PROFILEMs ("IFTA30_E2T_00_HIT_INDEX_PROFILEM")
#endif
#ifndef IFTA30_E2T_00_HT_DEBUG_CMDMs
#define IFTA30_E2T_00_HT_DEBUG_CMDMs ("IFTA30_E2T_00_HT_DEBUG_CMDM")
#endif
#ifndef IFTA30_E2T_00_HT_DEBUG_KEYMs
#define IFTA30_E2T_00_HT_DEBUG_KEYMs ("IFTA30_E2T_00_HT_DEBUG_KEYM")
#endif
#ifndef IFTA30_E2T_00_HT_DEBUG_RESULTMs
#define IFTA30_E2T_00_HT_DEBUG_RESULTMs ("IFTA30_E2T_00_HT_DEBUG_RESULTM")
#endif
#ifndef IFTA30_E2T_00_KEY_ATTRIBUTESMs
#define IFTA30_E2T_00_KEY_ATTRIBUTESMs ("IFTA30_E2T_00_KEY_ATTRIBUTESM")
#endif
#ifndef IFTA30_E2T_00_KEY_MASK_TABLEMs
#define IFTA30_E2T_00_KEY_MASK_TABLEMs ("IFTA30_E2T_00_KEY_MASK_TABLEM")
#endif
#ifndef IFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLRs
#define IFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLRs ("IFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLR")
#endif
#ifndef IFTA30_E2T_00_LTS_POLICY_EXT_0Ms
#define IFTA30_E2T_00_LTS_POLICY_EXT_0Ms ("IFTA30_E2T_00_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA30_E2T_00_LTS_POLICY_EXT_1Ms
#define IFTA30_E2T_00_LTS_POLICY_EXT_1Ms ("IFTA30_E2T_00_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA30_E2T_00_LTS_POLICY_FLOP_0Ms
#define IFTA30_E2T_00_LTS_POLICY_FLOP_0Ms ("IFTA30_E2T_00_LTS_POLICY_FLOP_0M")
#endif
#ifndef IFTA30_E2T_00_LTS_POLICY_FLOP_1Ms
#define IFTA30_E2T_00_LTS_POLICY_FLOP_1Ms ("IFTA30_E2T_00_LTS_POLICY_FLOP_1M")
#endif
#ifndef IFTA30_E2T_00_LTS_PRE_SELMs
#define IFTA30_E2T_00_LTS_PRE_SELMs ("IFTA30_E2T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYMs
#define IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYMs ("IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA30_E2T_00_LTS_TCAM_0_ONLYMs
#define IFTA30_E2T_00_LTS_TCAM_0_ONLYMs ("IFTA30_E2T_00_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYMs
#define IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYMs ("IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA30_E2T_00_LTS_TCAM_1_ONLYMs
#define IFTA30_E2T_00_LTS_TCAM_1_ONLYMs ("IFTA30_E2T_00_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEMs
#define IFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEMs ("IFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEM")
#endif
#ifndef IFTA30_E2T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA30_E2T_00_PDD_PROFILE_TABLE_0Ms ("IFTA30_E2T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA30_E2T_00_PDD_PROFILE_TABLE_1Ms
#define IFTA30_E2T_00_PDD_PROFILE_TABLE_1Ms ("IFTA30_E2T_00_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA30_E2T_00_RAM_CONTROLMs
#define IFTA30_E2T_00_RAM_CONTROLMs ("IFTA30_E2T_00_RAM_CONTROLM")
#endif
#ifndef IFTA30_E2T_00_RAM_TM_CONTROLRs
#define IFTA30_E2T_00_RAM_TM_CONTROLRs ("IFTA30_E2T_00_RAM_TM_CONTROLR")
#endif
#ifndef IFTA30_E2T_00_REMAP_TABLE_AMs
#define IFTA30_E2T_00_REMAP_TABLE_AMs ("IFTA30_E2T_00_REMAP_TABLE_AM")
#endif
#ifndef IFTA30_E2T_00_REMAP_TABLE_BMs
#define IFTA30_E2T_00_REMAP_TABLE_BMs ("IFTA30_E2T_00_REMAP_TABLE_BM")
#endif
#ifndef IFTA30_E2T_00_SHARED_BANKS_CONTROLMs
#define IFTA30_E2T_00_SHARED_BANKS_CONTROLMs ("IFTA30_E2T_00_SHARED_BANKS_CONTROLM")
#endif
#ifndef IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA30_E2T_00_TILE_CONFIGRs
#define IFTA30_E2T_00_TILE_CONFIGRs ("IFTA30_E2T_00_TILE_CONFIGR")
#endif
#ifndef IFTA30_SBR_BSTR_SELMs
#define IFTA30_SBR_BSTR_SELMs ("IFTA30_SBR_BSTR_SELM")
#endif
#ifndef IFTA30_SBR_BUS_STR_ENBRs
#define IFTA30_SBR_BUS_STR_ENBRs ("IFTA30_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA30_SBR_PROFILE_TABLE_0Ms
#define IFTA30_SBR_PROFILE_TABLE_0Ms ("IFTA30_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA30_SBR_RAM_TM_CONTROLRs
#define IFTA30_SBR_RAM_TM_CONTROLRs ("IFTA30_SBR_RAM_TM_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_ACTION_TABLE_AMs
#define IFTA40_E2T_00_ACTION_TABLE_AMs ("IFTA40_E2T_00_ACTION_TABLE_AM")
#endif
#ifndef IFTA40_E2T_00_ACTION_TABLE_BMs
#define IFTA40_E2T_00_ACTION_TABLE_BMs ("IFTA40_E2T_00_ACTION_TABLE_BM")
#endif
#ifndef IFTA40_E2T_00_ARRAY_MISS_POLICYMs
#define IFTA40_E2T_00_ARRAY_MISS_POLICYMs ("IFTA40_E2T_00_ARRAY_MISS_POLICYM")
#endif
#ifndef IFTA40_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLRs
#define IFTA40_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLRs ("IFTA40_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_B0_DOUBLEMs
#define IFTA40_E2T_00_B0_DOUBLEMs ("IFTA40_E2T_00_B0_DOUBLEM")
#endif
#ifndef IFTA40_E2T_00_B0_ECCMs
#define IFTA40_E2T_00_B0_ECCMs ("IFTA40_E2T_00_B0_ECCM")
#endif
#ifndef IFTA40_E2T_00_B0_LPMs
#define IFTA40_E2T_00_B0_LPMs ("IFTA40_E2T_00_B0_LPM")
#endif
#ifndef IFTA40_E2T_00_B0_QUADMs
#define IFTA40_E2T_00_B0_QUADMs ("IFTA40_E2T_00_B0_QUADM")
#endif
#ifndef IFTA40_E2T_00_B0_SINGLEMs
#define IFTA40_E2T_00_B0_SINGLEMs ("IFTA40_E2T_00_B0_SINGLEM")
#endif
#ifndef IFTA40_E2T_00_B1_DOUBLEMs
#define IFTA40_E2T_00_B1_DOUBLEMs ("IFTA40_E2T_00_B1_DOUBLEM")
#endif
#ifndef IFTA40_E2T_00_B1_ECCMs
#define IFTA40_E2T_00_B1_ECCMs ("IFTA40_E2T_00_B1_ECCM")
#endif
#ifndef IFTA40_E2T_00_B1_LPMs
#define IFTA40_E2T_00_B1_LPMs ("IFTA40_E2T_00_B1_LPM")
#endif
#ifndef IFTA40_E2T_00_B1_QUADMs
#define IFTA40_E2T_00_B1_QUADMs ("IFTA40_E2T_00_B1_QUADM")
#endif
#ifndef IFTA40_E2T_00_B1_SINGLEMs
#define IFTA40_E2T_00_B1_SINGLEMs ("IFTA40_E2T_00_B1_SINGLEM")
#endif
#ifndef IFTA40_E2T_00_HASH_CONTROLMs
#define IFTA40_E2T_00_HASH_CONTROLMs ("IFTA40_E2T_00_HASH_CONTROLM")
#endif
#ifndef IFTA40_E2T_00_HIT_INDEX_PROFILEMs
#define IFTA40_E2T_00_HIT_INDEX_PROFILEMs ("IFTA40_E2T_00_HIT_INDEX_PROFILEM")
#endif
#ifndef IFTA40_E2T_00_HT_DEBUG_CMDMs
#define IFTA40_E2T_00_HT_DEBUG_CMDMs ("IFTA40_E2T_00_HT_DEBUG_CMDM")
#endif
#ifndef IFTA40_E2T_00_HT_DEBUG_KEYMs
#define IFTA40_E2T_00_HT_DEBUG_KEYMs ("IFTA40_E2T_00_HT_DEBUG_KEYM")
#endif
#ifndef IFTA40_E2T_00_HT_DEBUG_RESULTMs
#define IFTA40_E2T_00_HT_DEBUG_RESULTMs ("IFTA40_E2T_00_HT_DEBUG_RESULTM")
#endif
#ifndef IFTA40_E2T_00_KEY_ATTRIBUTESMs
#define IFTA40_E2T_00_KEY_ATTRIBUTESMs ("IFTA40_E2T_00_KEY_ATTRIBUTESM")
#endif
#ifndef IFTA40_E2T_00_KEY_MASK_TABLEMs
#define IFTA40_E2T_00_KEY_MASK_TABLEMs ("IFTA40_E2T_00_KEY_MASK_TABLEM")
#endif
#ifndef IFTA40_E2T_00_KEY_MASK_TABLE_SER_CONTROLRs
#define IFTA40_E2T_00_KEY_MASK_TABLE_SER_CONTROLRs ("IFTA40_E2T_00_KEY_MASK_TABLE_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_LTS_POLICY_EXT_0Ms
#define IFTA40_E2T_00_LTS_POLICY_EXT_0Ms ("IFTA40_E2T_00_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA40_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA40_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA40_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_LTS_POLICY_EXT_1Ms
#define IFTA40_E2T_00_LTS_POLICY_EXT_1Ms ("IFTA40_E2T_00_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA40_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA40_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA40_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_LTS_POLICY_FLOP_0Ms
#define IFTA40_E2T_00_LTS_POLICY_FLOP_0Ms ("IFTA40_E2T_00_LTS_POLICY_FLOP_0M")
#endif
#ifndef IFTA40_E2T_00_LTS_POLICY_FLOP_1Ms
#define IFTA40_E2T_00_LTS_POLICY_FLOP_1Ms ("IFTA40_E2T_00_LTS_POLICY_FLOP_1M")
#endif
#ifndef IFTA40_E2T_00_LTS_PRE_SELMs
#define IFTA40_E2T_00_LTS_PRE_SELMs ("IFTA40_E2T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA40_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA40_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA40_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLYMs
#define IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLYMs ("IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_LTS_TCAM_0_ONLYMs
#define IFTA40_E2T_00_LTS_TCAM_0_ONLYMs ("IFTA40_E2T_00_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA40_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA40_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA40_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA40_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA40_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLYMs
#define IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLYMs ("IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_LTS_TCAM_1_ONLYMs
#define IFTA40_E2T_00_LTS_TCAM_1_ONLYMs ("IFTA40_E2T_00_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA40_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA40_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA40_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_MISS_LTPR_PROFILE_TABLEMs
#define IFTA40_E2T_00_MISS_LTPR_PROFILE_TABLEMs ("IFTA40_E2T_00_MISS_LTPR_PROFILE_TABLEM")
#endif
#ifndef IFTA40_E2T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA40_E2T_00_PDD_PROFILE_TABLE_0Ms ("IFTA40_E2T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA40_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA40_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA40_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_PDD_PROFILE_TABLE_1Ms
#define IFTA40_E2T_00_PDD_PROFILE_TABLE_1Ms ("IFTA40_E2T_00_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA40_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA40_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA40_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_RAM_CONTROLMs
#define IFTA40_E2T_00_RAM_CONTROLMs ("IFTA40_E2T_00_RAM_CONTROLM")
#endif
#ifndef IFTA40_E2T_00_RAM_TM_CONTROLRs
#define IFTA40_E2T_00_RAM_TM_CONTROLRs ("IFTA40_E2T_00_RAM_TM_CONTROLR")
#endif
#ifndef IFTA40_E2T_00_REMAP_TABLE_AMs
#define IFTA40_E2T_00_REMAP_TABLE_AMs ("IFTA40_E2T_00_REMAP_TABLE_AM")
#endif
#ifndef IFTA40_E2T_00_REMAP_TABLE_BMs
#define IFTA40_E2T_00_REMAP_TABLE_BMs ("IFTA40_E2T_00_REMAP_TABLE_BM")
#endif
#ifndef IFTA40_E2T_00_SHARED_BANKS_CONTROLMs
#define IFTA40_E2T_00_SHARED_BANKS_CONTROLMs ("IFTA40_E2T_00_SHARED_BANKS_CONTROLM")
#endif
#ifndef IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA40_E2T_00_TILE_CONFIGRs
#define IFTA40_E2T_00_TILE_CONFIGRs ("IFTA40_E2T_00_TILE_CONFIGR")
#endif
#ifndef IFTA40_E2T_01_ACTION_TABLE_AMs
#define IFTA40_E2T_01_ACTION_TABLE_AMs ("IFTA40_E2T_01_ACTION_TABLE_AM")
#endif
#ifndef IFTA40_E2T_01_ACTION_TABLE_BMs
#define IFTA40_E2T_01_ACTION_TABLE_BMs ("IFTA40_E2T_01_ACTION_TABLE_BM")
#endif
#ifndef IFTA40_E2T_01_ARRAY_MISS_POLICYMs
#define IFTA40_E2T_01_ARRAY_MISS_POLICYMs ("IFTA40_E2T_01_ARRAY_MISS_POLICYM")
#endif
#ifndef IFTA40_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLRs
#define IFTA40_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLRs ("IFTA40_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_01_B0_DOUBLEMs
#define IFTA40_E2T_01_B0_DOUBLEMs ("IFTA40_E2T_01_B0_DOUBLEM")
#endif
#ifndef IFTA40_E2T_01_B0_ECCMs
#define IFTA40_E2T_01_B0_ECCMs ("IFTA40_E2T_01_B0_ECCM")
#endif
#ifndef IFTA40_E2T_01_B0_LPMs
#define IFTA40_E2T_01_B0_LPMs ("IFTA40_E2T_01_B0_LPM")
#endif
#ifndef IFTA40_E2T_01_B0_QUADMs
#define IFTA40_E2T_01_B0_QUADMs ("IFTA40_E2T_01_B0_QUADM")
#endif
#ifndef IFTA40_E2T_01_B0_SINGLEMs
#define IFTA40_E2T_01_B0_SINGLEMs ("IFTA40_E2T_01_B0_SINGLEM")
#endif
#ifndef IFTA40_E2T_01_B1_DOUBLEMs
#define IFTA40_E2T_01_B1_DOUBLEMs ("IFTA40_E2T_01_B1_DOUBLEM")
#endif
#ifndef IFTA40_E2T_01_B1_ECCMs
#define IFTA40_E2T_01_B1_ECCMs ("IFTA40_E2T_01_B1_ECCM")
#endif
#ifndef IFTA40_E2T_01_B1_LPMs
#define IFTA40_E2T_01_B1_LPMs ("IFTA40_E2T_01_B1_LPM")
#endif
#ifndef IFTA40_E2T_01_B1_QUADMs
#define IFTA40_E2T_01_B1_QUADMs ("IFTA40_E2T_01_B1_QUADM")
#endif
#ifndef IFTA40_E2T_01_B1_SINGLEMs
#define IFTA40_E2T_01_B1_SINGLEMs ("IFTA40_E2T_01_B1_SINGLEM")
#endif
#ifndef IFTA40_E2T_01_HASH_CONTROLMs
#define IFTA40_E2T_01_HASH_CONTROLMs ("IFTA40_E2T_01_HASH_CONTROLM")
#endif
#ifndef IFTA40_E2T_01_HIT_INDEX_PROFILEMs
#define IFTA40_E2T_01_HIT_INDEX_PROFILEMs ("IFTA40_E2T_01_HIT_INDEX_PROFILEM")
#endif
#ifndef IFTA40_E2T_01_HT_DEBUG_CMDMs
#define IFTA40_E2T_01_HT_DEBUG_CMDMs ("IFTA40_E2T_01_HT_DEBUG_CMDM")
#endif
#ifndef IFTA40_E2T_01_HT_DEBUG_KEYMs
#define IFTA40_E2T_01_HT_DEBUG_KEYMs ("IFTA40_E2T_01_HT_DEBUG_KEYM")
#endif
#ifndef IFTA40_E2T_01_HT_DEBUG_RESULTMs
#define IFTA40_E2T_01_HT_DEBUG_RESULTMs ("IFTA40_E2T_01_HT_DEBUG_RESULTM")
#endif
#ifndef IFTA40_E2T_01_KEY_ATTRIBUTESMs
#define IFTA40_E2T_01_KEY_ATTRIBUTESMs ("IFTA40_E2T_01_KEY_ATTRIBUTESM")
#endif
#ifndef IFTA40_E2T_01_KEY_MASK_TABLEMs
#define IFTA40_E2T_01_KEY_MASK_TABLEMs ("IFTA40_E2T_01_KEY_MASK_TABLEM")
#endif
#ifndef IFTA40_E2T_01_KEY_MASK_TABLE_SER_CONTROLRs
#define IFTA40_E2T_01_KEY_MASK_TABLE_SER_CONTROLRs ("IFTA40_E2T_01_KEY_MASK_TABLE_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_01_LTS_POLICY_EXT_0Ms
#define IFTA40_E2T_01_LTS_POLICY_EXT_0Ms ("IFTA40_E2T_01_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA40_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA40_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA40_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_01_LTS_POLICY_EXT_1Ms
#define IFTA40_E2T_01_LTS_POLICY_EXT_1Ms ("IFTA40_E2T_01_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA40_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA40_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA40_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_01_LTS_POLICY_FLOP_0Ms
#define IFTA40_E2T_01_LTS_POLICY_FLOP_0Ms ("IFTA40_E2T_01_LTS_POLICY_FLOP_0M")
#endif
#ifndef IFTA40_E2T_01_LTS_POLICY_FLOP_1Ms
#define IFTA40_E2T_01_LTS_POLICY_FLOP_1Ms ("IFTA40_E2T_01_LTS_POLICY_FLOP_1M")
#endif
#ifndef IFTA40_E2T_01_LTS_PRE_SELMs
#define IFTA40_E2T_01_LTS_PRE_SELMs ("IFTA40_E2T_01_LTS_PRE_SELM")
#endif
#ifndef IFTA40_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA40_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA40_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLYMs
#define IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLYMs ("IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_01_LTS_TCAM_0_ONLYMs
#define IFTA40_E2T_01_LTS_TCAM_0_ONLYMs ("IFTA40_E2T_01_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA40_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA40_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA40_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA40_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA40_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLYMs
#define IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLYMs ("IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_01_LTS_TCAM_1_ONLYMs
#define IFTA40_E2T_01_LTS_TCAM_1_ONLYMs ("IFTA40_E2T_01_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA40_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA40_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA40_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_01_MISS_LTPR_PROFILE_TABLEMs
#define IFTA40_E2T_01_MISS_LTPR_PROFILE_TABLEMs ("IFTA40_E2T_01_MISS_LTPR_PROFILE_TABLEM")
#endif
#ifndef IFTA40_E2T_01_PDD_PROFILE_TABLE_0Ms
#define IFTA40_E2T_01_PDD_PROFILE_TABLE_0Ms ("IFTA40_E2T_01_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA40_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA40_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA40_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_01_PDD_PROFILE_TABLE_1Ms
#define IFTA40_E2T_01_PDD_PROFILE_TABLE_1Ms ("IFTA40_E2T_01_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA40_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA40_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA40_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA40_E2T_01_RAM_CONTROLMs
#define IFTA40_E2T_01_RAM_CONTROLMs ("IFTA40_E2T_01_RAM_CONTROLM")
#endif
#ifndef IFTA40_E2T_01_RAM_TM_CONTROLRs
#define IFTA40_E2T_01_RAM_TM_CONTROLRs ("IFTA40_E2T_01_RAM_TM_CONTROLR")
#endif
#ifndef IFTA40_E2T_01_REMAP_TABLE_AMs
#define IFTA40_E2T_01_REMAP_TABLE_AMs ("IFTA40_E2T_01_REMAP_TABLE_AM")
#endif
#ifndef IFTA40_E2T_01_REMAP_TABLE_BMs
#define IFTA40_E2T_01_REMAP_TABLE_BMs ("IFTA40_E2T_01_REMAP_TABLE_BM")
#endif
#ifndef IFTA40_E2T_01_SHARED_BANKS_CONTROLMs
#define IFTA40_E2T_01_SHARED_BANKS_CONTROLMs ("IFTA40_E2T_01_SHARED_BANKS_CONTROLM")
#endif
#ifndef IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA40_E2T_01_TILE_CONFIGRs
#define IFTA40_E2T_01_TILE_CONFIGRs ("IFTA40_E2T_01_TILE_CONFIGR")
#endif
#ifndef IFTA40_SBR_BSTR_SELMs
#define IFTA40_SBR_BSTR_SELMs ("IFTA40_SBR_BSTR_SELM")
#endif
#ifndef IFTA40_SBR_BUS_STR_ENBRs
#define IFTA40_SBR_BUS_STR_ENBRs ("IFTA40_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA40_SBR_PROFILE_TABLE_0Ms
#define IFTA40_SBR_PROFILE_TABLE_0Ms ("IFTA40_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA40_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA40_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA40_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA40_SBR_PROFILE_TABLE_1Ms
#define IFTA40_SBR_PROFILE_TABLE_1Ms ("IFTA40_SBR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA40_SBR_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA40_SBR_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA40_SBR_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA40_SBR_PROFILE_TABLE_2Ms
#define IFTA40_SBR_PROFILE_TABLE_2Ms ("IFTA40_SBR_PROFILE_TABLE_2M")
#endif
#ifndef IFTA40_SBR_PROFILE_TABLE_2_SER_CONTROLRs
#define IFTA40_SBR_PROFILE_TABLE_2_SER_CONTROLRs ("IFTA40_SBR_PROFILE_TABLE_2_SER_CONTROLR")
#endif
#ifndef IFTA40_SBR_RAM_TM_CONTROLRs
#define IFTA40_SBR_RAM_TM_CONTROLRs ("IFTA40_SBR_RAM_TM_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA40_T4T_00_HIT_INDEX_PROFILE_0Ms ("IFTA40_T4T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA40_T4T_00_HIT_INDEX_PROFILE_1Ms
#define IFTA40_T4T_00_HIT_INDEX_PROFILE_1Ms ("IFTA40_T4T_00_HIT_INDEX_PROFILE_1M")
#endif
#ifndef IFTA40_T4T_00_HIT_INDEX_PROFILE_2Ms
#define IFTA40_T4T_00_HIT_INDEX_PROFILE_2Ms ("IFTA40_T4T_00_HIT_INDEX_PROFILE_2M")
#endif
#ifndef IFTA40_T4T_00_HIT_INDEX_PROFILE_3Ms
#define IFTA40_T4T_00_HIT_INDEX_PROFILE_3Ms ("IFTA40_T4T_00_HIT_INDEX_PROFILE_3M")
#endif
#ifndef IFTA40_T4T_00_LTPR_PROFILE_TABLE_0Ms
#define IFTA40_T4T_00_LTPR_PROFILE_TABLE_0Ms ("IFTA40_T4T_00_LTPR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA40_T4T_00_LTPR_PROFILE_TABLE_1Ms
#define IFTA40_T4T_00_LTPR_PROFILE_TABLE_1Ms ("IFTA40_T4T_00_LTPR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA40_T4T_00_LTPR_PROFILE_TABLE_2Ms
#define IFTA40_T4T_00_LTPR_PROFILE_TABLE_2Ms ("IFTA40_T4T_00_LTPR_PROFILE_TABLE_2M")
#endif
#ifndef IFTA40_T4T_00_LTPR_PROFILE_TABLE_3Ms
#define IFTA40_T4T_00_LTPR_PROFILE_TABLE_3Ms ("IFTA40_T4T_00_LTPR_PROFILE_TABLE_3M")
#endif
#ifndef IFTA40_T4T_00_LTS_POLICY_EXT_0Ms
#define IFTA40_T4T_00_LTS_POLICY_EXT_0Ms ("IFTA40_T4T_00_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA40_T4T_00_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA40_T4T_00_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA40_T4T_00_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_POLICY_EXT_1Ms
#define IFTA40_T4T_00_LTS_POLICY_EXT_1Ms ("IFTA40_T4T_00_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA40_T4T_00_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA40_T4T_00_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA40_T4T_00_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_POLICY_EXT_2Ms
#define IFTA40_T4T_00_LTS_POLICY_EXT_2Ms ("IFTA40_T4T_00_LTS_POLICY_EXT_2M")
#endif
#ifndef IFTA40_T4T_00_LTS_POLICY_EXT_2_SER_CONTROLRs
#define IFTA40_T4T_00_LTS_POLICY_EXT_2_SER_CONTROLRs ("IFTA40_T4T_00_LTS_POLICY_EXT_2_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_POLICY_EXT_3Ms
#define IFTA40_T4T_00_LTS_POLICY_EXT_3Ms ("IFTA40_T4T_00_LTS_POLICY_EXT_3M")
#endif
#ifndef IFTA40_T4T_00_LTS_POLICY_EXT_3_SER_CONTROLRs
#define IFTA40_T4T_00_LTS_POLICY_EXT_3_SER_CONTROLRs ("IFTA40_T4T_00_LTS_POLICY_EXT_3_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_PRE_SELMs
#define IFTA40_T4T_00_LTS_PRE_SELMs ("IFTA40_T4T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA40_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA40_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLYMs
#define IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLYMs ("IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_0_ONLYMs
#define IFTA40_T4T_00_LTS_TCAM_0_ONLYMs ("IFTA40_T4T_00_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA40_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA40_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA40_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA40_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLYMs
#define IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLYMs ("IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_1_ONLYMs
#define IFTA40_T4T_00_LTS_TCAM_1_ONLYMs ("IFTA40_T4T_00_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA40_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA40_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLRs
#define IFTA40_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLRs ("IFTA40_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLYMs
#define IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLYMs ("IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLYM")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs
#define IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs ("IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_2_ONLYMs
#define IFTA40_T4T_00_LTS_TCAM_2_ONLYMs ("IFTA40_T4T_00_LTS_TCAM_2_ONLYM")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLRs
#define IFTA40_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLRs ("IFTA40_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLRs
#define IFTA40_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLRs ("IFTA40_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLYMs
#define IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLYMs ("IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLYM")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs
#define IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs ("IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_3_ONLYMs
#define IFTA40_T4T_00_LTS_TCAM_3_ONLYMs ("IFTA40_T4T_00_LTS_TCAM_3_ONLYM")
#endif
#ifndef IFTA40_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLRs
#define IFTA40_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLRs ("IFTA40_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_0Ms ("IFTA40_T4T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA40_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA40_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_PDD_PROFILE_TABLE_1Ms
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_1Ms ("IFTA40_T4T_00_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA40_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA40_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_PDD_PROFILE_TABLE_2Ms
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_2Ms ("IFTA40_T4T_00_PDD_PROFILE_TABLE_2M")
#endif
#ifndef IFTA40_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLRs
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLRs ("IFTA40_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_PDD_PROFILE_TABLE_3Ms
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_3Ms ("IFTA40_T4T_00_PDD_PROFILE_TABLE_3M")
#endif
#ifndef IFTA40_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLRs
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLRs ("IFTA40_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_RAM_TM_CONTROLRs
#define IFTA40_T4T_00_RAM_TM_CONTROLRs ("IFTA40_T4T_00_RAM_TM_CONTROLR")
#endif
#ifndef IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA40_T4T_00_TILE_CONFIGRs
#define IFTA40_T4T_00_TILE_CONFIGRs ("IFTA40_T4T_00_TILE_CONFIGR")
#endif
#ifndef IFTA40_T4T_01_HIT_INDEX_PROFILE_0Ms
#define IFTA40_T4T_01_HIT_INDEX_PROFILE_0Ms ("IFTA40_T4T_01_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA40_T4T_01_HIT_INDEX_PROFILE_1Ms
#define IFTA40_T4T_01_HIT_INDEX_PROFILE_1Ms ("IFTA40_T4T_01_HIT_INDEX_PROFILE_1M")
#endif
#ifndef IFTA40_T4T_01_HIT_INDEX_PROFILE_2Ms
#define IFTA40_T4T_01_HIT_INDEX_PROFILE_2Ms ("IFTA40_T4T_01_HIT_INDEX_PROFILE_2M")
#endif
#ifndef IFTA40_T4T_01_HIT_INDEX_PROFILE_3Ms
#define IFTA40_T4T_01_HIT_INDEX_PROFILE_3Ms ("IFTA40_T4T_01_HIT_INDEX_PROFILE_3M")
#endif
#ifndef IFTA40_T4T_01_LTPR_PROFILE_TABLE_0Ms
#define IFTA40_T4T_01_LTPR_PROFILE_TABLE_0Ms ("IFTA40_T4T_01_LTPR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA40_T4T_01_LTPR_PROFILE_TABLE_1Ms
#define IFTA40_T4T_01_LTPR_PROFILE_TABLE_1Ms ("IFTA40_T4T_01_LTPR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA40_T4T_01_LTPR_PROFILE_TABLE_2Ms
#define IFTA40_T4T_01_LTPR_PROFILE_TABLE_2Ms ("IFTA40_T4T_01_LTPR_PROFILE_TABLE_2M")
#endif
#ifndef IFTA40_T4T_01_LTPR_PROFILE_TABLE_3Ms
#define IFTA40_T4T_01_LTPR_PROFILE_TABLE_3Ms ("IFTA40_T4T_01_LTPR_PROFILE_TABLE_3M")
#endif
#ifndef IFTA40_T4T_01_LTS_POLICY_EXT_0Ms
#define IFTA40_T4T_01_LTS_POLICY_EXT_0Ms ("IFTA40_T4T_01_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA40_T4T_01_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA40_T4T_01_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA40_T4T_01_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_POLICY_EXT_1Ms
#define IFTA40_T4T_01_LTS_POLICY_EXT_1Ms ("IFTA40_T4T_01_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA40_T4T_01_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA40_T4T_01_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA40_T4T_01_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_POLICY_EXT_2Ms
#define IFTA40_T4T_01_LTS_POLICY_EXT_2Ms ("IFTA40_T4T_01_LTS_POLICY_EXT_2M")
#endif
#ifndef IFTA40_T4T_01_LTS_POLICY_EXT_2_SER_CONTROLRs
#define IFTA40_T4T_01_LTS_POLICY_EXT_2_SER_CONTROLRs ("IFTA40_T4T_01_LTS_POLICY_EXT_2_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_POLICY_EXT_3Ms
#define IFTA40_T4T_01_LTS_POLICY_EXT_3Ms ("IFTA40_T4T_01_LTS_POLICY_EXT_3M")
#endif
#ifndef IFTA40_T4T_01_LTS_POLICY_EXT_3_SER_CONTROLRs
#define IFTA40_T4T_01_LTS_POLICY_EXT_3_SER_CONTROLRs ("IFTA40_T4T_01_LTS_POLICY_EXT_3_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_PRE_SELMs
#define IFTA40_T4T_01_LTS_PRE_SELMs ("IFTA40_T4T_01_LTS_PRE_SELM")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA40_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA40_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLYMs
#define IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLYMs ("IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_0_ONLYMs
#define IFTA40_T4T_01_LTS_TCAM_0_ONLYMs ("IFTA40_T4T_01_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA40_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA40_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA40_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA40_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLYMs
#define IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLYMs ("IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_1_ONLYMs
#define IFTA40_T4T_01_LTS_TCAM_1_ONLYMs ("IFTA40_T4T_01_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA40_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA40_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLRs
#define IFTA40_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLRs ("IFTA40_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLYMs
#define IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLYMs ("IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLYM")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs
#define IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs ("IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_2_ONLYMs
#define IFTA40_T4T_01_LTS_TCAM_2_ONLYMs ("IFTA40_T4T_01_LTS_TCAM_2_ONLYM")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLRs
#define IFTA40_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLRs ("IFTA40_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLRs
#define IFTA40_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLRs ("IFTA40_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLYMs
#define IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLYMs ("IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLYM")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs
#define IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs ("IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_3_ONLYMs
#define IFTA40_T4T_01_LTS_TCAM_3_ONLYMs ("IFTA40_T4T_01_LTS_TCAM_3_ONLYM")
#endif
#ifndef IFTA40_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLRs
#define IFTA40_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLRs ("IFTA40_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_PDD_PROFILE_TABLE_0Ms
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_0Ms ("IFTA40_T4T_01_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA40_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA40_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_PDD_PROFILE_TABLE_1Ms
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_1Ms ("IFTA40_T4T_01_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA40_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA40_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_PDD_PROFILE_TABLE_2Ms
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_2Ms ("IFTA40_T4T_01_PDD_PROFILE_TABLE_2M")
#endif
#ifndef IFTA40_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLRs
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLRs ("IFTA40_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_PDD_PROFILE_TABLE_3Ms
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_3Ms ("IFTA40_T4T_01_PDD_PROFILE_TABLE_3M")
#endif
#ifndef IFTA40_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLRs
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLRs ("IFTA40_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_RAM_TM_CONTROLRs
#define IFTA40_T4T_01_RAM_TM_CONTROLRs ("IFTA40_T4T_01_RAM_TM_CONTROLR")
#endif
#ifndef IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA40_T4T_01_TILE_CONFIGRs
#define IFTA40_T4T_01_TILE_CONFIGRs ("IFTA40_T4T_01_TILE_CONFIGR")
#endif
#ifndef IFTA50_I1T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA50_I1T_00_HIT_INDEX_PROFILE_0Ms ("IFTA50_I1T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA50_I1T_00_LTS_PRE_SELMs
#define IFTA50_I1T_00_LTS_PRE_SELMs ("IFTA50_I1T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA50_I1T_00_LTS_TCAM_0Ms
#define IFTA50_I1T_00_LTS_TCAM_0Ms ("IFTA50_I1T_00_LTS_TCAM_0M")
#endif
#ifndef IFTA50_I1T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA50_I1T_00_PDD_PROFILE_TABLE_0Ms ("IFTA50_I1T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA50_I1T_01_HIT_INDEX_PROFILE_0Ms
#define IFTA50_I1T_01_HIT_INDEX_PROFILE_0Ms ("IFTA50_I1T_01_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA50_I1T_01_LTS_PRE_SELMs
#define IFTA50_I1T_01_LTS_PRE_SELMs ("IFTA50_I1T_01_LTS_PRE_SELM")
#endif
#ifndef IFTA50_I1T_01_LTS_TCAM_0Ms
#define IFTA50_I1T_01_LTS_TCAM_0Ms ("IFTA50_I1T_01_LTS_TCAM_0M")
#endif
#ifndef IFTA50_I1T_01_PDD_PROFILE_TABLE_0Ms
#define IFTA50_I1T_01_PDD_PROFILE_TABLE_0Ms ("IFTA50_I1T_01_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA50_SBR_BSTR_SELMs
#define IFTA50_SBR_BSTR_SELMs ("IFTA50_SBR_BSTR_SELM")
#endif
#ifndef IFTA50_SBR_BUS_STR_ENBRs
#define IFTA50_SBR_BUS_STR_ENBRs ("IFTA50_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA50_SBR_PROFILE_TABLE_0Ms
#define IFTA50_SBR_PROFILE_TABLE_0Ms ("IFTA50_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA50_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA50_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA50_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA50_SBR_PROFILE_TABLE_1Ms
#define IFTA50_SBR_PROFILE_TABLE_1Ms ("IFTA50_SBR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA50_SBR_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA50_SBR_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA50_SBR_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA50_SBR_RAM_TM_CONTROLRs
#define IFTA50_SBR_RAM_TM_CONTROLRs ("IFTA50_SBR_RAM_TM_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA50_T4T_00_HIT_INDEX_PROFILE_0Ms ("IFTA50_T4T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA50_T4T_00_HIT_INDEX_PROFILE_1Ms
#define IFTA50_T4T_00_HIT_INDEX_PROFILE_1Ms ("IFTA50_T4T_00_HIT_INDEX_PROFILE_1M")
#endif
#ifndef IFTA50_T4T_00_HIT_INDEX_PROFILE_2Ms
#define IFTA50_T4T_00_HIT_INDEX_PROFILE_2Ms ("IFTA50_T4T_00_HIT_INDEX_PROFILE_2M")
#endif
#ifndef IFTA50_T4T_00_HIT_INDEX_PROFILE_3Ms
#define IFTA50_T4T_00_HIT_INDEX_PROFILE_3Ms ("IFTA50_T4T_00_HIT_INDEX_PROFILE_3M")
#endif
#ifndef IFTA50_T4T_00_LTPR_PROFILE_TABLE_0Ms
#define IFTA50_T4T_00_LTPR_PROFILE_TABLE_0Ms ("IFTA50_T4T_00_LTPR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA50_T4T_00_LTPR_PROFILE_TABLE_1Ms
#define IFTA50_T4T_00_LTPR_PROFILE_TABLE_1Ms ("IFTA50_T4T_00_LTPR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA50_T4T_00_LTPR_PROFILE_TABLE_2Ms
#define IFTA50_T4T_00_LTPR_PROFILE_TABLE_2Ms ("IFTA50_T4T_00_LTPR_PROFILE_TABLE_2M")
#endif
#ifndef IFTA50_T4T_00_LTPR_PROFILE_TABLE_3Ms
#define IFTA50_T4T_00_LTPR_PROFILE_TABLE_3Ms ("IFTA50_T4T_00_LTPR_PROFILE_TABLE_3M")
#endif
#ifndef IFTA50_T4T_00_LTS_PRE_SELMs
#define IFTA50_T4T_00_LTS_PRE_SELMs ("IFTA50_T4T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA50_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA50_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLYMs
#define IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLYMs ("IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_0_ONLYMs
#define IFTA50_T4T_00_LTS_TCAM_0_ONLYMs ("IFTA50_T4T_00_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA50_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA50_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA50_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA50_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLYMs
#define IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLYMs ("IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_1_ONLYMs
#define IFTA50_T4T_00_LTS_TCAM_1_ONLYMs ("IFTA50_T4T_00_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA50_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA50_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLRs
#define IFTA50_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLRs ("IFTA50_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLYMs
#define IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLYMs ("IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLYM")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs
#define IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLRs ("IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_2_ONLYMs
#define IFTA50_T4T_00_LTS_TCAM_2_ONLYMs ("IFTA50_T4T_00_LTS_TCAM_2_ONLYM")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLRs
#define IFTA50_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLRs ("IFTA50_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLRs
#define IFTA50_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLRs ("IFTA50_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLYMs
#define IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLYMs ("IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLYM")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs
#define IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLRs ("IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_3_ONLYMs
#define IFTA50_T4T_00_LTS_TCAM_3_ONLYMs ("IFTA50_T4T_00_LTS_TCAM_3_ONLYM")
#endif
#ifndef IFTA50_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLRs
#define IFTA50_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLRs ("IFTA50_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_0Ms ("IFTA50_T4T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA50_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA50_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_PDD_PROFILE_TABLE_1Ms
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_1Ms ("IFTA50_T4T_00_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA50_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA50_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_PDD_PROFILE_TABLE_2Ms
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_2Ms ("IFTA50_T4T_00_PDD_PROFILE_TABLE_2M")
#endif
#ifndef IFTA50_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLRs
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLRs ("IFTA50_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_PDD_PROFILE_TABLE_3Ms
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_3Ms ("IFTA50_T4T_00_PDD_PROFILE_TABLE_3M")
#endif
#ifndef IFTA50_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLRs
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLRs ("IFTA50_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_RAM_TM_CONTROLRs
#define IFTA50_T4T_00_RAM_TM_CONTROLRs ("IFTA50_T4T_00_RAM_TM_CONTROLR")
#endif
#ifndef IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA50_T4T_00_TILE_CONFIGRs
#define IFTA50_T4T_00_TILE_CONFIGRs ("IFTA50_T4T_00_TILE_CONFIGR")
#endif
#ifndef IFTA60_I1T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA60_I1T_00_HIT_INDEX_PROFILE_0Ms ("IFTA60_I1T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA60_I1T_00_LTS_PRE_SELMs
#define IFTA60_I1T_00_LTS_PRE_SELMs ("IFTA60_I1T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA60_I1T_00_LTS_TCAM_0Ms
#define IFTA60_I1T_00_LTS_TCAM_0Ms ("IFTA60_I1T_00_LTS_TCAM_0M")
#endif
#ifndef IFTA60_I1T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA60_I1T_00_PDD_PROFILE_TABLE_0Ms ("IFTA60_I1T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA60_I1T_01_HIT_INDEX_PROFILE_0Ms
#define IFTA60_I1T_01_HIT_INDEX_PROFILE_0Ms ("IFTA60_I1T_01_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA60_I1T_01_LTS_PRE_SELMs
#define IFTA60_I1T_01_LTS_PRE_SELMs ("IFTA60_I1T_01_LTS_PRE_SELM")
#endif
#ifndef IFTA60_I1T_01_LTS_TCAM_0Ms
#define IFTA60_I1T_01_LTS_TCAM_0Ms ("IFTA60_I1T_01_LTS_TCAM_0M")
#endif
#ifndef IFTA60_I1T_01_PDD_PROFILE_TABLE_0Ms
#define IFTA60_I1T_01_PDD_PROFILE_TABLE_0Ms ("IFTA60_I1T_01_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA60_I1T_02_HIT_INDEX_PROFILE_0Ms
#define IFTA60_I1T_02_HIT_INDEX_PROFILE_0Ms ("IFTA60_I1T_02_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA60_I1T_02_LTS_PRE_SELMs
#define IFTA60_I1T_02_LTS_PRE_SELMs ("IFTA60_I1T_02_LTS_PRE_SELM")
#endif
#ifndef IFTA60_I1T_02_LTS_TCAM_0Ms
#define IFTA60_I1T_02_LTS_TCAM_0Ms ("IFTA60_I1T_02_LTS_TCAM_0M")
#endif
#ifndef IFTA60_I1T_02_PDD_PROFILE_TABLE_0Ms
#define IFTA60_I1T_02_PDD_PROFILE_TABLE_0Ms ("IFTA60_I1T_02_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA60_SBR_BSTR_SELMs
#define IFTA60_SBR_BSTR_SELMs ("IFTA60_SBR_BSTR_SELM")
#endif
#ifndef IFTA60_SBR_BUS_STR_ENBRs
#define IFTA60_SBR_BUS_STR_ENBRs ("IFTA60_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA60_SBR_PROFILE_TABLE_0Ms
#define IFTA60_SBR_PROFILE_TABLE_0Ms ("IFTA60_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA60_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA60_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA60_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA60_SBR_RAM_TM_CONTROLRs
#define IFTA60_SBR_RAM_TM_CONTROLRs ("IFTA60_SBR_RAM_TM_CONTROLR")
#endif
#ifndef IFTA70_I1T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA70_I1T_00_HIT_INDEX_PROFILE_0Ms ("IFTA70_I1T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA70_I1T_00_LTS_PRE_SELMs
#define IFTA70_I1T_00_LTS_PRE_SELMs ("IFTA70_I1T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA70_I1T_00_LTS_TCAM_0Ms
#define IFTA70_I1T_00_LTS_TCAM_0Ms ("IFTA70_I1T_00_LTS_TCAM_0M")
#endif
#ifndef IFTA70_I1T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA70_I1T_00_PDD_PROFILE_TABLE_0Ms ("IFTA70_I1T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA70_I1T_01_HIT_INDEX_PROFILE_0Ms
#define IFTA70_I1T_01_HIT_INDEX_PROFILE_0Ms ("IFTA70_I1T_01_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA70_I1T_01_LTS_PRE_SELMs
#define IFTA70_I1T_01_LTS_PRE_SELMs ("IFTA70_I1T_01_LTS_PRE_SELM")
#endif
#ifndef IFTA70_I1T_01_LTS_TCAM_0Ms
#define IFTA70_I1T_01_LTS_TCAM_0Ms ("IFTA70_I1T_01_LTS_TCAM_0M")
#endif
#ifndef IFTA70_I1T_01_PDD_PROFILE_TABLE_0Ms
#define IFTA70_I1T_01_PDD_PROFILE_TABLE_0Ms ("IFTA70_I1T_01_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA70_SBR_BSTR_SELMs
#define IFTA70_SBR_BSTR_SELMs ("IFTA70_SBR_BSTR_SELM")
#endif
#ifndef IFTA70_SBR_BUS_STR_ENBRs
#define IFTA70_SBR_BUS_STR_ENBRs ("IFTA70_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA70_SBR_PROFILE_TABLE_0Ms
#define IFTA70_SBR_PROFILE_TABLE_0Ms ("IFTA70_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA70_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA70_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA70_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA70_SBR_RAM_TM_CONTROLRs
#define IFTA70_SBR_RAM_TM_CONTROLRs ("IFTA70_SBR_RAM_TM_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_ACTION_TABLE_AMs
#define IFTA80_E2T_00_ACTION_TABLE_AMs ("IFTA80_E2T_00_ACTION_TABLE_AM")
#endif
#ifndef IFTA80_E2T_00_ACTION_TABLE_BMs
#define IFTA80_E2T_00_ACTION_TABLE_BMs ("IFTA80_E2T_00_ACTION_TABLE_BM")
#endif
#ifndef IFTA80_E2T_00_ARRAY_MISS_POLICYMs
#define IFTA80_E2T_00_ARRAY_MISS_POLICYMs ("IFTA80_E2T_00_ARRAY_MISS_POLICYM")
#endif
#ifndef IFTA80_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLRs
#define IFTA80_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLRs ("IFTA80_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_B0_DOUBLEMs
#define IFTA80_E2T_00_B0_DOUBLEMs ("IFTA80_E2T_00_B0_DOUBLEM")
#endif
#ifndef IFTA80_E2T_00_B0_ECCMs
#define IFTA80_E2T_00_B0_ECCMs ("IFTA80_E2T_00_B0_ECCM")
#endif
#ifndef IFTA80_E2T_00_B0_LPMs
#define IFTA80_E2T_00_B0_LPMs ("IFTA80_E2T_00_B0_LPM")
#endif
#ifndef IFTA80_E2T_00_B0_QUADMs
#define IFTA80_E2T_00_B0_QUADMs ("IFTA80_E2T_00_B0_QUADM")
#endif
#ifndef IFTA80_E2T_00_B0_SINGLEMs
#define IFTA80_E2T_00_B0_SINGLEMs ("IFTA80_E2T_00_B0_SINGLEM")
#endif
#ifndef IFTA80_E2T_00_B1_DOUBLEMs
#define IFTA80_E2T_00_B1_DOUBLEMs ("IFTA80_E2T_00_B1_DOUBLEM")
#endif
#ifndef IFTA80_E2T_00_B1_ECCMs
#define IFTA80_E2T_00_B1_ECCMs ("IFTA80_E2T_00_B1_ECCM")
#endif
#ifndef IFTA80_E2T_00_B1_LPMs
#define IFTA80_E2T_00_B1_LPMs ("IFTA80_E2T_00_B1_LPM")
#endif
#ifndef IFTA80_E2T_00_B1_QUADMs
#define IFTA80_E2T_00_B1_QUADMs ("IFTA80_E2T_00_B1_QUADM")
#endif
#ifndef IFTA80_E2T_00_B1_SINGLEMs
#define IFTA80_E2T_00_B1_SINGLEMs ("IFTA80_E2T_00_B1_SINGLEM")
#endif
#ifndef IFTA80_E2T_00_HASH_CONTROLMs
#define IFTA80_E2T_00_HASH_CONTROLMs ("IFTA80_E2T_00_HASH_CONTROLM")
#endif
#ifndef IFTA80_E2T_00_HIT_INDEX_PROFILEMs
#define IFTA80_E2T_00_HIT_INDEX_PROFILEMs ("IFTA80_E2T_00_HIT_INDEX_PROFILEM")
#endif
#ifndef IFTA80_E2T_00_HT_DEBUG_CMDMs
#define IFTA80_E2T_00_HT_DEBUG_CMDMs ("IFTA80_E2T_00_HT_DEBUG_CMDM")
#endif
#ifndef IFTA80_E2T_00_HT_DEBUG_KEYMs
#define IFTA80_E2T_00_HT_DEBUG_KEYMs ("IFTA80_E2T_00_HT_DEBUG_KEYM")
#endif
#ifndef IFTA80_E2T_00_HT_DEBUG_RESULTMs
#define IFTA80_E2T_00_HT_DEBUG_RESULTMs ("IFTA80_E2T_00_HT_DEBUG_RESULTM")
#endif
#ifndef IFTA80_E2T_00_KEY_ATTRIBUTESMs
#define IFTA80_E2T_00_KEY_ATTRIBUTESMs ("IFTA80_E2T_00_KEY_ATTRIBUTESM")
#endif
#ifndef IFTA80_E2T_00_KEY_MASK_TABLEMs
#define IFTA80_E2T_00_KEY_MASK_TABLEMs ("IFTA80_E2T_00_KEY_MASK_TABLEM")
#endif
#ifndef IFTA80_E2T_00_KEY_MASK_TABLE_SER_CONTROLRs
#define IFTA80_E2T_00_KEY_MASK_TABLE_SER_CONTROLRs ("IFTA80_E2T_00_KEY_MASK_TABLE_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_LTS_POLICY_EXT_0Ms
#define IFTA80_E2T_00_LTS_POLICY_EXT_0Ms ("IFTA80_E2T_00_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA80_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA80_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA80_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_LTS_POLICY_EXT_1Ms
#define IFTA80_E2T_00_LTS_POLICY_EXT_1Ms ("IFTA80_E2T_00_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA80_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA80_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA80_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_LTS_POLICY_FLOP_0Ms
#define IFTA80_E2T_00_LTS_POLICY_FLOP_0Ms ("IFTA80_E2T_00_LTS_POLICY_FLOP_0M")
#endif
#ifndef IFTA80_E2T_00_LTS_POLICY_FLOP_1Ms
#define IFTA80_E2T_00_LTS_POLICY_FLOP_1Ms ("IFTA80_E2T_00_LTS_POLICY_FLOP_1M")
#endif
#ifndef IFTA80_E2T_00_LTS_PRE_SELMs
#define IFTA80_E2T_00_LTS_PRE_SELMs ("IFTA80_E2T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA80_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA80_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA80_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLYMs
#define IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLYMs ("IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_LTS_TCAM_0_ONLYMs
#define IFTA80_E2T_00_LTS_TCAM_0_ONLYMs ("IFTA80_E2T_00_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA80_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA80_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA80_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA80_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA80_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLYMs
#define IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLYMs ("IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_LTS_TCAM_1_ONLYMs
#define IFTA80_E2T_00_LTS_TCAM_1_ONLYMs ("IFTA80_E2T_00_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA80_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA80_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA80_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_MISS_LTPR_PROFILE_TABLEMs
#define IFTA80_E2T_00_MISS_LTPR_PROFILE_TABLEMs ("IFTA80_E2T_00_MISS_LTPR_PROFILE_TABLEM")
#endif
#ifndef IFTA80_E2T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA80_E2T_00_PDD_PROFILE_TABLE_0Ms ("IFTA80_E2T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA80_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA80_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA80_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_PDD_PROFILE_TABLE_1Ms
#define IFTA80_E2T_00_PDD_PROFILE_TABLE_1Ms ("IFTA80_E2T_00_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA80_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA80_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA80_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_RAM_CONTROLMs
#define IFTA80_E2T_00_RAM_CONTROLMs ("IFTA80_E2T_00_RAM_CONTROLM")
#endif
#ifndef IFTA80_E2T_00_RAM_TM_CONTROLRs
#define IFTA80_E2T_00_RAM_TM_CONTROLRs ("IFTA80_E2T_00_RAM_TM_CONTROLR")
#endif
#ifndef IFTA80_E2T_00_REMAP_TABLE_AMs
#define IFTA80_E2T_00_REMAP_TABLE_AMs ("IFTA80_E2T_00_REMAP_TABLE_AM")
#endif
#ifndef IFTA80_E2T_00_REMAP_TABLE_BMs
#define IFTA80_E2T_00_REMAP_TABLE_BMs ("IFTA80_E2T_00_REMAP_TABLE_BM")
#endif
#ifndef IFTA80_E2T_00_SHARED_BANKS_CONTROLMs
#define IFTA80_E2T_00_SHARED_BANKS_CONTROLMs ("IFTA80_E2T_00_SHARED_BANKS_CONTROLM")
#endif
#ifndef IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA80_E2T_00_TILE_CONFIGRs
#define IFTA80_E2T_00_TILE_CONFIGRs ("IFTA80_E2T_00_TILE_CONFIGR")
#endif
#ifndef IFTA80_E2T_01_ACTION_TABLE_AMs
#define IFTA80_E2T_01_ACTION_TABLE_AMs ("IFTA80_E2T_01_ACTION_TABLE_AM")
#endif
#ifndef IFTA80_E2T_01_ACTION_TABLE_BMs
#define IFTA80_E2T_01_ACTION_TABLE_BMs ("IFTA80_E2T_01_ACTION_TABLE_BM")
#endif
#ifndef IFTA80_E2T_01_ARRAY_MISS_POLICYMs
#define IFTA80_E2T_01_ARRAY_MISS_POLICYMs ("IFTA80_E2T_01_ARRAY_MISS_POLICYM")
#endif
#ifndef IFTA80_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLRs
#define IFTA80_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLRs ("IFTA80_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_01_B0_DOUBLEMs
#define IFTA80_E2T_01_B0_DOUBLEMs ("IFTA80_E2T_01_B0_DOUBLEM")
#endif
#ifndef IFTA80_E2T_01_B0_ECCMs
#define IFTA80_E2T_01_B0_ECCMs ("IFTA80_E2T_01_B0_ECCM")
#endif
#ifndef IFTA80_E2T_01_B0_LPMs
#define IFTA80_E2T_01_B0_LPMs ("IFTA80_E2T_01_B0_LPM")
#endif
#ifndef IFTA80_E2T_01_B0_QUADMs
#define IFTA80_E2T_01_B0_QUADMs ("IFTA80_E2T_01_B0_QUADM")
#endif
#ifndef IFTA80_E2T_01_B0_SINGLEMs
#define IFTA80_E2T_01_B0_SINGLEMs ("IFTA80_E2T_01_B0_SINGLEM")
#endif
#ifndef IFTA80_E2T_01_B1_DOUBLEMs
#define IFTA80_E2T_01_B1_DOUBLEMs ("IFTA80_E2T_01_B1_DOUBLEM")
#endif
#ifndef IFTA80_E2T_01_B1_ECCMs
#define IFTA80_E2T_01_B1_ECCMs ("IFTA80_E2T_01_B1_ECCM")
#endif
#ifndef IFTA80_E2T_01_B1_LPMs
#define IFTA80_E2T_01_B1_LPMs ("IFTA80_E2T_01_B1_LPM")
#endif
#ifndef IFTA80_E2T_01_B1_QUADMs
#define IFTA80_E2T_01_B1_QUADMs ("IFTA80_E2T_01_B1_QUADM")
#endif
#ifndef IFTA80_E2T_01_B1_SINGLEMs
#define IFTA80_E2T_01_B1_SINGLEMs ("IFTA80_E2T_01_B1_SINGLEM")
#endif
#ifndef IFTA80_E2T_01_HASH_CONTROLMs
#define IFTA80_E2T_01_HASH_CONTROLMs ("IFTA80_E2T_01_HASH_CONTROLM")
#endif
#ifndef IFTA80_E2T_01_HIT_INDEX_PROFILEMs
#define IFTA80_E2T_01_HIT_INDEX_PROFILEMs ("IFTA80_E2T_01_HIT_INDEX_PROFILEM")
#endif
#ifndef IFTA80_E2T_01_HT_DEBUG_CMDMs
#define IFTA80_E2T_01_HT_DEBUG_CMDMs ("IFTA80_E2T_01_HT_DEBUG_CMDM")
#endif
#ifndef IFTA80_E2T_01_HT_DEBUG_KEYMs
#define IFTA80_E2T_01_HT_DEBUG_KEYMs ("IFTA80_E2T_01_HT_DEBUG_KEYM")
#endif
#ifndef IFTA80_E2T_01_HT_DEBUG_RESULTMs
#define IFTA80_E2T_01_HT_DEBUG_RESULTMs ("IFTA80_E2T_01_HT_DEBUG_RESULTM")
#endif
#ifndef IFTA80_E2T_01_KEY_ATTRIBUTESMs
#define IFTA80_E2T_01_KEY_ATTRIBUTESMs ("IFTA80_E2T_01_KEY_ATTRIBUTESM")
#endif
#ifndef IFTA80_E2T_01_KEY_MASK_TABLEMs
#define IFTA80_E2T_01_KEY_MASK_TABLEMs ("IFTA80_E2T_01_KEY_MASK_TABLEM")
#endif
#ifndef IFTA80_E2T_01_KEY_MASK_TABLE_SER_CONTROLRs
#define IFTA80_E2T_01_KEY_MASK_TABLE_SER_CONTROLRs ("IFTA80_E2T_01_KEY_MASK_TABLE_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_01_LTS_POLICY_EXT_0Ms
#define IFTA80_E2T_01_LTS_POLICY_EXT_0Ms ("IFTA80_E2T_01_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA80_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA80_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA80_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_01_LTS_POLICY_EXT_1Ms
#define IFTA80_E2T_01_LTS_POLICY_EXT_1Ms ("IFTA80_E2T_01_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA80_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA80_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA80_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_01_LTS_POLICY_FLOP_0Ms
#define IFTA80_E2T_01_LTS_POLICY_FLOP_0Ms ("IFTA80_E2T_01_LTS_POLICY_FLOP_0M")
#endif
#ifndef IFTA80_E2T_01_LTS_POLICY_FLOP_1Ms
#define IFTA80_E2T_01_LTS_POLICY_FLOP_1Ms ("IFTA80_E2T_01_LTS_POLICY_FLOP_1M")
#endif
#ifndef IFTA80_E2T_01_LTS_PRE_SELMs
#define IFTA80_E2T_01_LTS_PRE_SELMs ("IFTA80_E2T_01_LTS_PRE_SELM")
#endif
#ifndef IFTA80_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA80_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA80_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLYMs
#define IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLYMs ("IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_01_LTS_TCAM_0_ONLYMs
#define IFTA80_E2T_01_LTS_TCAM_0_ONLYMs ("IFTA80_E2T_01_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA80_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA80_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA80_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA80_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA80_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLYMs
#define IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLYMs ("IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_01_LTS_TCAM_1_ONLYMs
#define IFTA80_E2T_01_LTS_TCAM_1_ONLYMs ("IFTA80_E2T_01_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA80_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA80_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA80_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_01_MISS_LTPR_PROFILE_TABLEMs
#define IFTA80_E2T_01_MISS_LTPR_PROFILE_TABLEMs ("IFTA80_E2T_01_MISS_LTPR_PROFILE_TABLEM")
#endif
#ifndef IFTA80_E2T_01_PDD_PROFILE_TABLE_0Ms
#define IFTA80_E2T_01_PDD_PROFILE_TABLE_0Ms ("IFTA80_E2T_01_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA80_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA80_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA80_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_01_PDD_PROFILE_TABLE_1Ms
#define IFTA80_E2T_01_PDD_PROFILE_TABLE_1Ms ("IFTA80_E2T_01_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA80_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA80_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA80_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_01_RAM_CONTROLMs
#define IFTA80_E2T_01_RAM_CONTROLMs ("IFTA80_E2T_01_RAM_CONTROLM")
#endif
#ifndef IFTA80_E2T_01_RAM_TM_CONTROLRs
#define IFTA80_E2T_01_RAM_TM_CONTROLRs ("IFTA80_E2T_01_RAM_TM_CONTROLR")
#endif
#ifndef IFTA80_E2T_01_REMAP_TABLE_AMs
#define IFTA80_E2T_01_REMAP_TABLE_AMs ("IFTA80_E2T_01_REMAP_TABLE_AM")
#endif
#ifndef IFTA80_E2T_01_REMAP_TABLE_BMs
#define IFTA80_E2T_01_REMAP_TABLE_BMs ("IFTA80_E2T_01_REMAP_TABLE_BM")
#endif
#ifndef IFTA80_E2T_01_SHARED_BANKS_CONTROLMs
#define IFTA80_E2T_01_SHARED_BANKS_CONTROLMs ("IFTA80_E2T_01_SHARED_BANKS_CONTROLM")
#endif
#ifndef IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA80_E2T_01_TILE_CONFIGRs
#define IFTA80_E2T_01_TILE_CONFIGRs ("IFTA80_E2T_01_TILE_CONFIGR")
#endif
#ifndef IFTA80_E2T_02_ACTION_TABLE_AMs
#define IFTA80_E2T_02_ACTION_TABLE_AMs ("IFTA80_E2T_02_ACTION_TABLE_AM")
#endif
#ifndef IFTA80_E2T_02_ACTION_TABLE_BMs
#define IFTA80_E2T_02_ACTION_TABLE_BMs ("IFTA80_E2T_02_ACTION_TABLE_BM")
#endif
#ifndef IFTA80_E2T_02_ARRAY_MISS_POLICYMs
#define IFTA80_E2T_02_ARRAY_MISS_POLICYMs ("IFTA80_E2T_02_ARRAY_MISS_POLICYM")
#endif
#ifndef IFTA80_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLRs
#define IFTA80_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLRs ("IFTA80_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_02_B0_DOUBLEMs
#define IFTA80_E2T_02_B0_DOUBLEMs ("IFTA80_E2T_02_B0_DOUBLEM")
#endif
#ifndef IFTA80_E2T_02_B0_ECCMs
#define IFTA80_E2T_02_B0_ECCMs ("IFTA80_E2T_02_B0_ECCM")
#endif
#ifndef IFTA80_E2T_02_B0_LPMs
#define IFTA80_E2T_02_B0_LPMs ("IFTA80_E2T_02_B0_LPM")
#endif
#ifndef IFTA80_E2T_02_B0_QUADMs
#define IFTA80_E2T_02_B0_QUADMs ("IFTA80_E2T_02_B0_QUADM")
#endif
#ifndef IFTA80_E2T_02_B0_SINGLEMs
#define IFTA80_E2T_02_B0_SINGLEMs ("IFTA80_E2T_02_B0_SINGLEM")
#endif
#ifndef IFTA80_E2T_02_B1_DOUBLEMs
#define IFTA80_E2T_02_B1_DOUBLEMs ("IFTA80_E2T_02_B1_DOUBLEM")
#endif
#ifndef IFTA80_E2T_02_B1_ECCMs
#define IFTA80_E2T_02_B1_ECCMs ("IFTA80_E2T_02_B1_ECCM")
#endif
#ifndef IFTA80_E2T_02_B1_LPMs
#define IFTA80_E2T_02_B1_LPMs ("IFTA80_E2T_02_B1_LPM")
#endif
#ifndef IFTA80_E2T_02_B1_QUADMs
#define IFTA80_E2T_02_B1_QUADMs ("IFTA80_E2T_02_B1_QUADM")
#endif
#ifndef IFTA80_E2T_02_B1_SINGLEMs
#define IFTA80_E2T_02_B1_SINGLEMs ("IFTA80_E2T_02_B1_SINGLEM")
#endif
#ifndef IFTA80_E2T_02_HASH_CONTROLMs
#define IFTA80_E2T_02_HASH_CONTROLMs ("IFTA80_E2T_02_HASH_CONTROLM")
#endif
#ifndef IFTA80_E2T_02_HIT_INDEX_PROFILEMs
#define IFTA80_E2T_02_HIT_INDEX_PROFILEMs ("IFTA80_E2T_02_HIT_INDEX_PROFILEM")
#endif
#ifndef IFTA80_E2T_02_HT_DEBUG_CMDMs
#define IFTA80_E2T_02_HT_DEBUG_CMDMs ("IFTA80_E2T_02_HT_DEBUG_CMDM")
#endif
#ifndef IFTA80_E2T_02_HT_DEBUG_KEYMs
#define IFTA80_E2T_02_HT_DEBUG_KEYMs ("IFTA80_E2T_02_HT_DEBUG_KEYM")
#endif
#ifndef IFTA80_E2T_02_HT_DEBUG_RESULTMs
#define IFTA80_E2T_02_HT_DEBUG_RESULTMs ("IFTA80_E2T_02_HT_DEBUG_RESULTM")
#endif
#ifndef IFTA80_E2T_02_KEY_ATTRIBUTESMs
#define IFTA80_E2T_02_KEY_ATTRIBUTESMs ("IFTA80_E2T_02_KEY_ATTRIBUTESM")
#endif
#ifndef IFTA80_E2T_02_KEY_MASK_TABLEMs
#define IFTA80_E2T_02_KEY_MASK_TABLEMs ("IFTA80_E2T_02_KEY_MASK_TABLEM")
#endif
#ifndef IFTA80_E2T_02_KEY_MASK_TABLE_SER_CONTROLRs
#define IFTA80_E2T_02_KEY_MASK_TABLE_SER_CONTROLRs ("IFTA80_E2T_02_KEY_MASK_TABLE_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_02_LTS_POLICY_EXT_0Ms
#define IFTA80_E2T_02_LTS_POLICY_EXT_0Ms ("IFTA80_E2T_02_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA80_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA80_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA80_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_02_LTS_POLICY_EXT_1Ms
#define IFTA80_E2T_02_LTS_POLICY_EXT_1Ms ("IFTA80_E2T_02_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA80_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA80_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA80_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_02_LTS_POLICY_FLOP_0Ms
#define IFTA80_E2T_02_LTS_POLICY_FLOP_0Ms ("IFTA80_E2T_02_LTS_POLICY_FLOP_0M")
#endif
#ifndef IFTA80_E2T_02_LTS_POLICY_FLOP_1Ms
#define IFTA80_E2T_02_LTS_POLICY_FLOP_1Ms ("IFTA80_E2T_02_LTS_POLICY_FLOP_1M")
#endif
#ifndef IFTA80_E2T_02_LTS_PRE_SELMs
#define IFTA80_E2T_02_LTS_PRE_SELMs ("IFTA80_E2T_02_LTS_PRE_SELM")
#endif
#ifndef IFTA80_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA80_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA80_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLYMs
#define IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLYMs ("IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_02_LTS_TCAM_0_ONLYMs
#define IFTA80_E2T_02_LTS_TCAM_0_ONLYMs ("IFTA80_E2T_02_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA80_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA80_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA80_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA80_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA80_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLYMs
#define IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLYMs ("IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_02_LTS_TCAM_1_ONLYMs
#define IFTA80_E2T_02_LTS_TCAM_1_ONLYMs ("IFTA80_E2T_02_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA80_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA80_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA80_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_02_MISS_LTPR_PROFILE_TABLEMs
#define IFTA80_E2T_02_MISS_LTPR_PROFILE_TABLEMs ("IFTA80_E2T_02_MISS_LTPR_PROFILE_TABLEM")
#endif
#ifndef IFTA80_E2T_02_PDD_PROFILE_TABLE_0Ms
#define IFTA80_E2T_02_PDD_PROFILE_TABLE_0Ms ("IFTA80_E2T_02_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA80_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA80_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA80_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_02_PDD_PROFILE_TABLE_1Ms
#define IFTA80_E2T_02_PDD_PROFILE_TABLE_1Ms ("IFTA80_E2T_02_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA80_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA80_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA80_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_02_RAM_CONTROLMs
#define IFTA80_E2T_02_RAM_CONTROLMs ("IFTA80_E2T_02_RAM_CONTROLM")
#endif
#ifndef IFTA80_E2T_02_RAM_TM_CONTROLRs
#define IFTA80_E2T_02_RAM_TM_CONTROLRs ("IFTA80_E2T_02_RAM_TM_CONTROLR")
#endif
#ifndef IFTA80_E2T_02_REMAP_TABLE_AMs
#define IFTA80_E2T_02_REMAP_TABLE_AMs ("IFTA80_E2T_02_REMAP_TABLE_AM")
#endif
#ifndef IFTA80_E2T_02_REMAP_TABLE_BMs
#define IFTA80_E2T_02_REMAP_TABLE_BMs ("IFTA80_E2T_02_REMAP_TABLE_BM")
#endif
#ifndef IFTA80_E2T_02_SHARED_BANKS_CONTROLMs
#define IFTA80_E2T_02_SHARED_BANKS_CONTROLMs ("IFTA80_E2T_02_SHARED_BANKS_CONTROLM")
#endif
#ifndef IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA80_E2T_02_TILE_CONFIGRs
#define IFTA80_E2T_02_TILE_CONFIGRs ("IFTA80_E2T_02_TILE_CONFIGR")
#endif
#ifndef IFTA80_E2T_03_ACTION_TABLE_AMs
#define IFTA80_E2T_03_ACTION_TABLE_AMs ("IFTA80_E2T_03_ACTION_TABLE_AM")
#endif
#ifndef IFTA80_E2T_03_ACTION_TABLE_BMs
#define IFTA80_E2T_03_ACTION_TABLE_BMs ("IFTA80_E2T_03_ACTION_TABLE_BM")
#endif
#ifndef IFTA80_E2T_03_ARRAY_MISS_POLICYMs
#define IFTA80_E2T_03_ARRAY_MISS_POLICYMs ("IFTA80_E2T_03_ARRAY_MISS_POLICYM")
#endif
#ifndef IFTA80_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLRs
#define IFTA80_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLRs ("IFTA80_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_03_B0_DOUBLEMs
#define IFTA80_E2T_03_B0_DOUBLEMs ("IFTA80_E2T_03_B0_DOUBLEM")
#endif
#ifndef IFTA80_E2T_03_B0_ECCMs
#define IFTA80_E2T_03_B0_ECCMs ("IFTA80_E2T_03_B0_ECCM")
#endif
#ifndef IFTA80_E2T_03_B0_LPMs
#define IFTA80_E2T_03_B0_LPMs ("IFTA80_E2T_03_B0_LPM")
#endif
#ifndef IFTA80_E2T_03_B0_QUADMs
#define IFTA80_E2T_03_B0_QUADMs ("IFTA80_E2T_03_B0_QUADM")
#endif
#ifndef IFTA80_E2T_03_B0_SINGLEMs
#define IFTA80_E2T_03_B0_SINGLEMs ("IFTA80_E2T_03_B0_SINGLEM")
#endif
#ifndef IFTA80_E2T_03_B1_DOUBLEMs
#define IFTA80_E2T_03_B1_DOUBLEMs ("IFTA80_E2T_03_B1_DOUBLEM")
#endif
#ifndef IFTA80_E2T_03_B1_ECCMs
#define IFTA80_E2T_03_B1_ECCMs ("IFTA80_E2T_03_B1_ECCM")
#endif
#ifndef IFTA80_E2T_03_B1_LPMs
#define IFTA80_E2T_03_B1_LPMs ("IFTA80_E2T_03_B1_LPM")
#endif
#ifndef IFTA80_E2T_03_B1_QUADMs
#define IFTA80_E2T_03_B1_QUADMs ("IFTA80_E2T_03_B1_QUADM")
#endif
#ifndef IFTA80_E2T_03_B1_SINGLEMs
#define IFTA80_E2T_03_B1_SINGLEMs ("IFTA80_E2T_03_B1_SINGLEM")
#endif
#ifndef IFTA80_E2T_03_HASH_CONTROLMs
#define IFTA80_E2T_03_HASH_CONTROLMs ("IFTA80_E2T_03_HASH_CONTROLM")
#endif
#ifndef IFTA80_E2T_03_HIT_INDEX_PROFILEMs
#define IFTA80_E2T_03_HIT_INDEX_PROFILEMs ("IFTA80_E2T_03_HIT_INDEX_PROFILEM")
#endif
#ifndef IFTA80_E2T_03_HT_DEBUG_CMDMs
#define IFTA80_E2T_03_HT_DEBUG_CMDMs ("IFTA80_E2T_03_HT_DEBUG_CMDM")
#endif
#ifndef IFTA80_E2T_03_HT_DEBUG_KEYMs
#define IFTA80_E2T_03_HT_DEBUG_KEYMs ("IFTA80_E2T_03_HT_DEBUG_KEYM")
#endif
#ifndef IFTA80_E2T_03_HT_DEBUG_RESULTMs
#define IFTA80_E2T_03_HT_DEBUG_RESULTMs ("IFTA80_E2T_03_HT_DEBUG_RESULTM")
#endif
#ifndef IFTA80_E2T_03_KEY_ATTRIBUTESMs
#define IFTA80_E2T_03_KEY_ATTRIBUTESMs ("IFTA80_E2T_03_KEY_ATTRIBUTESM")
#endif
#ifndef IFTA80_E2T_03_KEY_MASK_TABLEMs
#define IFTA80_E2T_03_KEY_MASK_TABLEMs ("IFTA80_E2T_03_KEY_MASK_TABLEM")
#endif
#ifndef IFTA80_E2T_03_KEY_MASK_TABLE_SER_CONTROLRs
#define IFTA80_E2T_03_KEY_MASK_TABLE_SER_CONTROLRs ("IFTA80_E2T_03_KEY_MASK_TABLE_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_03_LTS_POLICY_EXT_0Ms
#define IFTA80_E2T_03_LTS_POLICY_EXT_0Ms ("IFTA80_E2T_03_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA80_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA80_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA80_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_03_LTS_POLICY_EXT_1Ms
#define IFTA80_E2T_03_LTS_POLICY_EXT_1Ms ("IFTA80_E2T_03_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA80_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA80_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA80_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_03_LTS_POLICY_FLOP_0Ms
#define IFTA80_E2T_03_LTS_POLICY_FLOP_0Ms ("IFTA80_E2T_03_LTS_POLICY_FLOP_0M")
#endif
#ifndef IFTA80_E2T_03_LTS_POLICY_FLOP_1Ms
#define IFTA80_E2T_03_LTS_POLICY_FLOP_1Ms ("IFTA80_E2T_03_LTS_POLICY_FLOP_1M")
#endif
#ifndef IFTA80_E2T_03_LTS_PRE_SELMs
#define IFTA80_E2T_03_LTS_PRE_SELMs ("IFTA80_E2T_03_LTS_PRE_SELM")
#endif
#ifndef IFTA80_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA80_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA80_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLYMs
#define IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLYMs ("IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_03_LTS_TCAM_0_ONLYMs
#define IFTA80_E2T_03_LTS_TCAM_0_ONLYMs ("IFTA80_E2T_03_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA80_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA80_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA80_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA80_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA80_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLYMs
#define IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLYMs ("IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_03_LTS_TCAM_1_ONLYMs
#define IFTA80_E2T_03_LTS_TCAM_1_ONLYMs ("IFTA80_E2T_03_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA80_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA80_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA80_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_03_MISS_LTPR_PROFILE_TABLEMs
#define IFTA80_E2T_03_MISS_LTPR_PROFILE_TABLEMs ("IFTA80_E2T_03_MISS_LTPR_PROFILE_TABLEM")
#endif
#ifndef IFTA80_E2T_03_PDD_PROFILE_TABLE_0Ms
#define IFTA80_E2T_03_PDD_PROFILE_TABLE_0Ms ("IFTA80_E2T_03_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA80_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA80_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA80_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_03_PDD_PROFILE_TABLE_1Ms
#define IFTA80_E2T_03_PDD_PROFILE_TABLE_1Ms ("IFTA80_E2T_03_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA80_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA80_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA80_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA80_E2T_03_RAM_CONTROLMs
#define IFTA80_E2T_03_RAM_CONTROLMs ("IFTA80_E2T_03_RAM_CONTROLM")
#endif
#ifndef IFTA80_E2T_03_RAM_TM_CONTROLRs
#define IFTA80_E2T_03_RAM_TM_CONTROLRs ("IFTA80_E2T_03_RAM_TM_CONTROLR")
#endif
#ifndef IFTA80_E2T_03_REMAP_TABLE_AMs
#define IFTA80_E2T_03_REMAP_TABLE_AMs ("IFTA80_E2T_03_REMAP_TABLE_AM")
#endif
#ifndef IFTA80_E2T_03_REMAP_TABLE_BMs
#define IFTA80_E2T_03_REMAP_TABLE_BMs ("IFTA80_E2T_03_REMAP_TABLE_BM")
#endif
#ifndef IFTA80_E2T_03_SHARED_BANKS_CONTROLMs
#define IFTA80_E2T_03_SHARED_BANKS_CONTROLMs ("IFTA80_E2T_03_SHARED_BANKS_CONTROLM")
#endif
#ifndef IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA80_E2T_03_TILE_CONFIGRs
#define IFTA80_E2T_03_TILE_CONFIGRs ("IFTA80_E2T_03_TILE_CONFIGR")
#endif
#ifndef IFTA80_SBR_BSTR_SELMs
#define IFTA80_SBR_BSTR_SELMs ("IFTA80_SBR_BSTR_SELM")
#endif
#ifndef IFTA80_SBR_BUS_STR_ENBRs
#define IFTA80_SBR_BUS_STR_ENBRs ("IFTA80_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA80_SBR_PROFILE_TABLE_0Ms
#define IFTA80_SBR_PROFILE_TABLE_0Ms ("IFTA80_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA80_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA80_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA80_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA80_SBR_PROFILE_TABLE_1Ms
#define IFTA80_SBR_PROFILE_TABLE_1Ms ("IFTA80_SBR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA80_SBR_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA80_SBR_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA80_SBR_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA80_SBR_PROFILE_TABLE_2Ms
#define IFTA80_SBR_PROFILE_TABLE_2Ms ("IFTA80_SBR_PROFILE_TABLE_2M")
#endif
#ifndef IFTA80_SBR_PROFILE_TABLE_2_SER_CONTROLRs
#define IFTA80_SBR_PROFILE_TABLE_2_SER_CONTROLRs ("IFTA80_SBR_PROFILE_TABLE_2_SER_CONTROLR")
#endif
#ifndef IFTA80_SBR_RAM_TM_CONTROLRs
#define IFTA80_SBR_RAM_TM_CONTROLRs ("IFTA80_SBR_RAM_TM_CONTROLR")
#endif
#ifndef IFTA80_T2T_00_HIT_INDEX_PROFILE_0Ms
#define IFTA80_T2T_00_HIT_INDEX_PROFILE_0Ms ("IFTA80_T2T_00_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA80_T2T_00_HIT_INDEX_PROFILE_1Ms
#define IFTA80_T2T_00_HIT_INDEX_PROFILE_1Ms ("IFTA80_T2T_00_HIT_INDEX_PROFILE_1M")
#endif
#ifndef IFTA80_T2T_00_LTPR_PROFILE_TABLE_0Ms
#define IFTA80_T2T_00_LTPR_PROFILE_TABLE_0Ms ("IFTA80_T2T_00_LTPR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA80_T2T_00_LTPR_PROFILE_TABLE_1Ms
#define IFTA80_T2T_00_LTPR_PROFILE_TABLE_1Ms ("IFTA80_T2T_00_LTPR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA80_T2T_00_LTS_POLICY_EXT_0Ms
#define IFTA80_T2T_00_LTS_POLICY_EXT_0Ms ("IFTA80_T2T_00_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA80_T2T_00_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA80_T2T_00_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA80_T2T_00_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_00_LTS_POLICY_EXT_1Ms
#define IFTA80_T2T_00_LTS_POLICY_EXT_1Ms ("IFTA80_T2T_00_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA80_T2T_00_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA80_T2T_00_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA80_T2T_00_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_00_LTS_PRE_SELMs
#define IFTA80_T2T_00_LTS_PRE_SELMs ("IFTA80_T2T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA80_T2T_00_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA80_T2T_00_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA80_T2T_00_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLYMs
#define IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLYMs ("IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_00_LTS_TCAM_0_ONLYMs
#define IFTA80_T2T_00_LTS_TCAM_0_ONLYMs ("IFTA80_T2T_00_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA80_T2T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA80_T2T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA80_T2T_00_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_00_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA80_T2T_00_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA80_T2T_00_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLYMs
#define IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLYMs ("IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_00_LTS_TCAM_1_ONLYMs
#define IFTA80_T2T_00_LTS_TCAM_1_ONLYMs ("IFTA80_T2T_00_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA80_T2T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA80_T2T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA80_T2T_00_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA80_T2T_00_PDD_PROFILE_TABLE_0Ms ("IFTA80_T2T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA80_T2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA80_T2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA80_T2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_00_PDD_PROFILE_TABLE_1Ms
#define IFTA80_T2T_00_PDD_PROFILE_TABLE_1Ms ("IFTA80_T2T_00_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA80_T2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA80_T2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA80_T2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_00_RAM_TM_CONTROLRs
#define IFTA80_T2T_00_RAM_TM_CONTROLRs ("IFTA80_T2T_00_RAM_TM_CONTROLR")
#endif
#ifndef IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA80_T2T_00_TILE_CONFIGRs
#define IFTA80_T2T_00_TILE_CONFIGRs ("IFTA80_T2T_00_TILE_CONFIGR")
#endif
#ifndef IFTA80_T2T_01_HIT_INDEX_PROFILE_0Ms
#define IFTA80_T2T_01_HIT_INDEX_PROFILE_0Ms ("IFTA80_T2T_01_HIT_INDEX_PROFILE_0M")
#endif
#ifndef IFTA80_T2T_01_HIT_INDEX_PROFILE_1Ms
#define IFTA80_T2T_01_HIT_INDEX_PROFILE_1Ms ("IFTA80_T2T_01_HIT_INDEX_PROFILE_1M")
#endif
#ifndef IFTA80_T2T_01_LTPR_PROFILE_TABLE_0Ms
#define IFTA80_T2T_01_LTPR_PROFILE_TABLE_0Ms ("IFTA80_T2T_01_LTPR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA80_T2T_01_LTPR_PROFILE_TABLE_1Ms
#define IFTA80_T2T_01_LTPR_PROFILE_TABLE_1Ms ("IFTA80_T2T_01_LTPR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA80_T2T_01_LTS_POLICY_EXT_0Ms
#define IFTA80_T2T_01_LTS_POLICY_EXT_0Ms ("IFTA80_T2T_01_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA80_T2T_01_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA80_T2T_01_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA80_T2T_01_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_01_LTS_POLICY_EXT_1Ms
#define IFTA80_T2T_01_LTS_POLICY_EXT_1Ms ("IFTA80_T2T_01_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA80_T2T_01_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA80_T2T_01_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA80_T2T_01_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_01_LTS_PRE_SELMs
#define IFTA80_T2T_01_LTS_PRE_SELMs ("IFTA80_T2T_01_LTS_PRE_SELM")
#endif
#ifndef IFTA80_T2T_01_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA80_T2T_01_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA80_T2T_01_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLYMs
#define IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLYMs ("IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_01_LTS_TCAM_0_ONLYMs
#define IFTA80_T2T_01_LTS_TCAM_0_ONLYMs ("IFTA80_T2T_01_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA80_T2T_01_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA80_T2T_01_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA80_T2T_01_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_01_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA80_T2T_01_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA80_T2T_01_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLYMs
#define IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLYMs ("IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_01_LTS_TCAM_1_ONLYMs
#define IFTA80_T2T_01_LTS_TCAM_1_ONLYMs ("IFTA80_T2T_01_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA80_T2T_01_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA80_T2T_01_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA80_T2T_01_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_01_PDD_PROFILE_TABLE_0Ms
#define IFTA80_T2T_01_PDD_PROFILE_TABLE_0Ms ("IFTA80_T2T_01_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA80_T2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA80_T2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA80_T2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_01_PDD_PROFILE_TABLE_1Ms
#define IFTA80_T2T_01_PDD_PROFILE_TABLE_1Ms ("IFTA80_T2T_01_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA80_T2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA80_T2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA80_T2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA80_T2T_01_RAM_TM_CONTROLRs
#define IFTA80_T2T_01_RAM_TM_CONTROLRs ("IFTA80_T2T_01_RAM_TM_CONTROLR")
#endif
#ifndef IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA80_T2T_01_TILE_CONFIGRs
#define IFTA80_T2T_01_TILE_CONFIGRs ("IFTA80_T2T_01_TILE_CONFIGR")
#endif
#ifndef IFTA90_E2T_00_ACTION_TABLE_AMs
#define IFTA90_E2T_00_ACTION_TABLE_AMs ("IFTA90_E2T_00_ACTION_TABLE_AM")
#endif
#ifndef IFTA90_E2T_00_ACTION_TABLE_BMs
#define IFTA90_E2T_00_ACTION_TABLE_BMs ("IFTA90_E2T_00_ACTION_TABLE_BM")
#endif
#ifndef IFTA90_E2T_00_ARRAY_MISS_POLICYMs
#define IFTA90_E2T_00_ARRAY_MISS_POLICYMs ("IFTA90_E2T_00_ARRAY_MISS_POLICYM")
#endif
#ifndef IFTA90_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLRs
#define IFTA90_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLRs ("IFTA90_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_00_B0_DOUBLEMs
#define IFTA90_E2T_00_B0_DOUBLEMs ("IFTA90_E2T_00_B0_DOUBLEM")
#endif
#ifndef IFTA90_E2T_00_B0_ECCMs
#define IFTA90_E2T_00_B0_ECCMs ("IFTA90_E2T_00_B0_ECCM")
#endif
#ifndef IFTA90_E2T_00_B0_LPMs
#define IFTA90_E2T_00_B0_LPMs ("IFTA90_E2T_00_B0_LPM")
#endif
#ifndef IFTA90_E2T_00_B0_QUADMs
#define IFTA90_E2T_00_B0_QUADMs ("IFTA90_E2T_00_B0_QUADM")
#endif
#ifndef IFTA90_E2T_00_B0_SINGLEMs
#define IFTA90_E2T_00_B0_SINGLEMs ("IFTA90_E2T_00_B0_SINGLEM")
#endif
#ifndef IFTA90_E2T_00_B1_DOUBLEMs
#define IFTA90_E2T_00_B1_DOUBLEMs ("IFTA90_E2T_00_B1_DOUBLEM")
#endif
#ifndef IFTA90_E2T_00_B1_ECCMs
#define IFTA90_E2T_00_B1_ECCMs ("IFTA90_E2T_00_B1_ECCM")
#endif
#ifndef IFTA90_E2T_00_B1_LPMs
#define IFTA90_E2T_00_B1_LPMs ("IFTA90_E2T_00_B1_LPM")
#endif
#ifndef IFTA90_E2T_00_B1_QUADMs
#define IFTA90_E2T_00_B1_QUADMs ("IFTA90_E2T_00_B1_QUADM")
#endif
#ifndef IFTA90_E2T_00_B1_SINGLEMs
#define IFTA90_E2T_00_B1_SINGLEMs ("IFTA90_E2T_00_B1_SINGLEM")
#endif
#ifndef IFTA90_E2T_00_HASH_CONTROLMs
#define IFTA90_E2T_00_HASH_CONTROLMs ("IFTA90_E2T_00_HASH_CONTROLM")
#endif
#ifndef IFTA90_E2T_00_HIT_INDEX_PROFILEMs
#define IFTA90_E2T_00_HIT_INDEX_PROFILEMs ("IFTA90_E2T_00_HIT_INDEX_PROFILEM")
#endif
#ifndef IFTA90_E2T_00_HT_DEBUG_CMDMs
#define IFTA90_E2T_00_HT_DEBUG_CMDMs ("IFTA90_E2T_00_HT_DEBUG_CMDM")
#endif
#ifndef IFTA90_E2T_00_HT_DEBUG_KEYMs
#define IFTA90_E2T_00_HT_DEBUG_KEYMs ("IFTA90_E2T_00_HT_DEBUG_KEYM")
#endif
#ifndef IFTA90_E2T_00_HT_DEBUG_RESULTMs
#define IFTA90_E2T_00_HT_DEBUG_RESULTMs ("IFTA90_E2T_00_HT_DEBUG_RESULTM")
#endif
#ifndef IFTA90_E2T_00_KEY_ATTRIBUTESMs
#define IFTA90_E2T_00_KEY_ATTRIBUTESMs ("IFTA90_E2T_00_KEY_ATTRIBUTESM")
#endif
#ifndef IFTA90_E2T_00_KEY_MASK_TABLEMs
#define IFTA90_E2T_00_KEY_MASK_TABLEMs ("IFTA90_E2T_00_KEY_MASK_TABLEM")
#endif
#ifndef IFTA90_E2T_00_KEY_MASK_TABLE_SER_CONTROLRs
#define IFTA90_E2T_00_KEY_MASK_TABLE_SER_CONTROLRs ("IFTA90_E2T_00_KEY_MASK_TABLE_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_00_LTS_POLICY_EXT_0Ms
#define IFTA90_E2T_00_LTS_POLICY_EXT_0Ms ("IFTA90_E2T_00_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA90_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA90_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA90_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_00_LTS_POLICY_EXT_1Ms
#define IFTA90_E2T_00_LTS_POLICY_EXT_1Ms ("IFTA90_E2T_00_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA90_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA90_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA90_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_00_LTS_POLICY_FLOP_0Ms
#define IFTA90_E2T_00_LTS_POLICY_FLOP_0Ms ("IFTA90_E2T_00_LTS_POLICY_FLOP_0M")
#endif
#ifndef IFTA90_E2T_00_LTS_POLICY_FLOP_1Ms
#define IFTA90_E2T_00_LTS_POLICY_FLOP_1Ms ("IFTA90_E2T_00_LTS_POLICY_FLOP_1M")
#endif
#ifndef IFTA90_E2T_00_LTS_PRE_SELMs
#define IFTA90_E2T_00_LTS_PRE_SELMs ("IFTA90_E2T_00_LTS_PRE_SELM")
#endif
#ifndef IFTA90_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA90_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA90_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLYMs
#define IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLYMs ("IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_00_LTS_TCAM_0_ONLYMs
#define IFTA90_E2T_00_LTS_TCAM_0_ONLYMs ("IFTA90_E2T_00_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA90_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA90_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA90_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA90_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA90_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLYMs
#define IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLYMs ("IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_00_LTS_TCAM_1_ONLYMs
#define IFTA90_E2T_00_LTS_TCAM_1_ONLYMs ("IFTA90_E2T_00_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA90_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA90_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA90_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_00_MISS_LTPR_PROFILE_TABLEMs
#define IFTA90_E2T_00_MISS_LTPR_PROFILE_TABLEMs ("IFTA90_E2T_00_MISS_LTPR_PROFILE_TABLEM")
#endif
#ifndef IFTA90_E2T_00_PDD_PROFILE_TABLE_0Ms
#define IFTA90_E2T_00_PDD_PROFILE_TABLE_0Ms ("IFTA90_E2T_00_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA90_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA90_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA90_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_00_PDD_PROFILE_TABLE_1Ms
#define IFTA90_E2T_00_PDD_PROFILE_TABLE_1Ms ("IFTA90_E2T_00_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA90_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA90_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA90_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_00_RAM_CONTROLMs
#define IFTA90_E2T_00_RAM_CONTROLMs ("IFTA90_E2T_00_RAM_CONTROLM")
#endif
#ifndef IFTA90_E2T_00_RAM_TM_CONTROLRs
#define IFTA90_E2T_00_RAM_TM_CONTROLRs ("IFTA90_E2T_00_RAM_TM_CONTROLR")
#endif
#ifndef IFTA90_E2T_00_REMAP_TABLE_AMs
#define IFTA90_E2T_00_REMAP_TABLE_AMs ("IFTA90_E2T_00_REMAP_TABLE_AM")
#endif
#ifndef IFTA90_E2T_00_REMAP_TABLE_BMs
#define IFTA90_E2T_00_REMAP_TABLE_BMs ("IFTA90_E2T_00_REMAP_TABLE_BM")
#endif
#ifndef IFTA90_E2T_00_SHARED_BANKS_CONTROLMs
#define IFTA90_E2T_00_SHARED_BANKS_CONTROLMs ("IFTA90_E2T_00_SHARED_BANKS_CONTROLM")
#endif
#ifndef IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA90_E2T_00_TILE_CONFIGRs
#define IFTA90_E2T_00_TILE_CONFIGRs ("IFTA90_E2T_00_TILE_CONFIGR")
#endif
#ifndef IFTA90_E2T_01_ACTION_TABLE_AMs
#define IFTA90_E2T_01_ACTION_TABLE_AMs ("IFTA90_E2T_01_ACTION_TABLE_AM")
#endif
#ifndef IFTA90_E2T_01_ACTION_TABLE_BMs
#define IFTA90_E2T_01_ACTION_TABLE_BMs ("IFTA90_E2T_01_ACTION_TABLE_BM")
#endif
#ifndef IFTA90_E2T_01_ARRAY_MISS_POLICYMs
#define IFTA90_E2T_01_ARRAY_MISS_POLICYMs ("IFTA90_E2T_01_ARRAY_MISS_POLICYM")
#endif
#ifndef IFTA90_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLRs
#define IFTA90_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLRs ("IFTA90_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_01_B0_DOUBLEMs
#define IFTA90_E2T_01_B0_DOUBLEMs ("IFTA90_E2T_01_B0_DOUBLEM")
#endif
#ifndef IFTA90_E2T_01_B0_ECCMs
#define IFTA90_E2T_01_B0_ECCMs ("IFTA90_E2T_01_B0_ECCM")
#endif
#ifndef IFTA90_E2T_01_B0_LPMs
#define IFTA90_E2T_01_B0_LPMs ("IFTA90_E2T_01_B0_LPM")
#endif
#ifndef IFTA90_E2T_01_B0_QUADMs
#define IFTA90_E2T_01_B0_QUADMs ("IFTA90_E2T_01_B0_QUADM")
#endif
#ifndef IFTA90_E2T_01_B0_SINGLEMs
#define IFTA90_E2T_01_B0_SINGLEMs ("IFTA90_E2T_01_B0_SINGLEM")
#endif
#ifndef IFTA90_E2T_01_B1_DOUBLEMs
#define IFTA90_E2T_01_B1_DOUBLEMs ("IFTA90_E2T_01_B1_DOUBLEM")
#endif
#ifndef IFTA90_E2T_01_B1_ECCMs
#define IFTA90_E2T_01_B1_ECCMs ("IFTA90_E2T_01_B1_ECCM")
#endif
#ifndef IFTA90_E2T_01_B1_LPMs
#define IFTA90_E2T_01_B1_LPMs ("IFTA90_E2T_01_B1_LPM")
#endif
#ifndef IFTA90_E2T_01_B1_QUADMs
#define IFTA90_E2T_01_B1_QUADMs ("IFTA90_E2T_01_B1_QUADM")
#endif
#ifndef IFTA90_E2T_01_B1_SINGLEMs
#define IFTA90_E2T_01_B1_SINGLEMs ("IFTA90_E2T_01_B1_SINGLEM")
#endif
#ifndef IFTA90_E2T_01_HASH_CONTROLMs
#define IFTA90_E2T_01_HASH_CONTROLMs ("IFTA90_E2T_01_HASH_CONTROLM")
#endif
#ifndef IFTA90_E2T_01_HIT_INDEX_PROFILEMs
#define IFTA90_E2T_01_HIT_INDEX_PROFILEMs ("IFTA90_E2T_01_HIT_INDEX_PROFILEM")
#endif
#ifndef IFTA90_E2T_01_HT_DEBUG_CMDMs
#define IFTA90_E2T_01_HT_DEBUG_CMDMs ("IFTA90_E2T_01_HT_DEBUG_CMDM")
#endif
#ifndef IFTA90_E2T_01_HT_DEBUG_KEYMs
#define IFTA90_E2T_01_HT_DEBUG_KEYMs ("IFTA90_E2T_01_HT_DEBUG_KEYM")
#endif
#ifndef IFTA90_E2T_01_HT_DEBUG_RESULTMs
#define IFTA90_E2T_01_HT_DEBUG_RESULTMs ("IFTA90_E2T_01_HT_DEBUG_RESULTM")
#endif
#ifndef IFTA90_E2T_01_KEY_ATTRIBUTESMs
#define IFTA90_E2T_01_KEY_ATTRIBUTESMs ("IFTA90_E2T_01_KEY_ATTRIBUTESM")
#endif
#ifndef IFTA90_E2T_01_KEY_MASK_TABLEMs
#define IFTA90_E2T_01_KEY_MASK_TABLEMs ("IFTA90_E2T_01_KEY_MASK_TABLEM")
#endif
#ifndef IFTA90_E2T_01_KEY_MASK_TABLE_SER_CONTROLRs
#define IFTA90_E2T_01_KEY_MASK_TABLE_SER_CONTROLRs ("IFTA90_E2T_01_KEY_MASK_TABLE_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_01_LTS_POLICY_EXT_0Ms
#define IFTA90_E2T_01_LTS_POLICY_EXT_0Ms ("IFTA90_E2T_01_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA90_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA90_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA90_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_01_LTS_POLICY_EXT_1Ms
#define IFTA90_E2T_01_LTS_POLICY_EXT_1Ms ("IFTA90_E2T_01_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA90_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA90_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA90_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_01_LTS_POLICY_FLOP_0Ms
#define IFTA90_E2T_01_LTS_POLICY_FLOP_0Ms ("IFTA90_E2T_01_LTS_POLICY_FLOP_0M")
#endif
#ifndef IFTA90_E2T_01_LTS_POLICY_FLOP_1Ms
#define IFTA90_E2T_01_LTS_POLICY_FLOP_1Ms ("IFTA90_E2T_01_LTS_POLICY_FLOP_1M")
#endif
#ifndef IFTA90_E2T_01_LTS_PRE_SELMs
#define IFTA90_E2T_01_LTS_PRE_SELMs ("IFTA90_E2T_01_LTS_PRE_SELM")
#endif
#ifndef IFTA90_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA90_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA90_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLYMs
#define IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLYMs ("IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_01_LTS_TCAM_0_ONLYMs
#define IFTA90_E2T_01_LTS_TCAM_0_ONLYMs ("IFTA90_E2T_01_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA90_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA90_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA90_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA90_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA90_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLYMs
#define IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLYMs ("IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_01_LTS_TCAM_1_ONLYMs
#define IFTA90_E2T_01_LTS_TCAM_1_ONLYMs ("IFTA90_E2T_01_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA90_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA90_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA90_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_01_MISS_LTPR_PROFILE_TABLEMs
#define IFTA90_E2T_01_MISS_LTPR_PROFILE_TABLEMs ("IFTA90_E2T_01_MISS_LTPR_PROFILE_TABLEM")
#endif
#ifndef IFTA90_E2T_01_PDD_PROFILE_TABLE_0Ms
#define IFTA90_E2T_01_PDD_PROFILE_TABLE_0Ms ("IFTA90_E2T_01_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA90_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA90_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA90_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_01_PDD_PROFILE_TABLE_1Ms
#define IFTA90_E2T_01_PDD_PROFILE_TABLE_1Ms ("IFTA90_E2T_01_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA90_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA90_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA90_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_01_RAM_CONTROLMs
#define IFTA90_E2T_01_RAM_CONTROLMs ("IFTA90_E2T_01_RAM_CONTROLM")
#endif
#ifndef IFTA90_E2T_01_RAM_TM_CONTROLRs
#define IFTA90_E2T_01_RAM_TM_CONTROLRs ("IFTA90_E2T_01_RAM_TM_CONTROLR")
#endif
#ifndef IFTA90_E2T_01_REMAP_TABLE_AMs
#define IFTA90_E2T_01_REMAP_TABLE_AMs ("IFTA90_E2T_01_REMAP_TABLE_AM")
#endif
#ifndef IFTA90_E2T_01_REMAP_TABLE_BMs
#define IFTA90_E2T_01_REMAP_TABLE_BMs ("IFTA90_E2T_01_REMAP_TABLE_BM")
#endif
#ifndef IFTA90_E2T_01_SHARED_BANKS_CONTROLMs
#define IFTA90_E2T_01_SHARED_BANKS_CONTROLMs ("IFTA90_E2T_01_SHARED_BANKS_CONTROLM")
#endif
#ifndef IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA90_E2T_01_TILE_CONFIGRs
#define IFTA90_E2T_01_TILE_CONFIGRs ("IFTA90_E2T_01_TILE_CONFIGR")
#endif
#ifndef IFTA90_E2T_02_ACTION_TABLE_AMs
#define IFTA90_E2T_02_ACTION_TABLE_AMs ("IFTA90_E2T_02_ACTION_TABLE_AM")
#endif
#ifndef IFTA90_E2T_02_ACTION_TABLE_BMs
#define IFTA90_E2T_02_ACTION_TABLE_BMs ("IFTA90_E2T_02_ACTION_TABLE_BM")
#endif
#ifndef IFTA90_E2T_02_ARRAY_MISS_POLICYMs
#define IFTA90_E2T_02_ARRAY_MISS_POLICYMs ("IFTA90_E2T_02_ARRAY_MISS_POLICYM")
#endif
#ifndef IFTA90_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLRs
#define IFTA90_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLRs ("IFTA90_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_02_B0_DOUBLEMs
#define IFTA90_E2T_02_B0_DOUBLEMs ("IFTA90_E2T_02_B0_DOUBLEM")
#endif
#ifndef IFTA90_E2T_02_B0_ECCMs
#define IFTA90_E2T_02_B0_ECCMs ("IFTA90_E2T_02_B0_ECCM")
#endif
#ifndef IFTA90_E2T_02_B0_LPMs
#define IFTA90_E2T_02_B0_LPMs ("IFTA90_E2T_02_B0_LPM")
#endif
#ifndef IFTA90_E2T_02_B0_QUADMs
#define IFTA90_E2T_02_B0_QUADMs ("IFTA90_E2T_02_B0_QUADM")
#endif
#ifndef IFTA90_E2T_02_B0_SINGLEMs
#define IFTA90_E2T_02_B0_SINGLEMs ("IFTA90_E2T_02_B0_SINGLEM")
#endif
#ifndef IFTA90_E2T_02_B1_DOUBLEMs
#define IFTA90_E2T_02_B1_DOUBLEMs ("IFTA90_E2T_02_B1_DOUBLEM")
#endif
#ifndef IFTA90_E2T_02_B1_ECCMs
#define IFTA90_E2T_02_B1_ECCMs ("IFTA90_E2T_02_B1_ECCM")
#endif
#ifndef IFTA90_E2T_02_B1_LPMs
#define IFTA90_E2T_02_B1_LPMs ("IFTA90_E2T_02_B1_LPM")
#endif
#ifndef IFTA90_E2T_02_B1_QUADMs
#define IFTA90_E2T_02_B1_QUADMs ("IFTA90_E2T_02_B1_QUADM")
#endif
#ifndef IFTA90_E2T_02_B1_SINGLEMs
#define IFTA90_E2T_02_B1_SINGLEMs ("IFTA90_E2T_02_B1_SINGLEM")
#endif
#ifndef IFTA90_E2T_02_HASH_CONTROLMs
#define IFTA90_E2T_02_HASH_CONTROLMs ("IFTA90_E2T_02_HASH_CONTROLM")
#endif
#ifndef IFTA90_E2T_02_HIT_INDEX_PROFILEMs
#define IFTA90_E2T_02_HIT_INDEX_PROFILEMs ("IFTA90_E2T_02_HIT_INDEX_PROFILEM")
#endif
#ifndef IFTA90_E2T_02_HT_DEBUG_CMDMs
#define IFTA90_E2T_02_HT_DEBUG_CMDMs ("IFTA90_E2T_02_HT_DEBUG_CMDM")
#endif
#ifndef IFTA90_E2T_02_HT_DEBUG_KEYMs
#define IFTA90_E2T_02_HT_DEBUG_KEYMs ("IFTA90_E2T_02_HT_DEBUG_KEYM")
#endif
#ifndef IFTA90_E2T_02_HT_DEBUG_RESULTMs
#define IFTA90_E2T_02_HT_DEBUG_RESULTMs ("IFTA90_E2T_02_HT_DEBUG_RESULTM")
#endif
#ifndef IFTA90_E2T_02_KEY_ATTRIBUTESMs
#define IFTA90_E2T_02_KEY_ATTRIBUTESMs ("IFTA90_E2T_02_KEY_ATTRIBUTESM")
#endif
#ifndef IFTA90_E2T_02_KEY_MASK_TABLEMs
#define IFTA90_E2T_02_KEY_MASK_TABLEMs ("IFTA90_E2T_02_KEY_MASK_TABLEM")
#endif
#ifndef IFTA90_E2T_02_KEY_MASK_TABLE_SER_CONTROLRs
#define IFTA90_E2T_02_KEY_MASK_TABLE_SER_CONTROLRs ("IFTA90_E2T_02_KEY_MASK_TABLE_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_02_LTS_POLICY_EXT_0Ms
#define IFTA90_E2T_02_LTS_POLICY_EXT_0Ms ("IFTA90_E2T_02_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA90_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA90_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA90_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_02_LTS_POLICY_EXT_1Ms
#define IFTA90_E2T_02_LTS_POLICY_EXT_1Ms ("IFTA90_E2T_02_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA90_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA90_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA90_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_02_LTS_POLICY_FLOP_0Ms
#define IFTA90_E2T_02_LTS_POLICY_FLOP_0Ms ("IFTA90_E2T_02_LTS_POLICY_FLOP_0M")
#endif
#ifndef IFTA90_E2T_02_LTS_POLICY_FLOP_1Ms
#define IFTA90_E2T_02_LTS_POLICY_FLOP_1Ms ("IFTA90_E2T_02_LTS_POLICY_FLOP_1M")
#endif
#ifndef IFTA90_E2T_02_LTS_PRE_SELMs
#define IFTA90_E2T_02_LTS_PRE_SELMs ("IFTA90_E2T_02_LTS_PRE_SELM")
#endif
#ifndef IFTA90_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA90_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA90_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLYMs
#define IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLYMs ("IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_02_LTS_TCAM_0_ONLYMs
#define IFTA90_E2T_02_LTS_TCAM_0_ONLYMs ("IFTA90_E2T_02_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA90_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA90_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA90_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA90_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA90_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLYMs
#define IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLYMs ("IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_02_LTS_TCAM_1_ONLYMs
#define IFTA90_E2T_02_LTS_TCAM_1_ONLYMs ("IFTA90_E2T_02_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA90_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA90_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA90_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_02_MISS_LTPR_PROFILE_TABLEMs
#define IFTA90_E2T_02_MISS_LTPR_PROFILE_TABLEMs ("IFTA90_E2T_02_MISS_LTPR_PROFILE_TABLEM")
#endif
#ifndef IFTA90_E2T_02_PDD_PROFILE_TABLE_0Ms
#define IFTA90_E2T_02_PDD_PROFILE_TABLE_0Ms ("IFTA90_E2T_02_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA90_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA90_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA90_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_02_PDD_PROFILE_TABLE_1Ms
#define IFTA90_E2T_02_PDD_PROFILE_TABLE_1Ms ("IFTA90_E2T_02_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA90_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA90_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA90_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_02_RAM_CONTROLMs
#define IFTA90_E2T_02_RAM_CONTROLMs ("IFTA90_E2T_02_RAM_CONTROLM")
#endif
#ifndef IFTA90_E2T_02_RAM_TM_CONTROLRs
#define IFTA90_E2T_02_RAM_TM_CONTROLRs ("IFTA90_E2T_02_RAM_TM_CONTROLR")
#endif
#ifndef IFTA90_E2T_02_REMAP_TABLE_AMs
#define IFTA90_E2T_02_REMAP_TABLE_AMs ("IFTA90_E2T_02_REMAP_TABLE_AM")
#endif
#ifndef IFTA90_E2T_02_REMAP_TABLE_BMs
#define IFTA90_E2T_02_REMAP_TABLE_BMs ("IFTA90_E2T_02_REMAP_TABLE_BM")
#endif
#ifndef IFTA90_E2T_02_SHARED_BANKS_CONTROLMs
#define IFTA90_E2T_02_SHARED_BANKS_CONTROLMs ("IFTA90_E2T_02_SHARED_BANKS_CONTROLM")
#endif
#ifndef IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA90_E2T_02_TILE_CONFIGRs
#define IFTA90_E2T_02_TILE_CONFIGRs ("IFTA90_E2T_02_TILE_CONFIGR")
#endif
#ifndef IFTA90_E2T_03_ACTION_TABLE_AMs
#define IFTA90_E2T_03_ACTION_TABLE_AMs ("IFTA90_E2T_03_ACTION_TABLE_AM")
#endif
#ifndef IFTA90_E2T_03_ACTION_TABLE_BMs
#define IFTA90_E2T_03_ACTION_TABLE_BMs ("IFTA90_E2T_03_ACTION_TABLE_BM")
#endif
#ifndef IFTA90_E2T_03_ARRAY_MISS_POLICYMs
#define IFTA90_E2T_03_ARRAY_MISS_POLICYMs ("IFTA90_E2T_03_ARRAY_MISS_POLICYM")
#endif
#ifndef IFTA90_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLRs
#define IFTA90_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLRs ("IFTA90_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_03_B0_DOUBLEMs
#define IFTA90_E2T_03_B0_DOUBLEMs ("IFTA90_E2T_03_B0_DOUBLEM")
#endif
#ifndef IFTA90_E2T_03_B0_ECCMs
#define IFTA90_E2T_03_B0_ECCMs ("IFTA90_E2T_03_B0_ECCM")
#endif
#ifndef IFTA90_E2T_03_B0_LPMs
#define IFTA90_E2T_03_B0_LPMs ("IFTA90_E2T_03_B0_LPM")
#endif
#ifndef IFTA90_E2T_03_B0_QUADMs
#define IFTA90_E2T_03_B0_QUADMs ("IFTA90_E2T_03_B0_QUADM")
#endif
#ifndef IFTA90_E2T_03_B0_SINGLEMs
#define IFTA90_E2T_03_B0_SINGLEMs ("IFTA90_E2T_03_B0_SINGLEM")
#endif
#ifndef IFTA90_E2T_03_B1_DOUBLEMs
#define IFTA90_E2T_03_B1_DOUBLEMs ("IFTA90_E2T_03_B1_DOUBLEM")
#endif
#ifndef IFTA90_E2T_03_B1_ECCMs
#define IFTA90_E2T_03_B1_ECCMs ("IFTA90_E2T_03_B1_ECCM")
#endif
#ifndef IFTA90_E2T_03_B1_LPMs
#define IFTA90_E2T_03_B1_LPMs ("IFTA90_E2T_03_B1_LPM")
#endif
#ifndef IFTA90_E2T_03_B1_QUADMs
#define IFTA90_E2T_03_B1_QUADMs ("IFTA90_E2T_03_B1_QUADM")
#endif
#ifndef IFTA90_E2T_03_B1_SINGLEMs
#define IFTA90_E2T_03_B1_SINGLEMs ("IFTA90_E2T_03_B1_SINGLEM")
#endif
#ifndef IFTA90_E2T_03_HASH_CONTROLMs
#define IFTA90_E2T_03_HASH_CONTROLMs ("IFTA90_E2T_03_HASH_CONTROLM")
#endif
#ifndef IFTA90_E2T_03_HIT_INDEX_PROFILEMs
#define IFTA90_E2T_03_HIT_INDEX_PROFILEMs ("IFTA90_E2T_03_HIT_INDEX_PROFILEM")
#endif
#ifndef IFTA90_E2T_03_HT_DEBUG_CMDMs
#define IFTA90_E2T_03_HT_DEBUG_CMDMs ("IFTA90_E2T_03_HT_DEBUG_CMDM")
#endif
#ifndef IFTA90_E2T_03_HT_DEBUG_KEYMs
#define IFTA90_E2T_03_HT_DEBUG_KEYMs ("IFTA90_E2T_03_HT_DEBUG_KEYM")
#endif
#ifndef IFTA90_E2T_03_HT_DEBUG_RESULTMs
#define IFTA90_E2T_03_HT_DEBUG_RESULTMs ("IFTA90_E2T_03_HT_DEBUG_RESULTM")
#endif
#ifndef IFTA90_E2T_03_KEY_ATTRIBUTESMs
#define IFTA90_E2T_03_KEY_ATTRIBUTESMs ("IFTA90_E2T_03_KEY_ATTRIBUTESM")
#endif
#ifndef IFTA90_E2T_03_KEY_MASK_TABLEMs
#define IFTA90_E2T_03_KEY_MASK_TABLEMs ("IFTA90_E2T_03_KEY_MASK_TABLEM")
#endif
#ifndef IFTA90_E2T_03_KEY_MASK_TABLE_SER_CONTROLRs
#define IFTA90_E2T_03_KEY_MASK_TABLE_SER_CONTROLRs ("IFTA90_E2T_03_KEY_MASK_TABLE_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_03_LTS_POLICY_EXT_0Ms
#define IFTA90_E2T_03_LTS_POLICY_EXT_0Ms ("IFTA90_E2T_03_LTS_POLICY_EXT_0M")
#endif
#ifndef IFTA90_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLRs
#define IFTA90_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLRs ("IFTA90_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_03_LTS_POLICY_EXT_1Ms
#define IFTA90_E2T_03_LTS_POLICY_EXT_1Ms ("IFTA90_E2T_03_LTS_POLICY_EXT_1M")
#endif
#ifndef IFTA90_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLRs
#define IFTA90_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLRs ("IFTA90_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_03_LTS_POLICY_FLOP_0Ms
#define IFTA90_E2T_03_LTS_POLICY_FLOP_0Ms ("IFTA90_E2T_03_LTS_POLICY_FLOP_0M")
#endif
#ifndef IFTA90_E2T_03_LTS_POLICY_FLOP_1Ms
#define IFTA90_E2T_03_LTS_POLICY_FLOP_1Ms ("IFTA90_E2T_03_LTS_POLICY_FLOP_1M")
#endif
#ifndef IFTA90_E2T_03_LTS_PRE_SELMs
#define IFTA90_E2T_03_LTS_PRE_SELMs ("IFTA90_E2T_03_LTS_PRE_SELM")
#endif
#ifndef IFTA90_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLRs
#define IFTA90_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLRs ("IFTA90_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLR")
#endif
#ifndef IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLYMs
#define IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLYMs ("IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLYM")
#endif
#ifndef IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs
#define IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLRs ("IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_03_LTS_TCAM_0_ONLYMs
#define IFTA90_E2T_03_LTS_TCAM_0_ONLYMs ("IFTA90_E2T_03_LTS_TCAM_0_ONLYM")
#endif
#ifndef IFTA90_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLRs
#define IFTA90_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLRs ("IFTA90_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLRs
#define IFTA90_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLRs ("IFTA90_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLR")
#endif
#ifndef IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLYMs
#define IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLYMs ("IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLYM")
#endif
#ifndef IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs
#define IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLRs ("IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_03_LTS_TCAM_1_ONLYMs
#define IFTA90_E2T_03_LTS_TCAM_1_ONLYMs ("IFTA90_E2T_03_LTS_TCAM_1_ONLYM")
#endif
#ifndef IFTA90_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLRs
#define IFTA90_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLRs ("IFTA90_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_03_MISS_LTPR_PROFILE_TABLEMs
#define IFTA90_E2T_03_MISS_LTPR_PROFILE_TABLEMs ("IFTA90_E2T_03_MISS_LTPR_PROFILE_TABLEM")
#endif
#ifndef IFTA90_E2T_03_PDD_PROFILE_TABLE_0Ms
#define IFTA90_E2T_03_PDD_PROFILE_TABLE_0Ms ("IFTA90_E2T_03_PDD_PROFILE_TABLE_0M")
#endif
#ifndef IFTA90_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA90_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA90_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_03_PDD_PROFILE_TABLE_1Ms
#define IFTA90_E2T_03_PDD_PROFILE_TABLE_1Ms ("IFTA90_E2T_03_PDD_PROFILE_TABLE_1M")
#endif
#ifndef IFTA90_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA90_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA90_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA90_E2T_03_RAM_CONTROLMs
#define IFTA90_E2T_03_RAM_CONTROLMs ("IFTA90_E2T_03_RAM_CONTROLM")
#endif
#ifndef IFTA90_E2T_03_RAM_TM_CONTROLRs
#define IFTA90_E2T_03_RAM_TM_CONTROLRs ("IFTA90_E2T_03_RAM_TM_CONTROLR")
#endif
#ifndef IFTA90_E2T_03_REMAP_TABLE_AMs
#define IFTA90_E2T_03_REMAP_TABLE_AMs ("IFTA90_E2T_03_REMAP_TABLE_AM")
#endif
#ifndef IFTA90_E2T_03_REMAP_TABLE_BMs
#define IFTA90_E2T_03_REMAP_TABLE_BMs ("IFTA90_E2T_03_REMAP_TABLE_BM")
#endif
#ifndef IFTA90_E2T_03_SHARED_BANKS_CONTROLMs
#define IFTA90_E2T_03_SHARED_BANKS_CONTROLMs ("IFTA90_E2T_03_SHARED_BANKS_CONTROLM")
#endif
#ifndef IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSRs ("IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IFTA90_E2T_03_TILE_CONFIGRs
#define IFTA90_E2T_03_TILE_CONFIGRs ("IFTA90_E2T_03_TILE_CONFIGR")
#endif
#ifndef IFTA90_SBR_BSTR_SELMs
#define IFTA90_SBR_BSTR_SELMs ("IFTA90_SBR_BSTR_SELM")
#endif
#ifndef IFTA90_SBR_BUS_STR_ENBRs
#define IFTA90_SBR_BUS_STR_ENBRs ("IFTA90_SBR_BUS_STR_ENBR")
#endif
#ifndef IFTA90_SBR_PROFILE_TABLE_0Ms
#define IFTA90_SBR_PROFILE_TABLE_0Ms ("IFTA90_SBR_PROFILE_TABLE_0M")
#endif
#ifndef IFTA90_SBR_PROFILE_TABLE_0_SER_CONTROLRs
#define IFTA90_SBR_PROFILE_TABLE_0_SER_CONTROLRs ("IFTA90_SBR_PROFILE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IFTA90_SBR_PROFILE_TABLE_1Ms
#define IFTA90_SBR_PROFILE_TABLE_1Ms ("IFTA90_SBR_PROFILE_TABLE_1M")
#endif
#ifndef IFTA90_SBR_PROFILE_TABLE_1_SER_CONTROLRs
#define IFTA90_SBR_PROFILE_TABLE_1_SER_CONTROLRs ("IFTA90_SBR_PROFILE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IFTA90_SBR_RAM_TM_CONTROLRs
#define IFTA90_SBR_RAM_TM_CONTROLRs ("IFTA90_SBR_RAM_TM_CONTROLR")
#endif
#ifndef IGMP_PROTOCOLs
#define IGMP_PROTOCOLs ("IGMP_PROTOCOL")
#endif
#ifndef IGMP_PROTOCOL_MASKs
#define IGMP_PROTOCOL_MASKs ("IGMP_PROTOCOL_MASK")
#endif
#ifndef IGMP_RESERVED_MCs
#define IGMP_RESERVED_MCs ("IGMP_RESERVED_MC")
#endif
#ifndef IGNORE_NEXT_LABEL_ACTIONs
#define IGNORE_NEXT_LABEL_ACTIONs ("IGNORE_NEXT_LABEL_ACTION")
#endif
#ifndef IGNORE_UC_IGMP_PAYLOADs
#define IGNORE_UC_IGMP_PAYLOADs ("IGNORE_UC_IGMP_PAYLOAD")
#endif
#ifndef IGNORE_UC_MLD_PAYLOADs
#define IGNORE_UC_MLD_PAYLOADs ("IGNORE_UC_MLD_PAYLOAD")
#endif
#ifndef INACTIVEs
#define INACTIVEs ("INACTIVE")
#endif
#ifndef INACTIVITY_TIMEs
#define INACTIVITY_TIMEs ("INACTIVITY_TIME")
#endif
#ifndef INBAND_TELEMETRYs
#define INBAND_TELEMETRYs ("INBAND_TELEMETRY")
#endif
#ifndef INBAND_TELEMETRY_DATAPLANEs
#define INBAND_TELEMETRY_DATAPLANEs ("INBAND_TELEMETRY_DATAPLANE")
#endif
#ifndef INBAND_TELEMETRY_HOP_LIMITs
#define INBAND_TELEMETRY_HOP_LIMITs ("INBAND_TELEMETRY_HOP_LIMIT")
#endif
#ifndef INBAND_TELEMETRY_HOP_LIMIT_MASKs
#define INBAND_TELEMETRY_HOP_LIMIT_MASKs ("INBAND_TELEMETRY_HOP_LIMIT_MASK")
#endif
#ifndef INBAND_TELEMETRY_IFAs
#define INBAND_TELEMETRY_IFAs ("INBAND_TELEMETRY_IFA")
#endif
#ifndef INBAND_TELEMETRY_IOAMs
#define INBAND_TELEMETRY_IOAMs ("INBAND_TELEMETRY_IOAM")
#endif
#ifndef INBAND_TELEMETRY_TURN_AROUNDs
#define INBAND_TELEMETRY_TURN_AROUNDs ("INBAND_TELEMETRY_TURN_AROUND")
#endif
#ifndef INBAND_TELEMETRY_TURN_AROUND_MASKs
#define INBAND_TELEMETRY_TURN_AROUND_MASKs ("INBAND_TELEMETRY_TURN_AROUND_MASK")
#endif
#ifndef INCORRECT_COLOR_LIMITs
#define INCORRECT_COLOR_LIMITs ("INCORRECT_COLOR_LIMIT")
#endif
#ifndef INCORRECT_HEADROOM_LIMITs
#define INCORRECT_HEADROOM_LIMITs ("INCORRECT_HEADROOM_LIMIT")
#endif
#ifndef INCORRECT_MIN_GUARANTEEs
#define INCORRECT_MIN_GUARANTEEs ("INCORRECT_MIN_GUARANTEE")
#endif
#ifndef INCORRECT_PFC_OPTIMIZATIONs
#define INCORRECT_PFC_OPTIMIZATIONs ("INCORRECT_PFC_OPTIMIZATION")
#endif
#ifndef INCORRECT_RESERVED_CELLS_LIMITs
#define INCORRECT_RESERVED_CELLS_LIMITs ("INCORRECT_RESERVED_CELLS_LIMIT")
#endif
#ifndef INCORRECT_RESUME_LIMITs
#define INCORRECT_RESUME_LIMITs ("INCORRECT_RESUME_LIMIT")
#endif
#ifndef INCORRECT_SHARED_LIMITs
#define INCORRECT_SHARED_LIMITs ("INCORRECT_SHARED_LIMIT")
#endif
#ifndef INCREMENTs
#define INCREMENTs ("INCREMENT")
#endif
#ifndef INDEXs
#define INDEXs ("INDEX")
#endif
#ifndef INDEX_ALLOCATEs
#define INDEX_ALLOCATEs ("INDEX_ALLOCATE")
#endif
#ifndef INDEX_ALLOC_KEY_FIELDs
#define INDEX_ALLOC_KEY_FIELDs ("INDEX_ALLOC_KEY_FIELD")
#endif
#ifndef INFORMATION_ELEMENT_IDENTIFIERs
#define INFORMATION_ELEMENT_IDENTIFIERs ("INFORMATION_ELEMENT_IDENTIFIER")
#endif
#ifndef INGs
#define INGs ("ING")
#endif
#ifndef INGRESSs
#define INGRESSs ("INGRESS")
#endif
#ifndef INGRESS_CHANNEL_BASEs
#define INGRESS_CHANNEL_BASEs ("INGRESS_CHANNEL_BASE")
#endif
#ifndef INGRESS_MIRRORs
#define INGRESS_MIRRORs ("INGRESS_MIRROR")
#endif
#ifndef INGRESS_REPORTs
#define INGRESS_REPORTs ("INGRESS_REPORT")
#endif
#ifndef ING_CFI_AS_CNGs
#define ING_CFI_AS_CNGs ("ING_CFI_AS_CNG")
#endif
#ifndef ING_DII_AUX_ARB_CONTROLRs
#define ING_DII_AUX_ARB_CONTROLRs ("ING_DII_AUX_ARB_CONTROLR")
#endif
#ifndef ING_DII_DEBUG_CONFIGRs
#define ING_DII_DEBUG_CONFIGRs ("ING_DII_DEBUG_CONFIGR")
#endif
#ifndef ING_DII_DPP_CTRLRs
#define ING_DII_DPP_CTRLRs ("ING_DII_DPP_CTRLR")
#endif
#ifndef ING_DII_ECC_CONTROLRs
#define ING_DII_ECC_CONTROLRs ("ING_DII_ECC_CONTROLR")
#endif
#ifndef ING_DII_EVENT_FIFO_STATUSRs
#define ING_DII_EVENT_FIFO_STATUSRs ("ING_DII_EVENT_FIFO_STATUSR")
#endif
#ifndef ING_DII_HW_RESET_CONTROL_0Rs
#define ING_DII_HW_RESET_CONTROL_0Rs ("ING_DII_HW_RESET_CONTROL_0R")
#endif
#ifndef ING_DII_HW_STATUSRs
#define ING_DII_HW_STATUSRs ("ING_DII_HW_STATUSR")
#endif
#ifndef ING_DII_INTR_ENABLERs
#define ING_DII_INTR_ENABLERs ("ING_DII_INTR_ENABLER")
#endif
#ifndef ING_DII_INTR_STATUSRs
#define ING_DII_INTR_STATUSRs ("ING_DII_INTR_STATUSR")
#endif
#ifndef ING_DII_Q_BEGINRs
#define ING_DII_Q_BEGINRs ("ING_DII_Q_BEGINR")
#endif
#ifndef ING_DII_RAM_CONTROLRs
#define ING_DII_RAM_CONTROLRs ("ING_DII_RAM_CONTROLR")
#endif
#ifndef ING_DII_SER_CONTROLRs
#define ING_DII_SER_CONTROLRs ("ING_DII_SER_CONTROLR")
#endif
#ifndef ING_DII_SER_SCAN_CONFIGRs
#define ING_DII_SER_SCAN_CONFIGRs ("ING_DII_SER_SCAN_CONFIGR")
#endif
#ifndef ING_DII_SER_SCAN_STATUSRs
#define ING_DII_SER_SCAN_STATUSRs ("ING_DII_SER_SCAN_STATUSR")
#endif
#ifndef ING_DOI_EVENT_FIFO_STATUSRs
#define ING_DOI_EVENT_FIFO_STATUSRs ("ING_DOI_EVENT_FIFO_STATUSR")
#endif
#ifndef ING_DOI_INTR_ENABLERs
#define ING_DOI_INTR_ENABLERs ("ING_DOI_INTR_ENABLER")
#endif
#ifndef ING_DOI_INTR_STATUSRs
#define ING_DOI_INTR_STATUSRs ("ING_DOI_INTR_STATUSR")
#endif
#ifndef ING_DOI_RAM_CONTROLRs
#define ING_DOI_RAM_CONTROLRs ("ING_DOI_RAM_CONTROLR")
#endif
#ifndef ING_DOI_SER_CONTROL_0Rs
#define ING_DOI_SER_CONTROL_0Rs ("ING_DOI_SER_CONTROL_0R")
#endif
#ifndef ING_DOI_SER_CONTROL_1Rs
#define ING_DOI_SER_CONTROL_1Rs ("ING_DOI_SER_CONTROL_1R")
#endif
#ifndef ING_DOI_SER_FIFOMs
#define ING_DOI_SER_FIFOMs ("ING_DOI_SER_FIFOM")
#endif
#ifndef ING_DOI_SER_FIFO_CTRLRs
#define ING_DOI_SER_FIFO_CTRLRs ("ING_DOI_SER_FIFO_CTRLR")
#endif
#ifndef ING_DOI_SER_FIFO_STATUSRs
#define ING_DOI_SER_FIFO_STATUSRs ("ING_DOI_SER_FIFO_STATUSR")
#endif
#ifndef ING_DOP_CTRL_0_64Rs
#define ING_DOP_CTRL_0_64Rs ("ING_DOP_CTRL_0_64R")
#endif
#ifndef ING_DOP_CTRL_1_64Rs
#define ING_DOP_CTRL_1_64Rs ("ING_DOP_CTRL_1_64R")
#endif
#ifndef ING_DOP_CTRL_2_64Rs
#define ING_DOP_CTRL_2_64Rs ("ING_DOP_CTRL_2_64R")
#endif
#ifndef ING_HEADROOM_POOL_CELLSs
#define ING_HEADROOM_POOL_CELLSs ("ING_HEADROOM_POOL_CELLS")
#endif
#ifndef ING_ICFIs
#define ING_ICFIs ("ING_ICFI")
#endif
#ifndef ING_IDB_TO_DEVICE_PORT_MAPMs
#define ING_IDB_TO_DEVICE_PORT_MAPMs ("ING_IDB_TO_DEVICE_PORT_MAPM")
#endif
#ifndef ING_IPRIs
#define ING_IPRIs ("ING_IPRI")
#endif
#ifndef ING_IVIDs
#define ING_IVIDs ("ING_IVID")
#endif
#ifndef ING_MIN_MODEs
#define ING_MIN_MODEs ("ING_MIN_MODE")
#endif
#ifndef ING_OCFIs
#define ING_OCFIs ("ING_OCFI")
#endif
#ifndef ING_OPRIs
#define ING_OPRIs ("ING_OPRI")
#endif
#ifndef ING_OVIDs
#define ING_OVIDs ("ING_OVID")
#endif
#ifndef ING_PHY_TO_IDB_PORT_MAPMs
#define ING_PHY_TO_IDB_PORT_MAPMs ("ING_PHY_TO_IDB_PORT_MAPM")
#endif
#ifndef ING_PIPEs
#define ING_PIPEs ("ING_PIPE")
#endif
#ifndef ING_PORT_PROPERTYs
#define ING_PORT_PROPERTYs ("ING_PORT_PROPERTY")
#endif
#ifndef ING_POST_FWD_INSTs
#define ING_POST_FWD_INSTs ("ING_POST_FWD_INST")
#endif
#ifndef ING_POST_LKUP_INSTs
#define ING_POST_LKUP_INSTs ("ING_POST_LKUP_INST")
#endif
#ifndef ING_PRIs
#define ING_PRIs ("ING_PRI")
#endif
#ifndef ING_PRI_MAP_IDs
#define ING_PRI_MAP_IDs ("ING_PRI_MAP_ID")
#endif
#ifndef ING_SERVICE_POOL_CELLSs
#define ING_SERVICE_POOL_CELLSs ("ING_SERVICE_POOL_CELLS")
#endif
#ifndef ING_SYSTEM_PORT_TABLE_IDs
#define ING_SYSTEM_PORT_TABLE_IDs ("ING_SYSTEM_PORT_TABLE_ID")
#endif
#ifndef ING_UPDATE_BASED_ENABLEs
#define ING_UPDATE_BASED_ENABLEs ("ING_UPDATE_BASED_ENABLE")
#endif
#ifndef ING_UPDATE_DONEs
#define ING_UPDATE_DONEs ("ING_UPDATE_DONE")
#endif
#ifndef ING_VLAN_OUTER_TPID_IDs
#define ING_VLAN_OUTER_TPID_IDs ("ING_VLAN_OUTER_TPID_ID")
#endif
#ifndef INITs
#define INITs ("INIT")
#endif
#ifndef INITIAL_BURSTs
#define INITIAL_BURSTs ("INITIAL_BURST")
#endif
#ifndef INITIAL_SEQ_NUMs
#define INITIAL_SEQ_NUMs ("INITIAL_SEQ_NUM")
#endif
#ifndef INITIAL_SHA1_SEQ_NUMs
#define INITIAL_SHA1_SEQ_NUMs ("INITIAL_SHA1_SEQ_NUM")
#endif
#ifndef INITIATORs
#define INITIATORs ("INITIATOR")
#endif
#ifndef INJECT_ERR_BIT_NUMs
#define INJECT_ERR_BIT_NUMs ("INJECT_ERR_BIT_NUM")
#endif
#ifndef INJECT_VALIDATEs
#define INJECT_VALIDATEs ("INJECT_VALIDATE")
#endif
#ifndef INNER_CFIs
#define INNER_CFIs ("INNER_CFI")
#endif
#ifndef INNER_DST_IPV4s
#define INNER_DST_IPV4s ("INNER_DST_IPV4")
#endif
#ifndef INNER_DST_IPV6s
#define INNER_DST_IPV6s ("INNER_DST_IPV6")
#endif
#ifndef INNER_DST_IPV6_LOWERs
#define INNER_DST_IPV6_LOWERs ("INNER_DST_IPV6_LOWER")
#endif
#ifndef INNER_DST_IPV6_UPPERs
#define INNER_DST_IPV6_UPPERs ("INNER_DST_IPV6_UPPER")
#endif
#ifndef INNER_DST_L4_PORTs
#define INNER_DST_L4_PORTs ("INNER_DST_L4_PORT")
#endif
#ifndef INNER_IP_PAYLOAD_MAX_CHECKs
#define INNER_IP_PAYLOAD_MAX_CHECKs ("INNER_IP_PAYLOAD_MAX_CHECK")
#endif
#ifndef INNER_IP_PAYLOAD_MAX_SIZEs
#define INNER_IP_PAYLOAD_MAX_SIZEs ("INNER_IP_PAYLOAD_MAX_SIZE")
#endif
#ifndef INNER_IP_PAYLOAD_MIN_CHECKs
#define INNER_IP_PAYLOAD_MIN_CHECKs ("INNER_IP_PAYLOAD_MIN_CHECK")
#endif
#ifndef INNER_IP_PAYLOAD_MIN_SIZEs
#define INNER_IP_PAYLOAD_MIN_SIZEs ("INNER_IP_PAYLOAD_MIN_SIZE")
#endif
#ifndef INNER_IP_PROTOCOLs
#define INNER_IP_PROTOCOLs ("INNER_IP_PROTOCOL")
#endif
#ifndef INNER_IP_TYPEs
#define INNER_IP_TYPEs ("INNER_IP_TYPE")
#endif
#ifndef INNER_L4_DST_PORTs
#define INNER_L4_DST_PORTs ("INNER_L4_DST_PORT")
#endif
#ifndef INNER_L4_SRC_PORTs
#define INNER_L4_SRC_PORTs ("INNER_L4_SRC_PORT")
#endif
#ifndef INNER_PRIs
#define INNER_PRIs ("INNER_PRI")
#endif
#ifndef INNER_SRC_IPV4s
#define INNER_SRC_IPV4s ("INNER_SRC_IPV4")
#endif
#ifndef INNER_SRC_IPV6s
#define INNER_SRC_IPV6s ("INNER_SRC_IPV6")
#endif
#ifndef INNER_SRC_IPV6_LOWERs
#define INNER_SRC_IPV6_LOWERs ("INNER_SRC_IPV6_LOWER")
#endif
#ifndef INNER_SRC_IPV6_UPPERs
#define INNER_SRC_IPV6_UPPERs ("INNER_SRC_IPV6_UPPER")
#endif
#ifndef INNER_SRC_L4_PORTs
#define INNER_SRC_L4_PORTs ("INNER_SRC_L4_PORT")
#endif
#ifndef INNER_TOSs
#define INNER_TOSs ("INNER_TOS")
#endif
#ifndef INNER_TPIDs
#define INNER_TPIDs ("INNER_TPID")
#endif
#ifndef INNER_TRAFFIC_CLASSs
#define INNER_TRAFFIC_CLASSs ("INNER_TRAFFIC_CLASS")
#endif
#ifndef INNER_VLAN_IDs
#define INNER_VLAN_IDs ("INNER_VLAN_ID")
#endif
#ifndef INNER_VLAN_PRIs
#define INNER_VLAN_PRIs ("INNER_VLAN_PRI")
#endif
#ifndef INPORT_BITMAP_INDEXs
#define INPORT_BITMAP_INDEXs ("INPORT_BITMAP_INDEX")
#endif
#ifndef INSERT_OPCODEs
#define INSERT_OPCODEs ("INSERT_OPCODE")
#endif
#ifndef INSTANCEs
#define INSTANCEs ("INSTANCE")
#endif
#ifndef INSTANCE_OPERATIONAL_STATEs
#define INSTANCE_OPERATIONAL_STATEs ("INSTANCE_OPERATIONAL_STATE")
#endif
#ifndef INSTANTANEOUS_TRACKs
#define INSTANTANEOUS_TRACKs ("INSTANTANEOUS_TRACK")
#endif
#ifndef INSTANT_ECN_GREEN_DROP_MAX_THD_CELLSs
#define INSTANT_ECN_GREEN_DROP_MAX_THD_CELLSs ("INSTANT_ECN_GREEN_DROP_MAX_THD_CELLS")
#endif
#ifndef INSTANT_ECN_GREEN_DROP_MIN_THD_CELLSs
#define INSTANT_ECN_GREEN_DROP_MIN_THD_CELLSs ("INSTANT_ECN_GREEN_DROP_MIN_THD_CELLS")
#endif
#ifndef INSTANT_ECN_GREEN_DROP_PERCENTAGEs
#define INSTANT_ECN_GREEN_DROP_PERCENTAGEs ("INSTANT_ECN_GREEN_DROP_PERCENTAGE")
#endif
#ifndef INSTANT_ECN_RED_DROP_MAX_THD_CELLSs
#define INSTANT_ECN_RED_DROP_MAX_THD_CELLSs ("INSTANT_ECN_RED_DROP_MAX_THD_CELLS")
#endif
#ifndef INSTANT_ECN_RED_DROP_MIN_THD_CELLSs
#define INSTANT_ECN_RED_DROP_MIN_THD_CELLSs ("INSTANT_ECN_RED_DROP_MIN_THD_CELLS")
#endif
#ifndef INSTANT_ECN_RED_DROP_PERCENTAGEs
#define INSTANT_ECN_RED_DROP_PERCENTAGEs ("INSTANT_ECN_RED_DROP_PERCENTAGE")
#endif
#ifndef INSTANT_ECN_YELLOW_DROP_MAX_THD_CELLSs
#define INSTANT_ECN_YELLOW_DROP_MAX_THD_CELLSs ("INSTANT_ECN_YELLOW_DROP_MAX_THD_CELLS")
#endif
#ifndef INSTANT_ECN_YELLOW_DROP_MIN_THD_CELLSs
#define INSTANT_ECN_YELLOW_DROP_MIN_THD_CELLSs ("INSTANT_ECN_YELLOW_DROP_MIN_THD_CELLS")
#endif
#ifndef INSTANT_ECN_YELLOW_DROP_PERCENTAGEs
#define INSTANT_ECN_YELLOW_DROP_PERCENTAGEs ("INSTANT_ECN_YELLOW_DROP_PERCENTAGE")
#endif
#ifndef INSTANT_Q_SIZEs
#define INSTANT_Q_SIZEs ("INSTANT_Q_SIZE")
#endif
#ifndef INTC_INTR_ENABLE_REG0Rs
#define INTC_INTR_ENABLE_REG0Rs ("INTC_INTR_ENABLE_REG0R")
#endif
#ifndef INTC_INTR_ENABLE_REG1Rs
#define INTC_INTR_ENABLE_REG1Rs ("INTC_INTR_ENABLE_REG1R")
#endif
#ifndef INTC_INTR_ENABLE_REG2Rs
#define INTC_INTR_ENABLE_REG2Rs ("INTC_INTR_ENABLE_REG2R")
#endif
#ifndef INTC_INTR_ENABLE_REG3Rs
#define INTC_INTR_ENABLE_REG3Rs ("INTC_INTR_ENABLE_REG3R")
#endif
#ifndef INTC_INTR_ENABLE_REG4Rs
#define INTC_INTR_ENABLE_REG4Rs ("INTC_INTR_ENABLE_REG4R")
#endif
#ifndef INTC_INTR_ENABLE_REG5Rs
#define INTC_INTR_ENABLE_REG5Rs ("INTC_INTR_ENABLE_REG5R")
#endif
#ifndef INTC_INTR_ENABLE_REG6Rs
#define INTC_INTR_ENABLE_REG6Rs ("INTC_INTR_ENABLE_REG6R")
#endif
#ifndef INTC_INTR_ENABLE_REG7Rs
#define INTC_INTR_ENABLE_REG7Rs ("INTC_INTR_ENABLE_REG7R")
#endif
#ifndef INTC_INTR_ENABLE_REGRs
#define INTC_INTR_ENABLE_REGRs ("INTC_INTR_ENABLE_REGR")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG0Rs
#define INTC_INTR_RAW_STATUS_REG0Rs ("INTC_INTR_RAW_STATUS_REG0R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG1Rs
#define INTC_INTR_RAW_STATUS_REG1Rs ("INTC_INTR_RAW_STATUS_REG1R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG2Rs
#define INTC_INTR_RAW_STATUS_REG2Rs ("INTC_INTR_RAW_STATUS_REG2R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG3Rs
#define INTC_INTR_RAW_STATUS_REG3Rs ("INTC_INTR_RAW_STATUS_REG3R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG4Rs
#define INTC_INTR_RAW_STATUS_REG4Rs ("INTC_INTR_RAW_STATUS_REG4R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG5Rs
#define INTC_INTR_RAW_STATUS_REG5Rs ("INTC_INTR_RAW_STATUS_REG5R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG6Rs
#define INTC_INTR_RAW_STATUS_REG6Rs ("INTC_INTR_RAW_STATUS_REG6R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG7Rs
#define INTC_INTR_RAW_STATUS_REG7Rs ("INTC_INTR_RAW_STATUS_REG7R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REGRs
#define INTC_INTR_RAW_STATUS_REGRs ("INTC_INTR_RAW_STATUS_REGR")
#endif
#ifndef INTC_INTR_STATUS_REG0Rs
#define INTC_INTR_STATUS_REG0Rs ("INTC_INTR_STATUS_REG0R")
#endif
#ifndef INTC_INTR_STATUS_REG1Rs
#define INTC_INTR_STATUS_REG1Rs ("INTC_INTR_STATUS_REG1R")
#endif
#ifndef INTC_INTR_STATUS_REG2Rs
#define INTC_INTR_STATUS_REG2Rs ("INTC_INTR_STATUS_REG2R")
#endif
#ifndef INTC_INTR_STATUS_REG3Rs
#define INTC_INTR_STATUS_REG3Rs ("INTC_INTR_STATUS_REG3R")
#endif
#ifndef INTC_INTR_STATUS_REG4Rs
#define INTC_INTR_STATUS_REG4Rs ("INTC_INTR_STATUS_REG4R")
#endif
#ifndef INTC_INTR_STATUS_REG5Rs
#define INTC_INTR_STATUS_REG5Rs ("INTC_INTR_STATUS_REG5R")
#endif
#ifndef INTC_INTR_STATUS_REG6Rs
#define INTC_INTR_STATUS_REG6Rs ("INTC_INTR_STATUS_REG6R")
#endif
#ifndef INTC_INTR_STATUS_REG7Rs
#define INTC_INTR_STATUS_REG7Rs ("INTC_INTR_STATUS_REG7R")
#endif
#ifndef INTC_INTR_STATUS_REGRs
#define INTC_INTR_STATUS_REGRs ("INTC_INTR_STATUS_REGR")
#endif
#ifndef INTERNALs
#define INTERNALs ("INTERNAL")
#endif
#ifndef INTERNAL_LOCAL_DISCRIMINATORs
#define INTERNAL_LOCAL_DISCRIMINATORs ("INTERNAL_LOCAL_DISCRIMINATOR")
#endif
#ifndef INTERNAL_LOCAL_DISCRIMINATOR_OPERs
#define INTERNAL_LOCAL_DISCRIMINATOR_OPERs ("INTERNAL_LOCAL_DISCRIMINATOR_OPER")
#endif
#ifndef INTERNAL_PMs
#define INTERNAL_PMs ("INTERNAL_PM")
#endif
#ifndef INTERVALs
#define INTERVALs ("INTERVAL")
#endif
#ifndef INTERVAL_SHIFTs
#define INTERVAL_SHIFTs ("INTERVAL_SHIFT")
#endif
#ifndef INTERVAL_SIZEs
#define INTERVAL_SIZEs ("INTERVAL_SIZE")
#endif
#ifndef INTER_FRAME_GAPs
#define INTER_FRAME_GAPs ("INTER_FRAME_GAP")
#endif
#ifndef INTER_FRAME_GAP_AUTOs
#define INTER_FRAME_GAP_AUTOs ("INTER_FRAME_GAP_AUTO")
#endif
#ifndef INTER_FRAME_GAP_BYTEs
#define INTER_FRAME_GAP_BYTEs ("INTER_FRAME_GAP_BYTE")
#endif
#ifndef INTER_FRAME_GAP_ENCAPs
#define INTER_FRAME_GAP_ENCAPs ("INTER_FRAME_GAP_ENCAP")
#endif
#ifndef INTER_FRAME_GAP_HIGIG2_BYTEs
#define INTER_FRAME_GAP_HIGIG2_BYTEs ("INTER_FRAME_GAP_HIGIG2_BYTE")
#endif
#ifndef INTER_FRAME_GAP_OPERs
#define INTER_FRAME_GAP_OPERs ("INTER_FRAME_GAP_OPER")
#endif
#ifndef INTER_PACKET_GAPs
#define INTER_PACKET_GAPs ("INTER_PACKET_GAP")
#endif
#ifndef INTF_EGRESSs
#define INTF_EGRESSs ("INTF_EGRESS")
#endif
#ifndef INTF_EGRESS_QUEUEs
#define INTF_EGRESS_QUEUEs ("INTF_EGRESS_QUEUE")
#endif
#ifndef INTF_INGRESSs
#define INTF_INGRESSs ("INTF_INGRESS")
#endif
#ifndef INTF_INGRESS_ERRORSs
#define INTF_INGRESS_ERRORSs ("INTF_INGRESS_ERRORS")
#endif
#ifndef INTF_METADATAs
#define INTF_METADATAs ("INTF_METADATA")
#endif
#ifndef INT_CNGs
#define INT_CNGs ("INT_CNG")
#endif
#ifndef INT_CN_MAPPING_PTRs
#define INT_CN_MAPPING_PTRs ("INT_CN_MAPPING_PTR")
#endif
#ifndef INT_ECN_CNGs
#define INT_ECN_CNGs ("INT_ECN_CNG")
#endif
#ifndef INT_PRIs
#define INT_PRIs ("INT_PRI")
#endif
#ifndef INT_PRI_MASKs
#define INT_PRI_MASKs ("INT_PRI_MASK")
#endif
#ifndef INUSE_ENTRIESs
#define INUSE_ENTRIESs ("INUSE_ENTRIES")
#endif
#ifndef INUSE_RAW_BUCKETSs
#define INUSE_RAW_BUCKETSs ("INUSE_RAW_BUCKETS")
#endif
#ifndef INVALIDs
#define INVALIDs ("INVALID")
#endif
#ifndef INVALID_DEST_PORT_PKTs
#define INVALID_DEST_PORT_PKTs ("INVALID_DEST_PORT_PKT")
#endif
#ifndef INVALID_ENUM_NAMEs
#define INVALID_ENUM_NAMEs ("INVALID_ENUM_NAME")
#endif
#ifndef INVALID_FIELDs
#define INVALID_FIELDs ("INVALID_FIELD")
#endif
#ifndef INVALID_INTERVALs
#define INVALID_INTERVALs ("INVALID_INTERVAL")
#endif
#ifndef INVALID_LTs
#define INVALID_LTs ("INVALID_LT")
#endif
#ifndef INVALID_MAX_EXPORT_LENGTHs
#define INVALID_MAX_EXPORT_LENGTHs ("INVALID_MAX_EXPORT_LENGTH")
#endif
#ifndef INVALID_NUM_SA_PER_SCs
#define INVALID_NUM_SA_PER_SCs ("INVALID_NUM_SA_PER_SC")
#endif
#ifndef INVALID_PACKET_LENGTHs
#define INVALID_PACKET_LENGTHs ("INVALID_PACKET_LENGTH")
#endif
#ifndef INVALID_PTs
#define INVALID_PTs ("INVALID_PT")
#endif
#ifndef INVALID_Q_NUMs
#define INVALID_Q_NUMs ("INVALID_Q_NUM")
#endif
#ifndef INVALID_SCAN_INTERVAL_USECSs
#define INVALID_SCAN_INTERVAL_USECSs ("INVALID_SCAN_INTERVAL_USECS")
#endif
#ifndef INVALID_VLAN_DROPs
#define INVALID_VLAN_DROPs ("INVALID_VLAN_DROP")
#endif
#ifndef IN_PORTs
#define IN_PORTs ("IN_PORT")
#endif
#ifndef IPARSER0_HFE_POLICY_TABLE_0Ms
#define IPARSER0_HFE_POLICY_TABLE_0Ms ("IPARSER0_HFE_POLICY_TABLE_0M")
#endif
#ifndef IPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLRs
#define IPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLRs ("IPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLR")
#endif
#ifndef IPARSER0_HFE_RAM_TM_CONTROLRs
#define IPARSER0_HFE_RAM_TM_CONTROLRs ("IPARSER0_HFE_RAM_TM_CONTROLR")
#endif
#ifndef IPARSER0_HME_INIT_CONTROLRs
#define IPARSER0_HME_INIT_CONTROLRs ("IPARSER0_HME_INIT_CONTROLR")
#endif
#ifndef IPARSER0_HME_INIT_PROFILEMs
#define IPARSER0_HME_INIT_PROFILEMs ("IPARSER0_HME_INIT_PROFILEM")
#endif
#ifndef IPARSER0_HME_RAM_TM_CONTROLRs
#define IPARSER0_HME_RAM_TM_CONTROLRs ("IPARSER0_HME_RAM_TM_CONTROLR")
#endif
#ifndef IPARSER0_HME_STAGE0_CONFIGRs
#define IPARSER0_HME_STAGE0_CONFIGRs ("IPARSER0_HME_STAGE0_CONFIGR")
#endif
#ifndef IPARSER0_HME_STAGE0_POLICY_FLOPMs
#define IPARSER0_HME_STAGE0_POLICY_FLOPMs ("IPARSER0_HME_STAGE0_POLICY_FLOPM")
#endif
#ifndef IPARSER0_HME_STAGE0_TCAM_CAM_TM_CONTROLRs
#define IPARSER0_HME_STAGE0_TCAM_CAM_TM_CONTROLRs ("IPARSER0_HME_STAGE0_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPARSER0_HME_STAGE0_TCAM_DATA_ONLYMs
#define IPARSER0_HME_STAGE0_TCAM_DATA_ONLYMs ("IPARSER0_HME_STAGE0_TCAM_DATA_ONLYM")
#endif
#ifndef IPARSER0_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPARSER0_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLRs ("IPARSER0_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER0_HME_STAGE0_TCAM_ONLYMs
#define IPARSER0_HME_STAGE0_TCAM_ONLYMs ("IPARSER0_HME_STAGE0_TCAM_ONLYM")
#endif
#ifndef IPARSER0_HME_STAGE0_TCAM_ONLY_SER_CONTROLRs
#define IPARSER0_HME_STAGE0_TCAM_ONLY_SER_CONTROLRs ("IPARSER0_HME_STAGE0_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSRs ("IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IPARSER1_HFE_POLICY_TABLE_0Ms
#define IPARSER1_HFE_POLICY_TABLE_0Ms ("IPARSER1_HFE_POLICY_TABLE_0M")
#endif
#ifndef IPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLRs
#define IPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLRs ("IPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLR")
#endif
#ifndef IPARSER1_HFE_POLICY_TABLE_1Ms
#define IPARSER1_HFE_POLICY_TABLE_1Ms ("IPARSER1_HFE_POLICY_TABLE_1M")
#endif
#ifndef IPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLRs
#define IPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLRs ("IPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLR")
#endif
#ifndef IPARSER1_HFE_POLICY_TABLE_2Ms
#define IPARSER1_HFE_POLICY_TABLE_2Ms ("IPARSER1_HFE_POLICY_TABLE_2M")
#endif
#ifndef IPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLRs
#define IPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLRs ("IPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLR")
#endif
#ifndef IPARSER1_HFE_POLICY_TABLE_3Ms
#define IPARSER1_HFE_POLICY_TABLE_3Ms ("IPARSER1_HFE_POLICY_TABLE_3M")
#endif
#ifndef IPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLRs
#define IPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLRs ("IPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLR")
#endif
#ifndef IPARSER1_HFE_POLICY_TABLE_4Ms
#define IPARSER1_HFE_POLICY_TABLE_4Ms ("IPARSER1_HFE_POLICY_TABLE_4M")
#endif
#ifndef IPARSER1_HFE_POLICY_TABLE_4_SER_CONTROLRs
#define IPARSER1_HFE_POLICY_TABLE_4_SER_CONTROLRs ("IPARSER1_HFE_POLICY_TABLE_4_SER_CONTROLR")
#endif
#ifndef IPARSER1_HFE_POLICY_TABLE_5Ms
#define IPARSER1_HFE_POLICY_TABLE_5Ms ("IPARSER1_HFE_POLICY_TABLE_5M")
#endif
#ifndef IPARSER1_HFE_POLICY_TABLE_5_SER_CONTROLRs
#define IPARSER1_HFE_POLICY_TABLE_5_SER_CONTROLRs ("IPARSER1_HFE_POLICY_TABLE_5_SER_CONTROLR")
#endif
#ifndef IPARSER1_HFE_RAM_TM_CONTROLRs
#define IPARSER1_HFE_RAM_TM_CONTROLRs ("IPARSER1_HFE_RAM_TM_CONTROLR")
#endif
#ifndef IPARSER1_HME_INIT_CONTROLRs
#define IPARSER1_HME_INIT_CONTROLRs ("IPARSER1_HME_INIT_CONTROLR")
#endif
#ifndef IPARSER1_HME_INIT_PROFILEMs
#define IPARSER1_HME_INIT_PROFILEMs ("IPARSER1_HME_INIT_PROFILEM")
#endif
#ifndef IPARSER1_HME_RAM_TM_CONTROLRs
#define IPARSER1_HME_RAM_TM_CONTROLRs ("IPARSER1_HME_RAM_TM_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE0_CONFIGRs
#define IPARSER1_HME_STAGE0_CONFIGRs ("IPARSER1_HME_STAGE0_CONFIGR")
#endif
#ifndef IPARSER1_HME_STAGE0_KEY_VALID_BYTES_CHECKMs
#define IPARSER1_HME_STAGE0_KEY_VALID_BYTES_CHECKMs ("IPARSER1_HME_STAGE0_KEY_VALID_BYTES_CHECKM")
#endif
#ifndef IPARSER1_HME_STAGE0_POLICY_FLOPMs
#define IPARSER1_HME_STAGE0_POLICY_FLOPMs ("IPARSER1_HME_STAGE0_POLICY_FLOPM")
#endif
#ifndef IPARSER1_HME_STAGE0_TCAM_CAM_TM_CONTROLRs
#define IPARSER1_HME_STAGE0_TCAM_CAM_TM_CONTROLRs ("IPARSER1_HME_STAGE0_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE0_TCAM_DATA_ONLYMs
#define IPARSER1_HME_STAGE0_TCAM_DATA_ONLYMs ("IPARSER1_HME_STAGE0_TCAM_DATA_ONLYM")
#endif
#ifndef IPARSER1_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPARSER1_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLRs ("IPARSER1_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE0_TCAM_ONLYMs
#define IPARSER1_HME_STAGE0_TCAM_ONLYMs ("IPARSER1_HME_STAGE0_TCAM_ONLYM")
#endif
#ifndef IPARSER1_HME_STAGE0_TCAM_ONLY_SER_CONTROLRs
#define IPARSER1_HME_STAGE0_TCAM_ONLY_SER_CONTROLRs ("IPARSER1_HME_STAGE0_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE1_CONFIGRs
#define IPARSER1_HME_STAGE1_CONFIGRs ("IPARSER1_HME_STAGE1_CONFIGR")
#endif
#ifndef IPARSER1_HME_STAGE1_KEY_VALID_BYTES_CHECKMs
#define IPARSER1_HME_STAGE1_KEY_VALID_BYTES_CHECKMs ("IPARSER1_HME_STAGE1_KEY_VALID_BYTES_CHECKM")
#endif
#ifndef IPARSER1_HME_STAGE1_POLICY_FLOPMs
#define IPARSER1_HME_STAGE1_POLICY_FLOPMs ("IPARSER1_HME_STAGE1_POLICY_FLOPM")
#endif
#ifndef IPARSER1_HME_STAGE1_TCAM_CAM_TM_CONTROLRs
#define IPARSER1_HME_STAGE1_TCAM_CAM_TM_CONTROLRs ("IPARSER1_HME_STAGE1_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE1_TCAM_DATA_ONLYMs
#define IPARSER1_HME_STAGE1_TCAM_DATA_ONLYMs ("IPARSER1_HME_STAGE1_TCAM_DATA_ONLYM")
#endif
#ifndef IPARSER1_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPARSER1_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLRs ("IPARSER1_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE1_TCAM_ONLYMs
#define IPARSER1_HME_STAGE1_TCAM_ONLYMs ("IPARSER1_HME_STAGE1_TCAM_ONLYM")
#endif
#ifndef IPARSER1_HME_STAGE1_TCAM_ONLY_SER_CONTROLRs
#define IPARSER1_HME_STAGE1_TCAM_ONLY_SER_CONTROLRs ("IPARSER1_HME_STAGE1_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE2_CONFIGRs
#define IPARSER1_HME_STAGE2_CONFIGRs ("IPARSER1_HME_STAGE2_CONFIGR")
#endif
#ifndef IPARSER1_HME_STAGE2_KEY_VALID_BYTES_CHECKMs
#define IPARSER1_HME_STAGE2_KEY_VALID_BYTES_CHECKMs ("IPARSER1_HME_STAGE2_KEY_VALID_BYTES_CHECKM")
#endif
#ifndef IPARSER1_HME_STAGE2_POLICY_FLOPMs
#define IPARSER1_HME_STAGE2_POLICY_FLOPMs ("IPARSER1_HME_STAGE2_POLICY_FLOPM")
#endif
#ifndef IPARSER1_HME_STAGE2_TCAM_CAM_TM_CONTROLRs
#define IPARSER1_HME_STAGE2_TCAM_CAM_TM_CONTROLRs ("IPARSER1_HME_STAGE2_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE2_TCAM_DATA_ONLYMs
#define IPARSER1_HME_STAGE2_TCAM_DATA_ONLYMs ("IPARSER1_HME_STAGE2_TCAM_DATA_ONLYM")
#endif
#ifndef IPARSER1_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPARSER1_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLRs ("IPARSER1_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE2_TCAM_ONLYMs
#define IPARSER1_HME_STAGE2_TCAM_ONLYMs ("IPARSER1_HME_STAGE2_TCAM_ONLYM")
#endif
#ifndef IPARSER1_HME_STAGE2_TCAM_ONLY_SER_CONTROLRs
#define IPARSER1_HME_STAGE2_TCAM_ONLY_SER_CONTROLRs ("IPARSER1_HME_STAGE2_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE3_CONFIGRs
#define IPARSER1_HME_STAGE3_CONFIGRs ("IPARSER1_HME_STAGE3_CONFIGR")
#endif
#ifndef IPARSER1_HME_STAGE3_KEY_VALID_BYTES_CHECKMs
#define IPARSER1_HME_STAGE3_KEY_VALID_BYTES_CHECKMs ("IPARSER1_HME_STAGE3_KEY_VALID_BYTES_CHECKM")
#endif
#ifndef IPARSER1_HME_STAGE3_POLICY_FLOPMs
#define IPARSER1_HME_STAGE3_POLICY_FLOPMs ("IPARSER1_HME_STAGE3_POLICY_FLOPM")
#endif
#ifndef IPARSER1_HME_STAGE3_TCAM_CAM_TM_CONTROLRs
#define IPARSER1_HME_STAGE3_TCAM_CAM_TM_CONTROLRs ("IPARSER1_HME_STAGE3_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE3_TCAM_DATA_ONLYMs
#define IPARSER1_HME_STAGE3_TCAM_DATA_ONLYMs ("IPARSER1_HME_STAGE3_TCAM_DATA_ONLYM")
#endif
#ifndef IPARSER1_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPARSER1_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLRs ("IPARSER1_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE3_TCAM_ONLYMs
#define IPARSER1_HME_STAGE3_TCAM_ONLYMs ("IPARSER1_HME_STAGE3_TCAM_ONLYM")
#endif
#ifndef IPARSER1_HME_STAGE3_TCAM_ONLY_SER_CONTROLRs
#define IPARSER1_HME_STAGE3_TCAM_ONLY_SER_CONTROLRs ("IPARSER1_HME_STAGE3_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE4_CONFIGRs
#define IPARSER1_HME_STAGE4_CONFIGRs ("IPARSER1_HME_STAGE4_CONFIGR")
#endif
#ifndef IPARSER1_HME_STAGE4_KEY_VALID_BYTES_CHECKMs
#define IPARSER1_HME_STAGE4_KEY_VALID_BYTES_CHECKMs ("IPARSER1_HME_STAGE4_KEY_VALID_BYTES_CHECKM")
#endif
#ifndef IPARSER1_HME_STAGE4_POLICY_FLOPMs
#define IPARSER1_HME_STAGE4_POLICY_FLOPMs ("IPARSER1_HME_STAGE4_POLICY_FLOPM")
#endif
#ifndef IPARSER1_HME_STAGE4_TCAM_CAM_TM_CONTROLRs
#define IPARSER1_HME_STAGE4_TCAM_CAM_TM_CONTROLRs ("IPARSER1_HME_STAGE4_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE4_TCAM_DATA_ONLYMs
#define IPARSER1_HME_STAGE4_TCAM_DATA_ONLYMs ("IPARSER1_HME_STAGE4_TCAM_DATA_ONLYM")
#endif
#ifndef IPARSER1_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPARSER1_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLRs ("IPARSER1_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE4_TCAM_ONLYMs
#define IPARSER1_HME_STAGE4_TCAM_ONLYMs ("IPARSER1_HME_STAGE4_TCAM_ONLYM")
#endif
#ifndef IPARSER1_HME_STAGE4_TCAM_ONLY_SER_CONTROLRs
#define IPARSER1_HME_STAGE4_TCAM_ONLY_SER_CONTROLRs ("IPARSER1_HME_STAGE4_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE5_CONFIGRs
#define IPARSER1_HME_STAGE5_CONFIGRs ("IPARSER1_HME_STAGE5_CONFIGR")
#endif
#ifndef IPARSER1_HME_STAGE5_KEY_VALID_BYTES_CHECKMs
#define IPARSER1_HME_STAGE5_KEY_VALID_BYTES_CHECKMs ("IPARSER1_HME_STAGE5_KEY_VALID_BYTES_CHECKM")
#endif
#ifndef IPARSER1_HME_STAGE5_POLICY_FLOPMs
#define IPARSER1_HME_STAGE5_POLICY_FLOPMs ("IPARSER1_HME_STAGE5_POLICY_FLOPM")
#endif
#ifndef IPARSER1_HME_STAGE5_TCAM_CAM_TM_CONTROLRs
#define IPARSER1_HME_STAGE5_TCAM_CAM_TM_CONTROLRs ("IPARSER1_HME_STAGE5_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE5_TCAM_DATA_ONLYMs
#define IPARSER1_HME_STAGE5_TCAM_DATA_ONLYMs ("IPARSER1_HME_STAGE5_TCAM_DATA_ONLYM")
#endif
#ifndef IPARSER1_HME_STAGE5_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPARSER1_HME_STAGE5_TCAM_DATA_ONLY_SER_CONTROLRs ("IPARSER1_HME_STAGE5_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER1_HME_STAGE5_TCAM_ONLYMs
#define IPARSER1_HME_STAGE5_TCAM_ONLYMs ("IPARSER1_HME_STAGE5_TCAM_ONLYM")
#endif
#ifndef IPARSER1_HME_STAGE5_TCAM_ONLY_SER_CONTROLRs
#define IPARSER1_HME_STAGE5_TCAM_ONLY_SER_CONTROLRs ("IPARSER1_HME_STAGE5_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSRs ("IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IPARSER2_HFE_POLICY_TABLE_0Ms
#define IPARSER2_HFE_POLICY_TABLE_0Ms ("IPARSER2_HFE_POLICY_TABLE_0M")
#endif
#ifndef IPARSER2_HFE_POLICY_TABLE_0_SER_CONTROLRs
#define IPARSER2_HFE_POLICY_TABLE_0_SER_CONTROLRs ("IPARSER2_HFE_POLICY_TABLE_0_SER_CONTROLR")
#endif
#ifndef IPARSER2_HFE_POLICY_TABLE_1Ms
#define IPARSER2_HFE_POLICY_TABLE_1Ms ("IPARSER2_HFE_POLICY_TABLE_1M")
#endif
#ifndef IPARSER2_HFE_POLICY_TABLE_1_SER_CONTROLRs
#define IPARSER2_HFE_POLICY_TABLE_1_SER_CONTROLRs ("IPARSER2_HFE_POLICY_TABLE_1_SER_CONTROLR")
#endif
#ifndef IPARSER2_HFE_POLICY_TABLE_2Ms
#define IPARSER2_HFE_POLICY_TABLE_2Ms ("IPARSER2_HFE_POLICY_TABLE_2M")
#endif
#ifndef IPARSER2_HFE_POLICY_TABLE_2_SER_CONTROLRs
#define IPARSER2_HFE_POLICY_TABLE_2_SER_CONTROLRs ("IPARSER2_HFE_POLICY_TABLE_2_SER_CONTROLR")
#endif
#ifndef IPARSER2_HFE_POLICY_TABLE_3Ms
#define IPARSER2_HFE_POLICY_TABLE_3Ms ("IPARSER2_HFE_POLICY_TABLE_3M")
#endif
#ifndef IPARSER2_HFE_POLICY_TABLE_3_SER_CONTROLRs
#define IPARSER2_HFE_POLICY_TABLE_3_SER_CONTROLRs ("IPARSER2_HFE_POLICY_TABLE_3_SER_CONTROLR")
#endif
#ifndef IPARSER2_HFE_POLICY_TABLE_4Ms
#define IPARSER2_HFE_POLICY_TABLE_4Ms ("IPARSER2_HFE_POLICY_TABLE_4M")
#endif
#ifndef IPARSER2_HFE_POLICY_TABLE_4_SER_CONTROLRs
#define IPARSER2_HFE_POLICY_TABLE_4_SER_CONTROLRs ("IPARSER2_HFE_POLICY_TABLE_4_SER_CONTROLR")
#endif
#ifndef IPARSER2_HFE_RAM_TM_CONTROLRs
#define IPARSER2_HFE_RAM_TM_CONTROLRs ("IPARSER2_HFE_RAM_TM_CONTROLR")
#endif
#ifndef IPARSER2_HME_INIT_CONTROLRs
#define IPARSER2_HME_INIT_CONTROLRs ("IPARSER2_HME_INIT_CONTROLR")
#endif
#ifndef IPARSER2_HME_INIT_PROFILEMs
#define IPARSER2_HME_INIT_PROFILEMs ("IPARSER2_HME_INIT_PROFILEM")
#endif
#ifndef IPARSER2_HME_RAM_TM_CONTROLRs
#define IPARSER2_HME_RAM_TM_CONTROLRs ("IPARSER2_HME_RAM_TM_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE0_CONFIGRs
#define IPARSER2_HME_STAGE0_CONFIGRs ("IPARSER2_HME_STAGE0_CONFIGR")
#endif
#ifndef IPARSER2_HME_STAGE0_KEY_VALID_BYTES_CHECKMs
#define IPARSER2_HME_STAGE0_KEY_VALID_BYTES_CHECKMs ("IPARSER2_HME_STAGE0_KEY_VALID_BYTES_CHECKM")
#endif
#ifndef IPARSER2_HME_STAGE0_POLICY_FLOPMs
#define IPARSER2_HME_STAGE0_POLICY_FLOPMs ("IPARSER2_HME_STAGE0_POLICY_FLOPM")
#endif
#ifndef IPARSER2_HME_STAGE0_TCAM_CAM_TM_CONTROLRs
#define IPARSER2_HME_STAGE0_TCAM_CAM_TM_CONTROLRs ("IPARSER2_HME_STAGE0_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE0_TCAM_DATA_ONLYMs
#define IPARSER2_HME_STAGE0_TCAM_DATA_ONLYMs ("IPARSER2_HME_STAGE0_TCAM_DATA_ONLYM")
#endif
#ifndef IPARSER2_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPARSER2_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLRs ("IPARSER2_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE0_TCAM_ONLYMs
#define IPARSER2_HME_STAGE0_TCAM_ONLYMs ("IPARSER2_HME_STAGE0_TCAM_ONLYM")
#endif
#ifndef IPARSER2_HME_STAGE0_TCAM_ONLY_SER_CONTROLRs
#define IPARSER2_HME_STAGE0_TCAM_ONLY_SER_CONTROLRs ("IPARSER2_HME_STAGE0_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE1_CONFIGRs
#define IPARSER2_HME_STAGE1_CONFIGRs ("IPARSER2_HME_STAGE1_CONFIGR")
#endif
#ifndef IPARSER2_HME_STAGE1_KEY_VALID_BYTES_CHECKMs
#define IPARSER2_HME_STAGE1_KEY_VALID_BYTES_CHECKMs ("IPARSER2_HME_STAGE1_KEY_VALID_BYTES_CHECKM")
#endif
#ifndef IPARSER2_HME_STAGE1_POLICY_FLOPMs
#define IPARSER2_HME_STAGE1_POLICY_FLOPMs ("IPARSER2_HME_STAGE1_POLICY_FLOPM")
#endif
#ifndef IPARSER2_HME_STAGE1_TCAM_CAM_TM_CONTROLRs
#define IPARSER2_HME_STAGE1_TCAM_CAM_TM_CONTROLRs ("IPARSER2_HME_STAGE1_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE1_TCAM_DATA_ONLYMs
#define IPARSER2_HME_STAGE1_TCAM_DATA_ONLYMs ("IPARSER2_HME_STAGE1_TCAM_DATA_ONLYM")
#endif
#ifndef IPARSER2_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPARSER2_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLRs ("IPARSER2_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE1_TCAM_ONLYMs
#define IPARSER2_HME_STAGE1_TCAM_ONLYMs ("IPARSER2_HME_STAGE1_TCAM_ONLYM")
#endif
#ifndef IPARSER2_HME_STAGE1_TCAM_ONLY_SER_CONTROLRs
#define IPARSER2_HME_STAGE1_TCAM_ONLY_SER_CONTROLRs ("IPARSER2_HME_STAGE1_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE2_CONFIGRs
#define IPARSER2_HME_STAGE2_CONFIGRs ("IPARSER2_HME_STAGE2_CONFIGR")
#endif
#ifndef IPARSER2_HME_STAGE2_KEY_VALID_BYTES_CHECKMs
#define IPARSER2_HME_STAGE2_KEY_VALID_BYTES_CHECKMs ("IPARSER2_HME_STAGE2_KEY_VALID_BYTES_CHECKM")
#endif
#ifndef IPARSER2_HME_STAGE2_POLICY_FLOPMs
#define IPARSER2_HME_STAGE2_POLICY_FLOPMs ("IPARSER2_HME_STAGE2_POLICY_FLOPM")
#endif
#ifndef IPARSER2_HME_STAGE2_TCAM_CAM_TM_CONTROLRs
#define IPARSER2_HME_STAGE2_TCAM_CAM_TM_CONTROLRs ("IPARSER2_HME_STAGE2_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE2_TCAM_DATA_ONLYMs
#define IPARSER2_HME_STAGE2_TCAM_DATA_ONLYMs ("IPARSER2_HME_STAGE2_TCAM_DATA_ONLYM")
#endif
#ifndef IPARSER2_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPARSER2_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLRs ("IPARSER2_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE2_TCAM_ONLYMs
#define IPARSER2_HME_STAGE2_TCAM_ONLYMs ("IPARSER2_HME_STAGE2_TCAM_ONLYM")
#endif
#ifndef IPARSER2_HME_STAGE2_TCAM_ONLY_SER_CONTROLRs
#define IPARSER2_HME_STAGE2_TCAM_ONLY_SER_CONTROLRs ("IPARSER2_HME_STAGE2_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE3_CONFIGRs
#define IPARSER2_HME_STAGE3_CONFIGRs ("IPARSER2_HME_STAGE3_CONFIGR")
#endif
#ifndef IPARSER2_HME_STAGE3_KEY_VALID_BYTES_CHECKMs
#define IPARSER2_HME_STAGE3_KEY_VALID_BYTES_CHECKMs ("IPARSER2_HME_STAGE3_KEY_VALID_BYTES_CHECKM")
#endif
#ifndef IPARSER2_HME_STAGE3_POLICY_FLOPMs
#define IPARSER2_HME_STAGE3_POLICY_FLOPMs ("IPARSER2_HME_STAGE3_POLICY_FLOPM")
#endif
#ifndef IPARSER2_HME_STAGE3_TCAM_CAM_TM_CONTROLRs
#define IPARSER2_HME_STAGE3_TCAM_CAM_TM_CONTROLRs ("IPARSER2_HME_STAGE3_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE3_TCAM_DATA_ONLYMs
#define IPARSER2_HME_STAGE3_TCAM_DATA_ONLYMs ("IPARSER2_HME_STAGE3_TCAM_DATA_ONLYM")
#endif
#ifndef IPARSER2_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPARSER2_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLRs ("IPARSER2_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE3_TCAM_ONLYMs
#define IPARSER2_HME_STAGE3_TCAM_ONLYMs ("IPARSER2_HME_STAGE3_TCAM_ONLYM")
#endif
#ifndef IPARSER2_HME_STAGE3_TCAM_ONLY_SER_CONTROLRs
#define IPARSER2_HME_STAGE3_TCAM_ONLY_SER_CONTROLRs ("IPARSER2_HME_STAGE3_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE4_CONFIGRs
#define IPARSER2_HME_STAGE4_CONFIGRs ("IPARSER2_HME_STAGE4_CONFIGR")
#endif
#ifndef IPARSER2_HME_STAGE4_KEY_VALID_BYTES_CHECKMs
#define IPARSER2_HME_STAGE4_KEY_VALID_BYTES_CHECKMs ("IPARSER2_HME_STAGE4_KEY_VALID_BYTES_CHECKM")
#endif
#ifndef IPARSER2_HME_STAGE4_POLICY_FLOPMs
#define IPARSER2_HME_STAGE4_POLICY_FLOPMs ("IPARSER2_HME_STAGE4_POLICY_FLOPM")
#endif
#ifndef IPARSER2_HME_STAGE4_TCAM_CAM_TM_CONTROLRs
#define IPARSER2_HME_STAGE4_TCAM_CAM_TM_CONTROLRs ("IPARSER2_HME_STAGE4_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE4_TCAM_DATA_ONLYMs
#define IPARSER2_HME_STAGE4_TCAM_DATA_ONLYMs ("IPARSER2_HME_STAGE4_TCAM_DATA_ONLYM")
#endif
#ifndef IPARSER2_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPARSER2_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLRs ("IPARSER2_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER2_HME_STAGE4_TCAM_ONLYMs
#define IPARSER2_HME_STAGE4_TCAM_ONLYMs ("IPARSER2_HME_STAGE4_TCAM_ONLYM")
#endif
#ifndef IPARSER2_HME_STAGE4_TCAM_ONLY_SER_CONTROLRs
#define IPARSER2_HME_STAGE4_TCAM_ONLY_SER_CONTROLRs ("IPARSER2_HME_STAGE4_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSRs ("IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_CONFIGRs
#define IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_CONFIGRs ("IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_CONFIGR")
#endif
#ifndef IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_DEBUGRs
#define IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_DEBUGRs ("IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_DEBUGR")
#endif
#ifndef IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_STATUSRs
#define IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_STATUSRs ("IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_STATUSR")
#endif
#ifndef IPFIXs
#define IPFIXs ("IPFIX")
#endif
#ifndef IPFIX_ENTERPRISE_NUMBERs
#define IPFIX_ENTERPRISE_NUMBERs ("IPFIX_ENTERPRISE_NUMBER")
#endif
#ifndef IPFIX_VERSIONs
#define IPFIX_VERSIONs ("IPFIX_VERSION")
#endif
#ifndef IPMC_ROUTE_SAME_VLANs
#define IPMC_ROUTE_SAME_VLANs ("IPMC_ROUTE_SAME_VLAN")
#endif
#ifndef IPMC_RSVD_PROTOCOLs
#define IPMC_RSVD_PROTOCOLs ("IPMC_RSVD_PROTOCOL")
#endif
#ifndef IPMC_RSVD_PROTOCOL_MASKs
#define IPMC_RSVD_PROTOCOL_MASKs ("IPMC_RSVD_PROTOCOL_MASK")
#endif
#ifndef IPMC_USE_L3_IIFs
#define IPMC_USE_L3_IIFs ("IPMC_USE_L3_IIF")
#endif
#ifndef IPOST_CPU_COS_BITP_PROFILEMs
#define IPOST_CPU_COS_BITP_PROFILEMs ("IPOST_CPU_COS_BITP_PROFILEM")
#endif
#ifndef IPOST_CPU_COS_BOTP_PROFILEMs
#define IPOST_CPU_COS_BOTP_PROFILEMs ("IPOST_CPU_COS_BOTP_PROFILEM")
#endif
#ifndef IPOST_CPU_COS_CPU_COS_MAP_TCAM_CAM_TM_CONTROLRs
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_CAM_TM_CONTROLRs ("IPOST_CPU_COS_CPU_COS_MAP_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLYMs
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLYMs ("IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLYM")
#endif
#ifndef IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLY_SER_CONTROLRs ("IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLYMs
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLYMs ("IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLYM")
#endif
#ifndef IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLY_SER_CONTROLRs
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLY_SER_CONTROLRs ("IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPOST_CPU_COS_CTRL_PRE_SELMs
#define IPOST_CPU_COS_CTRL_PRE_SELMs ("IPOST_CPU_COS_CTRL_PRE_SELM")
#endif
#ifndef IPOST_CPU_COS_RAM_TM_CONTROLRs
#define IPOST_CPU_COS_RAM_TM_CONTROLRs ("IPOST_CPU_COS_RAM_TM_CONTROLR")
#endif
#ifndef IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSRs ("IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IPOST_LAG_AUX_BOTP_PROFILEMs
#define IPOST_LAG_AUX_BOTP_PROFILEMs ("IPOST_LAG_AUX_BOTP_PROFILEM")
#endif
#ifndef IPOST_LAG_BITP_PROFILEMs
#define IPOST_LAG_BITP_PROFILEMs ("IPOST_LAG_BITP_PROFILEM")
#endif
#ifndef IPOST_LAG_BOTP_PROFILEMs
#define IPOST_LAG_BOTP_PROFILEMs ("IPOST_LAG_BOTP_PROFILEM")
#endif
#ifndef IPOST_LAG_CONFIG_PROFILEMs
#define IPOST_LAG_CONFIG_PROFILEMs ("IPOST_LAG_CONFIG_PROFILEM")
#endif
#ifndef IPOST_LAG_CTRL_PRE_SELMs
#define IPOST_LAG_CTRL_PRE_SELMs ("IPOST_LAG_CTRL_PRE_SELM")
#endif
#ifndef IPOST_LAG_DLB_SHUFFLE_DEBUG_0Rs
#define IPOST_LAG_DLB_SHUFFLE_DEBUG_0Rs ("IPOST_LAG_DLB_SHUFFLE_DEBUG_0R")
#endif
#ifndef IPOST_LAG_DLB_SHUFFLE_TABLE_0Ms
#define IPOST_LAG_DLB_SHUFFLE_TABLE_0Ms ("IPOST_LAG_DLB_SHUFFLE_TABLE_0M")
#endif
#ifndef IPOST_LAG_DLB_SHUFFLE_TABLE_0_SER_CONTROLRs
#define IPOST_LAG_DLB_SHUFFLE_TABLE_0_SER_CONTROLRs ("IPOST_LAG_DLB_SHUFFLE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_DLB_SHUFFLE_TABLE_1Ms
#define IPOST_LAG_DLB_SHUFFLE_TABLE_1Ms ("IPOST_LAG_DLB_SHUFFLE_TABLE_1M")
#endif
#ifndef IPOST_LAG_DLB_SHUFFLE_TABLE_1_SER_CONTROLRs
#define IPOST_LAG_DLB_SHUFFLE_TABLE_1_SER_CONTROLRs ("IPOST_LAG_DLB_SHUFFLE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_ENTROPY_LABEL_SHUFFLE_DEBUG_0Rs
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_DEBUG_0Rs ("IPOST_LAG_ENTROPY_LABEL_SHUFFLE_DEBUG_0R")
#endif
#ifndef IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0Ms
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0Ms ("IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0M")
#endif
#ifndef IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0_SER_CONTROLRs
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0_SER_CONTROLRs ("IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1Ms
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1Ms ("IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1M")
#endif
#ifndef IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1_SER_CONTROLRs
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1_SER_CONTROLRs ("IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_FAILOVER_SHUFFLE_DEBUG_0Rs
#define IPOST_LAG_FAILOVER_SHUFFLE_DEBUG_0Rs ("IPOST_LAG_FAILOVER_SHUFFLE_DEBUG_0R")
#endif
#ifndef IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0Ms
#define IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0Ms ("IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0M")
#endif
#ifndef IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLRs
#define IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLRs ("IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1Ms
#define IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1Ms ("IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1M")
#endif
#ifndef IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLRs
#define IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLRs ("IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_L2OIFMs
#define IPOST_LAG_L2OIFMs ("IPOST_LAG_L2OIFM")
#endif
#ifndef IPOST_LAG_L2OIF_SER_CONTROLRs
#define IPOST_LAG_L2OIF_SER_CONTROLRs ("IPOST_LAG_L2OIF_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_LAG_BITMAPMs
#define IPOST_LAG_LAG_BITMAPMs ("IPOST_LAG_LAG_BITMAPM")
#endif
#ifndef IPOST_LAG_LAG_BITMAP_SER_CONTROLRs
#define IPOST_LAG_LAG_BITMAP_SER_CONTROLRs ("IPOST_LAG_LAG_BITMAP_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_LAG_GROUPMs
#define IPOST_LAG_LAG_GROUPMs ("IPOST_LAG_LAG_GROUPM")
#endif
#ifndef IPOST_LAG_LAG_GROUP_SER_CONTROLRs
#define IPOST_LAG_LAG_GROUP_SER_CONTROLRs ("IPOST_LAG_LAG_GROUP_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_LAG_MEMBERMs
#define IPOST_LAG_LAG_MEMBERMs ("IPOST_LAG_LAG_MEMBERM")
#endif
#ifndef IPOST_LAG_LAG_MEMBER_SER_CONTROLRs
#define IPOST_LAG_LAG_MEMBER_SER_CONTROLRs ("IPOST_LAG_LAG_MEMBER_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_LAG_SHUFFLE_DEBUG_0Rs
#define IPOST_LAG_LAG_SHUFFLE_DEBUG_0Rs ("IPOST_LAG_LAG_SHUFFLE_DEBUG_0R")
#endif
#ifndef IPOST_LAG_LAG_SHUFFLE_TABLE_0Ms
#define IPOST_LAG_LAG_SHUFFLE_TABLE_0Ms ("IPOST_LAG_LAG_SHUFFLE_TABLE_0M")
#endif
#ifndef IPOST_LAG_LAG_SHUFFLE_TABLE_0_SER_CONTROLRs
#define IPOST_LAG_LAG_SHUFFLE_TABLE_0_SER_CONTROLRs ("IPOST_LAG_LAG_SHUFFLE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_LAG_SHUFFLE_TABLE_1Ms
#define IPOST_LAG_LAG_SHUFFLE_TABLE_1Ms ("IPOST_LAG_LAG_SHUFFLE_TABLE_1M")
#endif
#ifndef IPOST_LAG_LAG_SHUFFLE_TABLE_1_SER_CONTROLRs
#define IPOST_LAG_LAG_SHUFFLE_TABLE_1_SER_CONTROLRs ("IPOST_LAG_LAG_SHUFFLE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_LINK_STATUSMs
#define IPOST_LAG_LINK_STATUSMs ("IPOST_LAG_LINK_STATUSM")
#endif
#ifndef IPOST_LAG_LINK_STATUS_HW_CTRLRs
#define IPOST_LAG_LINK_STATUS_HW_CTRLRs ("IPOST_LAG_LINK_STATUS_HW_CTRLR")
#endif
#ifndef IPOST_LAG_LOOPBACK_PORT_BMP_0Ms
#define IPOST_LAG_LOOPBACK_PORT_BMP_0Ms ("IPOST_LAG_LOOPBACK_PORT_BMP_0M")
#endif
#ifndef IPOST_LAG_NONUCAST_LAG_BLOCK_MASKMs
#define IPOST_LAG_NONUCAST_LAG_BLOCK_MASKMs ("IPOST_LAG_NONUCAST_LAG_BLOCK_MASKM")
#endif
#ifndef IPOST_LAG_NONUCAST_LAG_BLOCK_MASK_SER_CONTROLRs
#define IPOST_LAG_NONUCAST_LAG_BLOCK_MASK_SER_CONTROLRs ("IPOST_LAG_NONUCAST_LAG_BLOCK_MASK_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_NONUCAST_LAG_SHUFFLE_DEBUG_0Rs
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_DEBUG_0Rs ("IPOST_LAG_NONUCAST_LAG_SHUFFLE_DEBUG_0R")
#endif
#ifndef IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0Ms
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0Ms ("IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0M")
#endif
#ifndef IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0_SER_CONTROLRs
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0_SER_CONTROLRs ("IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1Ms
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1Ms ("IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1M")
#endif
#ifndef IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1_SER_CONTROLRs
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1_SER_CONTROLRs ("IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_PORT_AND_LAG_FAILOVERMs
#define IPOST_LAG_PORT_AND_LAG_FAILOVERMs ("IPOST_LAG_PORT_AND_LAG_FAILOVERM")
#endif
#ifndef IPOST_LAG_PORT_AND_LAG_FAILOVER_SER_CONTROLRs
#define IPOST_LAG_PORT_AND_LAG_FAILOVER_SER_CONTROLRs ("IPOST_LAG_PORT_AND_LAG_FAILOVER_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_RAM_TM_CONTROLRs
#define IPOST_LAG_RAM_TM_CONTROLRs ("IPOST_LAG_RAM_TM_CONTROLR")
#endif
#ifndef IPOST_LAG_RAND_NUM_CTRL_0Rs
#define IPOST_LAG_RAND_NUM_CTRL_0Rs ("IPOST_LAG_RAND_NUM_CTRL_0R")
#endif
#ifndef IPOST_LAG_RAND_NUM_CTRL_1Rs
#define IPOST_LAG_RAND_NUM_CTRL_1Rs ("IPOST_LAG_RAND_NUM_CTRL_1R")
#endif
#ifndef IPOST_LAG_RAND_NUM_CTRL_2Rs
#define IPOST_LAG_RAND_NUM_CTRL_2Rs ("IPOST_LAG_RAND_NUM_CTRL_2R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_BITMAP_0Ms
#define IPOST_LAG_SYSTEM_LAG_BITMAP_0Ms ("IPOST_LAG_SYSTEM_LAG_BITMAP_0M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_0Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_0Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_0R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_10Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_10Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_10R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_11Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_11Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_11R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_12Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_12Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_12R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_13Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_13Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_13R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_14Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_14Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_14R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_15Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_15Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_15R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_16Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_16Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_16R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_17Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_17Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_17R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_18Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_18Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_18R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_19Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_19Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_19R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_1Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_1Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_1R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_20Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_20Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_20R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_21Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_21Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_21R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_22Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_22Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_22R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_23Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_23Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_23R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_24Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_24Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_24R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_25Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_25Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_25R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_26Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_26Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_26R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_27Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_27Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_27R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_28Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_28Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_28R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_29Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_29Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_29R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_2Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_2Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_2R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_30Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_30Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_30R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_31Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_31Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_31R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_32Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_32Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_32R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_33Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_33Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_33R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_34Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_34Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_34R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_35Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_35Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_35R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_36Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_36Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_36R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_37Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_37Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_37R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_38Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_38Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_38R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_39Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_39Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_39R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_3Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_3Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_3R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_40Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_40Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_40R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_41Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_41Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_41R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_42Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_42Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_42R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_43Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_43Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_43R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_44Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_44Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_44R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_45Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_45Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_45R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_46Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_46Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_46R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_47Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_47Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_47R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_48Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_48Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_48R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_49Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_49Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_49R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_4Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_4Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_4R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_50Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_50Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_50R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_51Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_51Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_51R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_52Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_52Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_52R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_53Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_53Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_53R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_54Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_54Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_54R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_55Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_55Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_55R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_56Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_56Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_56R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_57Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_57Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_57R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_58Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_58Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_58R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_59Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_59Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_59R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_5Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_5Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_5R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_60Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_60Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_60R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_61Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_61Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_61R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_62Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_62Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_62R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_63Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_63Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_63R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_6Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_6Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_6R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_7Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_7Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_7R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_8Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_8Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_8R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_CONFIG_9Rs
#define IPOST_LAG_SYSTEM_LAG_CONFIG_9Rs ("IPOST_LAG_SYSTEM_LAG_CONFIG_9R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_0Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_0Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_0M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_10Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_10Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_10M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_11Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_11Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_11M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_12Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_12Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_12M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_13Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_13Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_13M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_14Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_14Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_14M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_15Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_15Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_15M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_16Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_16Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_16M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_17Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_17Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_17M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_18Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_18Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_18M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_19Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_19Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_19M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_1Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_1Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_1M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_20Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_20Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_20M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_21Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_21Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_21M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_22Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_22Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_22M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_23Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_23Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_23M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_24Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_24Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_24M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_25Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_25Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_25M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_26Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_26Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_26M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_27Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_27Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_27M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_28Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_28Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_28M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_29Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_29Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_29M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_2Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_2Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_2M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_30Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_30Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_30M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_31Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_31Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_31M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_32Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_32Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_32M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_33Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_33Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_33M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_34Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_34Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_34M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_35Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_35Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_35M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_36Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_36Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_36M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_37Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_37Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_37M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_38Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_38Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_38M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_39Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_39Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_39M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_3Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_3Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_3M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_40Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_40Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_40M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_41Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_41Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_41M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_42Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_42Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_42M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_43Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_43Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_43M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_44Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_44Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_44M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_45Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_45Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_45M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_46Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_46Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_46M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_47Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_47Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_47M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_48Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_48Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_48M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_49Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_49Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_49M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_4Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_4Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_4M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_50Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_50Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_50M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_51Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_51Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_51M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_52Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_52Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_52M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_53Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_53Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_53M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_54Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_54Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_54M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_55Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_55Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_55M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_56Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_56Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_56M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_57Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_57Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_57M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_58Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_58Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_58M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_59Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_59Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_59M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_5Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_5Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_5M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_60Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_60Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_60M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_61Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_61Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_61M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_62Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_62Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_62M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_63Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_63Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_63M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_6Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_6Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_6M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_7Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_7Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_7M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_8Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_8Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_8M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_9Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_9Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_9M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_BACKUP_PORT_0Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_BACKUP_PORT_0Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_BACKUP_PORT_0M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_ENABLEMs
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_ENABLEMs ("IPOST_LAG_SYSTEM_LAG_FAILOVER_ENABLEM")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_DEBUG_0Rs
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_DEBUG_0Rs ("IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_DEBUG_0R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLRs
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLRs ("IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1Ms
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1Ms ("IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLRs
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLRs ("IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_GROUP_0Ms
#define IPOST_LAG_SYSTEM_LAG_GROUP_0Ms ("IPOST_LAG_SYSTEM_LAG_GROUP_0M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_MEMBER_0Ms
#define IPOST_LAG_SYSTEM_LAG_MEMBER_0Ms ("IPOST_LAG_SYSTEM_LAG_MEMBER_0M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_SHUFFLE_DEBUG_0Rs
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_DEBUG_0Rs ("IPOST_LAG_SYSTEM_LAG_SHUFFLE_DEBUG_0R")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0Ms
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0Ms ("IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0_SER_CONTROLRs
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0_SER_CONTROLRs ("IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1Ms
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1Ms ("IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1M")
#endif
#ifndef IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1_SER_CONTROLRs
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1_SER_CONTROLRs ("IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1_SER_CONTROLR")
#endif
#ifndef IPOST_LAG_SYSTEM_PORTMs
#define IPOST_LAG_SYSTEM_PORTMs ("IPOST_LAG_SYSTEM_PORTM")
#endif
#ifndef IPOST_LAG_SYSTEM_PORT_INDEX_SELECT_0Rs
#define IPOST_LAG_SYSTEM_PORT_INDEX_SELECT_0Rs ("IPOST_LAG_SYSTEM_PORT_INDEX_SELECT_0R")
#endif
#ifndef IPOST_LAG_SYSTEM_PORT_SER_CONTROLRs
#define IPOST_LAG_SYSTEM_PORT_SER_CONTROLRs ("IPOST_LAG_SYSTEM_PORT_SER_CONTROLR")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_AUX_BOTP_PROFILEMs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_AUX_BOTP_PROFILEMs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_AUX_BOTP_PROFILEM")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0Ms
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0Ms ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0M")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0_SER_CONTROLRs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0_SER_CONTROLRs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0_SER_CONTROLR")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1Ms
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1Ms ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1M")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1_SER_CONTROLRs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1_SER_CONTROLRs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1_SER_CONTROLR")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2Ms
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2Ms ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2M")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2_SER_CONTROLRs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2_SER_CONTROLRs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2_SER_CONTROLR")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3Ms
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3Ms ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3M")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3_SER_CONTROLRs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3_SER_CONTROLRs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3_SER_CONTROLR")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITP_PROFILEMs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITP_PROFILEMs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITP_PROFILEM")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CONFIG_PROFILEMs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CONFIG_PROFILEMs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CONFIG_PROFILEM")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CPU_BMPMs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CPU_BMPMs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CPU_BMPM")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CTRL_PRE_SELMs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CTRL_PRE_SELMs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CTRL_PRE_SELM")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUSMs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUSMs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUSM")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUS_HW_CTRLRs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUS_HW_CTRLRs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUS_HW_CTRLR")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_BMPMs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_BMPMs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_BMPM")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_DROP_MASKMs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_DROP_MASKMs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_DROP_MASKM")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAPMs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAPMs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAPM")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAP_SER_CONTROLRs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAP_SER_CONTROLRs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAP_SER_CONTROLR")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWERMs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWERMs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWERM")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWER_SER_CONTROLRs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWER_SER_CONTROLRs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWER_SER_CONTROLR")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPERMs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPERMs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPERM")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPER_SER_CONTROLRs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPER_SER_CONTROLRs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPER_SER_CONTROLR")
#endif
#ifndef IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_RAM_TM_CONTROLRs
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_RAM_TM_CONTROLRs ("IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_RAM_TM_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_AUX_BOTP_PROFILEMs
#define IPOST_MIRROR_SAMPLER_AUX_BOTP_PROFILEMs ("IPOST_MIRROR_SAMPLER_AUX_BOTP_PROFILEM")
#endif
#ifndef IPOST_MIRROR_SAMPLER_BITP_PROFILEMs
#define IPOST_MIRROR_SAMPLER_BITP_PROFILEMs ("IPOST_MIRROR_SAMPLER_BITP_PROFILEM")
#endif
#ifndef IPOST_MIRROR_SAMPLER_BOTP_PROFILEMs
#define IPOST_MIRROR_SAMPLER_BOTP_PROFILEMs ("IPOST_MIRROR_SAMPLER_BOTP_PROFILEM")
#endif
#ifndef IPOST_MIRROR_SAMPLER_CPU_BMPMs
#define IPOST_MIRROR_SAMPLER_CPU_BMPMs ("IPOST_MIRROR_SAMPLER_CPU_BMPM")
#endif
#ifndef IPOST_MIRROR_SAMPLER_CTRL_PRE_SELMs
#define IPOST_MIRROR_SAMPLER_CTRL_PRE_SELMs ("IPOST_MIRROR_SAMPLER_CTRL_PRE_SELM")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_0Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_0Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_0M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_100Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_100Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_100M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_101Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_101Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_101M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_102Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_102Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_102M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_103Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_103Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_103M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_104Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_104Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_104M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_105Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_105Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_105M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_106Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_106Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_106M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_107Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_107Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_107M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_108Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_108Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_108M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_109Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_109Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_109M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_10Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_10Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_10M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_110Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_110Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_110M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_111Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_111Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_111M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_112Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_112Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_112M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_113Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_113Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_113M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_114Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_114Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_114M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_115Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_115Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_115M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_116Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_116Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_116M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_117Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_117Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_117M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_118Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_118Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_118M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_119Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_119Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_119M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_11Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_11Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_11M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_120Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_120Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_120M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_121Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_121Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_121M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_122Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_122Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_122M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_123Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_123Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_123M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_124Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_124Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_124M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_125Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_125Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_125M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_126Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_126Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_126M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_127Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_127Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_127M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_128Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_128Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_128M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_129Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_129Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_129M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_12Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_12Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_12M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_130Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_130Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_130M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_131Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_131Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_131M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_132Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_132Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_132M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_133Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_133Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_133M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_134Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_134Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_134M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_135Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_135Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_135M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_136Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_136Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_136M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_137Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_137Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_137M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_138Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_138Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_138M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_139Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_139Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_139M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_13Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_13Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_13M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_140Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_140Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_140M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_141Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_141Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_141M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_142Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_142Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_142M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_143Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_143Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_143M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_144Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_144Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_144M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_145Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_145Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_145M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_146Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_146Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_146M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_147Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_147Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_147M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_148Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_148Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_148M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_149Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_149Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_149M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_14Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_14Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_14M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_150Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_150Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_150M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_151Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_151Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_151M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_152Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_152Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_152M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_153Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_153Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_153M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_154Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_154Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_154M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_155Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_155Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_155M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_156Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_156Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_156M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_157Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_157Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_157M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_158Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_158Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_158M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_159Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_159Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_159M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_15Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_15Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_15M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_16Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_16Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_16M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_17Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_17Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_17M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_18Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_18Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_18M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_19Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_19Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_19M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_1Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_1Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_1M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_20Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_20Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_20M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_21Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_21Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_21M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_22Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_22Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_22M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_23Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_23Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_23M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_24Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_24Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_24M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_25Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_25Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_25M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_26Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_26Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_26M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_27Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_27Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_27M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_28Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_28Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_28M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_29Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_29Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_29M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_2Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_2Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_2M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_30Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_30Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_30M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_31Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_31Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_31M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_32Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_32Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_32M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_33Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_33Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_33M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_34Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_34Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_34M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_35Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_35Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_35M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_36Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_36Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_36M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_37Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_37Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_37M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_38Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_38Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_38M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_39Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_39Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_39M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_3Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_3Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_3M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_40Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_40Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_40M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_41Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_41Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_41M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_42Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_42Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_42M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_43Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_43Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_43M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_44Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_44Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_44M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_45Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_45Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_45M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_46Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_46Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_46M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_47Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_47Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_47M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_48Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_48Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_48M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_49Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_49Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_49M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_4Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_4Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_4M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_50Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_50Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_50M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_51Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_51Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_51M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_52Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_52Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_52M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_53Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_53Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_53M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_54Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_54Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_54M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_55Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_55Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_55M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_56Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_56Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_56M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_57Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_57Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_57M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_58Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_58Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_58M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_59Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_59Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_59M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_5Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_5Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_5M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_60Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_60Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_60M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_61Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_61Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_61M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_62Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_62Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_62M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_63Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_63Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_63M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_64Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_64Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_64M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_65Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_65Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_65M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_66Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_66Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_66M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_67Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_67Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_67M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_68Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_68Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_68M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_69Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_69Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_69M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_6Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_6Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_6M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_70Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_70Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_70M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_71Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_71Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_71M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_72Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_72Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_72M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_73Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_73Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_73M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_74Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_74Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_74M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_75Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_75Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_75M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_76Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_76Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_76M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_77Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_77Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_77M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_78Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_78Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_78M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_79Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_79Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_79M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_7Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_7Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_7M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_80Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_80Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_80M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_81Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_81Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_81M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_82Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_82Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_82M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_83Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_83Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_83M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_84Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_84Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_84M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_85Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_85Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_85M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_86Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_86Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_86M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_87Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_87Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_87M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_88Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_88Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_88M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_89Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_89Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_89M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_8Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_8Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_8M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_90Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_90Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_90M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_91Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_91Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_91M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_92Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_92Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_92M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_93Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_93Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_93M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_94Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_94Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_94M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_95Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_95Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_95M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_96Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_96Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_96M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_97Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_97Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_97M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_98Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_98Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_98M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_99Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_99Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_99M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_9Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_9Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_9M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_POOL_CTRL_0Ms
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_POOL_CTRL_0Ms ("IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_POOL_CTRL_0M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_CONTROL_0Ms
#define IPOST_MIRROR_SAMPLER_EMIRROR_CONTROL_0Ms ("IPOST_MIRROR_SAMPLER_EMIRROR_CONTROL_0M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0Ms
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0Ms ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0_SER_CONTROLRs
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0_SER_CONTROLRs ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0_SER_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1Ms
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1Ms ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1_SER_CONTROLRs
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1_SER_CONTROLRs ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1_SER_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2Ms
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2Ms ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2_SER_CONTROLRs
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2_SER_CONTROLRs ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2_SER_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3Ms
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3Ms ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3_SER_CONTROLRs
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3_SER_CONTROLRs ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3_SER_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4Ms
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4Ms ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4_SER_CONTROLRs
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4_SER_CONTROLRs ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4_SER_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5Ms
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5Ms ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5_SER_CONTROLRs
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5_SER_CONTROLRs ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5_SER_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6Ms
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6Ms ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6_SER_CONTROLRs
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6_SER_CONTROLRs ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6_SER_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7Ms
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7Ms ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7_SER_CONTROLRs
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7_SER_CONTROLRs ("IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7_SER_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_0Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_0Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_0M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_1Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_1Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_1M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_2Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_2Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_2M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_3Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_3Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_3M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_4Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_4Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_4M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_5Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_5Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_5M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_6Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_6Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_6M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_7Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_7Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_7M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_0Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_0Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_0M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_1Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_1Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_1M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_2Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_2Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_2M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_3Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_3Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_3M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_4Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_4Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_4M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_5Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_5Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_5M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_6Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_6Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_6M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_7Ms
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_7Ms ("IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_7M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_RAM_TM_CONTROLRs
#define IPOST_MIRROR_SAMPLER_RAM_TM_CONTROLRs ("IPOST_MIRROR_SAMPLER_RAM_TM_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0Ms
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0Ms ("IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0_SER_CONTROLRs
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0_SER_CONTROLRs ("IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0_SER_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1Ms
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1Ms ("IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1_SER_CONTROLRs
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1_SER_CONTROLRs ("IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1_SER_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2Ms
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2Ms ("IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2_SER_CONTROLRs
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2_SER_CONTROLRs ("IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2_SER_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3Ms
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3Ms ("IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3_SER_CONTROLRs
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3_SER_CONTROLRs ("IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3_SER_CONTROLR")
#endif
#ifndef IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_0Ms
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_0Ms ("IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_0M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_1Ms
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_1Ms ("IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_1M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_2Ms
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_2Ms ("IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_2M")
#endif
#ifndef IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_3Ms
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_3Ms ("IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_3M")
#endif
#ifndef IPOST_MPB_CCBI_FIXED_BITP_PROFILEMs
#define IPOST_MPB_CCBI_FIXED_BITP_PROFILEMs ("IPOST_MPB_CCBI_FIXED_BITP_PROFILEM")
#endif
#ifndef IPOST_MPB_CCBI_FIXED_CPU_PORTMs
#define IPOST_MPB_CCBI_FIXED_CPU_PORTMs ("IPOST_MPB_CCBI_FIXED_CPU_PORTM")
#endif
#ifndef IPOST_MPB_CCBI_FIXED_ING_DEST_PORT_ENABLEMs
#define IPOST_MPB_CCBI_FIXED_ING_DEST_PORT_ENABLEMs ("IPOST_MPB_CCBI_FIXED_ING_DEST_PORT_ENABLEM")
#endif
#ifndef IPOST_MPB_CCBI_FIXED_ING_SOBMH_PKT_COUNTRs
#define IPOST_MPB_CCBI_FIXED_ING_SOBMH_PKT_COUNTRs ("IPOST_MPB_CCBI_FIXED_ING_SOBMH_PKT_COUNTR")
#endif
#ifndef IPOST_MPB_CCBI_FIXED_INT_CN_TO_MMUIF_MAPPINGMs
#define IPOST_MPB_CCBI_FIXED_INT_CN_TO_MMUIF_MAPPINGMs ("IPOST_MPB_CCBI_FIXED_INT_CN_TO_MMUIF_MAPPINGM")
#endif
#ifndef IPOST_MPB_CCBI_FIXED_UNICAST_DROP_CONFIGRs
#define IPOST_MPB_CCBI_FIXED_UNICAST_DROP_CONFIGRs ("IPOST_MPB_CCBI_FIXED_UNICAST_DROP_CONFIGR")
#endif
#ifndef IPOST_MPB_ENCODE_CTRL_PRE_SELMs
#define IPOST_MPB_ENCODE_CTRL_PRE_SELMs ("IPOST_MPB_ENCODE_CTRL_PRE_SELM")
#endif
#ifndef IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_CONFIGRs
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_CONFIGRs ("IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_CONFIGR")
#endif
#ifndef IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_DEBUGRs
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_DEBUGRs ("IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_DEBUGR")
#endif
#ifndef IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_STATUSRs
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_STATUSRs ("IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_STATUSR")
#endif
#ifndef IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_CAM_TM_CONTROLRs
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_CAM_TM_CONTROLRs ("IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLYMs
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLYMs ("IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLYM")
#endif
#ifndef IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLY_SER_CONTROLRs ("IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLYMs
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLYMs ("IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLYM")
#endif
#ifndef IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLY_SER_CONTROLRs
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLY_SER_CONTROLRs ("IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPOST_MPB_ENCODE_RAM_TM_CONTROLRs
#define IPOST_MPB_ENCODE_RAM_TM_CONTROLRs ("IPOST_MPB_ENCODE_RAM_TM_CONTROLR")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_COS_MAP_0Ms
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_0Ms ("IPOST_QUEUE_ASSIGNMENT_COS_MAP_0M")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_COS_MAP_0_SER_CONTROLRs
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_0_SER_CONTROLRs ("IPOST_QUEUE_ASSIGNMENT_COS_MAP_0_SER_CONTROLR")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_COS_MAP_1Ms
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_1Ms ("IPOST_QUEUE_ASSIGNMENT_COS_MAP_1M")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_COS_MAP_1_SER_CONTROLRs
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_1_SER_CONTROLRs ("IPOST_QUEUE_ASSIGNMENT_COS_MAP_1_SER_CONTROLR")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_COS_MAP_2Ms
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_2Ms ("IPOST_QUEUE_ASSIGNMENT_COS_MAP_2M")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_COS_MAP_2_SER_CONTROLRs
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_2_SER_CONTROLRs ("IPOST_QUEUE_ASSIGNMENT_COS_MAP_2_SER_CONTROLR")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_COS_MAP_INDEX_OFFSET_MASK_0Rs
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_INDEX_OFFSET_MASK_0Rs ("IPOST_QUEUE_ASSIGNMENT_COS_MAP_INDEX_OFFSET_MASK_0R")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_CPU_COS_MAP_STRENGTH_PROFILE_0Ms
#define IPOST_QUEUE_ASSIGNMENT_CPU_COS_MAP_STRENGTH_PROFILE_0Ms ("IPOST_QUEUE_ASSIGNMENT_CPU_COS_MAP_STRENGTH_PROFILE_0M")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_CTRL_PRE_SELMs
#define IPOST_QUEUE_ASSIGNMENT_CTRL_PRE_SELMs ("IPOST_QUEUE_ASSIGNMENT_CTRL_PRE_SELM")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_CAM_TM_CONTROLRs
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_CAM_TM_CONTROLRs ("IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_CAM_TM_CONTROLR")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLYMs
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLYMs ("IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLYM")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLY_SER_CONTROLRs
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLY_SER_CONTROLRs ("IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLYMs
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLYMs ("IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLYM")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLY_SER_CONTROLRs
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLY_SER_CONTROLRs ("IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLY_SER_CONTROLR")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_0Ms
#define IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_0Ms ("IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_0M")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_1Ms
#define IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_1Ms ("IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_1M")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_2Ms
#define IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_2Ms ("IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_2M")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_RAM_TM_CONTROLRs
#define IPOST_QUEUE_ASSIGNMENT_RAM_TM_CONTROLRs ("IPOST_QUEUE_ASSIGNMENT_RAM_TM_CONTROLR")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGRs
#define IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGRs ("IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGR")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGRs
#define IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGRs ("IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGR")
#endif
#ifndef IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSRs
#define IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSRs ("IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSR")
#endif
#ifndef IPOST_REPLICATION_BITP_PROFILEMs
#define IPOST_REPLICATION_BITP_PROFILEMs ("IPOST_REPLICATION_BITP_PROFILEM")
#endif
#ifndef IPOST_REPLICATION_BOTP_PROFILEMs
#define IPOST_REPLICATION_BOTP_PROFILEMs ("IPOST_REPLICATION_BOTP_PROFILEM")
#endif
#ifndef IPOST_REPLICATION_CTRL_PRE_SELMs
#define IPOST_REPLICATION_CTRL_PRE_SELMs ("IPOST_REPLICATION_CTRL_PRE_SELM")
#endif
#ifndef IPOST_REPLICATION_L2_BITMAP_PROFILEMs
#define IPOST_REPLICATION_L2_BITMAP_PROFILEMs ("IPOST_REPLICATION_L2_BITMAP_PROFILEM")
#endif
#ifndef IPOST_REPLICATION_L2_BITMAP_PROFILE_SER_CONTROLRs
#define IPOST_REPLICATION_L2_BITMAP_PROFILE_SER_CONTROLRs ("IPOST_REPLICATION_L2_BITMAP_PROFILE_SER_CONTROLR")
#endif
#ifndef IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWERMs
#define IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWERMs ("IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWERM")
#endif
#ifndef IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWER_SER_CONTROLRs
#define IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWER_SER_CONTROLRs ("IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWER_SER_CONTROLR")
#endif
#ifndef IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPERMs
#define IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPERMs ("IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPERM")
#endif
#ifndef IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPER_SER_CONTROLRs
#define IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPER_SER_CONTROLRs ("IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPER_SER_CONTROLR")
#endif
#ifndef IPOST_REPLICATION_RAM_TM_CONTROLRs
#define IPOST_REPLICATION_RAM_TM_CONTROLRs ("IPOST_REPLICATION_RAM_TM_CONTROLR")
#endif
#ifndef IPOST_SEQ_NUM_MTU_CHECK_AUX_BOTP_PROFILEMs
#define IPOST_SEQ_NUM_MTU_CHECK_AUX_BOTP_PROFILEMs ("IPOST_SEQ_NUM_MTU_CHECK_AUX_BOTP_PROFILEM")
#endif
#ifndef IPOST_SEQ_NUM_MTU_CHECK_BITP_PROFILEMs
#define IPOST_SEQ_NUM_MTU_CHECK_BITP_PROFILEMs ("IPOST_SEQ_NUM_MTU_CHECK_BITP_PROFILEM")
#endif
#ifndef IPOST_SEQ_NUM_MTU_CHECK_CTRL_PRE_SELMs
#define IPOST_SEQ_NUM_MTU_CHECK_CTRL_PRE_SELMs ("IPOST_SEQ_NUM_MTU_CHECK_CTRL_PRE_SELM")
#endif
#ifndef IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUMMs
#define IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUMMs ("IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUMM")
#endif
#ifndef IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_RANGERs
#define IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_RANGERs ("IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_RANGER")
#endif
#ifndef IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_SER_CONTROLRs
#define IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_SER_CONTROLRs ("IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_SER_CONTROLR")
#endif
#ifndef IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILEMs
#define IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILEMs ("IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILEM")
#endif
#ifndef IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILE_SER_CONTROLRs
#define IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILE_SER_CONTROLRs ("IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILE_SER_CONTROLR")
#endif
#ifndef IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILEMs
#define IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILEMs ("IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILEM")
#endif
#ifndef IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILE_SER_CONTROLRs
#define IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILE_SER_CONTROLRs ("IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILE_SER_CONTROLR")
#endif
#ifndef IPOST_SEQ_NUM_MTU_CHECK_RAM_TM_CONTROLRs
#define IPOST_SEQ_NUM_MTU_CHECK_RAM_TM_CONTROLRs ("IPOST_SEQ_NUM_MTU_CHECK_RAM_TM_CONTROLR")
#endif
#ifndef IPOST_SER_STATUS_BLK_ING_DOP_STATUS_0Rs
#define IPOST_SER_STATUS_BLK_ING_DOP_STATUS_0Rs ("IPOST_SER_STATUS_BLK_ING_DOP_STATUS_0R")
#endif
#ifndef IPOST_SER_STATUS_BLK_ING_DOP_STATUS_1Rs
#define IPOST_SER_STATUS_BLK_ING_DOP_STATUS_1Rs ("IPOST_SER_STATUS_BLK_ING_DOP_STATUS_1R")
#endif
#ifndef IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEMMs
#define IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEMMs ("IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEMM")
#endif
#ifndef IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEM_SER_CONTROLRs
#define IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEM_SER_CONTROLRs ("IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEM_SER_CONTROLR")
#endif
#ifndef IPOST_SER_STATUS_BLK_ING_INTR_ENABLERs
#define IPOST_SER_STATUS_BLK_ING_INTR_ENABLERs ("IPOST_SER_STATUS_BLK_ING_INTR_ENABLER")
#endif
#ifndef IPOST_SER_STATUS_BLK_ING_INTR_STATUSRs
#define IPOST_SER_STATUS_BLK_ING_INTR_STATUSRs ("IPOST_SER_STATUS_BLK_ING_INTR_STATUSR")
#endif
#ifndef IPOST_SER_STATUS_BLK_ING_SER_FIFOMs
#define IPOST_SER_STATUS_BLK_ING_SER_FIFOMs ("IPOST_SER_STATUS_BLK_ING_SER_FIFOM")
#endif
#ifndef IPOST_SER_STATUS_BLK_ING_SER_FIFO_CTRLRs
#define IPOST_SER_STATUS_BLK_ING_SER_FIFO_CTRLRs ("IPOST_SER_STATUS_BLK_ING_SER_FIFO_CTRLR")
#endif
#ifndef IPOST_SER_STATUS_BLK_ING_SER_FIFO_STATUSRs
#define IPOST_SER_STATUS_BLK_ING_SER_FIFO_STATUSRs ("IPOST_SER_STATUS_BLK_ING_SER_FIFO_STATUSR")
#endif
#ifndef IPOST_SER_STATUS_BLK_ING_SER_PKT_DROP_COUNTRs
#define IPOST_SER_STATUS_BLK_ING_SER_PKT_DROP_COUNTRs ("IPOST_SER_STATUS_BLK_ING_SER_PKT_DROP_COUNTR")
#endif
#ifndef IPOST_SER_STATUS_BLK_RAM_TM_CONTROLRs
#define IPOST_SER_STATUS_BLK_RAM_TM_CONTROLRs ("IPOST_SER_STATUS_BLK_RAM_TM_CONTROLR")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_DROP_BUS_STATUSMs
#define IPOST_TRACE_DROP_EVENT_DROP_BUS_STATUSMs ("IPOST_TRACE_DROP_EVENT_DROP_BUS_STATUSM")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_DROP_EVENT_COPYTOCPU_MASKMs
#define IPOST_TRACE_DROP_EVENT_DROP_EVENT_COPYTOCPU_MASKMs ("IPOST_TRACE_DROP_EVENT_DROP_EVENT_COPYTOCPU_MASKM")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_DROP_EVENT_MIRROR_CONTAINER_MASK_0Ms
#define IPOST_TRACE_DROP_EVENT_DROP_EVENT_MIRROR_CONTAINER_MASK_0Ms ("IPOST_TRACE_DROP_EVENT_DROP_EVENT_MIRROR_CONTAINER_MASK_0M")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_FIRST_DROP_STATUSMs
#define IPOST_TRACE_DROP_EVENT_FIRST_DROP_STATUSMs ("IPOST_TRACE_DROP_EVENT_FIRST_DROP_STATUSM")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTERMs
#define IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTERMs ("IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTERM")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTER_SER_CONTROLRs
#define IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTER_SER_CONTROLRs ("IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTER_SER_CONTROLR")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_RAM_TM_CONTROLRs
#define IPOST_TRACE_DROP_EVENT_RAM_TM_CONTROLRs ("IPOST_TRACE_DROP_EVENT_RAM_TM_CONTROLR")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_BUS_STATUSMs
#define IPOST_TRACE_DROP_EVENT_TRACE_BUS_STATUSMs ("IPOST_TRACE_DROP_EVENT_TRACE_BUS_STATUSM")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COPYTOCPU_MASKMs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COPYTOCPU_MASKMs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COPYTOCPU_MASKM")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_0Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_0Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_0R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_10Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_10Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_10R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_11Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_11Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_11R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_12Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_12Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_12R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_13Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_13Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_13R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_14Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_14Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_14R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_15Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_15Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_15R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_16Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_16Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_16R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_17Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_17Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_17R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_18Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_18Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_18R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_19Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_19Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_19R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_1Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_1Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_1R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_20Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_20Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_20R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_21Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_21Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_21R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_22Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_22Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_22R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_23Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_23Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_23R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_24Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_24Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_24R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_25Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_25Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_25R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_26Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_26Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_26R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_27Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_27Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_27R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_28Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_28Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_28R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_29Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_29Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_29R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_2Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_2Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_2R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_30Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_30Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_30R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_31Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_31Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_31R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_32Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_32Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_32R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_33Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_33Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_33R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_34Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_34Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_34R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_35Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_35Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_35R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_36Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_36Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_36R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_37Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_37Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_37R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_38Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_38Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_38R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_39Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_39Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_39R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_3Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_3Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_3R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_40Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_40Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_40R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_41Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_41Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_41R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_42Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_42Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_42R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_43Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_43Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_43R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_44Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_44Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_44R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_45Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_45Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_45R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_46Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_46Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_46R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_47Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_47Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_47R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_4Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_4Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_4R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_5Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_5Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_5R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_6Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_6Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_6R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_7Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_7Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_7R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_8Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_8Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_8R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_9Rs
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_9Rs ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_9R")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_0Ms
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_0Ms ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_0M")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_1Ms
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_1Ms ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_1M")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_2Ms
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_2Ms ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_2M")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_3Ms
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_3Ms ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_3M")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_4Ms
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_4Ms ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_4M")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_5Ms
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_5Ms ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_5M")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_6Ms
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_6Ms ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_6M")
#endif
#ifndef IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_7Ms
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_7Ms ("IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_7M")
#endif
#ifndef IPV4s
#define IPV4s ("IPV4")
#endif
#ifndef IPV4_COMPRESSION_STRENGTH_PROFILE_INDEXs
#define IPV4_COMPRESSION_STRENGTH_PROFILE_INDEXs ("IPV4_COMPRESSION_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV4_DOUBLE_TAGs
#define IPV4_DOUBLE_TAGs ("IPV4_DOUBLE_TAG")
#endif
#ifndef IPV4_ERROR_TO_CPUs
#define IPV4_ERROR_TO_CPUs ("IPV4_ERROR_TO_CPU")
#endif
#ifndef IPV4_MC_DST_MAC_CHECKs
#define IPV4_MC_DST_MAC_CHECKs ("IPV4_MC_DST_MAC_CHECK")
#endif
#ifndef IPV4_OTHERs
#define IPV4_OTHERs ("IPV4_OTHER")
#endif
#ifndef IPV4_SINGLE_TAGs
#define IPV4_SINGLE_TAGs ("IPV4_SINGLE_TAG")
#endif
#ifndef IPV4_TCPs
#define IPV4_TCPs ("IPV4_TCP")
#endif
#ifndef IPV4_UC_DST_MISS_TO_CPUs
#define IPV4_UC_DST_MISS_TO_CPUs ("IPV4_UC_DST_MISS_TO_CPU")
#endif
#ifndef IPV4_UC_OVERRIDE_STRENGTH_PROFILE_INDEXs
#define IPV4_UC_OVERRIDE_STRENGTH_PROFILE_INDEXs ("IPV4_UC_OVERRIDE_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV4_UC_STRENGTH_PROFILE_INDEXs
#define IPV4_UC_STRENGTH_PROFILE_INDEXs ("IPV4_UC_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV4_UC_VRF_STRENGTH_PROFILE_INDEXs
#define IPV4_UC_VRF_STRENGTH_PROFILE_INDEXs ("IPV4_UC_VRF_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV4_UDPs
#define IPV4_UDPs ("IPV4_UDP")
#endif
#ifndef IPV4_UNTAGs
#define IPV4_UNTAGs ("IPV4_UNTAG")
#endif
#ifndef IPV6s
#define IPV6s ("IPV6")
#endif
#ifndef IPV6_COMPRESSION_STRENGTH_PROFILE_INDEXs
#define IPV6_COMPRESSION_STRENGTH_PROFILE_INDEXs ("IPV6_COMPRESSION_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV6_DOUBLE_TAGs
#define IPV6_DOUBLE_TAGs ("IPV6_DOUBLE_TAG")
#endif
#ifndef IPV6_ERROR_TO_CPUs
#define IPV6_ERROR_TO_CPUs ("IPV6_ERROR_TO_CPU")
#endif
#ifndef IPV6_MC_DST_MAC_CHECKs
#define IPV6_MC_DST_MAC_CHECKs ("IPV6_MC_DST_MAC_CHECK")
#endif
#ifndef IPV6_MIN_FRAGMENT_SIZEs
#define IPV6_MIN_FRAGMENT_SIZEs ("IPV6_MIN_FRAGMENT_SIZE")
#endif
#ifndef IPV6_MIN_FRAGMENT_SIZE_CHECKs
#define IPV6_MIN_FRAGMENT_SIZE_CHECKs ("IPV6_MIN_FRAGMENT_SIZE_CHECK")
#endif
#ifndef IPV6_OTHERs
#define IPV6_OTHERs ("IPV6_OTHER")
#endif
#ifndef IPV6_SINGLE_TAGs
#define IPV6_SINGLE_TAGs ("IPV6_SINGLE_TAG")
#endif
#ifndef IPV6_TCPs
#define IPV6_TCPs ("IPV6_TCP")
#endif
#ifndef IPV6_UC_MISS_TO_CPUs
#define IPV6_UC_MISS_TO_CPUs ("IPV6_UC_MISS_TO_CPU")
#endif
#ifndef IPV6_UC_OVERRIDE_STRENGTH_PROFILE_INDEXs
#define IPV6_UC_OVERRIDE_STRENGTH_PROFILE_INDEXs ("IPV6_UC_OVERRIDE_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV6_UC_STRENGTH_PROFILE_INDEXs
#define IPV6_UC_STRENGTH_PROFILE_INDEXs ("IPV6_UC_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV6_UC_VRF_STRENGTH_PROFILE_INDEXs
#define IPV6_UC_VRF_STRENGTH_PROFILE_INDEXs ("IPV6_UC_VRF_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV6_UDPs
#define IPV6_UDPs ("IPV6_UDP")
#endif
#ifndef IPV6_UNTAGs
#define IPV6_UNTAGs ("IPV6_UNTAG")
#endif
#ifndef IP_DPR_LATENCY_CONFIGRs
#define IP_DPR_LATENCY_CONFIGRs ("IP_DPR_LATENCY_CONFIGR")
#endif
#ifndef IP_ENCAP_TYPEs
#define IP_ENCAP_TYPEs ("IP_ENCAP_TYPE")
#endif
#ifndef IP_FIRST_FRAGMENTs
#define IP_FIRST_FRAGMENTs ("IP_FIRST_FRAGMENT")
#endif
#ifndef IP_MC_L3_IIF_MISMATCHs
#define IP_MC_L3_IIF_MISMATCHs ("IP_MC_L3_IIF_MISMATCH")
#endif
#ifndef IP_MC_L3_IIF_MISMATCH_MASKs
#define IP_MC_L3_IIF_MISMATCH_MASKs ("IP_MC_L3_IIF_MISMATCH_MASK")
#endif
#ifndef IP_MC_MISSs
#define IP_MC_MISSs ("IP_MC_MISS")
#endif
#ifndef IP_MC_MISS_MASKs
#define IP_MC_MISS_MASKs ("IP_MC_MISS_MASK")
#endif
#ifndef IP_OPTIONS_PKTs
#define IP_OPTIONS_PKTs ("IP_OPTIONS_PKT")
#endif
#ifndef IP_OPTIONS_PKT_MASKs
#define IP_OPTIONS_PKT_MASKs ("IP_OPTIONS_PKT_MASK")
#endif
#ifndef IP_PROTOCOLs
#define IP_PROTOCOLs ("IP_PROTOCOL")
#endif
#ifndef IP_TO_CMIC_INTR_ENABLERs
#define IP_TO_CMIC_INTR_ENABLERs ("IP_TO_CMIC_INTR_ENABLER")
#endif
#ifndef IP_TO_CMIC_INTR_STATUSRs
#define IP_TO_CMIC_INTR_STATUSRs ("IP_TO_CMIC_INTR_STATUSR")
#endif
#ifndef IS_CAL_CONFIGRs
#define IS_CAL_CONFIGRs ("IS_CAL_CONFIGR")
#endif
#ifndef IS_CBMG_VALUERs
#define IS_CBMG_VALUERs ("IS_CBMG_VALUER")
#endif
#ifndef IS_CMIC_RESERVEDRs
#define IS_CMIC_RESERVEDRs ("IS_CMIC_RESERVEDR")
#endif
#ifndef IS_CPU_MGMT_LB_RATIOSRs
#define IS_CPU_MGMT_LB_RATIOSRs ("IS_CPU_MGMT_LB_RATIOSR")
#endif
#ifndef IS_FEATURE_CTRLRs
#define IS_FEATURE_CTRLRs ("IS_FEATURE_CTRLR")
#endif
#ifndef IS_MAX_SPACINGRs
#define IS_MAX_SPACINGRs ("IS_MAX_SPACINGR")
#endif
#ifndef IS_MIN_CELL_SPACINGRs
#define IS_MIN_CELL_SPACINGRs ("IS_MIN_CELL_SPACINGR")
#endif
#ifndef IS_MIN_CELL_SPACING_EOP_TO_SOPRs
#define IS_MIN_CELL_SPACING_EOP_TO_SOPRs ("IS_MIN_CELL_SPACING_EOP_TO_SOPR")
#endif
#ifndef IS_MIN_PORT_PICK_SPACING_WITHIN_PKTRs
#define IS_MIN_PORT_PICK_SPACING_WITHIN_PKTRs ("IS_MIN_PORT_PICK_SPACING_WITHIN_PKTR")
#endif
#ifndef IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYRs
#define IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYRs ("IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYR")
#endif
#ifndef IS_PKSCH_CAL_CONFIGRs
#define IS_PKSCH_CAL_CONFIGRs ("IS_PKSCH_CAL_CONFIGR")
#endif
#ifndef IS_PKSCH_CPU_MGMT_LB_RATIOSRs
#define IS_PKSCH_CPU_MGMT_LB_RATIOSRs ("IS_PKSCH_CPU_MGMT_LB_RATIOSR")
#endif
#ifndef IS_PKSCH_CREDIT_STSRs
#define IS_PKSCH_CREDIT_STSRs ("IS_PKSCH_CREDIT_STSR")
#endif
#ifndef IS_PKSCH_PKT_CREDITS_PER_PIPERs
#define IS_PKSCH_PKT_CREDITS_PER_PIPERs ("IS_PKSCH_PKT_CREDITS_PER_PIPER")
#endif
#ifndef IS_PKSCH_PKT_CREDITS_PER_PORTRs
#define IS_PKSCH_PKT_CREDITS_PER_PORTRs ("IS_PKSCH_PKT_CREDITS_PER_PORTR")
#endif
#ifndef IS_SOPs
#define IS_SOPs ("IS_SOP")
#endif
#ifndef IS_TRUNKs
#define IS_TRUNKs ("IS_TRUNK")
#endif
#ifndef IS_TRUNK_SYSTEMs
#define IS_TRUNK_SYSTEMs ("IS_TRUNK_SYSTEM")
#endif
#ifndef IS_URG_CELL_SPACINGRs
#define IS_URG_CELL_SPACINGRs ("IS_URG_CELL_SPACINGR")
#endif
#ifndef ITU_MODEs
#define ITU_MODEs ("ITU_MODE")
#endif
#ifndef JITTERs
#define JITTERs ("JITTER")
#endif
#ifndef JUMBO_PKT_SIZEs
#define JUMBO_PKT_SIZEs ("JUMBO_PKT_SIZE")
#endif
#ifndef KAY_IKE_PKTs
#define KAY_IKE_PKTs ("KAY_IKE_PKT")
#endif
#ifndef KEYs
#define KEYs ("KEY")
#endif
#ifndef KEY0s
#define KEY0s ("KEY0")
#endif
#ifndef KEY0_MASKs
#define KEY0_MASKs ("KEY0_MASK")
#endif
#ifndef KEY1s
#define KEY1s ("KEY1")
#endif
#ifndef KEY1_MASKs
#define KEY1_MASKs ("KEY1_MASK")
#endif
#ifndef KEY2s
#define KEY2s ("KEY2")
#endif
#ifndef KEY2_MASKs
#define KEY2_MASKs ("KEY2_MASK")
#endif
#ifndef KEYED_SHA1s
#define KEYED_SHA1s ("KEYED_SHA1")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_0s
#define KEY_INPUT_LEVEL_1_BLOCK_0s ("KEY_INPUT_LEVEL_1_BLOCK_0")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_1s
#define KEY_INPUT_LEVEL_1_BLOCK_1s ("KEY_INPUT_LEVEL_1_BLOCK_1")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_2s
#define KEY_INPUT_LEVEL_1_BLOCK_2s ("KEY_INPUT_LEVEL_1_BLOCK_2")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_3s
#define KEY_INPUT_LEVEL_1_BLOCK_3s ("KEY_INPUT_LEVEL_1_BLOCK_3")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_4s
#define KEY_INPUT_LEVEL_1_BLOCK_4s ("KEY_INPUT_LEVEL_1_BLOCK_4")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_5s
#define KEY_INPUT_LEVEL_1_BLOCK_5s ("KEY_INPUT_LEVEL_1_BLOCK_5")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_6s
#define KEY_INPUT_LEVEL_1_BLOCK_6s ("KEY_INPUT_LEVEL_1_BLOCK_6")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_7s
#define KEY_INPUT_LEVEL_1_BLOCK_7s ("KEY_INPUT_LEVEL_1_BLOCK_7")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_8s
#define KEY_INPUT_LEVEL_1_BLOCK_8s ("KEY_INPUT_LEVEL_1_BLOCK_8")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_9s
#define KEY_INPUT_LEVEL_1_BLOCK_9s ("KEY_INPUT_LEVEL_1_BLOCK_9")
#endif
#ifndef KEY_L3_IPV4_COMPs
#define KEY_L3_IPV4_COMPs ("KEY_L3_IPV4_COMP")
#endif
#ifndef KEY_L3_IPV4_UCs
#define KEY_L3_IPV4_UCs ("KEY_L3_IPV4_UC")
#endif
#ifndef KEY_L3_IPV4_UC_OVERRIDEs
#define KEY_L3_IPV4_UC_OVERRIDEs ("KEY_L3_IPV4_UC_OVERRIDE")
#endif
#ifndef KEY_L3_IPV4_UC_VRFs
#define KEY_L3_IPV4_UC_VRFs ("KEY_L3_IPV4_UC_VRF")
#endif
#ifndef KEY_L3_IPV6_COMPs
#define KEY_L3_IPV6_COMPs ("KEY_L3_IPV6_COMP")
#endif
#ifndef KEY_L3_IPV6_UC_DOUBLEs
#define KEY_L3_IPV6_UC_DOUBLEs ("KEY_L3_IPV6_UC_DOUBLE")
#endif
#ifndef KEY_L3_IPV6_UC_DOUBLE_OVERRIDEs
#define KEY_L3_IPV6_UC_DOUBLE_OVERRIDEs ("KEY_L3_IPV6_UC_DOUBLE_OVERRIDE")
#endif
#ifndef KEY_L3_IPV6_UC_DOUBLE_VRFs
#define KEY_L3_IPV6_UC_DOUBLE_VRFs ("KEY_L3_IPV6_UC_DOUBLE_VRF")
#endif
#ifndef KEY_L3_IPV6_UC_QUADs
#define KEY_L3_IPV6_UC_QUADs ("KEY_L3_IPV6_UC_QUAD")
#endif
#ifndef KEY_L3_IPV6_UC_QUAD_OVERRIDEs
#define KEY_L3_IPV6_UC_QUAD_OVERRIDEs ("KEY_L3_IPV6_UC_QUAD_OVERRIDE")
#endif
#ifndef KEY_L3_IPV6_UC_QUAD_VRFs
#define KEY_L3_IPV6_UC_QUAD_VRFs ("KEY_L3_IPV6_UC_QUAD_VRF")
#endif
#ifndef KEY_L3_IPV6_UC_SINGLEs
#define KEY_L3_IPV6_UC_SINGLEs ("KEY_L3_IPV6_UC_SINGLE")
#endif
#ifndef KEY_L3_IPV6_UC_SINGLE_OVERRIDEs
#define KEY_L3_IPV6_UC_SINGLE_OVERRIDEs ("KEY_L3_IPV6_UC_SINGLE_OVERRIDE")
#endif
#ifndef KEY_L3_IPV6_UC_SINGLE_VRFs
#define KEY_L3_IPV6_UC_SINGLE_VRFs ("KEY_L3_IPV6_UC_SINGLE_VRF")
#endif
#ifndef KEY_TYPEs
#define KEY_TYPEs ("KEY_TYPE")
#endif
#ifndef L0_SCHED_NODEs
#define L0_SCHED_NODEs ("L0_SCHED_NODE")
#endif
#ifndef L1_SCHED_NODE_MCs
#define L1_SCHED_NODE_MCs ("L1_SCHED_NODE_MC")
#endif
#ifndef L1_SCHED_NODE_UCs
#define L1_SCHED_NODE_UCs ("L1_SCHED_NODE_UC")
#endif
#ifndef L2s
#define L2s ("L2")
#endif
#ifndef L2_DST_LOOKUP_FAILUREs
#define L2_DST_LOOKUP_FAILUREs ("L2_DST_LOOKUP_FAILURE")
#endif
#ifndef L2_DST_LOOKUP_FAILURE_MASKs
#define L2_DST_LOOKUP_FAILURE_MASKs ("L2_DST_LOOKUP_FAILURE_MASK")
#endif
#ifndef L2_EIF_IDs
#define L2_EIF_IDs ("L2_EIF_ID")
#endif
#ifndef L2_EIF_SYSTEM_DESTINATIONs
#define L2_EIF_SYSTEM_DESTINATIONs ("L2_EIF_SYSTEM_DESTINATION")
#endif
#ifndef L2_HEADER_VALIDATION_1_DST_MACs
#define L2_HEADER_VALIDATION_1_DST_MACs ("L2_HEADER_VALIDATION_1_DST_MAC")
#endif
#ifndef L2_HEADER_VALIDATION_1_DST_MAC_IDs
#define L2_HEADER_VALIDATION_1_DST_MAC_IDs ("L2_HEADER_VALIDATION_1_DST_MAC_ID")
#endif
#ifndef L2_HEADER_VALIDATION_1_SRC_MACs
#define L2_HEADER_VALIDATION_1_SRC_MACs ("L2_HEADER_VALIDATION_1_SRC_MAC")
#endif
#ifndef L2_HEADER_VALIDATION_1_SRC_MAC_IDs
#define L2_HEADER_VALIDATION_1_SRC_MAC_IDs ("L2_HEADER_VALIDATION_1_SRC_MAC_ID")
#endif
#ifndef L2_HEADER_VALIDATION_2_DST_MACs
#define L2_HEADER_VALIDATION_2_DST_MACs ("L2_HEADER_VALIDATION_2_DST_MAC")
#endif
#ifndef L2_HEADER_VALIDATION_2_DST_MAC_IDs
#define L2_HEADER_VALIDATION_2_DST_MAC_IDs ("L2_HEADER_VALIDATION_2_DST_MAC_ID")
#endif
#ifndef L2_HEADER_VALIDATION_2_SRC_MACs
#define L2_HEADER_VALIDATION_2_SRC_MACs ("L2_HEADER_VALIDATION_2_SRC_MAC")
#endif
#ifndef L2_HEADER_VALIDATION_2_SRC_MAC_IDs
#define L2_HEADER_VALIDATION_2_SRC_MAC_IDs ("L2_HEADER_VALIDATION_2_SRC_MAC_ID")
#endif
#ifndef L2_IIF_SVP_MIRROR_INDEX_0s
#define L2_IIF_SVP_MIRROR_INDEX_0s ("L2_IIF_SVP_MIRROR_INDEX_0")
#endif
#ifndef L2_L3_MC_COMBINED_MODEs
#define L2_L3_MC_COMBINED_MODEs ("L2_L3_MC_COMBINED_MODE")
#endif
#ifndef L2_L3_MEMBERs
#define L2_L3_MEMBERs ("L2_L3_MEMBER")
#endif
#ifndef L2_MASKs
#define L2_MASKs ("L2_MASK")
#endif
#ifndef L2_MCs
#define L2_MCs ("L2_MC")
#endif
#ifndef L2_MC_GROUPs
#define L2_MC_GROUPs ("L2_MC_GROUP")
#endif
#ifndef L2_MC_GROUP_IDs
#define L2_MC_GROUP_IDs ("L2_MC_GROUP_ID")
#endif
#ifndef L2_MC_MISSs
#define L2_MC_MISSs ("L2_MC_MISS")
#endif
#ifndef L2_MC_MISS_MASKs
#define L2_MC_MISS_MASKs ("L2_MC_MISS_MASK")
#endif
#ifndef L2_MEMBERs
#define L2_MEMBERs ("L2_MEMBER")
#endif
#ifndef L2_MOVEs
#define L2_MOVEs ("L2_MOVE")
#endif
#ifndef L2_MOVE_MASKs
#define L2_MOVE_MASKs ("L2_MOVE_MASK")
#endif
#ifndef L2_MY_STATION_HITs
#define L2_MY_STATION_HITs ("L2_MY_STATION_HIT")
#endif
#ifndef L2_MY_STATION_HIT_MASKs
#define L2_MY_STATION_HIT_MASKs ("L2_MY_STATION_HIT_MASK")
#endif
#ifndef L2_PORTs
#define L2_PORTs ("L2_PORT")
#endif
#ifndef L2_PROTOs
#define L2_PROTOs ("L2_PROTO")
#endif
#ifndef L2_PROTO_MASKs
#define L2_PROTO_MASKs ("L2_PROTO_MASK")
#endif
#ifndef L2_SRC_LOOKUP_FAILUREs
#define L2_SRC_LOOKUP_FAILUREs ("L2_SRC_LOOKUP_FAILURE")
#endif
#ifndef L2_SRC_LOOKUP_FAILURE_MASKs
#define L2_SRC_LOOKUP_FAILURE_MASKs ("L2_SRC_LOOKUP_FAILURE_MASK")
#endif
#ifndef L3UC_DSTs
#define L3UC_DSTs ("L3UC_DST")
#endif
#ifndef L3UC_ROUTEDs
#define L3UC_ROUTEDs ("L3UC_ROUTED")
#endif
#ifndef L3UC_SRCs
#define L3UC_SRCs ("L3UC_SRC")
#endif
#ifndef L3_ALPM_CONTROLs
#define L3_ALPM_CONTROLs ("L3_ALPM_CONTROL")
#endif
#ifndef L3_ALPM_LEVEL_1_USAGEs
#define L3_ALPM_LEVEL_1_USAGEs ("L3_ALPM_LEVEL_1_USAGE")
#endif
#ifndef L3_ALPM_LEVEL_2_USAGEs
#define L3_ALPM_LEVEL_2_USAGEs ("L3_ALPM_LEVEL_2_USAGE")
#endif
#ifndef L3_ALPM_LEVEL_3_USAGEs
#define L3_ALPM_LEVEL_3_USAGEs ("L3_ALPM_LEVEL_3_USAGE")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B0Ms
#define L3_DEFIP_ALPM_LEVEL2_B0Ms ("L3_DEFIP_ALPM_LEVEL2_B0M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B0_ECCMs
#define L3_DEFIP_ALPM_LEVEL2_B0_ECCMs ("L3_DEFIP_ALPM_LEVEL2_B0_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B0_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL2_B0_SINGLEMs ("L3_DEFIP_ALPM_LEVEL2_B0_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B1Ms
#define L3_DEFIP_ALPM_LEVEL2_B1Ms ("L3_DEFIP_ALPM_LEVEL2_B1M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B1_ECCMs
#define L3_DEFIP_ALPM_LEVEL2_B1_ECCMs ("L3_DEFIP_ALPM_LEVEL2_B1_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B1_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL2_B1_SINGLEMs ("L3_DEFIP_ALPM_LEVEL2_B1_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B2Ms
#define L3_DEFIP_ALPM_LEVEL2_B2Ms ("L3_DEFIP_ALPM_LEVEL2_B2M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B2_ECCMs
#define L3_DEFIP_ALPM_LEVEL2_B2_ECCMs ("L3_DEFIP_ALPM_LEVEL2_B2_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B2_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL2_B2_SINGLEMs ("L3_DEFIP_ALPM_LEVEL2_B2_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B3Ms
#define L3_DEFIP_ALPM_LEVEL2_B3Ms ("L3_DEFIP_ALPM_LEVEL2_B3M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B3_ECCMs
#define L3_DEFIP_ALPM_LEVEL2_B3_ECCMs ("L3_DEFIP_ALPM_LEVEL2_B3_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B3_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL2_B3_SINGLEMs ("L3_DEFIP_ALPM_LEVEL2_B3_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B4Ms
#define L3_DEFIP_ALPM_LEVEL2_B4Ms ("L3_DEFIP_ALPM_LEVEL2_B4M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B4_ECCMs
#define L3_DEFIP_ALPM_LEVEL2_B4_ECCMs ("L3_DEFIP_ALPM_LEVEL2_B4_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B4_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL2_B4_SINGLEMs ("L3_DEFIP_ALPM_LEVEL2_B4_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B5Ms
#define L3_DEFIP_ALPM_LEVEL2_B5Ms ("L3_DEFIP_ALPM_LEVEL2_B5M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B5_ECCMs
#define L3_DEFIP_ALPM_LEVEL2_B5_ECCMs ("L3_DEFIP_ALPM_LEVEL2_B5_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_B5_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL2_B5_SINGLEMs ("L3_DEFIP_ALPM_LEVEL2_B5_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_RAM_CONTROLMs
#define L3_DEFIP_ALPM_LEVEL2_RAM_CONTROLMs ("L3_DEFIP_ALPM_LEVEL2_RAM_CONTROLM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B0Ms
#define L3_DEFIP_ALPM_LEVEL3_B0Ms ("L3_DEFIP_ALPM_LEVEL3_B0M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B0_ECCMs
#define L3_DEFIP_ALPM_LEVEL3_B0_ECCMs ("L3_DEFIP_ALPM_LEVEL3_B0_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B0_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL3_B0_SINGLEMs ("L3_DEFIP_ALPM_LEVEL3_B0_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B1Ms
#define L3_DEFIP_ALPM_LEVEL3_B1Ms ("L3_DEFIP_ALPM_LEVEL3_B1M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B1_ECCMs
#define L3_DEFIP_ALPM_LEVEL3_B1_ECCMs ("L3_DEFIP_ALPM_LEVEL3_B1_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B1_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL3_B1_SINGLEMs ("L3_DEFIP_ALPM_LEVEL3_B1_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B2Ms
#define L3_DEFIP_ALPM_LEVEL3_B2Ms ("L3_DEFIP_ALPM_LEVEL3_B2M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B2_ECCMs
#define L3_DEFIP_ALPM_LEVEL3_B2_ECCMs ("L3_DEFIP_ALPM_LEVEL3_B2_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B2_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL3_B2_SINGLEMs ("L3_DEFIP_ALPM_LEVEL3_B2_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B3Ms
#define L3_DEFIP_ALPM_LEVEL3_B3Ms ("L3_DEFIP_ALPM_LEVEL3_B3M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B3_ECCMs
#define L3_DEFIP_ALPM_LEVEL3_B3_ECCMs ("L3_DEFIP_ALPM_LEVEL3_B3_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B3_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL3_B3_SINGLEMs ("L3_DEFIP_ALPM_LEVEL3_B3_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B4Ms
#define L3_DEFIP_ALPM_LEVEL3_B4Ms ("L3_DEFIP_ALPM_LEVEL3_B4M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B4_ECCMs
#define L3_DEFIP_ALPM_LEVEL3_B4_ECCMs ("L3_DEFIP_ALPM_LEVEL3_B4_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B4_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL3_B4_SINGLEMs ("L3_DEFIP_ALPM_LEVEL3_B4_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B5Ms
#define L3_DEFIP_ALPM_LEVEL3_B5Ms ("L3_DEFIP_ALPM_LEVEL3_B5M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B5_ECCMs
#define L3_DEFIP_ALPM_LEVEL3_B5_ECCMs ("L3_DEFIP_ALPM_LEVEL3_B5_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B5_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL3_B5_SINGLEMs ("L3_DEFIP_ALPM_LEVEL3_B5_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B6Ms
#define L3_DEFIP_ALPM_LEVEL3_B6Ms ("L3_DEFIP_ALPM_LEVEL3_B6M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B6_ECCMs
#define L3_DEFIP_ALPM_LEVEL3_B6_ECCMs ("L3_DEFIP_ALPM_LEVEL3_B6_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B6_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL3_B6_SINGLEMs ("L3_DEFIP_ALPM_LEVEL3_B6_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B7Ms
#define L3_DEFIP_ALPM_LEVEL3_B7Ms ("L3_DEFIP_ALPM_LEVEL3_B7M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B7_ECCMs
#define L3_DEFIP_ALPM_LEVEL3_B7_ECCMs ("L3_DEFIP_ALPM_LEVEL3_B7_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_B7_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL3_B7_SINGLEMs ("L3_DEFIP_ALPM_LEVEL3_B7_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT1s
#define L3_DEFIP_ALPM_PIVOT_FMT1s ("L3_DEFIP_ALPM_PIVOT_FMT1")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT1_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT1_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT1_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT2s
#define L3_DEFIP_ALPM_PIVOT_FMT2s ("L3_DEFIP_ALPM_PIVOT_FMT2")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT2_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT2_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT2_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT3s
#define L3_DEFIP_ALPM_PIVOT_FMT3s ("L3_DEFIP_ALPM_PIVOT_FMT3")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT3_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT3_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT3_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT4s
#define L3_DEFIP_ALPM_PIVOT_FMT4s ("L3_DEFIP_ALPM_PIVOT_FMT4")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT4_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT4_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT4_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT5s
#define L3_DEFIP_ALPM_PIVOT_FMT5s ("L3_DEFIP_ALPM_PIVOT_FMT5")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT5_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT5_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT5_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT6s
#define L3_DEFIP_ALPM_PIVOT_FMT6s ("L3_DEFIP_ALPM_PIVOT_FMT6")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT6_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT6_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT6_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT7s
#define L3_DEFIP_ALPM_PIVOT_FMT7s ("L3_DEFIP_ALPM_PIVOT_FMT7")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT7_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT7_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT7_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT8s
#define L3_DEFIP_ALPM_PIVOT_FMT8s ("L3_DEFIP_ALPM_PIVOT_FMT8")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT8_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT8_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT8_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT1s
#define L3_DEFIP_ALPM_ROUTE_FMT1s ("L3_DEFIP_ALPM_ROUTE_FMT1")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT10s
#define L3_DEFIP_ALPM_ROUTE_FMT10s ("L3_DEFIP_ALPM_ROUTE_FMT10")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT10_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT10_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT10_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT11s
#define L3_DEFIP_ALPM_ROUTE_FMT11s ("L3_DEFIP_ALPM_ROUTE_FMT11")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT11_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT11_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT11_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT12s
#define L3_DEFIP_ALPM_ROUTE_FMT12s ("L3_DEFIP_ALPM_ROUTE_FMT12")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT12_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT12_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT12_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT13s
#define L3_DEFIP_ALPM_ROUTE_FMT13s ("L3_DEFIP_ALPM_ROUTE_FMT13")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT13_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT13_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT13_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT1_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT1_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT1_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT2s
#define L3_DEFIP_ALPM_ROUTE_FMT2s ("L3_DEFIP_ALPM_ROUTE_FMT2")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT2_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT2_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT2_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT3s
#define L3_DEFIP_ALPM_ROUTE_FMT3s ("L3_DEFIP_ALPM_ROUTE_FMT3")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT3_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT3_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT3_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT4s
#define L3_DEFIP_ALPM_ROUTE_FMT4s ("L3_DEFIP_ALPM_ROUTE_FMT4")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT4_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT4_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT4_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT5s
#define L3_DEFIP_ALPM_ROUTE_FMT5s ("L3_DEFIP_ALPM_ROUTE_FMT5")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT5_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT5_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT5_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT6s
#define L3_DEFIP_ALPM_ROUTE_FMT6s ("L3_DEFIP_ALPM_ROUTE_FMT6")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT6_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT6_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT6_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT7s
#define L3_DEFIP_ALPM_ROUTE_FMT7s ("L3_DEFIP_ALPM_ROUTE_FMT7")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT7_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT7_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT7_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT8s
#define L3_DEFIP_ALPM_ROUTE_FMT8s ("L3_DEFIP_ALPM_ROUTE_FMT8")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT8_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT8_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT8_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT9s
#define L3_DEFIP_ALPM_ROUTE_FMT9s ("L3_DEFIP_ALPM_ROUTE_FMT9")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT9_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT9_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT9_FULL")
#endif
#ifndef L3_DEFIP_DATA_LEVEL1s
#define L3_DEFIP_DATA_LEVEL1s ("L3_DEFIP_DATA_LEVEL1")
#endif
#ifndef L3_DEFIP_LEVEL1_FMTs
#define L3_DEFIP_LEVEL1_FMTs ("L3_DEFIP_LEVEL1_FMT")
#endif
#ifndef L3_DEFIP_TCAM_KEYs
#define L3_DEFIP_TCAM_KEYs ("L3_DEFIP_TCAM_KEY")
#endif
#ifndef L3_DEFIP_TCAM_LEVEL1s
#define L3_DEFIP_TCAM_LEVEL1s ("L3_DEFIP_TCAM_LEVEL1")
#endif
#ifndef L3_DST_MISSs
#define L3_DST_MISSs ("L3_DST_MISS")
#endif
#ifndef L3_DST_MISS_MASKs
#define L3_DST_MISS_MASKs ("L3_DST_MISS_MASK")
#endif
#ifndef L3_HDR_ERRs
#define L3_HDR_ERRs ("L3_HDR_ERR")
#endif
#ifndef L3_HDR_ERR_MASKs
#define L3_HDR_ERR_MASKs ("L3_HDR_ERR_MASK")
#endif
#ifndef L3_HEADER_VALIDATION_1_DST_IPV4s
#define L3_HEADER_VALIDATION_1_DST_IPV4s ("L3_HEADER_VALIDATION_1_DST_IPV4")
#endif
#ifndef L3_HEADER_VALIDATION_1_DST_IPV4_IDs
#define L3_HEADER_VALIDATION_1_DST_IPV4_IDs ("L3_HEADER_VALIDATION_1_DST_IPV4_ID")
#endif
#ifndef L3_HEADER_VALIDATION_1_DST_IPV6s
#define L3_HEADER_VALIDATION_1_DST_IPV6s ("L3_HEADER_VALIDATION_1_DST_IPV6")
#endif
#ifndef L3_HEADER_VALIDATION_1_DST_IPV6_IDs
#define L3_HEADER_VALIDATION_1_DST_IPV6_IDs ("L3_HEADER_VALIDATION_1_DST_IPV6_ID")
#endif
#ifndef L3_HEADER_VALIDATION_1_SRC_IPV4s
#define L3_HEADER_VALIDATION_1_SRC_IPV4s ("L3_HEADER_VALIDATION_1_SRC_IPV4")
#endif
#ifndef L3_HEADER_VALIDATION_1_SRC_IPV4_IDs
#define L3_HEADER_VALIDATION_1_SRC_IPV4_IDs ("L3_HEADER_VALIDATION_1_SRC_IPV4_ID")
#endif
#ifndef L3_HEADER_VALIDATION_1_SRC_IPV6s
#define L3_HEADER_VALIDATION_1_SRC_IPV6s ("L3_HEADER_VALIDATION_1_SRC_IPV6")
#endif
#ifndef L3_HEADER_VALIDATION_1_SRC_IPV6_IDs
#define L3_HEADER_VALIDATION_1_SRC_IPV6_IDs ("L3_HEADER_VALIDATION_1_SRC_IPV6_ID")
#endif
#ifndef L3_HEADER_VALIDATION_2_DST_IPV4s
#define L3_HEADER_VALIDATION_2_DST_IPV4s ("L3_HEADER_VALIDATION_2_DST_IPV4")
#endif
#ifndef L3_HEADER_VALIDATION_2_DST_IPV4_IDs
#define L3_HEADER_VALIDATION_2_DST_IPV4_IDs ("L3_HEADER_VALIDATION_2_DST_IPV4_ID")
#endif
#ifndef L3_HEADER_VALIDATION_2_DST_IPV6s
#define L3_HEADER_VALIDATION_2_DST_IPV6s ("L3_HEADER_VALIDATION_2_DST_IPV6")
#endif
#ifndef L3_HEADER_VALIDATION_2_DST_IPV6_IDs
#define L3_HEADER_VALIDATION_2_DST_IPV6_IDs ("L3_HEADER_VALIDATION_2_DST_IPV6_ID")
#endif
#ifndef L3_HEADER_VALIDATION_2_SRC_IPV4s
#define L3_HEADER_VALIDATION_2_SRC_IPV4s ("L3_HEADER_VALIDATION_2_SRC_IPV4")
#endif
#ifndef L3_HEADER_VALIDATION_2_SRC_IPV4_IDs
#define L3_HEADER_VALIDATION_2_SRC_IPV4_IDs ("L3_HEADER_VALIDATION_2_SRC_IPV4_ID")
#endif
#ifndef L3_HEADER_VALIDATION_2_SRC_IPV6s
#define L3_HEADER_VALIDATION_2_SRC_IPV6s ("L3_HEADER_VALIDATION_2_SRC_IPV6")
#endif
#ifndef L3_HEADER_VALIDATION_2_SRC_IPV6_IDs
#define L3_HEADER_VALIDATION_2_SRC_IPV6_IDs ("L3_HEADER_VALIDATION_2_SRC_IPV6_ID")
#endif
#ifndef L3_MCs
#define L3_MCs ("L3_MC")
#endif
#ifndef L3_MC_CONTROLs
#define L3_MC_CONTROLs ("L3_MC_CONTROL")
#endif
#ifndef L3_MC_ERROR_TO_CPUs
#define L3_MC_ERROR_TO_CPUs ("L3_MC_ERROR_TO_CPU")
#endif
#ifndef L3_MC_INDEX_ERROR_TO_CPUs
#define L3_MC_INDEX_ERROR_TO_CPUs ("L3_MC_INDEX_ERROR_TO_CPU")
#endif
#ifndef L3_MC_L3ONLYs
#define L3_MC_L3ONLYs ("L3_MC_L3ONLY")
#endif
#ifndef L3_MC_MISS_TO_L2s
#define L3_MC_MISS_TO_L2s ("L3_MC_MISS_TO_L2")
#endif
#ifndef L3_MC_PORT_MISS_TO_CPUs
#define L3_MC_PORT_MISS_TO_CPUs ("L3_MC_PORT_MISS_TO_CPU")
#endif
#ifndef L3_MC_TNL_DROPs
#define L3_MC_TNL_DROPs ("L3_MC_TNL_DROP")
#endif
#ifndef L3_MEMBERs
#define L3_MEMBERs ("L3_MEMBER")
#endif
#ifndef L3_MTUs
#define L3_MTUs ("L3_MTU")
#endif
#ifndef L3_MTU_ADJUST_PROFILEs
#define L3_MTU_ADJUST_PROFILEs ("L3_MTU_ADJUST_PROFILE")
#endif
#ifndef L3_MTU_ADJUST_PROFILE_IDs
#define L3_MTU_ADJUST_PROFILE_IDs ("L3_MTU_ADJUST_PROFILE_ID")
#endif
#ifndef L3_MTU_CHECK_FAILs
#define L3_MTU_CHECK_FAILs ("L3_MTU_CHECK_FAIL")
#endif
#ifndef L3_MTU_CHECK_FAIL_MASKs
#define L3_MTU_CHECK_FAIL_MASKs ("L3_MTU_CHECK_FAIL_MASK")
#endif
#ifndef L3_MTU_CHECK_FAIL_TO_CPUs
#define L3_MTU_CHECK_FAIL_TO_CPUs ("L3_MTU_CHECK_FAIL_TO_CPU")
#endif
#ifndef L3_MTU_PROFILEs
#define L3_MTU_PROFILEs ("L3_MTU_PROFILE")
#endif
#ifndef L3_MTU_PROFILE_IDs
#define L3_MTU_PROFILE_IDs ("L3_MTU_PROFILE_ID")
#endif
#ifndef L3_PORTs
#define L3_PORTs ("L3_PORT")
#endif
#ifndef L3_PROTECTION_ENABLEs
#define L3_PROTECTION_ENABLEs ("L3_PROTECTION_ENABLE")
#endif
#ifndef L3_SLOW_PATH_TO_CPUs
#define L3_SLOW_PATH_TO_CPUs ("L3_SLOW_PATH_TO_CPU")
#endif
#ifndef L3_SRC_HITs
#define L3_SRC_HITs ("L3_SRC_HIT")
#endif
#ifndef L3_SRC_MISSs
#define L3_SRC_MISSs ("L3_SRC_MISS")
#endif
#ifndef L3_SRC_MISS_MASKs
#define L3_SRC_MISS_MASKs ("L3_SRC_MISS_MASK")
#endif
#ifndef L3_SRC_MOVEs
#define L3_SRC_MOVEs ("L3_SRC_MOVE")
#endif
#ifndef L3_SRC_MOVE_MASKs
#define L3_SRC_MOVE_MASKs ("L3_SRC_MOVE_MASK")
#endif
#ifndef L3_UC_CONTROLs
#define L3_UC_CONTROLs ("L3_UC_CONTROL")
#endif
#ifndef L4_DST_PORTs
#define L4_DST_PORTs ("L4_DST_PORT")
#endif
#ifndef L4_SRC_PORTs
#define L4_SRC_PORTs ("L4_SRC_PORT")
#endif
#ifndef LABEL_FWD_CTRLs
#define LABEL_FWD_CTRLs ("LABEL_FWD_CTRL")
#endif
#ifndef LABEL_FWD_CTRL_1s
#define LABEL_FWD_CTRL_1s ("LABEL_FWD_CTRL_1")
#endif
#ifndef LABEL_FWD_CTRL_1_MASKs
#define LABEL_FWD_CTRL_1_MASKs ("LABEL_FWD_CTRL_1_MASK")
#endif
#ifndef LABEL_FWD_CTRL_2s
#define LABEL_FWD_CTRL_2s ("LABEL_FWD_CTRL_2")
#endif
#ifndef LABEL_FWD_CTRL_2_MASKs
#define LABEL_FWD_CTRL_2_MASKs ("LABEL_FWD_CTRL_2_MASK")
#endif
#ifndef LABEL_FWD_CTRL_3s
#define LABEL_FWD_CTRL_3s ("LABEL_FWD_CTRL_3")
#endif
#ifndef LABEL_FWD_CTRL_3_MASKs
#define LABEL_FWD_CTRL_3_MASKs ("LABEL_FWD_CTRL_3_MASK")
#endif
#ifndef LABEL_FWD_CTRL_MASKs
#define LABEL_FWD_CTRL_MASKs ("LABEL_FWD_CTRL_MASK")
#endif
#ifndef LABEL_REORDERs
#define LABEL_REORDERs ("LABEL_REORDER")
#endif
#ifndef LABEL_STACKs
#define LABEL_STACKs ("LABEL_STACK")
#endif
#ifndef LAG_FAILOVERs
#define LAG_FAILOVERs ("LAG_FAILOVER")
#endif
#ifndef LANE_INDEXs
#define LANE_INDEXs ("LANE_INDEX")
#endif
#ifndef LARGE_VRFs
#define LARGE_VRFs ("LARGE_VRF")
#endif
#ifndef LAST_DERIVED_ECNs
#define LAST_DERIVED_ECNs ("LAST_DERIVED_ECN")
#endif
#ifndef LAST_OPERATIONAL_STATEs
#define LAST_OPERATIONAL_STATEs ("LAST_OPERATIONAL_STATE")
#endif
#ifndef LATENCY_ADJUSTs
#define LATENCY_ADJUSTs ("LATENCY_ADJUST")
#endif
#ifndef LB_HASHs
#define LB_HASHs ("LB_HASH")
#endif
#ifndef LB_HASH_DLB_ECMP_LEVEL0_OUTPUT_SELECTIONs
#define LB_HASH_DLB_ECMP_LEVEL0_OUTPUT_SELECTIONs ("LB_HASH_DLB_ECMP_LEVEL0_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_DLB_ECMP_LEVEL0_OUTPUT_SELECTION_IDs
#define LB_HASH_DLB_ECMP_LEVEL0_OUTPUT_SELECTION_IDs ("LB_HASH_DLB_ECMP_LEVEL0_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_DLB_TRUNK_OUTPUT_SELECTIONs
#define LB_HASH_DLB_TRUNK_OUTPUT_SELECTIONs ("LB_HASH_DLB_TRUNK_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_DLB_TRUNK_OUTPUT_SELECTION_IDs
#define LB_HASH_DLB_TRUNK_OUTPUT_SELECTION_IDs ("LB_HASH_DLB_TRUNK_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_ECMP_LEVEL0_OUTPUT_SELECTIONs
#define LB_HASH_ECMP_LEVEL0_OUTPUT_SELECTIONs ("LB_HASH_ECMP_LEVEL0_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_ECMP_LEVEL0_OUTPUT_SELECTION_IDs
#define LB_HASH_ECMP_LEVEL0_OUTPUT_SELECTION_IDs ("LB_HASH_ECMP_LEVEL0_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_ECMP_LEVEL1_OUTPUT_SELECTIONs
#define LB_HASH_ECMP_LEVEL1_OUTPUT_SELECTIONs ("LB_HASH_ECMP_LEVEL1_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_ECMP_LEVEL1_OUTPUT_SELECTION_IDs
#define LB_HASH_ECMP_LEVEL1_OUTPUT_SELECTION_IDs ("LB_HASH_ECMP_LEVEL1_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_ENTROPY_HASH_SELECTION_CONTROL_PROFILEs
#define LB_HASH_ENTROPY_HASH_SELECTION_CONTROL_PROFILEs ("LB_HASH_ENTROPY_HASH_SELECTION_CONTROL_PROFILE")
#endif
#ifndef LB_HASH_ENTROPY_LABEL_OUTPUT_SELECTIONs
#define LB_HASH_ENTROPY_LABEL_OUTPUT_SELECTIONs ("LB_HASH_ENTROPY_LABEL_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_ENTROPY_LABEL_OUTPUT_SELECTION_IDs
#define LB_HASH_ENTROPY_LABEL_OUTPUT_SELECTION_IDs ("LB_HASH_ENTROPY_LABEL_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_FLOW_BASEDs
#define LB_HASH_FLOW_BASEDs ("LB_HASH_FLOW_BASED")
#endif
#ifndef LB_HASH_FLOW_BASED_L2s
#define LB_HASH_FLOW_BASED_L2s ("LB_HASH_FLOW_BASED_L2")
#endif
#ifndef LB_HASH_FLOW_BASED_MEMBER_WEIGHTs
#define LB_HASH_FLOW_BASED_MEMBER_WEIGHTs ("LB_HASH_FLOW_BASED_MEMBER_WEIGHT")
#endif
#ifndef LB_HASH_FLOW_BASED_RHs
#define LB_HASH_FLOW_BASED_RHs ("LB_HASH_FLOW_BASED_RH")
#endif
#ifndef LB_HASH_INSTANCEs
#define LB_HASH_INSTANCEs ("LB_HASH_INSTANCE")
#endif
#ifndef LB_HASH_TABLE_INSTANCEs
#define LB_HASH_TABLE_INSTANCEs ("LB_HASH_TABLE_INSTANCE")
#endif
#ifndef LB_HASH_TRUNK_FAILOVER_OUTPUT_SELECTIONs
#define LB_HASH_TRUNK_FAILOVER_OUTPUT_SELECTIONs ("LB_HASH_TRUNK_FAILOVER_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_TRUNK_FAILOVER_OUTPUT_SELECTION_IDs
#define LB_HASH_TRUNK_FAILOVER_OUTPUT_SELECTION_IDs ("LB_HASH_TRUNK_FAILOVER_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_TRUNK_NONUC_OUTPUT_SELECTIONs
#define LB_HASH_TRUNK_NONUC_OUTPUT_SELECTIONs ("LB_HASH_TRUNK_NONUC_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_TRUNK_NONUC_OUTPUT_SELECTION_IDs
#define LB_HASH_TRUNK_NONUC_OUTPUT_SELECTION_IDs ("LB_HASH_TRUNK_NONUC_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_TRUNK_SYSTEM_FAILOVER_OUTPUT_SELECTIONs
#define LB_HASH_TRUNK_SYSTEM_FAILOVER_OUTPUT_SELECTIONs ("LB_HASH_TRUNK_SYSTEM_FAILOVER_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_TRUNK_SYSTEM_FAILOVER_OUTPUT_SELECTION_IDs
#define LB_HASH_TRUNK_SYSTEM_FAILOVER_OUTPUT_SELECTION_IDs ("LB_HASH_TRUNK_SYSTEM_FAILOVER_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_TRUNK_SYSTEM_OUTPUT_SELECTIONs
#define LB_HASH_TRUNK_SYSTEM_OUTPUT_SELECTIONs ("LB_HASH_TRUNK_SYSTEM_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_TRUNK_SYSTEM_OUTPUT_SELECTION_IDs
#define LB_HASH_TRUNK_SYSTEM_OUTPUT_SELECTION_IDs ("LB_HASH_TRUNK_SYSTEM_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_TRUNK_UC_OUTPUT_SELECTIONs
#define LB_HASH_TRUNK_UC_OUTPUT_SELECTIONs ("LB_HASH_TRUNK_UC_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_TRUNK_UC_OUTPUT_SELECTION_IDs
#define LB_HASH_TRUNK_UC_OUTPUT_SELECTION_IDs ("LB_HASH_TRUNK_UC_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_USE_FLOW_DLB_ECMPs
#define LB_HASH_USE_FLOW_DLB_ECMPs ("LB_HASH_USE_FLOW_DLB_ECMP")
#endif
#ifndef LB_HASH_USE_FLOW_FAILOVERs
#define LB_HASH_USE_FLOW_FAILOVERs ("LB_HASH_USE_FLOW_FAILOVER")
#endif
#ifndef LB_HASH_USE_FLOW_NONUCs
#define LB_HASH_USE_FLOW_NONUCs ("LB_HASH_USE_FLOW_NONUC")
#endif
#ifndef LB_HASH_USE_FLOW_UCs
#define LB_HASH_USE_FLOW_UCs ("LB_HASH_USE_FLOW_UC")
#endif
#ifndef LB_MODEs
#define LB_MODEs ("LB_MODE")
#endif
#ifndef LEARNs
#define LEARNs ("LEARN")
#endif
#ifndef LEARN_CACHEs
#define LEARN_CACHEs ("LEARN_CACHE")
#endif
#ifndef LEARN_CACHE_BITP_PROFILEMs
#define LEARN_CACHE_BITP_PROFILEMs ("LEARN_CACHE_BITP_PROFILEM")
#endif
#ifndef LEARN_CACHE_BOTP_PROFILEMs
#define LEARN_CACHE_BOTP_PROFILEMs ("LEARN_CACHE_BOTP_PROFILEM")
#endif
#ifndef LEARN_CACHE_CACHEMs
#define LEARN_CACHE_CACHEMs ("LEARN_CACHE_CACHEM")
#endif
#ifndef LEARN_CACHE_CONTROLs
#define LEARN_CACHE_CONTROLs ("LEARN_CACHE_CONTROL")
#endif
#ifndef LEARN_CACHE_CTRLRs
#define LEARN_CACHE_CTRLRs ("LEARN_CACHE_CTRLR")
#endif
#ifndef LEARN_CACHE_CTRL_PRE_SELMs
#define LEARN_CACHE_CTRL_PRE_SELMs ("LEARN_CACHE_CTRL_PRE_SELM")
#endif
#ifndef LEARN_CACHE_DATAs
#define LEARN_CACHE_DATAs ("LEARN_CACHE_DATA")
#endif
#ifndef LEARN_CACHE_DATA_CONTROLs
#define LEARN_CACHE_DATA_CONTROLs ("LEARN_CACHE_DATA_CONTROL")
#endif
#ifndef LEARN_CACHE_DATA_IDs
#define LEARN_CACHE_DATA_IDs ("LEARN_CACHE_DATA_ID")
#endif
#ifndef LEARN_CACHE_DATA_INFO_IDs
#define LEARN_CACHE_DATA_INFO_IDs ("LEARN_CACHE_DATA_INFO_ID")
#endif
#ifndef LEARN_CACHE_STATUSRs
#define LEARN_CACHE_STATUSRs ("LEARN_CACHE_STATUSR")
#endif
#ifndef LEARN_PKT_DISCARD_DUPLICATEs
#define LEARN_PKT_DISCARD_DUPLICATEs ("LEARN_PKT_DISCARD_DUPLICATE")
#endif
#ifndef LEARN_PKT_DISCARD_EM_FAILs
#define LEARN_PKT_DISCARD_EM_FAILs ("LEARN_PKT_DISCARD_EM_FAIL")
#endif
#ifndef LEARN_PKT_DISCARD_FLOW_LIMIT_EXCEEDs
#define LEARN_PKT_DISCARD_FLOW_LIMIT_EXCEEDs ("LEARN_PKT_DISCARD_FLOW_LIMIT_EXCEED")
#endif
#ifndef LEARN_PKT_DISCARD_INVALID_GROUPs
#define LEARN_PKT_DISCARD_INVALID_GROUPs ("LEARN_PKT_DISCARD_INVALID_GROUP")
#endif
#ifndef LEARN_PKT_DISCARD_PARSE_ERRORs
#define LEARN_PKT_DISCARD_PARSE_ERRORs ("LEARN_PKT_DISCARD_PARSE_ERROR")
#endif
#ifndef LEARN_PKT_DISCARD_PIPE_LIMIT_EXCEEDs
#define LEARN_PKT_DISCARD_PIPE_LIMIT_EXCEEDs ("LEARN_PKT_DISCARD_PIPE_LIMIT_EXCEED")
#endif
#ifndef LESSs
#define LESSs ("LESS")
#endif
#ifndef LEVEL0_RANDOM_SEEDs
#define LEVEL0_RANDOM_SEEDs ("LEVEL0_RANDOM_SEED")
#endif
#ifndef LEVEL1_RANDOM_SEEDs
#define LEVEL1_RANDOM_SEEDs ("LEVEL1_RANDOM_SEED")
#endif
#ifndef LIMIT_CELLSs
#define LIMIT_CELLSs ("LIMIT_CELLS")
#endif
#ifndef LIMIT_CELLS_OPERs
#define LIMIT_CELLS_OPERs ("LIMIT_CELLS_OPER")
#endif
#ifndef LINKSCAN_MODEs
#define LINKSCAN_MODEs ("LINKSCAN_MODE")
#endif
#ifndef LINK_DELAYs
#define LINK_DELAYs ("LINK_DELAY")
#endif
#ifndef LINK_STATEs
#define LINK_STATEs ("LINK_STATE")
#endif
#ifndef LINK_TRAININGs
#define LINK_TRAININGs ("LINK_TRAINING")
#endif
#ifndef LINK_TRAINING_ACTIVEs
#define LINK_TRAINING_ACTIVEs ("LINK_TRAINING_ACTIVE")
#endif
#ifndef LINK_TRAINING_DONEs
#define LINK_TRAINING_DONEs ("LINK_TRAINING_DONE")
#endif
#ifndef LINK_TRAINING_OFFs
#define LINK_TRAINING_OFFs ("LINK_TRAINING_OFF")
#endif
#ifndef LM_CONTROLs
#define LM_CONTROLs ("LM_CONTROL")
#endif
#ifndef LM_LINK_STATEs
#define LM_LINK_STATEs ("LM_LINK_STATE")
#endif
#ifndef LM_PORT_CONTROLs
#define LM_PORT_CONTROLs ("LM_PORT_CONTROL")
#endif
#ifndef LOCAL_AUTH_SEQ_NUMs
#define LOCAL_AUTH_SEQ_NUMs ("LOCAL_AUTH_SEQ_NUM")
#endif
#ifndef LOCAL_DIAG_CODEs
#define LOCAL_DIAG_CODEs ("LOCAL_DIAG_CODE")
#endif
#ifndef LOCAL_DISCRIMINATORs
#define LOCAL_DISCRIMINATORs ("LOCAL_DISCRIMINATOR")
#endif
#ifndef LOCAL_FAULTs
#define LOCAL_FAULTs ("LOCAL_FAULT")
#endif
#ifndef LOCAL_FAULT_DISABLEs
#define LOCAL_FAULT_DISABLEs ("LOCAL_FAULT_DISABLE")
#endif
#ifndef LOCAL_STATEs
#define LOCAL_STATEs ("LOCAL_STATE")
#endif
#ifndef LOCAL_STATE_ADMIN_DOWNs
#define LOCAL_STATE_ADMIN_DOWNs ("LOCAL_STATE_ADMIN_DOWN")
#endif
#ifndef LOCAL_STATE_DOWNs
#define LOCAL_STATE_DOWNs ("LOCAL_STATE_DOWN")
#endif
#ifndef LOCAL_STATE_DOWN_EVENT_ON_ENDPOINT_CREATIONs
#define LOCAL_STATE_DOWN_EVENT_ON_ENDPOINT_CREATIONs ("LOCAL_STATE_DOWN_EVENT_ON_ENDPOINT_CREATION")
#endif
#ifndef LOCAL_STATE_INITs
#define LOCAL_STATE_INITs ("LOCAL_STATE_INIT")
#endif
#ifndef LOCAL_STATE_UPs
#define LOCAL_STATE_UPs ("LOCAL_STATE_UP")
#endif
#ifndef LONG_CHs
#define LONG_CHs ("LONG_CH")
#endif
#ifndef LOOKUP0_LTs
#define LOOKUP0_LTs ("LOOKUP0_LT")
#endif
#ifndef LOOKUP1_LTs
#define LOOKUP1_LTs ("LOOKUP1_LT")
#endif
#ifndef LOOKUP_CNTs
#define LOOKUP_CNTs ("LOOKUP_CNT")
#endif
#ifndef LOOKUP_OPCODEs
#define LOOKUP_OPCODEs ("LOOKUP_OPCODE")
#endif
#ifndef LOOPBACKs
#define LOOPBACKs ("LOOPBACK")
#endif
#ifndef LOOPBACK_MODEs
#define LOOPBACK_MODEs ("LOOPBACK_MODE")
#endif
#ifndef LOOPBACK_PORTSs
#define LOOPBACK_PORTSs ("LOOPBACK_PORTS")
#endif
#ifndef LOOPBACK_PORTS_MASK_ACTIONs
#define LOOPBACK_PORTS_MASK_ACTIONs ("LOOPBACK_PORTS_MASK_ACTION")
#endif
#ifndef LOOPBACK_PORTS_MASK_TARGETs
#define LOOPBACK_PORTS_MASK_TARGETs ("LOOPBACK_PORTS_MASK_TARGET")
#endif
#ifndef LOSSLESSs
#define LOSSLESSs ("LOSSLESS")
#endif
#ifndef LOSSLESS0_BYTEs
#define LOSSLESS0_BYTEs ("LOSSLESS0_BYTE")
#endif
#ifndef LOSSLESS0_FLOW_CTRLs
#define LOSSLESS0_FLOW_CTRLs ("LOSSLESS0_FLOW_CTRL")
#endif
#ifndef LOSSLESS0_PKTs
#define LOSSLESS0_PKTs ("LOSSLESS0_PKT")
#endif
#ifndef LOSSLESS1_BYTEs
#define LOSSLESS1_BYTEs ("LOSSLESS1_BYTE")
#endif
#ifndef LOSSLESS1_FLOW_CTRLs
#define LOSSLESS1_FLOW_CTRLs ("LOSSLESS1_FLOW_CTRL")
#endif
#ifndef LOSSLESS1_PKTs
#define LOSSLESS1_PKTs ("LOSSLESS1_PKT")
#endif
#ifndef LOSSLESS_PRI_GRPs
#define LOSSLESS_PRI_GRPs ("LOSSLESS_PRI_GRP")
#endif
#ifndef LOSSYs
#define LOSSYs ("LOSSY")
#endif
#ifndef LOSSY_AND_LOSSLESSs
#define LOSSY_AND_LOSSLESSs ("LOSSY_AND_LOSSLESS")
#endif
#ifndef LOSSY_BYTEs
#define LOSSY_BYTEs ("LOSSY_BYTE")
#endif
#ifndef LOSSY_HIGH_BYTEs
#define LOSSY_HIGH_BYTEs ("LOSSY_HIGH_BYTE")
#endif
#ifndef LOSSY_HIGH_PKTs
#define LOSSY_HIGH_PKTs ("LOSSY_HIGH_PKT")
#endif
#ifndef LOSSY_LOW_BYTEs
#define LOSSY_LOW_BYTEs ("LOSSY_LOW_BYTE")
#endif
#ifndef LOSSY_LOW_PKTs
#define LOSSY_LOW_PKTs ("LOSSY_LOW_PKT")
#endif
#ifndef LOW_CNG_LIMIT_CELLSs
#define LOW_CNG_LIMIT_CELLSs ("LOW_CNG_LIMIT_CELLS")
#endif
#ifndef LOW_CONGESTIONs
#define LOW_CONGESTIONs ("LOW_CONGESTION")
#endif
#ifndef LPM_IP_CONTROLMs
#define LPM_IP_CONTROLMs ("LPM_IP_CONTROLM")
#endif
#ifndef LP_DFEs
#define LP_DFEs ("LP_DFE")
#endif
#ifndef LP_DFE_AUTOs
#define LP_DFE_AUTOs ("LP_DFE_AUTO")
#endif
#ifndef LP_TX_PRECODER_ONs
#define LP_TX_PRECODER_ONs ("LP_TX_PRECODER_ON")
#endif
#ifndef LP_TX_PRECODER_ON_AUTOs
#define LP_TX_PRECODER_ON_AUTOs ("LP_TX_PRECODER_ON_AUTO")
#endif
#ifndef M0SSQ_SRAM_LL_128K_CONTROL1Rs
#define M0SSQ_SRAM_LL_128K_CONTROL1Rs ("M0SSQ_SRAM_LL_128K_CONTROL1R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1Rs
#define M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1Rs ("M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2Rs
#define M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2Rs ("M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLERs
#define M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLERs ("M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLER")
#endif
#ifndef M0SSQ_SRAM_LL_128K_INTERRUPT_STATUSRs
#define M0SSQ_SRAM_LL_128K_INTERRUPT_STATUSRs ("M0SSQ_SRAM_LL_128K_INTERRUPT_STATUSR")
#endif
#ifndef M0SSQ_SRAM_LL_128K_MEMORY_CONTROLRs
#define M0SSQ_SRAM_LL_128K_MEMORY_CONTROLRs ("M0SSQ_SRAM_LL_128K_MEMORY_CONTROLR")
#endif
#ifndef M0SSQ_SRAM_LL_128K_MEMORY_PDARs
#define M0SSQ_SRAM_LL_128K_MEMORY_PDARs ("M0SSQ_SRAM_LL_128K_MEMORY_PDAR")
#endif
#ifndef M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLERs
#define M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLERs ("M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLER")
#endif
#ifndef M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUSRs
#define M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUSRs ("M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUSR")
#endif
#ifndef M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0Rs
#define M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0Rs ("M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1Rs
#define M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1Rs ("M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0Rs
#define M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0Rs ("M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1Rs
#define M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1Rs ("M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROLRs
#define M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROLRs ("M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROLR")
#endif
#ifndef M0SSQ_SRAM_LL_128K_STATUS10Rs
#define M0SSQ_SRAM_LL_128K_STATUS10Rs ("M0SSQ_SRAM_LL_128K_STATUS10R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_STATUS1Rs
#define M0SSQ_SRAM_LL_128K_STATUS1Rs ("M0SSQ_SRAM_LL_128K_STATUS1R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_STATUS2Rs
#define M0SSQ_SRAM_LL_128K_STATUS2Rs ("M0SSQ_SRAM_LL_128K_STATUS2R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_STATUS3Rs
#define M0SSQ_SRAM_LL_128K_STATUS3Rs ("M0SSQ_SRAM_LL_128K_STATUS3R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_STATUS4Rs
#define M0SSQ_SRAM_LL_128K_STATUS4Rs ("M0SSQ_SRAM_LL_128K_STATUS4R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_STATUS5Rs
#define M0SSQ_SRAM_LL_128K_STATUS5Rs ("M0SSQ_SRAM_LL_128K_STATUS5R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_STATUS6Rs
#define M0SSQ_SRAM_LL_128K_STATUS6Rs ("M0SSQ_SRAM_LL_128K_STATUS6R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_STATUS7Rs
#define M0SSQ_SRAM_LL_128K_STATUS7Rs ("M0SSQ_SRAM_LL_128K_STATUS7R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_STATUS8Rs
#define M0SSQ_SRAM_LL_128K_STATUS8Rs ("M0SSQ_SRAM_LL_128K_STATUS8R")
#endif
#ifndef M0SSQ_SRAM_LL_128K_STATUS9Rs
#define M0SSQ_SRAM_LL_128K_STATUS9Rs ("M0SSQ_SRAM_LL_128K_STATUS9R")
#endif
#ifndef MAC_DISABLEDs
#define MAC_DISABLEDs ("MAC_DISABLED")
#endif
#ifndef MAC_ECC_INTR_ENABLEs
#define MAC_ECC_INTR_ENABLEs ("MAC_ECC_INTR_ENABLE")
#endif
#ifndef MAC_IP_BIND_LOOKUP_MISS_DROPs
#define MAC_IP_BIND_LOOKUP_MISS_DROPs ("MAC_IP_BIND_LOOKUP_MISS_DROP")
#endif
#ifndef MAC_IP_BIND_LOOKUP_MISS_DROP_MASKs
#define MAC_IP_BIND_LOOKUP_MISS_DROP_MASKs ("MAC_IP_BIND_LOOKUP_MISS_DROP_MASK")
#endif
#ifndef MANUAL_SYNCs
#define MANUAL_SYNCs ("MANUAL_SYNC")
#endif
#ifndef MAPs
#define MAPs ("MAP")
#endif
#ifndef MAPPED_DSCPs
#define MAPPED_DSCPs ("MAPPED_DSCP")
#endif
#ifndef MAPPED_VALUE_STRENGTHs
#define MAPPED_VALUE_STRENGTHs ("MAPPED_VALUE_STRENGTH")
#endif
#ifndef MARKs
#define MARKs ("MARK")
#endif
#ifndef MARK_TM_WRED_CNG_NOTIFICATION_PROFILE_IDs
#define MARK_TM_WRED_CNG_NOTIFICATION_PROFILE_IDs ("MARK_TM_WRED_CNG_NOTIFICATION_PROFILE_ID")
#endif
#ifndef MARTIAN_ADDRs
#define MARTIAN_ADDRs ("MARTIAN_ADDR")
#endif
#ifndef MARTIAN_ADDRESS_TO_CPUs
#define MARTIAN_ADDRESS_TO_CPUs ("MARTIAN_ADDRESS_TO_CPU")
#endif
#ifndef MARTIAN_ADDR_MASKs
#define MARTIAN_ADDR_MASKs ("MARTIAN_ADDR_MASK")
#endif
#ifndef MASKs
#define MASKs ("MASK")
#endif
#ifndef MASK_ACTIONs
#define MASK_ACTIONs ("MASK_ACTION")
#endif
#ifndef MASK_EGR_PORTSs
#define MASK_EGR_PORTSs ("MASK_EGR_PORTS")
#endif
#ifndef MASK_LOWERs
#define MASK_LOWERs ("MASK_LOWER")
#endif
#ifndef MASK_PORTSs
#define MASK_PORTSs ("MASK_PORTS")
#endif
#ifndef MASK_SIZE_1s
#define MASK_SIZE_1s ("MASK_SIZE_1")
#endif
#ifndef MASK_SIZE_2s
#define MASK_SIZE_2s ("MASK_SIZE_2")
#endif
#ifndef MASK_SIZE_3s
#define MASK_SIZE_3s ("MASK_SIZE_3")
#endif
#ifndef MASK_TARGETs
#define MASK_TARGETs ("MASK_TARGET")
#endif
#ifndef MASK_UPPERs
#define MASK_UPPERs ("MASK_UPPER")
#endif
#ifndef MAXs
#define MAXs ("MAX")
#endif
#ifndef MAX_AGG_LIST_MEMBERs
#define MAX_AGG_LIST_MEMBERs ("MAX_AGG_LIST_MEMBER")
#endif
#ifndef MAX_AUTH_SHA1_KEYSs
#define MAX_AUTH_SHA1_KEYSs ("MAX_AUTH_SHA1_KEYS")
#endif
#ifndef MAX_AUTH_SHA1_KEYS_OPERs
#define MAX_AUTH_SHA1_KEYS_OPERs ("MAX_AUTH_SHA1_KEYS_OPER")
#endif
#ifndef MAX_AUTH_SIMPLE_PASSWORD_KEYSs
#define MAX_AUTH_SIMPLE_PASSWORD_KEYSs ("MAX_AUTH_SIMPLE_PASSWORD_KEYS")
#endif
#ifndef MAX_AUTH_SIMPLE_PASSWORD_KEYS_OPERs
#define MAX_AUTH_SIMPLE_PASSWORD_KEYS_OPERs ("MAX_AUTH_SIMPLE_PASSWORD_KEYS_OPER")
#endif
#ifndef MAX_BANDWIDTH_KBPSs
#define MAX_BANDWIDTH_KBPSs ("MAX_BANDWIDTH_KBPS")
#endif
#ifndef MAX_BANDWIDTH_KBPS_OPERs
#define MAX_BANDWIDTH_KBPS_OPERs ("MAX_BANDWIDTH_KBPS_OPER")
#endif
#ifndef MAX_BURST_KBITSs
#define MAX_BURST_KBITSs ("MAX_BURST_KBITS")
#endif
#ifndef MAX_BURST_PKTSs
#define MAX_BURST_PKTSs ("MAX_BURST_PKTS")
#endif
#ifndef MAX_BURST_SIZE_KBITSs
#define MAX_BURST_SIZE_KBITSs ("MAX_BURST_SIZE_KBITS")
#endif
#ifndef MAX_BURST_SIZE_KBITS_OPERs
#define MAX_BURST_SIZE_KBITS_OPERs ("MAX_BURST_SIZE_KBITS_OPER")
#endif
#ifndef MAX_BURST_SIZE_PKTSs
#define MAX_BURST_SIZE_PKTSs ("MAX_BURST_SIZE_PKTS")
#endif
#ifndef MAX_BURST_SIZE_PKTS_OPERs
#define MAX_BURST_SIZE_PKTS_OPERs ("MAX_BURST_SIZE_PKTS_OPER")
#endif
#ifndef MAX_CONTAINERs
#define MAX_CONTAINERs ("MAX_CONTAINER")
#endif
#ifndef MAX_CREDIT_CELLSs
#define MAX_CREDIT_CELLSs ("MAX_CREDIT_CELLS")
#endif
#ifndef MAX_ENDPOINTSs
#define MAX_ENDPOINTSs ("MAX_ENDPOINTS")
#endif
#ifndef MAX_ENDPOINTS_OPERs
#define MAX_ENDPOINTS_OPERs ("MAX_ENDPOINTS_OPER")
#endif
#ifndef MAX_ENTRIESs
#define MAX_ENTRIESs ("MAX_ENTRIES")
#endif
#ifndef MAX_EXPORT_LENGTHs
#define MAX_EXPORT_LENGTHs ("MAX_EXPORT_LENGTH")
#endif
#ifndef MAX_EXPORT_LENGTH_OPERs
#define MAX_EXPORT_LENGTH_OPERs ("MAX_EXPORT_LENGTH_OPER")
#endif
#ifndef MAX_EXPORT_PKT_LENGTHs
#define MAX_EXPORT_PKT_LENGTHs ("MAX_EXPORT_PKT_LENGTH")
#endif
#ifndef MAX_EXPORT_PKT_LENGTH_OPERs
#define MAX_EXPORT_PKT_LENGTH_OPERs ("MAX_EXPORT_PKT_LENGTH_OPER")
#endif
#ifndef MAX_FLOWSs
#define MAX_FLOWSs ("MAX_FLOWS")
#endif
#ifndef MAX_FLOWS_OPERs
#define MAX_FLOWS_OPERs ("MAX_FLOWS_OPER")
#endif
#ifndef MAX_FRAME_SIZEs
#define MAX_FRAME_SIZEs ("MAX_FRAME_SIZE")
#endif
#ifndef MAX_GROUPSs
#define MAX_GROUPSs ("MAX_GROUPS")
#endif
#ifndef MAX_GROUPS_OPERs
#define MAX_GROUPS_OPERs ("MAX_GROUPS_OPER")
#endif
#ifndef MAX_LABELs
#define MAX_LABELs ("MAX_LABEL")
#endif
#ifndef MAX_LIMITs
#define MAX_LIMITs ("MAX_LIMIT")
#endif
#ifndef MAX_MEMBERSs
#define MAX_MEMBERSs ("MAX_MEMBERS")
#endif
#ifndef MAX_NUM_MC_REPLs
#define MAX_NUM_MC_REPLs ("MAX_NUM_MC_REPL")
#endif
#ifndef MAX_NUM_PORTSs
#define MAX_NUM_PORTSs ("MAX_NUM_PORTS")
#endif
#ifndef MAX_NUM_PORTS_OPERs
#define MAX_NUM_PORTS_OPERs ("MAX_NUM_PORTS_OPER")
#endif
#ifndef MAX_PKT_LENGTHs
#define MAX_PKT_LENGTHs ("MAX_PKT_LENGTH")
#endif
#ifndef MAX_PKT_SIZEs
#define MAX_PKT_SIZEs ("MAX_PKT_SIZE")
#endif
#ifndef MAX_PKT_SIZE_OPERs
#define MAX_PKT_SIZE_OPERs ("MAX_PKT_SIZE_OPER")
#endif
#ifndef MAX_RATE_KBPSs
#define MAX_RATE_KBPSs ("MAX_RATE_KBPS")
#endif
#ifndef MAX_RATE_KBPS_OPERs
#define MAX_RATE_KBPS_OPERs ("MAX_RATE_KBPS_OPER")
#endif
#ifndef MAX_RATE_PPSs
#define MAX_RATE_PPSs ("MAX_RATE_PPS")
#endif
#ifndef MAX_RATE_PPS_OPERs
#define MAX_RATE_PPS_OPERs ("MAX_RATE_PPS_OPER")
#endif
#ifndef MAX_RAW_BUCKETSs
#define MAX_RAW_BUCKETSs ("MAX_RAW_BUCKETS")
#endif
#ifndef MAX_RX_PKT_LENGTHs
#define MAX_RX_PKT_LENGTHs ("MAX_RX_PKT_LENGTH")
#endif
#ifndef MAX_RX_PKT_LENGTH_OPERs
#define MAX_RX_PKT_LENGTH_OPERs ("MAX_RX_PKT_LENGTH_OPER")
#endif
#ifndef MAX_SUB_PORTs
#define MAX_SUB_PORTs ("MAX_SUB_PORT")
#endif
#ifndef MAX_USAGE_BYTEs
#define MAX_USAGE_BYTEs ("MAX_USAGE_BYTE")
#endif
#ifndef MAX_USAGE_CELLSs
#define MAX_USAGE_CELLSs ("MAX_USAGE_CELLS")
#endif
#ifndef MAX_USAGE_MODEs
#define MAX_USAGE_MODEs ("MAX_USAGE_MODE")
#endif
#ifndef MAX_VALUEs
#define MAX_VALUEs ("MAX_VALUE")
#endif
#ifndef MC_BASE_INDEXs
#define MC_BASE_INDEXs ("MC_BASE_INDEX")
#endif
#ifndef MC_CELLSs
#define MC_CELLSs ("MC_CELLS")
#endif
#ifndef MC_COSs
#define MC_COSs ("MC_COS")
#endif
#ifndef MC_COS_MIRRORs
#define MC_COS_MIRRORs ("MC_COS_MIRROR")
#endif
#ifndef MC_COS_STRENGTHs
#define MC_COS_STRENGTHs ("MC_COS_STRENGTH")
#endif
#ifndef MC_GREEN_PKTs
#define MC_GREEN_PKTs ("MC_GREEN_PKT")
#endif
#ifndef MC_ID_ERRORs
#define MC_ID_ERRORs ("MC_ID_ERROR")
#endif
#ifndef MC_ID_ERROR_MASKs
#define MC_ID_ERROR_MASKs ("MC_ID_ERROR_MASK")
#endif
#ifndef MC_MIN_USAGE_CELLSs
#define MC_MIN_USAGE_CELLSs ("MC_MIN_USAGE_CELLS")
#endif
#ifndef MC_NUM_ENTRIESs
#define MC_NUM_ENTRIESs ("MC_NUM_ENTRIES")
#endif
#ifndef MC_OVERRIDEs
#define MC_OVERRIDEs ("MC_OVERRIDE")
#endif
#ifndef MC_PKTs
#define MC_PKTs ("MC_PKT")
#endif
#ifndef MC_PKT_MC_COSs
#define MC_PKT_MC_COSs ("MC_PKT_MC_COS")
#endif
#ifndef MC_PKT_MC_COS_OVERRIDEs
#define MC_PKT_MC_COS_OVERRIDEs ("MC_PKT_MC_COS_OVERRIDE")
#endif
#ifndef MC_PORT_SERVICE_POOLs
#define MC_PORT_SERVICE_POOLs ("MC_PORT_SERVICE_POOL")
#endif
#ifndef MC_Qs
#define MC_Qs ("MC_Q")
#endif
#ifndef MC_QUEUE_LIMIT_EXCEEDSs
#define MC_QUEUE_LIMIT_EXCEEDSs ("MC_QUEUE_LIMIT_EXCEEDS")
#endif
#ifndef MC_Q_CELLSs
#define MC_Q_CELLSs ("MC_Q_CELLS")
#endif
#ifndef MC_Q_GRP_MIN_GUARANTEE_CELLSs
#define MC_Q_GRP_MIN_GUARANTEE_CELLSs ("MC_Q_GRP_MIN_GUARANTEE_CELLS")
#endif
#ifndef MC_Q_GRP_MIN_GUARANTEE_CELLS_OPERs
#define MC_Q_GRP_MIN_GUARANTEE_CELLS_OPERs ("MC_Q_GRP_MIN_GUARANTEE_CELLS_OPER")
#endif
#ifndef MC_Q_INVALIDs
#define MC_Q_INVALIDs ("MC_Q_INVALID")
#endif
#ifndef MC_Q_LIMIT_EXCEEDSs
#define MC_Q_LIMIT_EXCEEDSs ("MC_Q_LIMIT_EXCEEDS")
#endif
#ifndef MC_Q_PORTs
#define MC_Q_PORTs ("MC_Q_PORT")
#endif
#ifndef MC_RED_PKTs
#define MC_RED_PKTs ("MC_RED_PKT")
#endif
#ifndef MC_SERVICE_POOLs
#define MC_SERVICE_POOLs ("MC_SERVICE_POOL")
#endif
#ifndef MC_SHARED_USAGE_CELLSs
#define MC_SHARED_USAGE_CELLSs ("MC_SHARED_USAGE_CELLS")
#endif
#ifndef MC_TM_EBST_DATA_IDs
#define MC_TM_EBST_DATA_IDs ("MC_TM_EBST_DATA_ID")
#endif
#ifndef MC_YELLOW_PKTs
#define MC_YELLOW_PKTs ("MC_YELLOW_PKT")
#endif
#ifndef MEDIUM_CONGESTIONs
#define MEDIUM_CONGESTIONs ("MEDIUM_CONGESTION")
#endif
#ifndef MEDIUM_TYPEs
#define MEDIUM_TYPEs ("MEDIUM_TYPE")
#endif
#ifndef MEDIUM_TYPE_AUTOs
#define MEDIUM_TYPE_AUTOs ("MEDIUM_TYPE_AUTO")
#endif
#ifndef MEMBERSHIP_CHECK_ING0_BITMAPMs
#define MEMBERSHIP_CHECK_ING0_BITMAPMs ("MEMBERSHIP_CHECK_ING0_BITMAPM")
#endif
#ifndef MEMBERSHIP_CHECK_ING0_BITMAP_SER_CONTROLRs
#define MEMBERSHIP_CHECK_ING0_BITMAP_SER_CONTROLRs ("MEMBERSHIP_CHECK_ING0_BITMAP_SER_CONTROLR")
#endif
#ifndef MEMBERSHIP_CHECK_ING0_BITP_PROFILEMs
#define MEMBERSHIP_CHECK_ING0_BITP_PROFILEMs ("MEMBERSHIP_CHECK_ING0_BITP_PROFILEM")
#endif
#ifndef MEMBERSHIP_CHECK_ING0_BOTP_PROFILEMs
#define MEMBERSHIP_CHECK_ING0_BOTP_PROFILEMs ("MEMBERSHIP_CHECK_ING0_BOTP_PROFILEM")
#endif
#ifndef MEMBERSHIP_CHECK_ING0_CTRL_PRE_SELMs
#define MEMBERSHIP_CHECK_ING0_CTRL_PRE_SELMs ("MEMBERSHIP_CHECK_ING0_CTRL_PRE_SELM")
#endif
#ifndef MEMBERSHIP_CHECK_ING0_RAM_TM_CONTROLRs
#define MEMBERSHIP_CHECK_ING0_RAM_TM_CONTROLRs ("MEMBERSHIP_CHECK_ING0_RAM_TM_CONTROLR")
#endif
#ifndef MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWERMs
#define MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWERMs ("MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWERM")
#endif
#ifndef MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWER_SER_CONTROLRs
#define MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWER_SER_CONTROLRs ("MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWER_SER_CONTROLR")
#endif
#ifndef MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPERMs
#define MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPERMs ("MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPERM")
#endif
#ifndef MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPER_SER_CONTROLRs
#define MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPER_SER_CONTROLRs ("MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPER_SER_CONTROLR")
#endif
#ifndef MEMBER_CNTs
#define MEMBER_CNTs ("MEMBER_CNT")
#endif
#ifndef MEMBER_INDEXs
#define MEMBER_INDEXs ("MEMBER_INDEX")
#endif
#ifndef MEMBER_L2_EIFs
#define MEMBER_L2_EIFs ("MEMBER_L2_EIF")
#endif
#ifndef MEMBER_PORTSs
#define MEMBER_PORTSs ("MEMBER_PORTS")
#endif
#ifndef MEMBER_PORT_IDs
#define MEMBER_PORT_IDs ("MEMBER_PORT_ID")
#endif
#ifndef MEMBER_REASSIGNMENT_CNTs
#define MEMBER_REASSIGNMENT_CNTs ("MEMBER_REASSIGNMENT_CNT")
#endif
#ifndef MEMDB_EFTA10_ACC_MODESRs
#define MEMDB_EFTA10_ACC_MODESRs ("MEMDB_EFTA10_ACC_MODESR")
#endif
#ifndef MEMDB_EFTA10_MEM0Ms
#define MEMDB_EFTA10_MEM0Ms ("MEMDB_EFTA10_MEM0M")
#endif
#ifndef MEMDB_EFTA10_MEM0_MEM1Ms
#define MEMDB_EFTA10_MEM0_MEM1Ms ("MEMDB_EFTA10_MEM0_MEM1M")
#endif
#ifndef MEMDB_EFTA10_MEM0_SER_CONTROLRs
#define MEMDB_EFTA10_MEM0_SER_CONTROLRs ("MEMDB_EFTA10_MEM0_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA10_MEM1Ms
#define MEMDB_EFTA10_MEM1Ms ("MEMDB_EFTA10_MEM1M")
#endif
#ifndef MEMDB_EFTA10_MEM1_SER_CONTROLRs
#define MEMDB_EFTA10_MEM1_SER_CONTROLRs ("MEMDB_EFTA10_MEM1_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA10_MEM2Ms
#define MEMDB_EFTA10_MEM2Ms ("MEMDB_EFTA10_MEM2M")
#endif
#ifndef MEMDB_EFTA10_MEM2_MEM3Ms
#define MEMDB_EFTA10_MEM2_MEM3Ms ("MEMDB_EFTA10_MEM2_MEM3M")
#endif
#ifndef MEMDB_EFTA10_MEM2_SER_CONTROLRs
#define MEMDB_EFTA10_MEM2_SER_CONTROLRs ("MEMDB_EFTA10_MEM2_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA10_MEM3Ms
#define MEMDB_EFTA10_MEM3Ms ("MEMDB_EFTA10_MEM3M")
#endif
#ifndef MEMDB_EFTA10_MEM3_SER_CONTROLRs
#define MEMDB_EFTA10_MEM3_SER_CONTROLRs ("MEMDB_EFTA10_MEM3_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA10_MEM4Ms
#define MEMDB_EFTA10_MEM4Ms ("MEMDB_EFTA10_MEM4M")
#endif
#ifndef MEMDB_EFTA10_MEM4_MEM5Ms
#define MEMDB_EFTA10_MEM4_MEM5Ms ("MEMDB_EFTA10_MEM4_MEM5M")
#endif
#ifndef MEMDB_EFTA10_MEM4_SER_CONTROLRs
#define MEMDB_EFTA10_MEM4_SER_CONTROLRs ("MEMDB_EFTA10_MEM4_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA10_MEM5Ms
#define MEMDB_EFTA10_MEM5Ms ("MEMDB_EFTA10_MEM5M")
#endif
#ifndef MEMDB_EFTA10_MEM5_SER_CONTROLRs
#define MEMDB_EFTA10_MEM5_SER_CONTROLRs ("MEMDB_EFTA10_MEM5_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA10_MEM6Ms
#define MEMDB_EFTA10_MEM6Ms ("MEMDB_EFTA10_MEM6M")
#endif
#ifndef MEMDB_EFTA10_MEM6_MEM7Ms
#define MEMDB_EFTA10_MEM6_MEM7Ms ("MEMDB_EFTA10_MEM6_MEM7M")
#endif
#ifndef MEMDB_EFTA10_MEM6_SER_CONTROLRs
#define MEMDB_EFTA10_MEM6_SER_CONTROLRs ("MEMDB_EFTA10_MEM6_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA10_MEM7Ms
#define MEMDB_EFTA10_MEM7Ms ("MEMDB_EFTA10_MEM7M")
#endif
#ifndef MEMDB_EFTA10_MEM7_SER_CONTROLRs
#define MEMDB_EFTA10_MEM7_SER_CONTROLRs ("MEMDB_EFTA10_MEM7_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA10_RAM_TM_CONTROLRs
#define MEMDB_EFTA10_RAM_TM_CONTROLRs ("MEMDB_EFTA10_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_EFTA20_ACC_MODESRs
#define MEMDB_EFTA20_ACC_MODESRs ("MEMDB_EFTA20_ACC_MODESR")
#endif
#ifndef MEMDB_EFTA20_MEM0Ms
#define MEMDB_EFTA20_MEM0Ms ("MEMDB_EFTA20_MEM0M")
#endif
#ifndef MEMDB_EFTA20_MEM0_MEM1Ms
#define MEMDB_EFTA20_MEM0_MEM1Ms ("MEMDB_EFTA20_MEM0_MEM1M")
#endif
#ifndef MEMDB_EFTA20_MEM0_SER_CONTROLRs
#define MEMDB_EFTA20_MEM0_SER_CONTROLRs ("MEMDB_EFTA20_MEM0_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA20_MEM10Ms
#define MEMDB_EFTA20_MEM10Ms ("MEMDB_EFTA20_MEM10M")
#endif
#ifndef MEMDB_EFTA20_MEM10_MEM11Ms
#define MEMDB_EFTA20_MEM10_MEM11Ms ("MEMDB_EFTA20_MEM10_MEM11M")
#endif
#ifndef MEMDB_EFTA20_MEM10_SER_CONTROLRs
#define MEMDB_EFTA20_MEM10_SER_CONTROLRs ("MEMDB_EFTA20_MEM10_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA20_MEM11Ms
#define MEMDB_EFTA20_MEM11Ms ("MEMDB_EFTA20_MEM11M")
#endif
#ifndef MEMDB_EFTA20_MEM11_SER_CONTROLRs
#define MEMDB_EFTA20_MEM11_SER_CONTROLRs ("MEMDB_EFTA20_MEM11_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA20_MEM1Ms
#define MEMDB_EFTA20_MEM1Ms ("MEMDB_EFTA20_MEM1M")
#endif
#ifndef MEMDB_EFTA20_MEM1_SER_CONTROLRs
#define MEMDB_EFTA20_MEM1_SER_CONTROLRs ("MEMDB_EFTA20_MEM1_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA20_MEM2Ms
#define MEMDB_EFTA20_MEM2Ms ("MEMDB_EFTA20_MEM2M")
#endif
#ifndef MEMDB_EFTA20_MEM2_MEM3Ms
#define MEMDB_EFTA20_MEM2_MEM3Ms ("MEMDB_EFTA20_MEM2_MEM3M")
#endif
#ifndef MEMDB_EFTA20_MEM2_SER_CONTROLRs
#define MEMDB_EFTA20_MEM2_SER_CONTROLRs ("MEMDB_EFTA20_MEM2_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA20_MEM3Ms
#define MEMDB_EFTA20_MEM3Ms ("MEMDB_EFTA20_MEM3M")
#endif
#ifndef MEMDB_EFTA20_MEM3_SER_CONTROLRs
#define MEMDB_EFTA20_MEM3_SER_CONTROLRs ("MEMDB_EFTA20_MEM3_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA20_MEM4Ms
#define MEMDB_EFTA20_MEM4Ms ("MEMDB_EFTA20_MEM4M")
#endif
#ifndef MEMDB_EFTA20_MEM4_MEM5Ms
#define MEMDB_EFTA20_MEM4_MEM5Ms ("MEMDB_EFTA20_MEM4_MEM5M")
#endif
#ifndef MEMDB_EFTA20_MEM4_SER_CONTROLRs
#define MEMDB_EFTA20_MEM4_SER_CONTROLRs ("MEMDB_EFTA20_MEM4_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA20_MEM5Ms
#define MEMDB_EFTA20_MEM5Ms ("MEMDB_EFTA20_MEM5M")
#endif
#ifndef MEMDB_EFTA20_MEM5_SER_CONTROLRs
#define MEMDB_EFTA20_MEM5_SER_CONTROLRs ("MEMDB_EFTA20_MEM5_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA20_MEM6Ms
#define MEMDB_EFTA20_MEM6Ms ("MEMDB_EFTA20_MEM6M")
#endif
#ifndef MEMDB_EFTA20_MEM6_MEM7Ms
#define MEMDB_EFTA20_MEM6_MEM7Ms ("MEMDB_EFTA20_MEM6_MEM7M")
#endif
#ifndef MEMDB_EFTA20_MEM6_SER_CONTROLRs
#define MEMDB_EFTA20_MEM6_SER_CONTROLRs ("MEMDB_EFTA20_MEM6_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA20_MEM7Ms
#define MEMDB_EFTA20_MEM7Ms ("MEMDB_EFTA20_MEM7M")
#endif
#ifndef MEMDB_EFTA20_MEM7_SER_CONTROLRs
#define MEMDB_EFTA20_MEM7_SER_CONTROLRs ("MEMDB_EFTA20_MEM7_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA20_MEM8Ms
#define MEMDB_EFTA20_MEM8Ms ("MEMDB_EFTA20_MEM8M")
#endif
#ifndef MEMDB_EFTA20_MEM8_MEM9Ms
#define MEMDB_EFTA20_MEM8_MEM9Ms ("MEMDB_EFTA20_MEM8_MEM9M")
#endif
#ifndef MEMDB_EFTA20_MEM8_SER_CONTROLRs
#define MEMDB_EFTA20_MEM8_SER_CONTROLRs ("MEMDB_EFTA20_MEM8_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA20_MEM9Ms
#define MEMDB_EFTA20_MEM9Ms ("MEMDB_EFTA20_MEM9M")
#endif
#ifndef MEMDB_EFTA20_MEM9_SER_CONTROLRs
#define MEMDB_EFTA20_MEM9_SER_CONTROLRs ("MEMDB_EFTA20_MEM9_SER_CONTROLR")
#endif
#ifndef MEMDB_EFTA20_RAM_TM_CONTROLRs
#define MEMDB_EFTA20_RAM_TM_CONTROLRs ("MEMDB_EFTA20_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM0_0_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM0_0_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM0_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM0_0_DATA_ONLYMs
#define MEMDB_IFTA100_MEM0_0_DATA_ONLYMs ("MEMDB_IFTA100_MEM0_0_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM0_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM0_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM0_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM0_0_ONLYMs
#define MEMDB_IFTA100_MEM0_0_ONLYMs ("MEMDB_IFTA100_MEM0_0_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM0_0_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM0_0_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM0_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM0_1_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM0_1_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM0_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM0_1_DATA_ONLYMs
#define MEMDB_IFTA100_MEM0_1_DATA_ONLYMs ("MEMDB_IFTA100_MEM0_1_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM0_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM0_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM0_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM0_1_ONLYMs
#define MEMDB_IFTA100_MEM0_1_ONLYMs ("MEMDB_IFTA100_MEM0_1_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM0_1_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM0_1_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM0_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM0_2_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM0_2_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM0_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM0_2_DATA_ONLYMs
#define MEMDB_IFTA100_MEM0_2_DATA_ONLYMs ("MEMDB_IFTA100_MEM0_2_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM0_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM0_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM0_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM0_2_ONLYMs
#define MEMDB_IFTA100_MEM0_2_ONLYMs ("MEMDB_IFTA100_MEM0_2_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM0_2_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM0_2_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM0_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM0_3_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM0_3_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM0_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM0_3_DATA_ONLYMs
#define MEMDB_IFTA100_MEM0_3_DATA_ONLYMs ("MEMDB_IFTA100_MEM0_3_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM0_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM0_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM0_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM0_3_ONLYMs
#define MEMDB_IFTA100_MEM0_3_ONLYMs ("MEMDB_IFTA100_MEM0_3_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM0_3_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM0_3_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM0_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM0_BIST_CONFIGRs
#define MEMDB_IFTA100_MEM0_BIST_CONFIGRs ("MEMDB_IFTA100_MEM0_BIST_CONFIGR")
#endif
#ifndef MEMDB_IFTA100_MEM0_BIST_DEBUGRs
#define MEMDB_IFTA100_MEM0_BIST_DEBUGRs ("MEMDB_IFTA100_MEM0_BIST_DEBUGR")
#endif
#ifndef MEMDB_IFTA100_MEM0_BIST_STATUSRs
#define MEMDB_IFTA100_MEM0_BIST_STATUSRs ("MEMDB_IFTA100_MEM0_BIST_STATUSR")
#endif
#ifndef MEMDB_IFTA100_MEM10_0_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM10_0_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM10_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM10_0_DATA_ONLYMs
#define MEMDB_IFTA100_MEM10_0_DATA_ONLYMs ("MEMDB_IFTA100_MEM10_0_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM10_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM10_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM10_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM10_0_ONLYMs
#define MEMDB_IFTA100_MEM10_0_ONLYMs ("MEMDB_IFTA100_MEM10_0_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM10_0_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM10_0_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM10_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM10_1_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM10_1_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM10_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM10_1_DATA_ONLYMs
#define MEMDB_IFTA100_MEM10_1_DATA_ONLYMs ("MEMDB_IFTA100_MEM10_1_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM10_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM10_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM10_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM10_1_ONLYMs
#define MEMDB_IFTA100_MEM10_1_ONLYMs ("MEMDB_IFTA100_MEM10_1_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM10_1_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM10_1_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM10_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM10_2_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM10_2_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM10_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM10_2_DATA_ONLYMs
#define MEMDB_IFTA100_MEM10_2_DATA_ONLYMs ("MEMDB_IFTA100_MEM10_2_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM10_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM10_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM10_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM10_2_ONLYMs
#define MEMDB_IFTA100_MEM10_2_ONLYMs ("MEMDB_IFTA100_MEM10_2_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM10_2_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM10_2_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM10_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM10_3_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM10_3_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM10_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM10_3_DATA_ONLYMs
#define MEMDB_IFTA100_MEM10_3_DATA_ONLYMs ("MEMDB_IFTA100_MEM10_3_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM10_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM10_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM10_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM10_3_ONLYMs
#define MEMDB_IFTA100_MEM10_3_ONLYMs ("MEMDB_IFTA100_MEM10_3_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM10_3_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM10_3_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM10_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM10_BIST_CONFIGRs
#define MEMDB_IFTA100_MEM10_BIST_CONFIGRs ("MEMDB_IFTA100_MEM10_BIST_CONFIGR")
#endif
#ifndef MEMDB_IFTA100_MEM10_BIST_DEBUGRs
#define MEMDB_IFTA100_MEM10_BIST_DEBUGRs ("MEMDB_IFTA100_MEM10_BIST_DEBUGR")
#endif
#ifndef MEMDB_IFTA100_MEM10_BIST_STATUSRs
#define MEMDB_IFTA100_MEM10_BIST_STATUSRs ("MEMDB_IFTA100_MEM10_BIST_STATUSR")
#endif
#ifndef MEMDB_IFTA100_MEM11_0_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM11_0_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM11_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM11_0_DATA_ONLYMs
#define MEMDB_IFTA100_MEM11_0_DATA_ONLYMs ("MEMDB_IFTA100_MEM11_0_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM11_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM11_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM11_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM11_0_ONLYMs
#define MEMDB_IFTA100_MEM11_0_ONLYMs ("MEMDB_IFTA100_MEM11_0_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM11_0_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM11_0_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM11_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM11_1_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM11_1_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM11_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM11_1_DATA_ONLYMs
#define MEMDB_IFTA100_MEM11_1_DATA_ONLYMs ("MEMDB_IFTA100_MEM11_1_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM11_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM11_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM11_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM11_1_ONLYMs
#define MEMDB_IFTA100_MEM11_1_ONLYMs ("MEMDB_IFTA100_MEM11_1_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM11_1_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM11_1_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM11_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM11_2_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM11_2_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM11_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM11_2_DATA_ONLYMs
#define MEMDB_IFTA100_MEM11_2_DATA_ONLYMs ("MEMDB_IFTA100_MEM11_2_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM11_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM11_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM11_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM11_2_ONLYMs
#define MEMDB_IFTA100_MEM11_2_ONLYMs ("MEMDB_IFTA100_MEM11_2_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM11_2_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM11_2_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM11_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM11_3_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM11_3_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM11_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM11_3_DATA_ONLYMs
#define MEMDB_IFTA100_MEM11_3_DATA_ONLYMs ("MEMDB_IFTA100_MEM11_3_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM11_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM11_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM11_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM11_3_ONLYMs
#define MEMDB_IFTA100_MEM11_3_ONLYMs ("MEMDB_IFTA100_MEM11_3_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM11_3_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM11_3_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM11_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM11_BIST_CONFIGRs
#define MEMDB_IFTA100_MEM11_BIST_CONFIGRs ("MEMDB_IFTA100_MEM11_BIST_CONFIGR")
#endif
#ifndef MEMDB_IFTA100_MEM11_BIST_DEBUGRs
#define MEMDB_IFTA100_MEM11_BIST_DEBUGRs ("MEMDB_IFTA100_MEM11_BIST_DEBUGR")
#endif
#ifndef MEMDB_IFTA100_MEM11_BIST_STATUSRs
#define MEMDB_IFTA100_MEM11_BIST_STATUSRs ("MEMDB_IFTA100_MEM11_BIST_STATUSR")
#endif
#ifndef MEMDB_IFTA100_MEM1_0_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM1_0_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM1_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM1_0_DATA_ONLYMs
#define MEMDB_IFTA100_MEM1_0_DATA_ONLYMs ("MEMDB_IFTA100_MEM1_0_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM1_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM1_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM1_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM1_0_ONLYMs
#define MEMDB_IFTA100_MEM1_0_ONLYMs ("MEMDB_IFTA100_MEM1_0_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM1_0_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM1_0_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM1_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM1_1_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM1_1_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM1_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM1_1_DATA_ONLYMs
#define MEMDB_IFTA100_MEM1_1_DATA_ONLYMs ("MEMDB_IFTA100_MEM1_1_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM1_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM1_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM1_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM1_1_ONLYMs
#define MEMDB_IFTA100_MEM1_1_ONLYMs ("MEMDB_IFTA100_MEM1_1_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM1_1_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM1_1_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM1_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM1_2_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM1_2_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM1_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM1_2_DATA_ONLYMs
#define MEMDB_IFTA100_MEM1_2_DATA_ONLYMs ("MEMDB_IFTA100_MEM1_2_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM1_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM1_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM1_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM1_2_ONLYMs
#define MEMDB_IFTA100_MEM1_2_ONLYMs ("MEMDB_IFTA100_MEM1_2_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM1_2_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM1_2_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM1_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM1_3_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM1_3_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM1_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM1_3_DATA_ONLYMs
#define MEMDB_IFTA100_MEM1_3_DATA_ONLYMs ("MEMDB_IFTA100_MEM1_3_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM1_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM1_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM1_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM1_3_ONLYMs
#define MEMDB_IFTA100_MEM1_3_ONLYMs ("MEMDB_IFTA100_MEM1_3_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM1_3_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM1_3_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM1_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM1_BIST_CONFIGRs
#define MEMDB_IFTA100_MEM1_BIST_CONFIGRs ("MEMDB_IFTA100_MEM1_BIST_CONFIGR")
#endif
#ifndef MEMDB_IFTA100_MEM1_BIST_DEBUGRs
#define MEMDB_IFTA100_MEM1_BIST_DEBUGRs ("MEMDB_IFTA100_MEM1_BIST_DEBUGR")
#endif
#ifndef MEMDB_IFTA100_MEM1_BIST_STATUSRs
#define MEMDB_IFTA100_MEM1_BIST_STATUSRs ("MEMDB_IFTA100_MEM1_BIST_STATUSR")
#endif
#ifndef MEMDB_IFTA100_MEM2_0_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM2_0_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM2_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM2_0_DATA_ONLYMs
#define MEMDB_IFTA100_MEM2_0_DATA_ONLYMs ("MEMDB_IFTA100_MEM2_0_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM2_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM2_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM2_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM2_0_ONLYMs
#define MEMDB_IFTA100_MEM2_0_ONLYMs ("MEMDB_IFTA100_MEM2_0_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM2_0_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM2_0_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM2_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM2_1_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM2_1_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM2_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM2_1_DATA_ONLYMs
#define MEMDB_IFTA100_MEM2_1_DATA_ONLYMs ("MEMDB_IFTA100_MEM2_1_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM2_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM2_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM2_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM2_1_ONLYMs
#define MEMDB_IFTA100_MEM2_1_ONLYMs ("MEMDB_IFTA100_MEM2_1_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM2_1_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM2_1_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM2_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM2_2_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM2_2_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM2_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM2_2_DATA_ONLYMs
#define MEMDB_IFTA100_MEM2_2_DATA_ONLYMs ("MEMDB_IFTA100_MEM2_2_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM2_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM2_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM2_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM2_2_ONLYMs
#define MEMDB_IFTA100_MEM2_2_ONLYMs ("MEMDB_IFTA100_MEM2_2_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM2_2_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM2_2_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM2_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM2_3_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM2_3_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM2_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM2_3_DATA_ONLYMs
#define MEMDB_IFTA100_MEM2_3_DATA_ONLYMs ("MEMDB_IFTA100_MEM2_3_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM2_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM2_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM2_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM2_3_ONLYMs
#define MEMDB_IFTA100_MEM2_3_ONLYMs ("MEMDB_IFTA100_MEM2_3_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM2_3_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM2_3_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM2_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM2_BIST_CONFIGRs
#define MEMDB_IFTA100_MEM2_BIST_CONFIGRs ("MEMDB_IFTA100_MEM2_BIST_CONFIGR")
#endif
#ifndef MEMDB_IFTA100_MEM2_BIST_DEBUGRs
#define MEMDB_IFTA100_MEM2_BIST_DEBUGRs ("MEMDB_IFTA100_MEM2_BIST_DEBUGR")
#endif
#ifndef MEMDB_IFTA100_MEM2_BIST_STATUSRs
#define MEMDB_IFTA100_MEM2_BIST_STATUSRs ("MEMDB_IFTA100_MEM2_BIST_STATUSR")
#endif
#ifndef MEMDB_IFTA100_MEM3_0_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM3_0_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM3_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM3_0_DATA_ONLYMs
#define MEMDB_IFTA100_MEM3_0_DATA_ONLYMs ("MEMDB_IFTA100_MEM3_0_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM3_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM3_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM3_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM3_0_ONLYMs
#define MEMDB_IFTA100_MEM3_0_ONLYMs ("MEMDB_IFTA100_MEM3_0_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM3_0_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM3_0_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM3_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM3_1_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM3_1_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM3_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM3_1_DATA_ONLYMs
#define MEMDB_IFTA100_MEM3_1_DATA_ONLYMs ("MEMDB_IFTA100_MEM3_1_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM3_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM3_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM3_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM3_1_ONLYMs
#define MEMDB_IFTA100_MEM3_1_ONLYMs ("MEMDB_IFTA100_MEM3_1_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM3_1_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM3_1_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM3_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM3_2_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM3_2_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM3_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM3_2_DATA_ONLYMs
#define MEMDB_IFTA100_MEM3_2_DATA_ONLYMs ("MEMDB_IFTA100_MEM3_2_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM3_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM3_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM3_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM3_2_ONLYMs
#define MEMDB_IFTA100_MEM3_2_ONLYMs ("MEMDB_IFTA100_MEM3_2_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM3_2_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM3_2_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM3_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM3_3_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM3_3_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM3_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM3_3_DATA_ONLYMs
#define MEMDB_IFTA100_MEM3_3_DATA_ONLYMs ("MEMDB_IFTA100_MEM3_3_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM3_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM3_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM3_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM3_3_ONLYMs
#define MEMDB_IFTA100_MEM3_3_ONLYMs ("MEMDB_IFTA100_MEM3_3_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM3_3_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM3_3_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM3_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM3_BIST_CONFIGRs
#define MEMDB_IFTA100_MEM3_BIST_CONFIGRs ("MEMDB_IFTA100_MEM3_BIST_CONFIGR")
#endif
#ifndef MEMDB_IFTA100_MEM3_BIST_DEBUGRs
#define MEMDB_IFTA100_MEM3_BIST_DEBUGRs ("MEMDB_IFTA100_MEM3_BIST_DEBUGR")
#endif
#ifndef MEMDB_IFTA100_MEM3_BIST_STATUSRs
#define MEMDB_IFTA100_MEM3_BIST_STATUSRs ("MEMDB_IFTA100_MEM3_BIST_STATUSR")
#endif
#ifndef MEMDB_IFTA100_MEM4_0_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM4_0_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM4_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM4_0_DATA_ONLYMs
#define MEMDB_IFTA100_MEM4_0_DATA_ONLYMs ("MEMDB_IFTA100_MEM4_0_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM4_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM4_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM4_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM4_0_ONLYMs
#define MEMDB_IFTA100_MEM4_0_ONLYMs ("MEMDB_IFTA100_MEM4_0_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM4_0_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM4_0_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM4_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM4_1_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM4_1_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM4_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM4_1_DATA_ONLYMs
#define MEMDB_IFTA100_MEM4_1_DATA_ONLYMs ("MEMDB_IFTA100_MEM4_1_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM4_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM4_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM4_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM4_1_ONLYMs
#define MEMDB_IFTA100_MEM4_1_ONLYMs ("MEMDB_IFTA100_MEM4_1_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM4_1_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM4_1_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM4_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM4_2_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM4_2_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM4_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM4_2_DATA_ONLYMs
#define MEMDB_IFTA100_MEM4_2_DATA_ONLYMs ("MEMDB_IFTA100_MEM4_2_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM4_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM4_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM4_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM4_2_ONLYMs
#define MEMDB_IFTA100_MEM4_2_ONLYMs ("MEMDB_IFTA100_MEM4_2_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM4_2_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM4_2_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM4_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM4_3_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM4_3_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM4_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM4_3_DATA_ONLYMs
#define MEMDB_IFTA100_MEM4_3_DATA_ONLYMs ("MEMDB_IFTA100_MEM4_3_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM4_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM4_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM4_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM4_3_ONLYMs
#define MEMDB_IFTA100_MEM4_3_ONLYMs ("MEMDB_IFTA100_MEM4_3_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM4_3_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM4_3_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM4_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM4_BIST_CONFIGRs
#define MEMDB_IFTA100_MEM4_BIST_CONFIGRs ("MEMDB_IFTA100_MEM4_BIST_CONFIGR")
#endif
#ifndef MEMDB_IFTA100_MEM4_BIST_DEBUGRs
#define MEMDB_IFTA100_MEM4_BIST_DEBUGRs ("MEMDB_IFTA100_MEM4_BIST_DEBUGR")
#endif
#ifndef MEMDB_IFTA100_MEM4_BIST_STATUSRs
#define MEMDB_IFTA100_MEM4_BIST_STATUSRs ("MEMDB_IFTA100_MEM4_BIST_STATUSR")
#endif
#ifndef MEMDB_IFTA100_MEM5_0_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM5_0_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM5_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM5_0_DATA_ONLYMs
#define MEMDB_IFTA100_MEM5_0_DATA_ONLYMs ("MEMDB_IFTA100_MEM5_0_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM5_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM5_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM5_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM5_0_ONLYMs
#define MEMDB_IFTA100_MEM5_0_ONLYMs ("MEMDB_IFTA100_MEM5_0_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM5_0_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM5_0_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM5_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM5_1_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM5_1_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM5_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM5_1_DATA_ONLYMs
#define MEMDB_IFTA100_MEM5_1_DATA_ONLYMs ("MEMDB_IFTA100_MEM5_1_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM5_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM5_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM5_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM5_1_ONLYMs
#define MEMDB_IFTA100_MEM5_1_ONLYMs ("MEMDB_IFTA100_MEM5_1_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM5_1_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM5_1_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM5_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM5_2_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM5_2_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM5_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM5_2_DATA_ONLYMs
#define MEMDB_IFTA100_MEM5_2_DATA_ONLYMs ("MEMDB_IFTA100_MEM5_2_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM5_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM5_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM5_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM5_2_ONLYMs
#define MEMDB_IFTA100_MEM5_2_ONLYMs ("MEMDB_IFTA100_MEM5_2_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM5_2_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM5_2_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM5_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM5_3_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM5_3_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM5_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM5_3_DATA_ONLYMs
#define MEMDB_IFTA100_MEM5_3_DATA_ONLYMs ("MEMDB_IFTA100_MEM5_3_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM5_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM5_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM5_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM5_3_ONLYMs
#define MEMDB_IFTA100_MEM5_3_ONLYMs ("MEMDB_IFTA100_MEM5_3_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM5_3_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM5_3_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM5_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM5_BIST_CONFIGRs
#define MEMDB_IFTA100_MEM5_BIST_CONFIGRs ("MEMDB_IFTA100_MEM5_BIST_CONFIGR")
#endif
#ifndef MEMDB_IFTA100_MEM5_BIST_DEBUGRs
#define MEMDB_IFTA100_MEM5_BIST_DEBUGRs ("MEMDB_IFTA100_MEM5_BIST_DEBUGR")
#endif
#ifndef MEMDB_IFTA100_MEM5_BIST_STATUSRs
#define MEMDB_IFTA100_MEM5_BIST_STATUSRs ("MEMDB_IFTA100_MEM5_BIST_STATUSR")
#endif
#ifndef MEMDB_IFTA100_MEM6_0_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM6_0_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM6_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM6_0_DATA_ONLYMs
#define MEMDB_IFTA100_MEM6_0_DATA_ONLYMs ("MEMDB_IFTA100_MEM6_0_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM6_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM6_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM6_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM6_0_ONLYMs
#define MEMDB_IFTA100_MEM6_0_ONLYMs ("MEMDB_IFTA100_MEM6_0_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM6_0_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM6_0_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM6_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM6_1_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM6_1_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM6_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM6_1_DATA_ONLYMs
#define MEMDB_IFTA100_MEM6_1_DATA_ONLYMs ("MEMDB_IFTA100_MEM6_1_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM6_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM6_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM6_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM6_1_ONLYMs
#define MEMDB_IFTA100_MEM6_1_ONLYMs ("MEMDB_IFTA100_MEM6_1_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM6_1_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM6_1_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM6_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM6_2_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM6_2_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM6_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM6_2_DATA_ONLYMs
#define MEMDB_IFTA100_MEM6_2_DATA_ONLYMs ("MEMDB_IFTA100_MEM6_2_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM6_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM6_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM6_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM6_2_ONLYMs
#define MEMDB_IFTA100_MEM6_2_ONLYMs ("MEMDB_IFTA100_MEM6_2_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM6_2_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM6_2_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM6_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM6_3_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM6_3_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM6_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM6_3_DATA_ONLYMs
#define MEMDB_IFTA100_MEM6_3_DATA_ONLYMs ("MEMDB_IFTA100_MEM6_3_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM6_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM6_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM6_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM6_3_ONLYMs
#define MEMDB_IFTA100_MEM6_3_ONLYMs ("MEMDB_IFTA100_MEM6_3_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM6_3_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM6_3_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM6_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM6_BIST_CONFIGRs
#define MEMDB_IFTA100_MEM6_BIST_CONFIGRs ("MEMDB_IFTA100_MEM6_BIST_CONFIGR")
#endif
#ifndef MEMDB_IFTA100_MEM6_BIST_DEBUGRs
#define MEMDB_IFTA100_MEM6_BIST_DEBUGRs ("MEMDB_IFTA100_MEM6_BIST_DEBUGR")
#endif
#ifndef MEMDB_IFTA100_MEM6_BIST_STATUSRs
#define MEMDB_IFTA100_MEM6_BIST_STATUSRs ("MEMDB_IFTA100_MEM6_BIST_STATUSR")
#endif
#ifndef MEMDB_IFTA100_MEM7_0_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM7_0_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM7_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM7_0_DATA_ONLYMs
#define MEMDB_IFTA100_MEM7_0_DATA_ONLYMs ("MEMDB_IFTA100_MEM7_0_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM7_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM7_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM7_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM7_0_ONLYMs
#define MEMDB_IFTA100_MEM7_0_ONLYMs ("MEMDB_IFTA100_MEM7_0_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM7_0_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM7_0_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM7_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM7_1_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM7_1_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM7_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM7_1_DATA_ONLYMs
#define MEMDB_IFTA100_MEM7_1_DATA_ONLYMs ("MEMDB_IFTA100_MEM7_1_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM7_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM7_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM7_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM7_1_ONLYMs
#define MEMDB_IFTA100_MEM7_1_ONLYMs ("MEMDB_IFTA100_MEM7_1_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM7_1_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM7_1_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM7_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM7_2_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM7_2_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM7_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM7_2_DATA_ONLYMs
#define MEMDB_IFTA100_MEM7_2_DATA_ONLYMs ("MEMDB_IFTA100_MEM7_2_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM7_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM7_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM7_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM7_2_ONLYMs
#define MEMDB_IFTA100_MEM7_2_ONLYMs ("MEMDB_IFTA100_MEM7_2_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM7_2_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM7_2_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM7_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM7_3_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM7_3_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM7_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM7_3_DATA_ONLYMs
#define MEMDB_IFTA100_MEM7_3_DATA_ONLYMs ("MEMDB_IFTA100_MEM7_3_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM7_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM7_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM7_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM7_3_ONLYMs
#define MEMDB_IFTA100_MEM7_3_ONLYMs ("MEMDB_IFTA100_MEM7_3_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM7_3_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM7_3_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM7_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM7_BIST_CONFIGRs
#define MEMDB_IFTA100_MEM7_BIST_CONFIGRs ("MEMDB_IFTA100_MEM7_BIST_CONFIGR")
#endif
#ifndef MEMDB_IFTA100_MEM7_BIST_DEBUGRs
#define MEMDB_IFTA100_MEM7_BIST_DEBUGRs ("MEMDB_IFTA100_MEM7_BIST_DEBUGR")
#endif
#ifndef MEMDB_IFTA100_MEM7_BIST_STATUSRs
#define MEMDB_IFTA100_MEM7_BIST_STATUSRs ("MEMDB_IFTA100_MEM7_BIST_STATUSR")
#endif
#ifndef MEMDB_IFTA100_MEM8_0_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM8_0_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM8_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM8_0_DATA_ONLYMs
#define MEMDB_IFTA100_MEM8_0_DATA_ONLYMs ("MEMDB_IFTA100_MEM8_0_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM8_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM8_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM8_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM8_0_ONLYMs
#define MEMDB_IFTA100_MEM8_0_ONLYMs ("MEMDB_IFTA100_MEM8_0_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM8_0_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM8_0_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM8_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM8_1_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM8_1_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM8_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM8_1_DATA_ONLYMs
#define MEMDB_IFTA100_MEM8_1_DATA_ONLYMs ("MEMDB_IFTA100_MEM8_1_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM8_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM8_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM8_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM8_1_ONLYMs
#define MEMDB_IFTA100_MEM8_1_ONLYMs ("MEMDB_IFTA100_MEM8_1_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM8_1_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM8_1_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM8_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM8_2_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM8_2_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM8_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM8_2_DATA_ONLYMs
#define MEMDB_IFTA100_MEM8_2_DATA_ONLYMs ("MEMDB_IFTA100_MEM8_2_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM8_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM8_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM8_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM8_2_ONLYMs
#define MEMDB_IFTA100_MEM8_2_ONLYMs ("MEMDB_IFTA100_MEM8_2_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM8_2_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM8_2_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM8_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM8_3_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM8_3_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM8_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM8_3_DATA_ONLYMs
#define MEMDB_IFTA100_MEM8_3_DATA_ONLYMs ("MEMDB_IFTA100_MEM8_3_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM8_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM8_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM8_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM8_3_ONLYMs
#define MEMDB_IFTA100_MEM8_3_ONLYMs ("MEMDB_IFTA100_MEM8_3_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM8_3_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM8_3_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM8_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM8_BIST_CONFIGRs
#define MEMDB_IFTA100_MEM8_BIST_CONFIGRs ("MEMDB_IFTA100_MEM8_BIST_CONFIGR")
#endif
#ifndef MEMDB_IFTA100_MEM8_BIST_DEBUGRs
#define MEMDB_IFTA100_MEM8_BIST_DEBUGRs ("MEMDB_IFTA100_MEM8_BIST_DEBUGR")
#endif
#ifndef MEMDB_IFTA100_MEM8_BIST_STATUSRs
#define MEMDB_IFTA100_MEM8_BIST_STATUSRs ("MEMDB_IFTA100_MEM8_BIST_STATUSR")
#endif
#ifndef MEMDB_IFTA100_MEM9_0_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM9_0_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM9_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM9_0_DATA_ONLYMs
#define MEMDB_IFTA100_MEM9_0_DATA_ONLYMs ("MEMDB_IFTA100_MEM9_0_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM9_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM9_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM9_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM9_0_ONLYMs
#define MEMDB_IFTA100_MEM9_0_ONLYMs ("MEMDB_IFTA100_MEM9_0_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM9_0_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM9_0_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM9_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM9_1_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM9_1_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM9_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM9_1_DATA_ONLYMs
#define MEMDB_IFTA100_MEM9_1_DATA_ONLYMs ("MEMDB_IFTA100_MEM9_1_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM9_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM9_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM9_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM9_1_ONLYMs
#define MEMDB_IFTA100_MEM9_1_ONLYMs ("MEMDB_IFTA100_MEM9_1_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM9_1_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM9_1_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM9_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM9_2_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM9_2_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM9_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM9_2_DATA_ONLYMs
#define MEMDB_IFTA100_MEM9_2_DATA_ONLYMs ("MEMDB_IFTA100_MEM9_2_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM9_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM9_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM9_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM9_2_ONLYMs
#define MEMDB_IFTA100_MEM9_2_ONLYMs ("MEMDB_IFTA100_MEM9_2_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM9_2_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM9_2_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM9_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM9_3_CAM_TM_CONTROLRs
#define MEMDB_IFTA100_MEM9_3_CAM_TM_CONTROLRs ("MEMDB_IFTA100_MEM9_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM9_3_DATA_ONLYMs
#define MEMDB_IFTA100_MEM9_3_DATA_ONLYMs ("MEMDB_IFTA100_MEM9_3_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM9_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM9_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM9_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM9_3_ONLYMs
#define MEMDB_IFTA100_MEM9_3_ONLYMs ("MEMDB_IFTA100_MEM9_3_ONLYM")
#endif
#ifndef MEMDB_IFTA100_MEM9_3_ONLY_SER_CONTROLRs
#define MEMDB_IFTA100_MEM9_3_ONLY_SER_CONTROLRs ("MEMDB_IFTA100_MEM9_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA100_MEM9_BIST_CONFIGRs
#define MEMDB_IFTA100_MEM9_BIST_CONFIGRs ("MEMDB_IFTA100_MEM9_BIST_CONFIGR")
#endif
#ifndef MEMDB_IFTA100_MEM9_BIST_DEBUGRs
#define MEMDB_IFTA100_MEM9_BIST_DEBUGRs ("MEMDB_IFTA100_MEM9_BIST_DEBUGR")
#endif
#ifndef MEMDB_IFTA100_MEM9_BIST_STATUSRs
#define MEMDB_IFTA100_MEM9_BIST_STATUSRs ("MEMDB_IFTA100_MEM9_BIST_STATUSR")
#endif
#ifndef MEMDB_IFTA100_RAM_TM_CONTROLRs
#define MEMDB_IFTA100_RAM_TM_CONTROLRs ("MEMDB_IFTA100_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA10_ACC_MODESRs
#define MEMDB_IFTA10_ACC_MODESRs ("MEMDB_IFTA10_ACC_MODESR")
#endif
#ifndef MEMDB_IFTA10_MEM0Ms
#define MEMDB_IFTA10_MEM0Ms ("MEMDB_IFTA10_MEM0M")
#endif
#ifndef MEMDB_IFTA10_MEM0_MEM1Ms
#define MEMDB_IFTA10_MEM0_MEM1Ms ("MEMDB_IFTA10_MEM0_MEM1M")
#endif
#ifndef MEMDB_IFTA10_MEM0_SER_CONTROLRs
#define MEMDB_IFTA10_MEM0_SER_CONTROLRs ("MEMDB_IFTA10_MEM0_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA10_MEM1Ms
#define MEMDB_IFTA10_MEM1Ms ("MEMDB_IFTA10_MEM1M")
#endif
#ifndef MEMDB_IFTA10_MEM1_SER_CONTROLRs
#define MEMDB_IFTA10_MEM1_SER_CONTROLRs ("MEMDB_IFTA10_MEM1_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA10_RAM_TM_CONTROLRs
#define MEMDB_IFTA10_RAM_TM_CONTROLRs ("MEMDB_IFTA10_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA110_ACC_MODESRs
#define MEMDB_IFTA110_ACC_MODESRs ("MEMDB_IFTA110_ACC_MODESR")
#endif
#ifndef MEMDB_IFTA110_MEM0Ms
#define MEMDB_IFTA110_MEM0Ms ("MEMDB_IFTA110_MEM0M")
#endif
#ifndef MEMDB_IFTA110_MEM0_MEM1Ms
#define MEMDB_IFTA110_MEM0_MEM1Ms ("MEMDB_IFTA110_MEM0_MEM1M")
#endif
#ifndef MEMDB_IFTA110_MEM0_SER_CONTROLRs
#define MEMDB_IFTA110_MEM0_SER_CONTROLRs ("MEMDB_IFTA110_MEM0_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA110_MEM1Ms
#define MEMDB_IFTA110_MEM1Ms ("MEMDB_IFTA110_MEM1M")
#endif
#ifndef MEMDB_IFTA110_MEM1_SER_CONTROLRs
#define MEMDB_IFTA110_MEM1_SER_CONTROLRs ("MEMDB_IFTA110_MEM1_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA110_RAM_TM_CONTROLRs
#define MEMDB_IFTA110_RAM_TM_CONTROLRs ("MEMDB_IFTA110_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA120_ACC_MODESRs
#define MEMDB_IFTA120_ACC_MODESRs ("MEMDB_IFTA120_ACC_MODESR")
#endif
#ifndef MEMDB_IFTA120_MEM0Ms
#define MEMDB_IFTA120_MEM0Ms ("MEMDB_IFTA120_MEM0M")
#endif
#ifndef MEMDB_IFTA120_MEM0_MEM1Ms
#define MEMDB_IFTA120_MEM0_MEM1Ms ("MEMDB_IFTA120_MEM0_MEM1M")
#endif
#ifndef MEMDB_IFTA120_MEM0_SER_CONTROLRs
#define MEMDB_IFTA120_MEM0_SER_CONTROLRs ("MEMDB_IFTA120_MEM0_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA120_MEM1Ms
#define MEMDB_IFTA120_MEM1Ms ("MEMDB_IFTA120_MEM1M")
#endif
#ifndef MEMDB_IFTA120_MEM1_SER_CONTROLRs
#define MEMDB_IFTA120_MEM1_SER_CONTROLRs ("MEMDB_IFTA120_MEM1_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA120_MEM2Ms
#define MEMDB_IFTA120_MEM2Ms ("MEMDB_IFTA120_MEM2M")
#endif
#ifndef MEMDB_IFTA120_MEM2_MEM3Ms
#define MEMDB_IFTA120_MEM2_MEM3Ms ("MEMDB_IFTA120_MEM2_MEM3M")
#endif
#ifndef MEMDB_IFTA120_MEM2_SER_CONTROLRs
#define MEMDB_IFTA120_MEM2_SER_CONTROLRs ("MEMDB_IFTA120_MEM2_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA120_MEM3Ms
#define MEMDB_IFTA120_MEM3Ms ("MEMDB_IFTA120_MEM3M")
#endif
#ifndef MEMDB_IFTA120_MEM3_SER_CONTROLRs
#define MEMDB_IFTA120_MEM3_SER_CONTROLRs ("MEMDB_IFTA120_MEM3_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA120_MEM4Ms
#define MEMDB_IFTA120_MEM4Ms ("MEMDB_IFTA120_MEM4M")
#endif
#ifndef MEMDB_IFTA120_MEM4_MEM5Ms
#define MEMDB_IFTA120_MEM4_MEM5Ms ("MEMDB_IFTA120_MEM4_MEM5M")
#endif
#ifndef MEMDB_IFTA120_MEM4_SER_CONTROLRs
#define MEMDB_IFTA120_MEM4_SER_CONTROLRs ("MEMDB_IFTA120_MEM4_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA120_MEM5Ms
#define MEMDB_IFTA120_MEM5Ms ("MEMDB_IFTA120_MEM5M")
#endif
#ifndef MEMDB_IFTA120_MEM5_SER_CONTROLRs
#define MEMDB_IFTA120_MEM5_SER_CONTROLRs ("MEMDB_IFTA120_MEM5_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA120_MEM6Ms
#define MEMDB_IFTA120_MEM6Ms ("MEMDB_IFTA120_MEM6M")
#endif
#ifndef MEMDB_IFTA120_MEM6_MEM7Ms
#define MEMDB_IFTA120_MEM6_MEM7Ms ("MEMDB_IFTA120_MEM6_MEM7M")
#endif
#ifndef MEMDB_IFTA120_MEM6_SER_CONTROLRs
#define MEMDB_IFTA120_MEM6_SER_CONTROLRs ("MEMDB_IFTA120_MEM6_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA120_MEM7Ms
#define MEMDB_IFTA120_MEM7Ms ("MEMDB_IFTA120_MEM7M")
#endif
#ifndef MEMDB_IFTA120_MEM7_SER_CONTROLRs
#define MEMDB_IFTA120_MEM7_SER_CONTROLRs ("MEMDB_IFTA120_MEM7_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA120_RAM_TM_CONTROLRs
#define MEMDB_IFTA120_RAM_TM_CONTROLRs ("MEMDB_IFTA120_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA130_ACC_MODESRs
#define MEMDB_IFTA130_ACC_MODESRs ("MEMDB_IFTA130_ACC_MODESR")
#endif
#ifndef MEMDB_IFTA130_MEM0Ms
#define MEMDB_IFTA130_MEM0Ms ("MEMDB_IFTA130_MEM0M")
#endif
#ifndef MEMDB_IFTA130_MEM0_MEM1Ms
#define MEMDB_IFTA130_MEM0_MEM1Ms ("MEMDB_IFTA130_MEM0_MEM1M")
#endif
#ifndef MEMDB_IFTA130_MEM0_SER_CONTROLRs
#define MEMDB_IFTA130_MEM0_SER_CONTROLRs ("MEMDB_IFTA130_MEM0_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA130_MEM1Ms
#define MEMDB_IFTA130_MEM1Ms ("MEMDB_IFTA130_MEM1M")
#endif
#ifndef MEMDB_IFTA130_MEM1_SER_CONTROLRs
#define MEMDB_IFTA130_MEM1_SER_CONTROLRs ("MEMDB_IFTA130_MEM1_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA130_MEM2Ms
#define MEMDB_IFTA130_MEM2Ms ("MEMDB_IFTA130_MEM2M")
#endif
#ifndef MEMDB_IFTA130_MEM2_MEM3Ms
#define MEMDB_IFTA130_MEM2_MEM3Ms ("MEMDB_IFTA130_MEM2_MEM3M")
#endif
#ifndef MEMDB_IFTA130_MEM2_SER_CONTROLRs
#define MEMDB_IFTA130_MEM2_SER_CONTROLRs ("MEMDB_IFTA130_MEM2_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA130_MEM3Ms
#define MEMDB_IFTA130_MEM3Ms ("MEMDB_IFTA130_MEM3M")
#endif
#ifndef MEMDB_IFTA130_MEM3_SER_CONTROLRs
#define MEMDB_IFTA130_MEM3_SER_CONTROLRs ("MEMDB_IFTA130_MEM3_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA130_MEM4Ms
#define MEMDB_IFTA130_MEM4Ms ("MEMDB_IFTA130_MEM4M")
#endif
#ifndef MEMDB_IFTA130_MEM4_MEM5Ms
#define MEMDB_IFTA130_MEM4_MEM5Ms ("MEMDB_IFTA130_MEM4_MEM5M")
#endif
#ifndef MEMDB_IFTA130_MEM4_SER_CONTROLRs
#define MEMDB_IFTA130_MEM4_SER_CONTROLRs ("MEMDB_IFTA130_MEM4_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA130_MEM5Ms
#define MEMDB_IFTA130_MEM5Ms ("MEMDB_IFTA130_MEM5M")
#endif
#ifndef MEMDB_IFTA130_MEM5_SER_CONTROLRs
#define MEMDB_IFTA130_MEM5_SER_CONTROLRs ("MEMDB_IFTA130_MEM5_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA130_MEM6Ms
#define MEMDB_IFTA130_MEM6Ms ("MEMDB_IFTA130_MEM6M")
#endif
#ifndef MEMDB_IFTA130_MEM6_MEM7Ms
#define MEMDB_IFTA130_MEM6_MEM7Ms ("MEMDB_IFTA130_MEM6_MEM7M")
#endif
#ifndef MEMDB_IFTA130_MEM6_SER_CONTROLRs
#define MEMDB_IFTA130_MEM6_SER_CONTROLRs ("MEMDB_IFTA130_MEM6_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA130_MEM7Ms
#define MEMDB_IFTA130_MEM7Ms ("MEMDB_IFTA130_MEM7M")
#endif
#ifndef MEMDB_IFTA130_MEM7_SER_CONTROLRs
#define MEMDB_IFTA130_MEM7_SER_CONTROLRs ("MEMDB_IFTA130_MEM7_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA130_RAM_TM_CONTROLRs
#define MEMDB_IFTA130_RAM_TM_CONTROLRs ("MEMDB_IFTA130_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA140_ACC_MODESRs
#define MEMDB_IFTA140_ACC_MODESRs ("MEMDB_IFTA140_ACC_MODESR")
#endif
#ifndef MEMDB_IFTA140_MEM0Ms
#define MEMDB_IFTA140_MEM0Ms ("MEMDB_IFTA140_MEM0M")
#endif
#ifndef MEMDB_IFTA140_MEM0_MEM1Ms
#define MEMDB_IFTA140_MEM0_MEM1Ms ("MEMDB_IFTA140_MEM0_MEM1M")
#endif
#ifndef MEMDB_IFTA140_MEM0_SER_CONTROLRs
#define MEMDB_IFTA140_MEM0_SER_CONTROLRs ("MEMDB_IFTA140_MEM0_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA140_MEM1Ms
#define MEMDB_IFTA140_MEM1Ms ("MEMDB_IFTA140_MEM1M")
#endif
#ifndef MEMDB_IFTA140_MEM1_SER_CONTROLRs
#define MEMDB_IFTA140_MEM1_SER_CONTROLRs ("MEMDB_IFTA140_MEM1_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA140_RAM_TM_CONTROLRs
#define MEMDB_IFTA140_RAM_TM_CONTROLRs ("MEMDB_IFTA140_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA150_MEM0_0_CAM_TM_CONTROLRs
#define MEMDB_IFTA150_MEM0_0_CAM_TM_CONTROLRs ("MEMDB_IFTA150_MEM0_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA150_MEM0_0_DATA_ONLYMs
#define MEMDB_IFTA150_MEM0_0_DATA_ONLYMs ("MEMDB_IFTA150_MEM0_0_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA150_MEM0_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA150_MEM0_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA150_MEM0_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA150_MEM0_0_ONLYMs
#define MEMDB_IFTA150_MEM0_0_ONLYMs ("MEMDB_IFTA150_MEM0_0_ONLYM")
#endif
#ifndef MEMDB_IFTA150_MEM0_0_ONLY_SER_CONTROLRs
#define MEMDB_IFTA150_MEM0_0_ONLY_SER_CONTROLRs ("MEMDB_IFTA150_MEM0_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA150_MEM0_1_CAM_TM_CONTROLRs
#define MEMDB_IFTA150_MEM0_1_CAM_TM_CONTROLRs ("MEMDB_IFTA150_MEM0_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA150_MEM0_1_DATA_ONLYMs
#define MEMDB_IFTA150_MEM0_1_DATA_ONLYMs ("MEMDB_IFTA150_MEM0_1_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA150_MEM0_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA150_MEM0_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA150_MEM0_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA150_MEM0_1_ONLYMs
#define MEMDB_IFTA150_MEM0_1_ONLYMs ("MEMDB_IFTA150_MEM0_1_ONLYM")
#endif
#ifndef MEMDB_IFTA150_MEM0_1_ONLY_SER_CONTROLRs
#define MEMDB_IFTA150_MEM0_1_ONLY_SER_CONTROLRs ("MEMDB_IFTA150_MEM0_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA150_MEM0_2_CAM_TM_CONTROLRs
#define MEMDB_IFTA150_MEM0_2_CAM_TM_CONTROLRs ("MEMDB_IFTA150_MEM0_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA150_MEM0_2_DATA_ONLYMs
#define MEMDB_IFTA150_MEM0_2_DATA_ONLYMs ("MEMDB_IFTA150_MEM0_2_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA150_MEM0_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA150_MEM0_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA150_MEM0_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA150_MEM0_2_ONLYMs
#define MEMDB_IFTA150_MEM0_2_ONLYMs ("MEMDB_IFTA150_MEM0_2_ONLYM")
#endif
#ifndef MEMDB_IFTA150_MEM0_2_ONLY_SER_CONTROLRs
#define MEMDB_IFTA150_MEM0_2_ONLY_SER_CONTROLRs ("MEMDB_IFTA150_MEM0_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA150_MEM0_3_CAM_TM_CONTROLRs
#define MEMDB_IFTA150_MEM0_3_CAM_TM_CONTROLRs ("MEMDB_IFTA150_MEM0_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA150_MEM0_3_DATA_ONLYMs
#define MEMDB_IFTA150_MEM0_3_DATA_ONLYMs ("MEMDB_IFTA150_MEM0_3_DATA_ONLYM")
#endif
#ifndef MEMDB_IFTA150_MEM0_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_IFTA150_MEM0_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_IFTA150_MEM0_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA150_MEM0_3_ONLYMs
#define MEMDB_IFTA150_MEM0_3_ONLYMs ("MEMDB_IFTA150_MEM0_3_ONLYM")
#endif
#ifndef MEMDB_IFTA150_MEM0_3_ONLY_SER_CONTROLRs
#define MEMDB_IFTA150_MEM0_3_ONLY_SER_CONTROLRs ("MEMDB_IFTA150_MEM0_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA150_MEM0_BIST_CONFIGRs
#define MEMDB_IFTA150_MEM0_BIST_CONFIGRs ("MEMDB_IFTA150_MEM0_BIST_CONFIGR")
#endif
#ifndef MEMDB_IFTA150_MEM0_BIST_DEBUGRs
#define MEMDB_IFTA150_MEM0_BIST_DEBUGRs ("MEMDB_IFTA150_MEM0_BIST_DEBUGR")
#endif
#ifndef MEMDB_IFTA150_MEM0_BIST_STATUSRs
#define MEMDB_IFTA150_MEM0_BIST_STATUSRs ("MEMDB_IFTA150_MEM0_BIST_STATUSR")
#endif
#ifndef MEMDB_IFTA150_RAM_TM_CONTROLRs
#define MEMDB_IFTA150_RAM_TM_CONTROLRs ("MEMDB_IFTA150_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA20_ACC_MODESRs
#define MEMDB_IFTA20_ACC_MODESRs ("MEMDB_IFTA20_ACC_MODESR")
#endif
#ifndef MEMDB_IFTA20_MEM0Ms
#define MEMDB_IFTA20_MEM0Ms ("MEMDB_IFTA20_MEM0M")
#endif
#ifndef MEMDB_IFTA20_MEM0_MEM1Ms
#define MEMDB_IFTA20_MEM0_MEM1Ms ("MEMDB_IFTA20_MEM0_MEM1M")
#endif
#ifndef MEMDB_IFTA20_MEM0_SER_CONTROLRs
#define MEMDB_IFTA20_MEM0_SER_CONTROLRs ("MEMDB_IFTA20_MEM0_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA20_MEM1Ms
#define MEMDB_IFTA20_MEM1Ms ("MEMDB_IFTA20_MEM1M")
#endif
#ifndef MEMDB_IFTA20_MEM1_SER_CONTROLRs
#define MEMDB_IFTA20_MEM1_SER_CONTROLRs ("MEMDB_IFTA20_MEM1_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA20_RAM_TM_CONTROLRs
#define MEMDB_IFTA20_RAM_TM_CONTROLRs ("MEMDB_IFTA20_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA50_ACC_MODESRs
#define MEMDB_IFTA50_ACC_MODESRs ("MEMDB_IFTA50_ACC_MODESR")
#endif
#ifndef MEMDB_IFTA50_MEM0Ms
#define MEMDB_IFTA50_MEM0Ms ("MEMDB_IFTA50_MEM0M")
#endif
#ifndef MEMDB_IFTA50_MEM0_MEM1Ms
#define MEMDB_IFTA50_MEM0_MEM1Ms ("MEMDB_IFTA50_MEM0_MEM1M")
#endif
#ifndef MEMDB_IFTA50_MEM0_SER_CONTROLRs
#define MEMDB_IFTA50_MEM0_SER_CONTROLRs ("MEMDB_IFTA50_MEM0_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA50_MEM1Ms
#define MEMDB_IFTA50_MEM1Ms ("MEMDB_IFTA50_MEM1M")
#endif
#ifndef MEMDB_IFTA50_MEM1_SER_CONTROLRs
#define MEMDB_IFTA50_MEM1_SER_CONTROLRs ("MEMDB_IFTA50_MEM1_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA50_MEM2Ms
#define MEMDB_IFTA50_MEM2Ms ("MEMDB_IFTA50_MEM2M")
#endif
#ifndef MEMDB_IFTA50_MEM2_MEM3Ms
#define MEMDB_IFTA50_MEM2_MEM3Ms ("MEMDB_IFTA50_MEM2_MEM3M")
#endif
#ifndef MEMDB_IFTA50_MEM2_SER_CONTROLRs
#define MEMDB_IFTA50_MEM2_SER_CONTROLRs ("MEMDB_IFTA50_MEM2_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA50_MEM3Ms
#define MEMDB_IFTA50_MEM3Ms ("MEMDB_IFTA50_MEM3M")
#endif
#ifndef MEMDB_IFTA50_MEM3_SER_CONTROLRs
#define MEMDB_IFTA50_MEM3_SER_CONTROLRs ("MEMDB_IFTA50_MEM3_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA50_RAM_TM_CONTROLRs
#define MEMDB_IFTA50_RAM_TM_CONTROLRs ("MEMDB_IFTA50_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA60_ACC_MODESRs
#define MEMDB_IFTA60_ACC_MODESRs ("MEMDB_IFTA60_ACC_MODESR")
#endif
#ifndef MEMDB_IFTA60_MEM0Ms
#define MEMDB_IFTA60_MEM0Ms ("MEMDB_IFTA60_MEM0M")
#endif
#ifndef MEMDB_IFTA60_MEM0_MEM1Ms
#define MEMDB_IFTA60_MEM0_MEM1Ms ("MEMDB_IFTA60_MEM0_MEM1M")
#endif
#ifndef MEMDB_IFTA60_MEM0_SER_CONTROLRs
#define MEMDB_IFTA60_MEM0_SER_CONTROLRs ("MEMDB_IFTA60_MEM0_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA60_MEM1Ms
#define MEMDB_IFTA60_MEM1Ms ("MEMDB_IFTA60_MEM1M")
#endif
#ifndef MEMDB_IFTA60_MEM1_SER_CONTROLRs
#define MEMDB_IFTA60_MEM1_SER_CONTROLRs ("MEMDB_IFTA60_MEM1_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA60_MEM2Ms
#define MEMDB_IFTA60_MEM2Ms ("MEMDB_IFTA60_MEM2M")
#endif
#ifndef MEMDB_IFTA60_MEM2_MEM3Ms
#define MEMDB_IFTA60_MEM2_MEM3Ms ("MEMDB_IFTA60_MEM2_MEM3M")
#endif
#ifndef MEMDB_IFTA60_MEM2_SER_CONTROLRs
#define MEMDB_IFTA60_MEM2_SER_CONTROLRs ("MEMDB_IFTA60_MEM2_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA60_MEM3Ms
#define MEMDB_IFTA60_MEM3Ms ("MEMDB_IFTA60_MEM3M")
#endif
#ifndef MEMDB_IFTA60_MEM3_SER_CONTROLRs
#define MEMDB_IFTA60_MEM3_SER_CONTROLRs ("MEMDB_IFTA60_MEM3_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA60_MEM4Ms
#define MEMDB_IFTA60_MEM4Ms ("MEMDB_IFTA60_MEM4M")
#endif
#ifndef MEMDB_IFTA60_MEM4_MEM5Ms
#define MEMDB_IFTA60_MEM4_MEM5Ms ("MEMDB_IFTA60_MEM4_MEM5M")
#endif
#ifndef MEMDB_IFTA60_MEM4_SER_CONTROLRs
#define MEMDB_IFTA60_MEM4_SER_CONTROLRs ("MEMDB_IFTA60_MEM4_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA60_MEM5Ms
#define MEMDB_IFTA60_MEM5Ms ("MEMDB_IFTA60_MEM5M")
#endif
#ifndef MEMDB_IFTA60_MEM5_SER_CONTROLRs
#define MEMDB_IFTA60_MEM5_SER_CONTROLRs ("MEMDB_IFTA60_MEM5_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA60_RAM_TM_CONTROLRs
#define MEMDB_IFTA60_RAM_TM_CONTROLRs ("MEMDB_IFTA60_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_IFTA70_ACC_MODESRs
#define MEMDB_IFTA70_ACC_MODESRs ("MEMDB_IFTA70_ACC_MODESR")
#endif
#ifndef MEMDB_IFTA70_MEM0Ms
#define MEMDB_IFTA70_MEM0Ms ("MEMDB_IFTA70_MEM0M")
#endif
#ifndef MEMDB_IFTA70_MEM0_MEM1Ms
#define MEMDB_IFTA70_MEM0_MEM1Ms ("MEMDB_IFTA70_MEM0_MEM1M")
#endif
#ifndef MEMDB_IFTA70_MEM0_SER_CONTROLRs
#define MEMDB_IFTA70_MEM0_SER_CONTROLRs ("MEMDB_IFTA70_MEM0_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA70_MEM1Ms
#define MEMDB_IFTA70_MEM1Ms ("MEMDB_IFTA70_MEM1M")
#endif
#ifndef MEMDB_IFTA70_MEM1_SER_CONTROLRs
#define MEMDB_IFTA70_MEM1_SER_CONTROLRs ("MEMDB_IFTA70_MEM1_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA70_MEM2Ms
#define MEMDB_IFTA70_MEM2Ms ("MEMDB_IFTA70_MEM2M")
#endif
#ifndef MEMDB_IFTA70_MEM2_MEM3Ms
#define MEMDB_IFTA70_MEM2_MEM3Ms ("MEMDB_IFTA70_MEM2_MEM3M")
#endif
#ifndef MEMDB_IFTA70_MEM2_SER_CONTROLRs
#define MEMDB_IFTA70_MEM2_SER_CONTROLRs ("MEMDB_IFTA70_MEM2_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA70_MEM3Ms
#define MEMDB_IFTA70_MEM3Ms ("MEMDB_IFTA70_MEM3M")
#endif
#ifndef MEMDB_IFTA70_MEM3_SER_CONTROLRs
#define MEMDB_IFTA70_MEM3_SER_CONTROLRs ("MEMDB_IFTA70_MEM3_SER_CONTROLR")
#endif
#ifndef MEMDB_IFTA70_RAM_TM_CONTROLRs
#define MEMDB_IFTA70_RAM_TM_CONTROLRs ("MEMDB_IFTA70_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_0_CAM_TM_CONTROLRs
#define MEMDB_TCAM_EFTA30_MEM0_0_CAM_TM_CONTROLRs ("MEMDB_TCAM_EFTA30_MEM0_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLYMs
#define MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLYMs ("MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_0_ONLYMs
#define MEMDB_TCAM_EFTA30_MEM0_0_ONLYMs ("MEMDB_TCAM_EFTA30_MEM0_0_ONLYM")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_0_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_EFTA30_MEM0_0_ONLY_SER_CONTROLRs ("MEMDB_TCAM_EFTA30_MEM0_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_1_CAM_TM_CONTROLRs
#define MEMDB_TCAM_EFTA30_MEM0_1_CAM_TM_CONTROLRs ("MEMDB_TCAM_EFTA30_MEM0_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLYMs
#define MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLYMs ("MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_1_ONLYMs
#define MEMDB_TCAM_EFTA30_MEM0_1_ONLYMs ("MEMDB_TCAM_EFTA30_MEM0_1_ONLYM")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_1_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_EFTA30_MEM0_1_ONLY_SER_CONTROLRs ("MEMDB_TCAM_EFTA30_MEM0_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_2_CAM_TM_CONTROLRs
#define MEMDB_TCAM_EFTA30_MEM0_2_CAM_TM_CONTROLRs ("MEMDB_TCAM_EFTA30_MEM0_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLYMs
#define MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLYMs ("MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_2_ONLYMs
#define MEMDB_TCAM_EFTA30_MEM0_2_ONLYMs ("MEMDB_TCAM_EFTA30_MEM0_2_ONLYM")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_2_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_EFTA30_MEM0_2_ONLY_SER_CONTROLRs ("MEMDB_TCAM_EFTA30_MEM0_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_3_CAM_TM_CONTROLRs
#define MEMDB_TCAM_EFTA30_MEM0_3_CAM_TM_CONTROLRs ("MEMDB_TCAM_EFTA30_MEM0_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLYMs
#define MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLYMs ("MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_3_ONLYMs
#define MEMDB_TCAM_EFTA30_MEM0_3_ONLYMs ("MEMDB_TCAM_EFTA30_MEM0_3_ONLYM")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_3_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_EFTA30_MEM0_3_ONLY_SER_CONTROLRs ("MEMDB_TCAM_EFTA30_MEM0_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_BIST_CONFIGRs
#define MEMDB_TCAM_EFTA30_MEM0_BIST_CONFIGRs ("MEMDB_TCAM_EFTA30_MEM0_BIST_CONFIGR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_BIST_DEBUGRs
#define MEMDB_TCAM_EFTA30_MEM0_BIST_DEBUGRs ("MEMDB_TCAM_EFTA30_MEM0_BIST_DEBUGR")
#endif
#ifndef MEMDB_TCAM_EFTA30_MEM0_BIST_STATUSRs
#define MEMDB_TCAM_EFTA30_MEM0_BIST_STATUSRs ("MEMDB_TCAM_EFTA30_MEM0_BIST_STATUSR")
#endif
#ifndef MEMDB_TCAM_EFTA30_RAM_TM_CONTROLRs
#define MEMDB_TCAM_EFTA30_RAM_TM_CONTROLRs ("MEMDB_TCAM_EFTA30_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_0_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM0_0_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM0_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLYMs ("MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_0_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM0_0_ONLYMs ("MEMDB_TCAM_IFTA40_MEM0_0_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_0_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM0_0_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM0_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_1_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM0_1_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM0_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLYMs ("MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_1_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM0_1_ONLYMs ("MEMDB_TCAM_IFTA40_MEM0_1_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_1_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM0_1_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM0_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_2_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM0_2_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM0_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLYMs ("MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_2_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM0_2_ONLYMs ("MEMDB_TCAM_IFTA40_MEM0_2_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_2_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM0_2_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM0_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_3_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM0_3_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM0_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLYMs ("MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_3_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM0_3_ONLYMs ("MEMDB_TCAM_IFTA40_MEM0_3_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_3_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM0_3_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM0_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_BIST_CONFIGRs
#define MEMDB_TCAM_IFTA40_MEM0_BIST_CONFIGRs ("MEMDB_TCAM_IFTA40_MEM0_BIST_CONFIGR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_BIST_DEBUGRs
#define MEMDB_TCAM_IFTA40_MEM0_BIST_DEBUGRs ("MEMDB_TCAM_IFTA40_MEM0_BIST_DEBUGR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM0_BIST_STATUSRs
#define MEMDB_TCAM_IFTA40_MEM0_BIST_STATUSRs ("MEMDB_TCAM_IFTA40_MEM0_BIST_STATUSR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_0_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM1_0_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM1_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLYMs ("MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_0_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM1_0_ONLYMs ("MEMDB_TCAM_IFTA40_MEM1_0_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_0_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM1_0_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM1_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_1_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM1_1_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM1_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLYMs ("MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_1_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM1_1_ONLYMs ("MEMDB_TCAM_IFTA40_MEM1_1_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_1_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM1_1_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM1_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_2_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM1_2_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM1_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLYMs ("MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_2_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM1_2_ONLYMs ("MEMDB_TCAM_IFTA40_MEM1_2_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_2_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM1_2_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM1_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_3_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM1_3_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM1_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLYMs ("MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_3_ONLYMs
#define MEMDB_TCAM_IFTA40_MEM1_3_ONLYMs ("MEMDB_TCAM_IFTA40_MEM1_3_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_3_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA40_MEM1_3_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA40_MEM1_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_BIST_CONFIGRs
#define MEMDB_TCAM_IFTA40_MEM1_BIST_CONFIGRs ("MEMDB_TCAM_IFTA40_MEM1_BIST_CONFIGR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_BIST_DEBUGRs
#define MEMDB_TCAM_IFTA40_MEM1_BIST_DEBUGRs ("MEMDB_TCAM_IFTA40_MEM1_BIST_DEBUGR")
#endif
#ifndef MEMDB_TCAM_IFTA40_MEM1_BIST_STATUSRs
#define MEMDB_TCAM_IFTA40_MEM1_BIST_STATUSRs ("MEMDB_TCAM_IFTA40_MEM1_BIST_STATUSR")
#endif
#ifndef MEMDB_TCAM_IFTA40_RAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA40_RAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA40_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_0_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA50_MEM0_0_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA50_MEM0_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLYMs
#define MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLYMs ("MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_0_ONLYMs
#define MEMDB_TCAM_IFTA50_MEM0_0_ONLYMs ("MEMDB_TCAM_IFTA50_MEM0_0_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_0_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA50_MEM0_0_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA50_MEM0_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_1_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA50_MEM0_1_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA50_MEM0_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLYMs
#define MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLYMs ("MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_1_ONLYMs
#define MEMDB_TCAM_IFTA50_MEM0_1_ONLYMs ("MEMDB_TCAM_IFTA50_MEM0_1_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_1_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA50_MEM0_1_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA50_MEM0_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_2_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA50_MEM0_2_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA50_MEM0_2_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLYMs
#define MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLYMs ("MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_2_ONLYMs
#define MEMDB_TCAM_IFTA50_MEM0_2_ONLYMs ("MEMDB_TCAM_IFTA50_MEM0_2_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_2_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA50_MEM0_2_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA50_MEM0_2_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_3_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA50_MEM0_3_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA50_MEM0_3_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLYMs
#define MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLYMs ("MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_3_ONLYMs
#define MEMDB_TCAM_IFTA50_MEM0_3_ONLYMs ("MEMDB_TCAM_IFTA50_MEM0_3_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_3_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA50_MEM0_3_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA50_MEM0_3_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_BIST_CONFIGRs
#define MEMDB_TCAM_IFTA50_MEM0_BIST_CONFIGRs ("MEMDB_TCAM_IFTA50_MEM0_BIST_CONFIGR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_BIST_DEBUGRs
#define MEMDB_TCAM_IFTA50_MEM0_BIST_DEBUGRs ("MEMDB_TCAM_IFTA50_MEM0_BIST_DEBUGR")
#endif
#ifndef MEMDB_TCAM_IFTA50_MEM0_BIST_STATUSRs
#define MEMDB_TCAM_IFTA50_MEM0_BIST_STATUSRs ("MEMDB_TCAM_IFTA50_MEM0_BIST_STATUSR")
#endif
#ifndef MEMDB_TCAM_IFTA50_RAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA50_RAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA50_RAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_ACC_MODESRs
#define MEMDB_TCAM_IFTA80_ACC_MODESRs ("MEMDB_TCAM_IFTA80_ACC_MODESR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_0Ms
#define MEMDB_TCAM_IFTA80_MEM0_0Ms ("MEMDB_TCAM_IFTA80_MEM0_0M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_0_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM0_0_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM0_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_0_MEM0_1Ms
#define MEMDB_TCAM_IFTA80_MEM0_0_MEM0_1Ms ("MEMDB_TCAM_IFTA80_MEM0_0_MEM0_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_0_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM0_0_ONLYMs ("MEMDB_TCAM_IFTA80_MEM0_0_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_0_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM0_0_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM0_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_1Ms
#define MEMDB_TCAM_IFTA80_MEM0_1Ms ("MEMDB_TCAM_IFTA80_MEM0_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_1_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM0_1_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM0_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_1_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM0_1_ONLYMs ("MEMDB_TCAM_IFTA80_MEM0_1_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_1_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM0_1_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM0_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_BIST_CONFIGRs
#define MEMDB_TCAM_IFTA80_MEM0_BIST_CONFIGRs ("MEMDB_TCAM_IFTA80_MEM0_BIST_CONFIGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_BIST_DEBUGRs
#define MEMDB_TCAM_IFTA80_MEM0_BIST_DEBUGRs ("MEMDB_TCAM_IFTA80_MEM0_BIST_DEBUGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM0_BIST_STATUSRs
#define MEMDB_TCAM_IFTA80_MEM0_BIST_STATUSRs ("MEMDB_TCAM_IFTA80_MEM0_BIST_STATUSR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_0Ms
#define MEMDB_TCAM_IFTA80_MEM1_0Ms ("MEMDB_TCAM_IFTA80_MEM1_0M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_0_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM1_0_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM1_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_0_MEM1_1Ms
#define MEMDB_TCAM_IFTA80_MEM1_0_MEM1_1Ms ("MEMDB_TCAM_IFTA80_MEM1_0_MEM1_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_0_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM1_0_ONLYMs ("MEMDB_TCAM_IFTA80_MEM1_0_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_0_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM1_0_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM1_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_1Ms
#define MEMDB_TCAM_IFTA80_MEM1_1Ms ("MEMDB_TCAM_IFTA80_MEM1_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_1_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM1_1_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM1_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_1_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM1_1_ONLYMs ("MEMDB_TCAM_IFTA80_MEM1_1_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_1_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM1_1_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM1_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_BIST_CONFIGRs
#define MEMDB_TCAM_IFTA80_MEM1_BIST_CONFIGRs ("MEMDB_TCAM_IFTA80_MEM1_BIST_CONFIGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_BIST_DEBUGRs
#define MEMDB_TCAM_IFTA80_MEM1_BIST_DEBUGRs ("MEMDB_TCAM_IFTA80_MEM1_BIST_DEBUGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM1_BIST_STATUSRs
#define MEMDB_TCAM_IFTA80_MEM1_BIST_STATUSRs ("MEMDB_TCAM_IFTA80_MEM1_BIST_STATUSR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_0Ms
#define MEMDB_TCAM_IFTA80_MEM2_0Ms ("MEMDB_TCAM_IFTA80_MEM2_0M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_0_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM2_0_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM2_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_0_MEM2_1Ms
#define MEMDB_TCAM_IFTA80_MEM2_0_MEM2_1Ms ("MEMDB_TCAM_IFTA80_MEM2_0_MEM2_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_0_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM2_0_ONLYMs ("MEMDB_TCAM_IFTA80_MEM2_0_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_0_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM2_0_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM2_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_1Ms
#define MEMDB_TCAM_IFTA80_MEM2_1Ms ("MEMDB_TCAM_IFTA80_MEM2_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_1_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM2_1_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM2_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_1_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM2_1_ONLYMs ("MEMDB_TCAM_IFTA80_MEM2_1_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_1_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM2_1_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM2_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_BIST_CONFIGRs
#define MEMDB_TCAM_IFTA80_MEM2_BIST_CONFIGRs ("MEMDB_TCAM_IFTA80_MEM2_BIST_CONFIGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_BIST_DEBUGRs
#define MEMDB_TCAM_IFTA80_MEM2_BIST_DEBUGRs ("MEMDB_TCAM_IFTA80_MEM2_BIST_DEBUGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM2_BIST_STATUSRs
#define MEMDB_TCAM_IFTA80_MEM2_BIST_STATUSRs ("MEMDB_TCAM_IFTA80_MEM2_BIST_STATUSR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_0Ms
#define MEMDB_TCAM_IFTA80_MEM3_0Ms ("MEMDB_TCAM_IFTA80_MEM3_0M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_0_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM3_0_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM3_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_0_MEM3_1Ms
#define MEMDB_TCAM_IFTA80_MEM3_0_MEM3_1Ms ("MEMDB_TCAM_IFTA80_MEM3_0_MEM3_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_0_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM3_0_ONLYMs ("MEMDB_TCAM_IFTA80_MEM3_0_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_0_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM3_0_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM3_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_1Ms
#define MEMDB_TCAM_IFTA80_MEM3_1Ms ("MEMDB_TCAM_IFTA80_MEM3_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_1_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM3_1_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM3_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_1_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM3_1_ONLYMs ("MEMDB_TCAM_IFTA80_MEM3_1_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_1_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM3_1_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM3_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_BIST_CONFIGRs
#define MEMDB_TCAM_IFTA80_MEM3_BIST_CONFIGRs ("MEMDB_TCAM_IFTA80_MEM3_BIST_CONFIGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_BIST_DEBUGRs
#define MEMDB_TCAM_IFTA80_MEM3_BIST_DEBUGRs ("MEMDB_TCAM_IFTA80_MEM3_BIST_DEBUGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM3_BIST_STATUSRs
#define MEMDB_TCAM_IFTA80_MEM3_BIST_STATUSRs ("MEMDB_TCAM_IFTA80_MEM3_BIST_STATUSR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_0Ms
#define MEMDB_TCAM_IFTA80_MEM4_0Ms ("MEMDB_TCAM_IFTA80_MEM4_0M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_0_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM4_0_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM4_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_0_MEM4_1Ms
#define MEMDB_TCAM_IFTA80_MEM4_0_MEM4_1Ms ("MEMDB_TCAM_IFTA80_MEM4_0_MEM4_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_0_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM4_0_ONLYMs ("MEMDB_TCAM_IFTA80_MEM4_0_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_0_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM4_0_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM4_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_1Ms
#define MEMDB_TCAM_IFTA80_MEM4_1Ms ("MEMDB_TCAM_IFTA80_MEM4_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_1_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM4_1_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM4_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_1_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM4_1_ONLYMs ("MEMDB_TCAM_IFTA80_MEM4_1_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_1_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM4_1_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM4_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_BIST_CONFIGRs
#define MEMDB_TCAM_IFTA80_MEM4_BIST_CONFIGRs ("MEMDB_TCAM_IFTA80_MEM4_BIST_CONFIGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_BIST_DEBUGRs
#define MEMDB_TCAM_IFTA80_MEM4_BIST_DEBUGRs ("MEMDB_TCAM_IFTA80_MEM4_BIST_DEBUGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM4_BIST_STATUSRs
#define MEMDB_TCAM_IFTA80_MEM4_BIST_STATUSRs ("MEMDB_TCAM_IFTA80_MEM4_BIST_STATUSR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_0Ms
#define MEMDB_TCAM_IFTA80_MEM5_0Ms ("MEMDB_TCAM_IFTA80_MEM5_0M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_0_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM5_0_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM5_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_0_MEM5_1Ms
#define MEMDB_TCAM_IFTA80_MEM5_0_MEM5_1Ms ("MEMDB_TCAM_IFTA80_MEM5_0_MEM5_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_0_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM5_0_ONLYMs ("MEMDB_TCAM_IFTA80_MEM5_0_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_0_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM5_0_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM5_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_1Ms
#define MEMDB_TCAM_IFTA80_MEM5_1Ms ("MEMDB_TCAM_IFTA80_MEM5_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_1_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM5_1_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM5_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_1_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM5_1_ONLYMs ("MEMDB_TCAM_IFTA80_MEM5_1_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_1_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM5_1_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM5_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_BIST_CONFIGRs
#define MEMDB_TCAM_IFTA80_MEM5_BIST_CONFIGRs ("MEMDB_TCAM_IFTA80_MEM5_BIST_CONFIGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_BIST_DEBUGRs
#define MEMDB_TCAM_IFTA80_MEM5_BIST_DEBUGRs ("MEMDB_TCAM_IFTA80_MEM5_BIST_DEBUGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM5_BIST_STATUSRs
#define MEMDB_TCAM_IFTA80_MEM5_BIST_STATUSRs ("MEMDB_TCAM_IFTA80_MEM5_BIST_STATUSR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_0Ms
#define MEMDB_TCAM_IFTA80_MEM6_0Ms ("MEMDB_TCAM_IFTA80_MEM6_0M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_0_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM6_0_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM6_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_0_MEM6_1Ms
#define MEMDB_TCAM_IFTA80_MEM6_0_MEM6_1Ms ("MEMDB_TCAM_IFTA80_MEM6_0_MEM6_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_0_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM6_0_ONLYMs ("MEMDB_TCAM_IFTA80_MEM6_0_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_0_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM6_0_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM6_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_1Ms
#define MEMDB_TCAM_IFTA80_MEM6_1Ms ("MEMDB_TCAM_IFTA80_MEM6_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_1_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM6_1_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM6_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_1_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM6_1_ONLYMs ("MEMDB_TCAM_IFTA80_MEM6_1_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_1_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM6_1_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM6_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_BIST_CONFIGRs
#define MEMDB_TCAM_IFTA80_MEM6_BIST_CONFIGRs ("MEMDB_TCAM_IFTA80_MEM6_BIST_CONFIGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_BIST_DEBUGRs
#define MEMDB_TCAM_IFTA80_MEM6_BIST_DEBUGRs ("MEMDB_TCAM_IFTA80_MEM6_BIST_DEBUGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM6_BIST_STATUSRs
#define MEMDB_TCAM_IFTA80_MEM6_BIST_STATUSRs ("MEMDB_TCAM_IFTA80_MEM6_BIST_STATUSR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_0Ms
#define MEMDB_TCAM_IFTA80_MEM7_0Ms ("MEMDB_TCAM_IFTA80_MEM7_0M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_0_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM7_0_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM7_0_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_0_MEM7_1Ms
#define MEMDB_TCAM_IFTA80_MEM7_0_MEM7_1Ms ("MEMDB_TCAM_IFTA80_MEM7_0_MEM7_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_0_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM7_0_ONLYMs ("MEMDB_TCAM_IFTA80_MEM7_0_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_0_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM7_0_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM7_0_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_1Ms
#define MEMDB_TCAM_IFTA80_MEM7_1Ms ("MEMDB_TCAM_IFTA80_MEM7_1M")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_1_CAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM7_1_CAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM7_1_CAM_TM_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLYMs ("MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_1_ONLYMs
#define MEMDB_TCAM_IFTA80_MEM7_1_ONLYMs ("MEMDB_TCAM_IFTA80_MEM7_1_ONLYM")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_1_ONLY_SER_CONTROLRs
#define MEMDB_TCAM_IFTA80_MEM7_1_ONLY_SER_CONTROLRs ("MEMDB_TCAM_IFTA80_MEM7_1_ONLY_SER_CONTROLR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_BIST_CONFIGRs
#define MEMDB_TCAM_IFTA80_MEM7_BIST_CONFIGRs ("MEMDB_TCAM_IFTA80_MEM7_BIST_CONFIGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_BIST_DEBUGRs
#define MEMDB_TCAM_IFTA80_MEM7_BIST_DEBUGRs ("MEMDB_TCAM_IFTA80_MEM7_BIST_DEBUGR")
#endif
#ifndef MEMDB_TCAM_IFTA80_MEM7_BIST_STATUSRs
#define MEMDB_TCAM_IFTA80_MEM7_BIST_STATUSRs ("MEMDB_TCAM_IFTA80_MEM7_BIST_STATUSR")
#endif
#ifndef MEMDB_TCAM_IFTA80_RAM_TM_CONTROLRs
#define MEMDB_TCAM_IFTA80_RAM_TM_CONTROLRs ("MEMDB_TCAM_IFTA80_RAM_TM_CONTROLR")
#endif
#ifndef MEM_SCAN_RETRY_COUNTs
#define MEM_SCAN_RETRY_COUNTs ("MEM_SCAN_RETRY_COUNT")
#endif
#ifndef MEM_SCAN_TIME_TO_WAITs
#define MEM_SCAN_TIME_TO_WAITs ("MEM_SCAN_TIME_TO_WAIT")
#endif
#ifndef MESSAGE_Q_DEPTHs
#define MESSAGE_Q_DEPTHs ("MESSAGE_Q_DEPTH")
#endif
#ifndef METADATAs
#define METADATAs ("METADATA")
#endif
#ifndef METADATA_TYPEs
#define METADATA_TYPEs ("METADATA_TYPE")
#endif
#ifndef METER_EGR_FP_DEVICE_INFOs
#define METER_EGR_FP_DEVICE_INFOs ("METER_EGR_FP_DEVICE_INFO")
#endif
#ifndef METER_EGR_FP_GRANULARITY_INFOs
#define METER_EGR_FP_GRANULARITY_INFOs ("METER_EGR_FP_GRANULARITY_INFO")
#endif
#ifndef METER_EGR_FP_GRANULARITY_INFO_IDs
#define METER_EGR_FP_GRANULARITY_INFO_IDs ("METER_EGR_FP_GRANULARITY_INFO_ID")
#endif
#ifndef METER_EGR_FP_TEMPLATEs
#define METER_EGR_FP_TEMPLATEs ("METER_EGR_FP_TEMPLATE")
#endif
#ifndef METER_EGR_FP_TEMPLATE_IDs
#define METER_EGR_FP_TEMPLATE_IDs ("METER_EGR_FP_TEMPLATE_ID")
#endif
#ifndef METER_EGR_OPERMODE_PIPEUNIQUEs
#define METER_EGR_OPERMODE_PIPEUNIQUEs ("METER_EGR_OPERMODE_PIPEUNIQUE")
#endif
#ifndef METER_FP_CONFIGs
#define METER_FP_CONFIGs ("METER_FP_CONFIG")
#endif
#ifndef METER_FP_CONTROLs
#define METER_FP_CONTROLs ("METER_FP_CONTROL")
#endif
#ifndef METER_FP_SBR_OFFSETs
#define METER_FP_SBR_OFFSETs ("METER_FP_SBR_OFFSET")
#endif
#ifndef METER_ING_FP_DEVICE_INFOs
#define METER_ING_FP_DEVICE_INFOs ("METER_ING_FP_DEVICE_INFO")
#endif
#ifndef METER_ING_FP_GRANULARITY_INFOs
#define METER_ING_FP_GRANULARITY_INFOs ("METER_ING_FP_GRANULARITY_INFO")
#endif
#ifndef METER_ING_FP_GRANULARITY_INFO_IDs
#define METER_ING_FP_GRANULARITY_INFO_IDs ("METER_ING_FP_GRANULARITY_INFO_ID")
#endif
#ifndef METER_ING_FP_TEMPLATEs
#define METER_ING_FP_TEMPLATEs ("METER_ING_FP_TEMPLATE")
#endif
#ifndef METER_ING_FP_TEMPLATE_IDs
#define METER_ING_FP_TEMPLATE_IDs ("METER_ING_FP_TEMPLATE_ID")
#endif
#ifndef METER_ING_OPERMODE_PIPEUNIQUEs
#define METER_ING_OPERMODE_PIPEUNIQUEs ("METER_ING_OPERMODE_PIPEUNIQUE")
#endif
#ifndef METER_L2_IIF_STORM_CONTROLs
#define METER_L2_IIF_STORM_CONTROLs ("METER_L2_IIF_STORM_CONTROL")
#endif
#ifndef METER_L2_IIF_STORM_CONTROL_IDs
#define METER_L2_IIF_STORM_CONTROL_IDs ("METER_L2_IIF_STORM_CONTROL_ID")
#endif
#ifndef METER_L2_IIF_STORM_CONTROL_INFOs
#define METER_L2_IIF_STORM_CONTROL_INFOs ("METER_L2_IIF_STORM_CONTROL_INFO")
#endif
#ifndef METER_MODEs
#define METER_MODEs ("METER_MODE")
#endif
#ifndef METER_OFFSETs
#define METER_OFFSETs ("METER_OFFSET")
#endif
#ifndef METER_RATE_KBPSs
#define METER_RATE_KBPSs ("METER_RATE_KBPS")
#endif
#ifndef METER_RATE_KBPS_OPERs
#define METER_RATE_KBPS_OPERs ("METER_RATE_KBPS_OPER")
#endif
#ifndef METER_RATE_PPSs
#define METER_RATE_PPSs ("METER_RATE_PPS")
#endif
#ifndef METER_RATE_PPS_OPERs
#define METER_RATE_PPS_OPERs ("METER_RATE_PPS_OPER")
#endif
#ifndef METICULOUS_KEYED_SHA1s
#define METICULOUS_KEYED_SHA1s ("METICULOUS_KEYED_SHA1")
#endif
#ifndef MIB_MEMORY_ROW0s
#define MIB_MEMORY_ROW0s ("MIB_MEMORY_ROW0")
#endif
#ifndef MIB_MEMORY_ROW1s
#define MIB_MEMORY_ROW1s ("MIB_MEMORY_ROW1")
#endif
#ifndef MIB_MEMORY_ROW10s
#define MIB_MEMORY_ROW10s ("MIB_MEMORY_ROW10")
#endif
#ifndef MIB_MEMORY_ROW11s
#define MIB_MEMORY_ROW11s ("MIB_MEMORY_ROW11")
#endif
#ifndef MIB_MEMORY_ROW12s
#define MIB_MEMORY_ROW12s ("MIB_MEMORY_ROW12")
#endif
#ifndef MIB_MEMORY_ROW13s
#define MIB_MEMORY_ROW13s ("MIB_MEMORY_ROW13")
#endif
#ifndef MIB_MEMORY_ROW14s
#define MIB_MEMORY_ROW14s ("MIB_MEMORY_ROW14")
#endif
#ifndef MIB_MEMORY_ROW15s
#define MIB_MEMORY_ROW15s ("MIB_MEMORY_ROW15")
#endif
#ifndef MIB_MEMORY_ROW2s
#define MIB_MEMORY_ROW2s ("MIB_MEMORY_ROW2")
#endif
#ifndef MIB_MEMORY_ROW3s
#define MIB_MEMORY_ROW3s ("MIB_MEMORY_ROW3")
#endif
#ifndef MIB_MEMORY_ROW4s
#define MIB_MEMORY_ROW4s ("MIB_MEMORY_ROW4")
#endif
#ifndef MIB_MEMORY_ROW5s
#define MIB_MEMORY_ROW5s ("MIB_MEMORY_ROW5")
#endif
#ifndef MIB_MEMORY_ROW6s
#define MIB_MEMORY_ROW6s ("MIB_MEMORY_ROW6")
#endif
#ifndef MIB_MEMORY_ROW7s
#define MIB_MEMORY_ROW7s ("MIB_MEMORY_ROW7")
#endif
#ifndef MIB_MEMORY_ROW8s
#define MIB_MEMORY_ROW8s ("MIB_MEMORY_ROW8")
#endif
#ifndef MIB_MEMORY_ROW9s
#define MIB_MEMORY_ROW9s ("MIB_MEMORY_ROW9")
#endif
#ifndef MICROs
#define MICROs ("MICRO")
#endif
#ifndef MIIM_CH0_ADDRESSRs
#define MIIM_CH0_ADDRESSRs ("MIIM_CH0_ADDRESSR")
#endif
#ifndef MIIM_CH0_CONTROLRs
#define MIIM_CH0_CONTROLRs ("MIIM_CH0_CONTROLR")
#endif
#ifndef MIIM_CH0_PARAMSRs
#define MIIM_CH0_PARAMSRs ("MIIM_CH0_PARAMSR")
#endif
#ifndef MIIM_CH0_STATUSRs
#define MIIM_CH0_STATUSRs ("MIIM_CH0_STATUSR")
#endif
#ifndef MIIM_CH1_ADDRESSRs
#define MIIM_CH1_ADDRESSRs ("MIIM_CH1_ADDRESSR")
#endif
#ifndef MIIM_CH1_CONTROLRs
#define MIIM_CH1_CONTROLRs ("MIIM_CH1_CONTROLR")
#endif
#ifndef MIIM_CH1_PARAMSRs
#define MIIM_CH1_PARAMSRs ("MIIM_CH1_PARAMSR")
#endif
#ifndef MIIM_CH1_STATUSRs
#define MIIM_CH1_STATUSRs ("MIIM_CH1_STATUSR")
#endif
#ifndef MIIM_CH2_ADDRESSRs
#define MIIM_CH2_ADDRESSRs ("MIIM_CH2_ADDRESSR")
#endif
#ifndef MIIM_CH2_CONTROLRs
#define MIIM_CH2_CONTROLRs ("MIIM_CH2_CONTROLR")
#endif
#ifndef MIIM_CH2_PARAMSRs
#define MIIM_CH2_PARAMSRs ("MIIM_CH2_PARAMSR")
#endif
#ifndef MIIM_CH2_STATUSRs
#define MIIM_CH2_STATUSRs ("MIIM_CH2_STATUSR")
#endif
#ifndef MIIM_CH3_ADDRESSRs
#define MIIM_CH3_ADDRESSRs ("MIIM_CH3_ADDRESSR")
#endif
#ifndef MIIM_CH3_CONTROLRs
#define MIIM_CH3_CONTROLRs ("MIIM_CH3_CONTROLR")
#endif
#ifndef MIIM_CH3_PARAMSRs
#define MIIM_CH3_PARAMSRs ("MIIM_CH3_PARAMSR")
#endif
#ifndef MIIM_CH3_STATUSRs
#define MIIM_CH3_STATUSRs ("MIIM_CH3_STATUSR")
#endif
#ifndef MIIM_CH_ADDRESSRs
#define MIIM_CH_ADDRESSRs ("MIIM_CH_ADDRESSR")
#endif
#ifndef MIIM_CH_CONTROLRs
#define MIIM_CH_CONTROLRs ("MIIM_CH_CONTROLR")
#endif
#ifndef MIIM_CH_PARAMSRs
#define MIIM_CH_PARAMSRs ("MIIM_CH_PARAMSR")
#endif
#ifndef MIIM_CH_STATUSRs
#define MIIM_CH_STATUSRs ("MIIM_CH_STATUSR")
#endif
#ifndef MIIM_COMMON_CONTROLRs
#define MIIM_COMMON_CONTROLRs ("MIIM_COMMON_CONTROLR")
#endif
#ifndef MIIM_DMA_CH0_CONFIGRs
#define MIIM_DMA_CH0_CONFIGRs ("MIIM_DMA_CH0_CONFIGR")
#endif
#ifndef MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSRs
#define MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSRs ("MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSRs
#define MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSRs ("MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSRs
#define MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSRs ("MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSRs
#define MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSRs ("MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSR")
#endif
#ifndef MIIM_DMA_CH0_DST_HOST_ADDRESSRs
#define MIIM_DMA_CH0_DST_HOST_ADDRESSRs ("MIIM_DMA_CH0_DST_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH0_SRC_HOST_ADDRESSRs
#define MIIM_DMA_CH0_SRC_HOST_ADDRESSRs ("MIIM_DMA_CH0_SRC_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH0_STATUSRs
#define MIIM_DMA_CH0_STATUSRs ("MIIM_DMA_CH0_STATUSR")
#endif
#ifndef MIIM_DMA_CH1_CONFIGRs
#define MIIM_DMA_CH1_CONFIGRs ("MIIM_DMA_CH1_CONFIGR")
#endif
#ifndef MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSRs
#define MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSRs ("MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSRs
#define MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSRs ("MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSRs
#define MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSRs ("MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSRs
#define MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSRs ("MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSR")
#endif
#ifndef MIIM_DMA_CH1_DST_HOST_ADDRESSRs
#define MIIM_DMA_CH1_DST_HOST_ADDRESSRs ("MIIM_DMA_CH1_DST_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH1_SRC_HOST_ADDRESSRs
#define MIIM_DMA_CH1_SRC_HOST_ADDRESSRs ("MIIM_DMA_CH1_SRC_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH1_STATUSRs
#define MIIM_DMA_CH1_STATUSRs ("MIIM_DMA_CH1_STATUSR")
#endif
#ifndef MIIM_DMA_CH_CONFIGRs
#define MIIM_DMA_CH_CONFIGRs ("MIIM_DMA_CH_CONFIGR")
#endif
#ifndef MIIM_DMA_CH_CURR_DST_HOST_ADDRESSRs
#define MIIM_DMA_CH_CURR_DST_HOST_ADDRESSRs ("MIIM_DMA_CH_CURR_DST_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSRs
#define MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSRs ("MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSRs
#define MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSRs ("MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSRs
#define MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSRs ("MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSR")
#endif
#ifndef MIIM_DMA_CH_DST_HOST_ADDRESSRs
#define MIIM_DMA_CH_DST_HOST_ADDRESSRs ("MIIM_DMA_CH_DST_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH_SRC_HOST_ADDRESSRs
#define MIIM_DMA_CH_SRC_HOST_ADDRESSRs ("MIIM_DMA_CH_SRC_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH_STATUSRs
#define MIIM_DMA_CH_STATUSRs ("MIIM_DMA_CH_STATUSR")
#endif
#ifndef MIIM_IF0_IO_CHAR_REG1Rs
#define MIIM_IF0_IO_CHAR_REG1Rs ("MIIM_IF0_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF0_IO_CHAR_REG2Rs
#define MIIM_IF0_IO_CHAR_REG2Rs ("MIIM_IF0_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF0_IO_CHAR_REG3Rs
#define MIIM_IF0_IO_CHAR_REG3Rs ("MIIM_IF0_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF10_IO_CHAR_REG1Rs
#define MIIM_IF10_IO_CHAR_REG1Rs ("MIIM_IF10_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF10_IO_CHAR_REG2Rs
#define MIIM_IF10_IO_CHAR_REG2Rs ("MIIM_IF10_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF10_IO_CHAR_REG3Rs
#define MIIM_IF10_IO_CHAR_REG3Rs ("MIIM_IF10_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF11_IO_CHAR_REG1Rs
#define MIIM_IF11_IO_CHAR_REG1Rs ("MIIM_IF11_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF11_IO_CHAR_REG2Rs
#define MIIM_IF11_IO_CHAR_REG2Rs ("MIIM_IF11_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF11_IO_CHAR_REG3Rs
#define MIIM_IF11_IO_CHAR_REG3Rs ("MIIM_IF11_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF1_IO_CHAR_REG1Rs
#define MIIM_IF1_IO_CHAR_REG1Rs ("MIIM_IF1_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF1_IO_CHAR_REG2Rs
#define MIIM_IF1_IO_CHAR_REG2Rs ("MIIM_IF1_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF1_IO_CHAR_REG3Rs
#define MIIM_IF1_IO_CHAR_REG3Rs ("MIIM_IF1_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF2_IO_CHAR_REG1Rs
#define MIIM_IF2_IO_CHAR_REG1Rs ("MIIM_IF2_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF2_IO_CHAR_REG2Rs
#define MIIM_IF2_IO_CHAR_REG2Rs ("MIIM_IF2_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF2_IO_CHAR_REG3Rs
#define MIIM_IF2_IO_CHAR_REG3Rs ("MIIM_IF2_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF3_IO_CHAR_REG1Rs
#define MIIM_IF3_IO_CHAR_REG1Rs ("MIIM_IF3_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF3_IO_CHAR_REG2Rs
#define MIIM_IF3_IO_CHAR_REG2Rs ("MIIM_IF3_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF3_IO_CHAR_REG3Rs
#define MIIM_IF3_IO_CHAR_REG3Rs ("MIIM_IF3_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF4_IO_CHAR_REG1Rs
#define MIIM_IF4_IO_CHAR_REG1Rs ("MIIM_IF4_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF4_IO_CHAR_REG2Rs
#define MIIM_IF4_IO_CHAR_REG2Rs ("MIIM_IF4_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF4_IO_CHAR_REG3Rs
#define MIIM_IF4_IO_CHAR_REG3Rs ("MIIM_IF4_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF5_IO_CHAR_REG1Rs
#define MIIM_IF5_IO_CHAR_REG1Rs ("MIIM_IF5_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF5_IO_CHAR_REG2Rs
#define MIIM_IF5_IO_CHAR_REG2Rs ("MIIM_IF5_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF5_IO_CHAR_REG3Rs
#define MIIM_IF5_IO_CHAR_REG3Rs ("MIIM_IF5_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF6_IO_CHAR_REG1Rs
#define MIIM_IF6_IO_CHAR_REG1Rs ("MIIM_IF6_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF6_IO_CHAR_REG2Rs
#define MIIM_IF6_IO_CHAR_REG2Rs ("MIIM_IF6_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF6_IO_CHAR_REG3Rs
#define MIIM_IF6_IO_CHAR_REG3Rs ("MIIM_IF6_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF7_IO_CHAR_REG1Rs
#define MIIM_IF7_IO_CHAR_REG1Rs ("MIIM_IF7_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF7_IO_CHAR_REG2Rs
#define MIIM_IF7_IO_CHAR_REG2Rs ("MIIM_IF7_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF7_IO_CHAR_REG3Rs
#define MIIM_IF7_IO_CHAR_REG3Rs ("MIIM_IF7_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF8_IO_CHAR_REG1Rs
#define MIIM_IF8_IO_CHAR_REG1Rs ("MIIM_IF8_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF8_IO_CHAR_REG2Rs
#define MIIM_IF8_IO_CHAR_REG2Rs ("MIIM_IF8_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF8_IO_CHAR_REG3Rs
#define MIIM_IF8_IO_CHAR_REG3Rs ("MIIM_IF8_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF9_IO_CHAR_REG1Rs
#define MIIM_IF9_IO_CHAR_REG1Rs ("MIIM_IF9_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF9_IO_CHAR_REG2Rs
#define MIIM_IF9_IO_CHAR_REG2Rs ("MIIM_IF9_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF9_IO_CHAR_REG3Rs
#define MIIM_IF9_IO_CHAR_REG3Rs ("MIIM_IF9_IO_CHAR_REG3R")
#endif
#ifndef MIIM_INTERRUPT_ENABLERs
#define MIIM_INTERRUPT_ENABLERs ("MIIM_INTERRUPT_ENABLER")
#endif
#ifndef MIIM_INTERRUPT_STATUSRs
#define MIIM_INTERRUPT_STATUSRs ("MIIM_INTERRUPT_STATUSR")
#endif
#ifndef MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLERs
#define MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLERs ("MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLER")
#endif
#ifndef MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSRs
#define MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSRs ("MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSR")
#endif
#ifndef MIIM_INT_PHY_LINK_MASK_STATUSRs
#define MIIM_INT_PHY_LINK_MASK_STATUSRs ("MIIM_INT_PHY_LINK_MASK_STATUSR")
#endif
#ifndef MIIM_INT_PHY_LINK_RAW_STATUSRs
#define MIIM_INT_PHY_LINK_RAW_STATUSRs ("MIIM_INT_PHY_LINK_RAW_STATUSR")
#endif
#ifndef MIIM_INT_PHY_LINK_STATUSRs
#define MIIM_INT_PHY_LINK_STATUSRs ("MIIM_INT_PHY_LINK_STATUSR")
#endif
#ifndef MIIM_LINK_SCAN_STATUSRs
#define MIIM_LINK_SCAN_STATUSRs ("MIIM_LINK_SCAN_STATUSR")
#endif
#ifndef MIIM_RING0_CONTROLRs
#define MIIM_RING0_CONTROLRs ("MIIM_RING0_CONTROLR")
#endif
#ifndef MIIM_RING10_CONTROLRs
#define MIIM_RING10_CONTROLRs ("MIIM_RING10_CONTROLR")
#endif
#ifndef MIIM_RING11_CONTROLRs
#define MIIM_RING11_CONTROLRs ("MIIM_RING11_CONTROLR")
#endif
#ifndef MIIM_RING1_CONTROLRs
#define MIIM_RING1_CONTROLRs ("MIIM_RING1_CONTROLR")
#endif
#ifndef MIIM_RING2_CONTROLRs
#define MIIM_RING2_CONTROLRs ("MIIM_RING2_CONTROLR")
#endif
#ifndef MIIM_RING3_CONTROLRs
#define MIIM_RING3_CONTROLRs ("MIIM_RING3_CONTROLR")
#endif
#ifndef MIIM_RING4_CONTROLRs
#define MIIM_RING4_CONTROLRs ("MIIM_RING4_CONTROLR")
#endif
#ifndef MIIM_RING5_CONTROLRs
#define MIIM_RING5_CONTROLRs ("MIIM_RING5_CONTROLR")
#endif
#ifndef MIIM_RING6_CONTROLRs
#define MIIM_RING6_CONTROLRs ("MIIM_RING6_CONTROLR")
#endif
#ifndef MIIM_RING7_CONTROLRs
#define MIIM_RING7_CONTROLRs ("MIIM_RING7_CONTROLR")
#endif
#ifndef MIIM_RING8_CONTROLRs
#define MIIM_RING8_CONTROLRs ("MIIM_RING8_CONTROLR")
#endif
#ifndef MIIM_RING9_CONTROLRs
#define MIIM_RING9_CONTROLRs ("MIIM_RING9_CONTROLR")
#endif
#ifndef MIIM_RING_CONTROLRs
#define MIIM_RING_CONTROLRs ("MIIM_RING_CONTROLR")
#endif
#ifndef MINs
#define MINs ("MIN")
#endif
#ifndef MINI_BANKs
#define MINI_BANKs ("MINI_BANK")
#endif
#ifndef MINI_UFT_SHARED_BANKS_CONTROLMs
#define MINI_UFT_SHARED_BANKS_CONTROLMs ("MINI_UFT_SHARED_BANKS_CONTROLM")
#endif
#ifndef MIN_AGG_LIST_MEMBERs
#define MIN_AGG_LIST_MEMBERs ("MIN_AGG_LIST_MEMBER")
#endif
#ifndef MIN_AVAILABLE_CELLSs
#define MIN_AVAILABLE_CELLSs ("MIN_AVAILABLE_CELLS")
#endif
#ifndef MIN_BANDWIDTH_KBPSs
#define MIN_BANDWIDTH_KBPSs ("MIN_BANDWIDTH_KBPS")
#endif
#ifndef MIN_BANDWIDTH_KBPS_OPERs
#define MIN_BANDWIDTH_KBPS_OPERs ("MIN_BANDWIDTH_KBPS_OPER")
#endif
#ifndef MIN_BURST_KBITSs
#define MIN_BURST_KBITSs ("MIN_BURST_KBITS")
#endif
#ifndef MIN_BURST_PKTSs
#define MIN_BURST_PKTSs ("MIN_BURST_PKTS")
#endif
#ifndef MIN_BURST_SIZE_KBITSs
#define MIN_BURST_SIZE_KBITSs ("MIN_BURST_SIZE_KBITS")
#endif
#ifndef MIN_BURST_SIZE_KBITS_OPERs
#define MIN_BURST_SIZE_KBITS_OPERs ("MIN_BURST_SIZE_KBITS_OPER")
#endif
#ifndef MIN_BURST_SIZE_PKTSs
#define MIN_BURST_SIZE_PKTSs ("MIN_BURST_SIZE_PKTS")
#endif
#ifndef MIN_BURST_SIZE_PKTS_OPERs
#define MIN_BURST_SIZE_PKTS_OPERs ("MIN_BURST_SIZE_PKTS_OPER")
#endif
#ifndef MIN_ECHO_RX_INTERVAL_USECSs
#define MIN_ECHO_RX_INTERVAL_USECSs ("MIN_ECHO_RX_INTERVAL_USECS")
#endif
#ifndef MIN_GUARANTEE_CELLSs
#define MIN_GUARANTEE_CELLSs ("MIN_GUARANTEE_CELLS")
#endif
#ifndef MIN_GUARANTEE_CELLS_OPERs
#define MIN_GUARANTEE_CELLS_OPERs ("MIN_GUARANTEE_CELLS_OPER")
#endif
#ifndef MIN_LABELs
#define MIN_LABELs ("MIN_LABEL")
#endif
#ifndef MIN_LIMITs
#define MIN_LIMITs ("MIN_LIMIT")
#endif
#ifndef MIN_RATE_KBPSs
#define MIN_RATE_KBPSs ("MIN_RATE_KBPS")
#endif
#ifndef MIN_RATE_KBPS_OPERs
#define MIN_RATE_KBPS_OPERs ("MIN_RATE_KBPS_OPER")
#endif
#ifndef MIN_RATE_PPSs
#define MIN_RATE_PPSs ("MIN_RATE_PPS")
#endif
#ifndef MIN_RATE_PPS_OPERs
#define MIN_RATE_PPS_OPERs ("MIN_RATE_PPS_OPER")
#endif
#ifndef MIN_RX_INTERVAL_USECSs
#define MIN_RX_INTERVAL_USECSs ("MIN_RX_INTERVAL_USECS")
#endif
#ifndef MIN_TX_INTERVAL_USECSs
#define MIN_TX_INTERVAL_USECSs ("MIN_TX_INTERVAL_USECS")
#endif
#ifndef MIN_USAGE_CELLSs
#define MIN_USAGE_CELLSs ("MIN_USAGE_CELLS")
#endif
#ifndef MIN_VALUEs
#define MIN_VALUEs ("MIN_VALUE")
#endif
#ifndef MIRRORs
#define MIRRORs ("MIRROR")
#endif
#ifndef MIRROR_CONTAINER_IDs
#define MIRROR_CONTAINER_IDs ("MIRROR_CONTAINER_ID")
#endif
#ifndef MIRROR_CONTROLs
#define MIRROR_CONTROLs ("MIRROR_CONTROL")
#endif
#ifndef MIRROR_COPY_MASKs
#define MIRROR_COPY_MASKs ("MIRROR_COPY_MASK")
#endif
#ifndef MIRROR_COPY_VALUEs
#define MIRROR_COPY_VALUEs ("MIRROR_COPY_VALUE")
#endif
#ifndef MIRROR_DUPLICATEs
#define MIRROR_DUPLICATEs ("MIRROR_DUPLICATE")
#endif
#ifndef MIRROR_EGR_SEQs
#define MIRROR_EGR_SEQs ("MIRROR_EGR_SEQ")
#endif
#ifndef MIRROR_ENABLEs
#define MIRROR_ENABLEs ("MIRROR_ENABLE")
#endif
#ifndef MIRROR_ENCAP_BASICs
#define MIRROR_ENCAP_BASICs ("MIRROR_ENCAP_BASIC")
#endif
#ifndef MIRROR_ENCAP_ERSPANs
#define MIRROR_ENCAP_ERSPANs ("MIRROR_ENCAP_ERSPAN")
#endif
#ifndef MIRROR_ENCAP_ERSPAN_IPV6s
#define MIRROR_ENCAP_ERSPAN_IPV6s ("MIRROR_ENCAP_ERSPAN_IPV6")
#endif
#ifndef MIRROR_ENCAP_IDs
#define MIRROR_ENCAP_IDs ("MIRROR_ENCAP_ID")
#endif
#ifndef MIRROR_ENCAP_INSTANCEs
#define MIRROR_ENCAP_INSTANCEs ("MIRROR_ENCAP_INSTANCE")
#endif
#ifndef MIRROR_ENCAP_INSTANCE_ATTRs
#define MIRROR_ENCAP_INSTANCE_ATTRs ("MIRROR_ENCAP_INSTANCE_ATTR")
#endif
#ifndef MIRROR_ENCAP_MIRROR_ON_DROPs
#define MIRROR_ENCAP_MIRROR_ON_DROPs ("MIRROR_ENCAP_MIRROR_ON_DROP")
#endif
#ifndef MIRROR_ENCAP_MIRROR_ON_DROP_IPV6s
#define MIRROR_ENCAP_MIRROR_ON_DROP_IPV6s ("MIRROR_ENCAP_MIRROR_ON_DROP_IPV6")
#endif
#ifndef MIRROR_ENCAP_PSAMP_METADATAs
#define MIRROR_ENCAP_PSAMP_METADATAs ("MIRROR_ENCAP_PSAMP_METADATA")
#endif
#ifndef MIRROR_ENCAP_PSAMP_METADATA_IPV6s
#define MIRROR_ENCAP_PSAMP_METADATA_IPV6s ("MIRROR_ENCAP_PSAMP_METADATA_IPV6")
#endif
#ifndef MIRROR_ENCAP_RSPANs
#define MIRROR_ENCAP_RSPANs ("MIRROR_ENCAP_RSPAN")
#endif
#ifndef MIRROR_ENCAP_SFLOW_SEQs
#define MIRROR_ENCAP_SFLOW_SEQs ("MIRROR_ENCAP_SFLOW_SEQ")
#endif
#ifndef MIRROR_ENCAP_SFLOW_SEQ_IPV6s
#define MIRROR_ENCAP_SFLOW_SEQ_IPV6s ("MIRROR_ENCAP_SFLOW_SEQ_IPV6")
#endif
#ifndef MIRROR_ENCAP_VXLANs
#define MIRROR_ENCAP_VXLANs ("MIRROR_ENCAP_VXLAN")
#endif
#ifndef MIRROR_ENCAP_VXLAN_IPV6s
#define MIRROR_ENCAP_VXLAN_IPV6s ("MIRROR_ENCAP_VXLAN_IPV6")
#endif
#ifndef MIRROR_INSTANCE_IDs
#define MIRROR_INSTANCE_IDs ("MIRROR_INSTANCE_ID")
#endif
#ifndef MIRROR_MASKs
#define MIRROR_MASKs ("MIRROR_MASK")
#endif
#ifndef MIRROR_MEMBER_IDs
#define MIRROR_MEMBER_IDs ("MIRROR_MEMBER_ID")
#endif
#ifndef MIRROR_ON_DROPs
#define MIRROR_ON_DROPs ("MIRROR_ON_DROP")
#endif
#ifndef MIRROR_OVERRIDEs
#define MIRROR_OVERRIDEs ("MIRROR_OVERRIDE")
#endif
#ifndef MIRROR_PKTs
#define MIRROR_PKTs ("MIRROR_PKT")
#endif
#ifndef MIRROR_PORT_ENCAP_SFLOWs
#define MIRROR_PORT_ENCAP_SFLOWs ("MIRROR_PORT_ENCAP_SFLOW")
#endif
#ifndef MIRROR_SERVICE_POOLs
#define MIRROR_SERVICE_POOLs ("MIRROR_SERVICE_POOL")
#endif
#ifndef MIRROR_SESSIONs
#define MIRROR_SESSIONs ("MIRROR_SESSION")
#endif
#ifndef MIRROR_SESSION_IDs
#define MIRROR_SESSION_IDs ("MIRROR_SESSION_ID")
#endif
#ifndef MIRROR_SFLOWs
#define MIRROR_SFLOWs ("MIRROR_SFLOW")
#endif
#ifndef MIRROR_SFLOW_CONTROLs
#define MIRROR_SFLOW_CONTROLs ("MIRROR_SFLOW_CONTROL")
#endif
#ifndef MIRROR_TRUNCATE_LENGTHs
#define MIRROR_TRUNCATE_LENGTHs ("MIRROR_TRUNCATE_LENGTH")
#endif
#ifndef MIRROR_TRUNCATE_LENGTH_IDs
#define MIRROR_TRUNCATE_LENGTH_IDs ("MIRROR_TRUNCATE_LENGTH_ID")
#endif
#ifndef MISCONNECTIVITY_DEFECTs
#define MISCONNECTIVITY_DEFECTs ("MISCONNECTIVITY_DEFECT")
#endif
#ifndef MISCONNECTIVITY_DEFECT_CLEARs
#define MISCONNECTIVITY_DEFECT_CLEARs ("MISCONNECTIVITY_DEFECT_CLEAR")
#endif
#ifndef MISCONNECTIVITY_DEFECT_MEP_IDENTIFIERs
#define MISCONNECTIVITY_DEFECT_MEP_IDENTIFIERs ("MISCONNECTIVITY_DEFECT_MEP_IDENTIFIER")
#endif
#ifndef MISCONNECTIVITY_DEFECT_MEP_IDENTIFIER_LENGTHs
#define MISCONNECTIVITY_DEFECT_MEP_IDENTIFIER_LENGTHs ("MISCONNECTIVITY_DEFECT_MEP_IDENTIFIER_LENGTH")
#endif
#ifndef MLD_RESERVED_MCs
#define MLD_RESERVED_MCs ("MLD_RESERVED_MC")
#endif
#ifndef MMRP_PROTOCOLs
#define MMRP_PROTOCOLs ("MMRP_PROTOCOL")
#endif
#ifndef MMRP_PROTOCOL_MASKs
#define MMRP_PROTOCOL_MASKs ("MMRP_PROTOCOL_MASK")
#endif
#ifndef MMU_CCP_CMIC_RESERVEDRs
#define MMU_CCP_CMIC_RESERVEDRs ("MMU_CCP_CMIC_RESERVEDR")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_SPLIT0Ms
#define MMU_CCP_COPY_COUNT_INFO_SPLIT0Ms ("MMU_CCP_COPY_COUNT_INFO_SPLIT0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_SPLIT1Ms
#define MMU_CCP_COPY_COUNT_INFO_SPLIT1Ms ("MMU_CCP_COPY_COUNT_INFO_SPLIT1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_ENABLE_ECCP_MEMRs
#define MMU_CCP_ENABLE_ECCP_MEMRs ("MMU_CCP_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_CCP_EN_COR_ERR_RPTRs
#define MMU_CCP_EN_COR_ERR_RPTRs ("MMU_CCP_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_CCP_TMBUSRs
#define MMU_CCP_TMBUSRs ("MMU_CCP_TMBUSR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK0_RANKERRs
#define MMU_CFAP_ARBITER_BNK0_RANKERRs ("MMU_CFAP_ARBITER_BNK0_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK10_RANKERRs
#define MMU_CFAP_ARBITER_BNK10_RANKERRs ("MMU_CFAP_ARBITER_BNK10_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK11_RANKERRs
#define MMU_CFAP_ARBITER_BNK11_RANKERRs ("MMU_CFAP_ARBITER_BNK11_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK12_RANKERRs
#define MMU_CFAP_ARBITER_BNK12_RANKERRs ("MMU_CFAP_ARBITER_BNK12_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK13_RANKERRs
#define MMU_CFAP_ARBITER_BNK13_RANKERRs ("MMU_CFAP_ARBITER_BNK13_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK14_RANKERRs
#define MMU_CFAP_ARBITER_BNK14_RANKERRs ("MMU_CFAP_ARBITER_BNK14_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK15_RANKERRs
#define MMU_CFAP_ARBITER_BNK15_RANKERRs ("MMU_CFAP_ARBITER_BNK15_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK16_RANKERRs
#define MMU_CFAP_ARBITER_BNK16_RANKERRs ("MMU_CFAP_ARBITER_BNK16_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK17_RANKERRs
#define MMU_CFAP_ARBITER_BNK17_RANKERRs ("MMU_CFAP_ARBITER_BNK17_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK18_RANKERRs
#define MMU_CFAP_ARBITER_BNK18_RANKERRs ("MMU_CFAP_ARBITER_BNK18_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK19_RANKERRs
#define MMU_CFAP_ARBITER_BNK19_RANKERRs ("MMU_CFAP_ARBITER_BNK19_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK1_RANKERRs
#define MMU_CFAP_ARBITER_BNK1_RANKERRs ("MMU_CFAP_ARBITER_BNK1_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK20_RANKERRs
#define MMU_CFAP_ARBITER_BNK20_RANKERRs ("MMU_CFAP_ARBITER_BNK20_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK21_RANKERRs
#define MMU_CFAP_ARBITER_BNK21_RANKERRs ("MMU_CFAP_ARBITER_BNK21_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK22_RANKERRs
#define MMU_CFAP_ARBITER_BNK22_RANKERRs ("MMU_CFAP_ARBITER_BNK22_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK23_RANKERRs
#define MMU_CFAP_ARBITER_BNK23_RANKERRs ("MMU_CFAP_ARBITER_BNK23_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK24_RANKERRs
#define MMU_CFAP_ARBITER_BNK24_RANKERRs ("MMU_CFAP_ARBITER_BNK24_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK25_RANKERRs
#define MMU_CFAP_ARBITER_BNK25_RANKERRs ("MMU_CFAP_ARBITER_BNK25_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK26_RANKERRs
#define MMU_CFAP_ARBITER_BNK26_RANKERRs ("MMU_CFAP_ARBITER_BNK26_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK27_RANKERRs
#define MMU_CFAP_ARBITER_BNK27_RANKERRs ("MMU_CFAP_ARBITER_BNK27_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK28_RANKERRs
#define MMU_CFAP_ARBITER_BNK28_RANKERRs ("MMU_CFAP_ARBITER_BNK28_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK29_RANKERRs
#define MMU_CFAP_ARBITER_BNK29_RANKERRs ("MMU_CFAP_ARBITER_BNK29_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK2_RANKERRs
#define MMU_CFAP_ARBITER_BNK2_RANKERRs ("MMU_CFAP_ARBITER_BNK2_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK30_RANKERRs
#define MMU_CFAP_ARBITER_BNK30_RANKERRs ("MMU_CFAP_ARBITER_BNK30_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK31_RANKERRs
#define MMU_CFAP_ARBITER_BNK31_RANKERRs ("MMU_CFAP_ARBITER_BNK31_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK32_RANKERRs
#define MMU_CFAP_ARBITER_BNK32_RANKERRs ("MMU_CFAP_ARBITER_BNK32_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK33_RANKERRs
#define MMU_CFAP_ARBITER_BNK33_RANKERRs ("MMU_CFAP_ARBITER_BNK33_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK3_RANKERRs
#define MMU_CFAP_ARBITER_BNK3_RANKERRs ("MMU_CFAP_ARBITER_BNK3_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK4_RANKERRs
#define MMU_CFAP_ARBITER_BNK4_RANKERRs ("MMU_CFAP_ARBITER_BNK4_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK5_RANKERRs
#define MMU_CFAP_ARBITER_BNK5_RANKERRs ("MMU_CFAP_ARBITER_BNK5_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK6_RANKERRs
#define MMU_CFAP_ARBITER_BNK6_RANKERRs ("MMU_CFAP_ARBITER_BNK6_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK7_RANKERRs
#define MMU_CFAP_ARBITER_BNK7_RANKERRs ("MMU_CFAP_ARBITER_BNK7_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK8_RANKERRs
#define MMU_CFAP_ARBITER_BNK8_RANKERRs ("MMU_CFAP_ARBITER_BNK8_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK9_RANKERRs
#define MMU_CFAP_ARBITER_BNK9_RANKERRs ("MMU_CFAP_ARBITER_BNK9_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_CONTROLRs
#define MMU_CFAP_ARBITER_CONTROLRs ("MMU_CFAP_ARBITER_CONTROLR")
#endif
#ifndef MMU_CFAP_ARBITER_MASKRs
#define MMU_CFAP_ARBITER_MASKRs ("MMU_CFAP_ARBITER_MASKR")
#endif
#ifndef MMU_CFAP_ARBITER_RANDOM_SEEDRs
#define MMU_CFAP_ARBITER_RANDOM_SEEDRs ("MMU_CFAP_ARBITER_RANDOM_SEEDR")
#endif
#ifndef MMU_CFAP_BANK0Ms
#define MMU_CFAP_BANK0Ms ("MMU_CFAP_BANK0M")
#endif
#ifndef MMU_CFAP_BANK10Ms
#define MMU_CFAP_BANK10Ms ("MMU_CFAP_BANK10M")
#endif
#ifndef MMU_CFAP_BANK11Ms
#define MMU_CFAP_BANK11Ms ("MMU_CFAP_BANK11M")
#endif
#ifndef MMU_CFAP_BANK12Ms
#define MMU_CFAP_BANK12Ms ("MMU_CFAP_BANK12M")
#endif
#ifndef MMU_CFAP_BANK13Ms
#define MMU_CFAP_BANK13Ms ("MMU_CFAP_BANK13M")
#endif
#ifndef MMU_CFAP_BANK14Ms
#define MMU_CFAP_BANK14Ms ("MMU_CFAP_BANK14M")
#endif
#ifndef MMU_CFAP_BANK15Ms
#define MMU_CFAP_BANK15Ms ("MMU_CFAP_BANK15M")
#endif
#ifndef MMU_CFAP_BANK16Ms
#define MMU_CFAP_BANK16Ms ("MMU_CFAP_BANK16M")
#endif
#ifndef MMU_CFAP_BANK17Ms
#define MMU_CFAP_BANK17Ms ("MMU_CFAP_BANK17M")
#endif
#ifndef MMU_CFAP_BANK18Ms
#define MMU_CFAP_BANK18Ms ("MMU_CFAP_BANK18M")
#endif
#ifndef MMU_CFAP_BANK19Ms
#define MMU_CFAP_BANK19Ms ("MMU_CFAP_BANK19M")
#endif
#ifndef MMU_CFAP_BANK1Ms
#define MMU_CFAP_BANK1Ms ("MMU_CFAP_BANK1M")
#endif
#ifndef MMU_CFAP_BANK20Ms
#define MMU_CFAP_BANK20Ms ("MMU_CFAP_BANK20M")
#endif
#ifndef MMU_CFAP_BANK21Ms
#define MMU_CFAP_BANK21Ms ("MMU_CFAP_BANK21M")
#endif
#ifndef MMU_CFAP_BANK22Ms
#define MMU_CFAP_BANK22Ms ("MMU_CFAP_BANK22M")
#endif
#ifndef MMU_CFAP_BANK23Ms
#define MMU_CFAP_BANK23Ms ("MMU_CFAP_BANK23M")
#endif
#ifndef MMU_CFAP_BANK24Ms
#define MMU_CFAP_BANK24Ms ("MMU_CFAP_BANK24M")
#endif
#ifndef MMU_CFAP_BANK25Ms
#define MMU_CFAP_BANK25Ms ("MMU_CFAP_BANK25M")
#endif
#ifndef MMU_CFAP_BANK26Ms
#define MMU_CFAP_BANK26Ms ("MMU_CFAP_BANK26M")
#endif
#ifndef MMU_CFAP_BANK27Ms
#define MMU_CFAP_BANK27Ms ("MMU_CFAP_BANK27M")
#endif
#ifndef MMU_CFAP_BANK28Ms
#define MMU_CFAP_BANK28Ms ("MMU_CFAP_BANK28M")
#endif
#ifndef MMU_CFAP_BANK29Ms
#define MMU_CFAP_BANK29Ms ("MMU_CFAP_BANK29M")
#endif
#ifndef MMU_CFAP_BANK2Ms
#define MMU_CFAP_BANK2Ms ("MMU_CFAP_BANK2M")
#endif
#ifndef MMU_CFAP_BANK30Ms
#define MMU_CFAP_BANK30Ms ("MMU_CFAP_BANK30M")
#endif
#ifndef MMU_CFAP_BANK31Ms
#define MMU_CFAP_BANK31Ms ("MMU_CFAP_BANK31M")
#endif
#ifndef MMU_CFAP_BANK32Ms
#define MMU_CFAP_BANK32Ms ("MMU_CFAP_BANK32M")
#endif
#ifndef MMU_CFAP_BANK33Ms
#define MMU_CFAP_BANK33Ms ("MMU_CFAP_BANK33M")
#endif
#ifndef MMU_CFAP_BANK3Ms
#define MMU_CFAP_BANK3Ms ("MMU_CFAP_BANK3M")
#endif
#ifndef MMU_CFAP_BANK4Ms
#define MMU_CFAP_BANK4Ms ("MMU_CFAP_BANK4M")
#endif
#ifndef MMU_CFAP_BANK5Ms
#define MMU_CFAP_BANK5Ms ("MMU_CFAP_BANK5M")
#endif
#ifndef MMU_CFAP_BANK6Ms
#define MMU_CFAP_BANK6Ms ("MMU_CFAP_BANK6M")
#endif
#ifndef MMU_CFAP_BANK7Ms
#define MMU_CFAP_BANK7Ms ("MMU_CFAP_BANK7M")
#endif
#ifndef MMU_CFAP_BANK8Ms
#define MMU_CFAP_BANK8Ms ("MMU_CFAP_BANK8M")
#endif
#ifndef MMU_CFAP_BANK9Ms
#define MMU_CFAP_BANK9Ms ("MMU_CFAP_BANK9M")
#endif
#ifndef MMU_CFAP_BANKDISABLE_64Rs
#define MMU_CFAP_BANKDISABLE_64Rs ("MMU_CFAP_BANKDISABLE_64R")
#endif
#ifndef MMU_CFAP_BANKFULLRs
#define MMU_CFAP_BANKFULLRs ("MMU_CFAP_BANKFULLR")
#endif
#ifndef MMU_CFAP_BANKSTATUSRs
#define MMU_CFAP_BANKSTATUSRs ("MMU_CFAP_BANKSTATUSR")
#endif
#ifndef MMU_CFAP_BANK_PREFETCH_FIFO_LHRs
#define MMU_CFAP_BANK_PREFETCH_FIFO_LHRs ("MMU_CFAP_BANK_PREFETCH_FIFO_LHR")
#endif
#ifndef MMU_CFAP_BANK_PREFETCH_FIFO_UHRs
#define MMU_CFAP_BANK_PREFETCH_FIFO_UHRs ("MMU_CFAP_BANK_PREFETCH_FIFO_UHR")
#endif
#ifndef MMU_CFAP_BANK_SCRATCHPADRs
#define MMU_CFAP_BANK_SCRATCHPADRs ("MMU_CFAP_BANK_SCRATCHPADR")
#endif
#ifndef MMU_CFAP_BSTCONFIGRs
#define MMU_CFAP_BSTCONFIGRs ("MMU_CFAP_BSTCONFIGR")
#endif
#ifndef MMU_CFAP_BSTSTATRs
#define MMU_CFAP_BSTSTATRs ("MMU_CFAP_BSTSTATR")
#endif
#ifndef MMU_CFAP_BSTTHRSRs
#define MMU_CFAP_BSTTHRSRs ("MMU_CFAP_BSTTHRSR")
#endif
#ifndef MMU_CFAP_CMIC_RESERVEDRs
#define MMU_CFAP_CMIC_RESERVEDRs ("MMU_CFAP_CMIC_RESERVEDR")
#endif
#ifndef MMU_CFAP_CONFIGRs
#define MMU_CFAP_CONFIGRs ("MMU_CFAP_CONFIGR")
#endif
#ifndef MMU_CFAP_DROP_CBPRs
#define MMU_CFAP_DROP_CBPRs ("MMU_CFAP_DROP_CBPR")
#endif
#ifndef MMU_CFAP_DROP_COLLISIONRs
#define MMU_CFAP_DROP_COLLISIONRs ("MMU_CFAP_DROP_COLLISIONR")
#endif
#ifndef MMU_CFAP_DROP_FULLRs
#define MMU_CFAP_DROP_FULLRs ("MMU_CFAP_DROP_FULLR")
#endif
#ifndef MMU_CFAP_ENABLE_ECCP_MEMRs
#define MMU_CFAP_ENABLE_ECCP_MEMRs ("MMU_CFAP_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_CFAP_EN_COR_ERR_RPTRs
#define MMU_CFAP_EN_COR_ERR_RPTRs ("MMU_CFAP_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_CFAP_FULLCOL_CONTROLRs
#define MMU_CFAP_FULLCOL_CONTROLRs ("MMU_CFAP_FULLCOL_CONTROLR")
#endif
#ifndef MMU_CFAP_FULLTHRESHOLDSETRs
#define MMU_CFAP_FULLTHRESHOLDSETRs ("MMU_CFAP_FULLTHRESHOLDSETR")
#endif
#ifndef MMU_CFAP_FULL_RESUME_OFFSETRs
#define MMU_CFAP_FULL_RESUME_OFFSETRs ("MMU_CFAP_FULL_RESUME_OFFSETR")
#endif
#ifndef MMU_CFAP_INIT_64Rs
#define MMU_CFAP_INIT_64Rs ("MMU_CFAP_INIT_64R")
#endif
#ifndef MMU_CFAP_INT_ENRs
#define MMU_CFAP_INT_ENRs ("MMU_CFAP_INT_ENR")
#endif
#ifndef MMU_CFAP_INT_SETRs
#define MMU_CFAP_INT_SETRs ("MMU_CFAP_INT_SETR")
#endif
#ifndef MMU_CFAP_INT_STATRs
#define MMU_CFAP_INT_STATRs ("MMU_CFAP_INT_STATR")
#endif
#ifndef MMU_CFAP_RESERVED_KNOBSRs
#define MMU_CFAP_RESERVED_KNOBSRs ("MMU_CFAP_RESERVED_KNOBSR")
#endif
#ifndef MMU_CFAP_STATUSRs
#define MMU_CFAP_STATUSRs ("MMU_CFAP_STATUSR")
#endif
#ifndef MMU_CFAP_TMBUSRs
#define MMU_CFAP_TMBUSRs ("MMU_CFAP_TMBUSR")
#endif
#ifndef MMU_CRB_CELL_CREDITRs
#define MMU_CRB_CELL_CREDITRs ("MMU_CRB_CELL_CREDITR")
#endif
#ifndef MMU_CRB_CMIC_RESERVEDRs
#define MMU_CRB_CMIC_RESERVEDRs ("MMU_CRB_CMIC_RESERVEDR")
#endif
#ifndef MMU_CRB_CONFIGRs
#define MMU_CRB_CONFIGRs ("MMU_CRB_CONFIGR")
#endif
#ifndef MMU_CRB_CPU_INT_ENRs
#define MMU_CRB_CPU_INT_ENRs ("MMU_CRB_CPU_INT_ENR")
#endif
#ifndef MMU_CRB_CPU_INT_SETRs
#define MMU_CRB_CPU_INT_SETRs ("MMU_CRB_CPU_INT_SETR")
#endif
#ifndef MMU_CRB_CPU_INT_STATRs
#define MMU_CRB_CPU_INT_STATRs ("MMU_CRB_CPU_INT_STATR")
#endif
#ifndef MMU_CRB_CPU_INT_STAT_LOGRs
#define MMU_CRB_CPU_INT_STAT_LOGRs ("MMU_CRB_CPU_INT_STAT_LOGR")
#endif
#ifndef MMU_CRB_CREDIT_DROP_CONFIGRs
#define MMU_CRB_CREDIT_DROP_CONFIGRs ("MMU_CRB_CREDIT_DROP_CONFIGR")
#endif
#ifndef MMU_CRB_CREDIT_DROP_PKT_COUNTRs
#define MMU_CRB_CREDIT_DROP_PKT_COUNTRs ("MMU_CRB_CREDIT_DROP_PKT_COUNTR")
#endif
#ifndef MMU_CRB_CT_DELAY_LINE_IP_MEMMs
#define MMU_CRB_CT_DELAY_LINE_IP_MEMMs ("MMU_CRB_CT_DELAY_LINE_IP_MEMM")
#endif
#ifndef MMU_CRB_CT_DELAY_LINE_RQE_MEMMs
#define MMU_CRB_CT_DELAY_LINE_RQE_MEMMs ("MMU_CRB_CT_DELAY_LINE_RQE_MEMM")
#endif
#ifndef MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGRs
#define MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGRs ("MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGR")
#endif
#ifndef MMU_CRB_ENABLE_ECCP_MEMRs
#define MMU_CRB_ENABLE_ECCP_MEMRs ("MMU_CRB_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_CRB_EN_COR_ERR_RPTRs
#define MMU_CRB_EN_COR_ERR_RPTRs ("MMU_CRB_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_CRB_INVALID_DESTINATION_PKT_COUNTRs
#define MMU_CRB_INVALID_DESTINATION_PKT_COUNTRs ("MMU_CRB_INVALID_DESTINATION_PKT_COUNTR")
#endif
#ifndef MMU_CRB_INVALID_DESTINATION_PKT_IDRs
#define MMU_CRB_INVALID_DESTINATION_PKT_IDRs ("MMU_CRB_INVALID_DESTINATION_PKT_IDR")
#endif
#ifndef MMU_CRB_PKT_DROP_CNTR_STATRs
#define MMU_CRB_PKT_DROP_CNTR_STATRs ("MMU_CRB_PKT_DROP_CNTR_STATR")
#endif
#ifndef MMU_CRB_SRC_PORT_CFGRs
#define MMU_CRB_SRC_PORT_CFGRs ("MMU_CRB_SRC_PORT_CFGR")
#endif
#ifndef MMU_CRB_TMBUSRs
#define MMU_CRB_TMBUSRs ("MMU_CRB_TMBUSR")
#endif
#ifndef MMU_EBCFG_CMIC_RESERVEDRs
#define MMU_EBCFG_CMIC_RESERVEDRs ("MMU_EBCFG_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBCFG_CPU_INT_ENRs
#define MMU_EBCFG_CPU_INT_ENRs ("MMU_EBCFG_CPU_INT_ENR")
#endif
#ifndef MMU_EBCFG_CPU_INT_SETRs
#define MMU_EBCFG_CPU_INT_SETRs ("MMU_EBCFG_CPU_INT_SETR")
#endif
#ifndef MMU_EBCFG_CPU_INT_STATRs
#define MMU_EBCFG_CPU_INT_STATRs ("MMU_EBCFG_CPU_INT_STATR")
#endif
#ifndef MMU_EBCFG_ECC_SINGLE_BIT_ERRORSRs
#define MMU_EBCFG_ECC_SINGLE_BIT_ERRORSRs ("MMU_EBCFG_ECC_SINGLE_BIT_ERRORSR")
#endif
#ifndef MMU_EBCFG_MEM_FAIL_ADDR_64Ms
#define MMU_EBCFG_MEM_FAIL_ADDR_64Ms ("MMU_EBCFG_MEM_FAIL_ADDR_64M")
#endif
#ifndef MMU_EBCFG_MEM_FAIL_INT_CTRRs
#define MMU_EBCFG_MEM_FAIL_INT_CTRRs ("MMU_EBCFG_MEM_FAIL_INT_CTRR")
#endif
#ifndef MMU_EBCFG_MEM_SER_FIFO_STSRs
#define MMU_EBCFG_MEM_SER_FIFO_STSRs ("MMU_EBCFG_MEM_SER_FIFO_STSR")
#endif
#ifndef MMU_EBCFP_CMIC_RESERVEDRs
#define MMU_EBCFP_CMIC_RESERVEDRs ("MMU_EBCFP_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBCFP_CPU_INT_ENRs
#define MMU_EBCFP_CPU_INT_ENRs ("MMU_EBCFP_CPU_INT_ENR")
#endif
#ifndef MMU_EBCFP_CPU_INT_SETRs
#define MMU_EBCFP_CPU_INT_SETRs ("MMU_EBCFP_CPU_INT_SETR")
#endif
#ifndef MMU_EBCFP_CPU_INT_STATRs
#define MMU_EBCFP_CPU_INT_STATRs ("MMU_EBCFP_CPU_INT_STATR")
#endif
#ifndef MMU_EBCFP_DD_PURGE_STATUSRs
#define MMU_EBCFP_DD_PURGE_STATUSRs ("MMU_EBCFP_DD_PURGE_STATUSR")
#endif
#ifndef MMU_EBCFP_EGR_PORT_CFGRs
#define MMU_EBCFP_EGR_PORT_CFGRs ("MMU_EBCFP_EGR_PORT_CFGR")
#endif
#ifndef MMU_EBCFP_ENABLE_ECCP_MEMRs
#define MMU_EBCFP_ENABLE_ECCP_MEMRs ("MMU_EBCFP_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_EBCFP_EN_COR_ERR_RPTRs
#define MMU_EBCFP_EN_COR_ERR_RPTRs ("MMU_EBCFP_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_EBCFP_FAP_BITMAP_MEMMs
#define MMU_EBCFP_FAP_BITMAP_MEMMs ("MMU_EBCFP_FAP_BITMAP_MEMM")
#endif
#ifndef MMU_EBCFP_FAP_FULL_THRESHOLD_RESETRs
#define MMU_EBCFP_FAP_FULL_THRESHOLD_RESETRs ("MMU_EBCFP_FAP_FULL_THRESHOLD_RESETR")
#endif
#ifndef MMU_EBCFP_FAP_FULL_THRESHOLD_SETRs
#define MMU_EBCFP_FAP_FULL_THRESHOLD_SETRs ("MMU_EBCFP_FAP_FULL_THRESHOLD_SETR")
#endif
#ifndef MMU_EBCFP_FORCE_CPU_INIT_TO_FAPRs
#define MMU_EBCFP_FORCE_CPU_INIT_TO_FAPRs ("MMU_EBCFP_FORCE_CPU_INIT_TO_FAPR")
#endif
#ifndef MMU_EBCFP_INIT_DONERs
#define MMU_EBCFP_INIT_DONERs ("MMU_EBCFP_INIT_DONER")
#endif
#ifndef MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG0Rs
#define MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG0Rs ("MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG0R")
#endif
#ifndef MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG1Rs
#define MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG1Rs ("MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG1R")
#endif
#ifndef MMU_EBCFP_LAT_ABS_FIFOMs
#define MMU_EBCFP_LAT_ABS_FIFOMs ("MMU_EBCFP_LAT_ABS_FIFOM")
#endif
#ifndef MMU_EBCFP_MMUQ_EBGRP_PROFILERs
#define MMU_EBCFP_MMUQ_EBGRP_PROFILERs ("MMU_EBCFP_MMUQ_EBGRP_PROFILER")
#endif
#ifndef MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGRs
#define MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGRs ("MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGR")
#endif
#ifndef MMU_EBCFP_MTRO_PORT_PROFILE_STATUSRs
#define MMU_EBCFP_MTRO_PORT_PROFILE_STATUSRs ("MMU_EBCFP_MTRO_PORT_PROFILE_STATUSR")
#endif
#ifndef MMU_EBCFP_MTU_VIOLATION_STATUSRs
#define MMU_EBCFP_MTU_VIOLATION_STATUSRs ("MMU_EBCFP_MTU_VIOLATION_STATUSR")
#endif
#ifndef MMU_EBCFP_MXM_TAG_MEMMs
#define MMU_EBCFP_MXM_TAG_MEMMs ("MMU_EBCFP_MXM_TAG_MEMM")
#endif
#ifndef MMU_EBCFP_OPT_EBGRP_MTU_PROFILERs
#define MMU_EBCFP_OPT_EBGRP_MTU_PROFILERs ("MMU_EBCFP_OPT_EBGRP_MTU_PROFILER")
#endif
#ifndef MMU_EBCFP_OPT_EBGRP_REDUCED_MTURs
#define MMU_EBCFP_OPT_EBGRP_REDUCED_MTURs ("MMU_EBCFP_OPT_EBGRP_REDUCED_MTUR")
#endif
#ifndef MMU_EBCFP_POOL_COUNTERRs
#define MMU_EBCFP_POOL_COUNTERRs ("MMU_EBCFP_POOL_COUNTERR")
#endif
#ifndef MMU_EBCFP_TMBUSRs
#define MMU_EBCFP_TMBUSRs ("MMU_EBCFP_TMBUSR")
#endif
#ifndef MMU_EBCR_CELL_INFO_TILE0Ms
#define MMU_EBCR_CELL_INFO_TILE0Ms ("MMU_EBCR_CELL_INFO_TILE0M")
#endif
#ifndef MMU_EBCR_CELL_INFO_TILE1Ms
#define MMU_EBCR_CELL_INFO_TILE1Ms ("MMU_EBCR_CELL_INFO_TILE1M")
#endif
#ifndef MMU_EBCR_CMIC_RESERVEDRs
#define MMU_EBCR_CMIC_RESERVEDRs ("MMU_EBCR_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBCR_ENABLE_ECCP_MEMRs
#define MMU_EBCR_ENABLE_ECCP_MEMRs ("MMU_EBCR_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_EBCR_EN_COR_ERR_RPTRs
#define MMU_EBCR_EN_COR_ERR_RPTRs ("MMU_EBCR_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_EBCR_TILE0_STATE_VECTORRs
#define MMU_EBCR_TILE0_STATE_VECTORRs ("MMU_EBCR_TILE0_STATE_VECTORR")
#endif
#ifndef MMU_EBCR_TILE1_STATE_VECTORRs
#define MMU_EBCR_TILE1_STATE_VECTORRs ("MMU_EBCR_TILE1_STATE_VECTORR")
#endif
#ifndef MMU_EBCR_TMBUSRs
#define MMU_EBCR_TMBUSRs ("MMU_EBCR_TMBUSR")
#endif
#ifndef MMU_EBCTM_BURST_CTRL_STSRs
#define MMU_EBCTM_BURST_CTRL_STSRs ("MMU_EBCTM_BURST_CTRL_STSR")
#endif
#ifndef MMU_EBCTM_CMIC_RESERVEDRs
#define MMU_EBCTM_CMIC_RESERVEDRs ("MMU_EBCTM_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBCTM_CNTR_0_STSRs
#define MMU_EBCTM_CNTR_0_STSRs ("MMU_EBCTM_CNTR_0_STSR")
#endif
#ifndef MMU_EBCTM_CNTR_1_STSRs
#define MMU_EBCTM_CNTR_1_STSRs ("MMU_EBCTM_CNTR_1_STSR")
#endif
#ifndef MMU_EBCTM_CNTR_2_STSRs
#define MMU_EBCTM_CNTR_2_STSRs ("MMU_EBCTM_CNTR_2_STSR")
#endif
#ifndef MMU_EBCTM_CNTR_3_STSRs
#define MMU_EBCTM_CNTR_3_STSRs ("MMU_EBCTM_CNTR_3_STSR")
#endif
#ifndef MMU_EBCTM_CPU_INT_ENRs
#define MMU_EBCTM_CPU_INT_ENRs ("MMU_EBCTM_CPU_INT_ENR")
#endif
#ifndef MMU_EBCTM_CPU_INT_SETRs
#define MMU_EBCTM_CPU_INT_SETRs ("MMU_EBCTM_CPU_INT_SETR")
#endif
#ifndef MMU_EBCTM_CPU_INT_STATRs
#define MMU_EBCTM_CPU_INT_STATRs ("MMU_EBCTM_CPU_INT_STATR")
#endif
#ifndef MMU_EBCTM_CPU_INT_STAT_LOGRs
#define MMU_EBCTM_CPU_INT_STAT_LOGRs ("MMU_EBCTM_CPU_INT_STAT_LOGR")
#endif
#ifndef MMU_EBCTM_CT_BUDGET_CFGRs
#define MMU_EBCTM_CT_BUDGET_CFGRs ("MMU_EBCTM_CT_BUDGET_CFGR")
#endif
#ifndef MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGRs
#define MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGRs ("MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGR")
#endif
#ifndef MMU_EBCTM_CT_FSM_STSRs
#define MMU_EBCTM_CT_FSM_STSRs ("MMU_EBCTM_CT_FSM_STSR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_0_CFGRs
#define MMU_EBCTM_CT_SPEED_0_CFGRs ("MMU_EBCTM_CT_SPEED_0_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_1_CFGRs
#define MMU_EBCTM_CT_SPEED_1_CFGRs ("MMU_EBCTM_CT_SPEED_1_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_2_CFGRs
#define MMU_EBCTM_CT_SPEED_2_CFGRs ("MMU_EBCTM_CT_SPEED_2_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_3_CFGRs
#define MMU_EBCTM_CT_SPEED_3_CFGRs ("MMU_EBCTM_CT_SPEED_3_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_4_CFGRs
#define MMU_EBCTM_CT_SPEED_4_CFGRs ("MMU_EBCTM_CT_SPEED_4_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_5_CFGRs
#define MMU_EBCTM_CT_SPEED_5_CFGRs ("MMU_EBCTM_CT_SPEED_5_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_6_CFGRs
#define MMU_EBCTM_CT_SPEED_6_CFGRs ("MMU_EBCTM_CT_SPEED_6_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_CFGRs
#define MMU_EBCTM_CT_SPEED_CFGRs ("MMU_EBCTM_CT_SPEED_CFGR")
#endif
#ifndef MMU_EBCTM_EB_TCT_CFGRs
#define MMU_EBCTM_EB_TCT_CFGRs ("MMU_EBCTM_EB_TCT_CFGR")
#endif
#ifndef MMU_EBCTM_EPIPE_CT_CFGRs
#define MMU_EBCTM_EPIPE_CT_CFGRs ("MMU_EBCTM_EPIPE_CT_CFGR")
#endif
#ifndef MMU_EBCTM_EPORT_CT_CFGRs
#define MMU_EBCTM_EPORT_CT_CFGRs ("MMU_EBCTM_EPORT_CT_CFGR")
#endif
#ifndef MMU_EBCTM_EPORT_TCT_CFGRs
#define MMU_EBCTM_EPORT_TCT_CFGRs ("MMU_EBCTM_EPORT_TCT_CFGR")
#endif
#ifndef MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGRs
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGRs ("MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGR")
#endif
#ifndef MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGRs
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGRs ("MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGR")
#endif
#ifndef MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGRs
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGRs ("MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGR")
#endif
#ifndef MMU_EBCTM_PORT_EMPTY_STSRs
#define MMU_EBCTM_PORT_EMPTY_STSRs ("MMU_EBCTM_PORT_EMPTY_STSR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_TCT_ENTER_SPEED_CFGRs
#define MMU_EBCTM_TCT_ENTER_SPEED_CFGRs ("MMU_EBCTM_TCT_ENTER_SPEED_CFGR")
#endif
#ifndef MMU_EBCTM_TCT_EXIT_SPEED_CFGRs
#define MMU_EBCTM_TCT_EXIT_SPEED_CFGRs ("MMU_EBCTM_TCT_EXIT_SPEED_CFGR")
#endif
#ifndef MMU_EBMB_CCBE_SLICEMs
#define MMU_EBMB_CCBE_SLICEMs ("MMU_EBMB_CCBE_SLICEM")
#endif
#ifndef MMU_EBMB_CCBE_SLICE_CPUMs
#define MMU_EBMB_CCBE_SLICE_CPUMs ("MMU_EBMB_CCBE_SLICE_CPUM")
#endif
#ifndef MMU_EBMB_CMIC_RESERVEDRs
#define MMU_EBMB_CMIC_RESERVEDRs ("MMU_EBMB_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBMB_DEBUGRs
#define MMU_EBMB_DEBUGRs ("MMU_EBMB_DEBUGR")
#endif
#ifndef MMU_EBMB_ENABLE_ECCP_MEMRs
#define MMU_EBMB_ENABLE_ECCP_MEMRs ("MMU_EBMB_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_EBMB_EN_COR_ERR_RPTRs
#define MMU_EBMB_EN_COR_ERR_RPTRs ("MMU_EBMB_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_EBMB_PAYLOAD_ITM0_CH0H_SERMs
#define MMU_EBMB_PAYLOAD_ITM0_CH0H_SERMs ("MMU_EBMB_PAYLOAD_ITM0_CH0H_SERM")
#endif
#ifndef MMU_EBMB_PAYLOAD_ITM0_CH0L_SERMs
#define MMU_EBMB_PAYLOAD_ITM0_CH0L_SERMs ("MMU_EBMB_PAYLOAD_ITM0_CH0L_SERM")
#endif
#ifndef MMU_EBMB_PAYLOAD_ITM0_CH1H_SERMs
#define MMU_EBMB_PAYLOAD_ITM0_CH1H_SERMs ("MMU_EBMB_PAYLOAD_ITM0_CH1H_SERM")
#endif
#ifndef MMU_EBMB_PAYLOAD_ITM0_CH1L_SERMs
#define MMU_EBMB_PAYLOAD_ITM0_CH1L_SERMs ("MMU_EBMB_PAYLOAD_ITM0_CH1L_SERM")
#endif
#ifndef MMU_EBMB_PAYLOAD_ITM1_CH0H_SERMs
#define MMU_EBMB_PAYLOAD_ITM1_CH0H_SERMs ("MMU_EBMB_PAYLOAD_ITM1_CH0H_SERM")
#endif
#ifndef MMU_EBMB_PAYLOAD_ITM1_CH0L_SERMs
#define MMU_EBMB_PAYLOAD_ITM1_CH0L_SERMs ("MMU_EBMB_PAYLOAD_ITM1_CH0L_SERM")
#endif
#ifndef MMU_EBMB_PAYLOAD_ITM1_CH1H_SERMs
#define MMU_EBMB_PAYLOAD_ITM1_CH1H_SERMs ("MMU_EBMB_PAYLOAD_ITM1_CH1H_SERM")
#endif
#ifndef MMU_EBMB_PAYLOAD_ITM1_CH1L_SERMs
#define MMU_EBMB_PAYLOAD_ITM1_CH1L_SERMs ("MMU_EBMB_PAYLOAD_ITM1_CH1L_SERM")
#endif
#ifndef MMU_EBMB_PAYLOAD_SLICE0_CPUMs
#define MMU_EBMB_PAYLOAD_SLICE0_CPUMs ("MMU_EBMB_PAYLOAD_SLICE0_CPUM")
#endif
#ifndef MMU_EBMB_PAYLOAD_SLICE1_CPUMs
#define MMU_EBMB_PAYLOAD_SLICE1_CPUMs ("MMU_EBMB_PAYLOAD_SLICE1_CPUM")
#endif
#ifndef MMU_EBMB_PAYLOAD_SLICE2_CPUMs
#define MMU_EBMB_PAYLOAD_SLICE2_CPUMs ("MMU_EBMB_PAYLOAD_SLICE2_CPUM")
#endif
#ifndef MMU_EBMB_PAYLOAD_SLICE3_CPUMs
#define MMU_EBMB_PAYLOAD_SLICE3_CPUMs ("MMU_EBMB_PAYLOAD_SLICE3_CPUM")
#endif
#ifndef MMU_EBMB_PAYLOAD_SLICE4_CPUMs
#define MMU_EBMB_PAYLOAD_SLICE4_CPUMs ("MMU_EBMB_PAYLOAD_SLICE4_CPUM")
#endif
#ifndef MMU_EBMB_PAYLOAD_SLICE5_CPUMs
#define MMU_EBMB_PAYLOAD_SLICE5_CPUMs ("MMU_EBMB_PAYLOAD_SLICE5_CPUM")
#endif
#ifndef MMU_EBMB_PAYLOAD_SLICE6_CPUMs
#define MMU_EBMB_PAYLOAD_SLICE6_CPUMs ("MMU_EBMB_PAYLOAD_SLICE6_CPUM")
#endif
#ifndef MMU_EBMB_PAYLOAD_SLICE7_CPUMs
#define MMU_EBMB_PAYLOAD_SLICE7_CPUMs ("MMU_EBMB_PAYLOAD_SLICE7_CPUM")
#endif
#ifndef MMU_EBMB_PAYLOAD_SLICEMs
#define MMU_EBMB_PAYLOAD_SLICEMs ("MMU_EBMB_PAYLOAD_SLICEM")
#endif
#ifndef MMU_EBMB_TMBUSRs
#define MMU_EBMB_TMBUSRs ("MMU_EBMB_TMBUSR")
#endif
#ifndef MMU_EBPCC_COUNTER_OVERFLOWRs
#define MMU_EBPCC_COUNTER_OVERFLOWRs ("MMU_EBPCC_COUNTER_OVERFLOWR")
#endif
#ifndef MMU_EBPCC_COUNTER_UNDERFLOWRs
#define MMU_EBPCC_COUNTER_UNDERFLOWRs ("MMU_EBPCC_COUNTER_UNDERFLOWR")
#endif
#ifndef MMU_EBPCC_CPU_INT_ENRs
#define MMU_EBPCC_CPU_INT_ENRs ("MMU_EBPCC_CPU_INT_ENR")
#endif
#ifndef MMU_EBPCC_CPU_INT_SETRs
#define MMU_EBPCC_CPU_INT_SETRs ("MMU_EBPCC_CPU_INT_SETR")
#endif
#ifndef MMU_EBPCC_CPU_INT_STATRs
#define MMU_EBPCC_CPU_INT_STATRs ("MMU_EBPCC_CPU_INT_STATR")
#endif
#ifndef MMU_EBPCC_EBQUEUE_CELL_CNT_STSRs
#define MMU_EBPCC_EBQUEUE_CELL_CNT_STSRs ("MMU_EBPCC_EBQUEUE_CELL_CNT_STSR")
#endif
#ifndef MMU_EBPCC_EPORT_CFGRs
#define MMU_EBPCC_EPORT_CFGRs ("MMU_EBPCC_EPORT_CFGR")
#endif
#ifndef MMU_EBPCC_MAX_CELL_THDRs
#define MMU_EBPCC_MAX_CELL_THDRs ("MMU_EBPCC_MAX_CELL_THDR")
#endif
#ifndef MMU_EBPCC_MMUQ_SCHQ_CFGRs
#define MMU_EBPCC_MMUQ_SCHQ_CFGRs ("MMU_EBPCC_MMUQ_SCHQ_CFGR")
#endif
#ifndef MMU_EBPCC_MMUQ_SCHQ_PROFILERs
#define MMU_EBPCC_MMUQ_SCHQ_PROFILERs ("MMU_EBPCC_MMUQ_SCHQ_PROFILER")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGR")
#endif
#ifndef MMU_EBPCC_RSVD_REGRs
#define MMU_EBPCC_RSVD_REGRs ("MMU_EBPCC_RSVD_REGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_0_CFGRs
#define MMU_EBPCC_TCT_SPEED_0_CFGRs ("MMU_EBPCC_TCT_SPEED_0_CFGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_1_CFGRs
#define MMU_EBPCC_TCT_SPEED_1_CFGRs ("MMU_EBPCC_TCT_SPEED_1_CFGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_2_CFGRs
#define MMU_EBPCC_TCT_SPEED_2_CFGRs ("MMU_EBPCC_TCT_SPEED_2_CFGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_3_CFGRs
#define MMU_EBPCC_TCT_SPEED_3_CFGRs ("MMU_EBPCC_TCT_SPEED_3_CFGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_4_CFGRs
#define MMU_EBPCC_TCT_SPEED_4_CFGRs ("MMU_EBPCC_TCT_SPEED_4_CFGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_5_CFGRs
#define MMU_EBPCC_TCT_SPEED_5_CFGRs ("MMU_EBPCC_TCT_SPEED_5_CFGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_6_CFGRs
#define MMU_EBPCC_TCT_SPEED_6_CFGRs ("MMU_EBPCC_TCT_SPEED_6_CFGR")
#endif
#ifndef MMU_EBPTS_CAL_CONFIGRs
#define MMU_EBPTS_CAL_CONFIGRs ("MMU_EBPTS_CAL_CONFIGR")
#endif
#ifndef MMU_EBPTS_CBMG_VALUERs
#define MMU_EBPTS_CBMG_VALUERs ("MMU_EBPTS_CBMG_VALUER")
#endif
#ifndef MMU_EBPTS_CMIC_RESERVEDRs
#define MMU_EBPTS_CMIC_RESERVEDRs ("MMU_EBPTS_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBPTS_CPU_MGMT_LB_RATIOSRs
#define MMU_EBPTS_CPU_MGMT_LB_RATIOSRs ("MMU_EBPTS_CPU_MGMT_LB_RATIOSR")
#endif
#ifndef MMU_EBPTS_EBSHP_DEBUGRs
#define MMU_EBPTS_EBSHP_DEBUGRs ("MMU_EBPTS_EBSHP_DEBUGR")
#endif
#ifndef MMU_EBPTS_EBSHP_GLB_CONFIGRs
#define MMU_EBPTS_EBSHP_GLB_CONFIGRs ("MMU_EBPTS_EBSHP_GLB_CONFIGR")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_CFGRs
#define MMU_EBPTS_EBSHP_PORT_CFGRs ("MMU_EBPTS_EBSHP_PORT_CFGR")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6R")
#endif
#ifndef MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOMs
#define MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOMs ("MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOM")
#endif
#ifndef MMU_EBPTS_EDB_CREDIT_COUNTERRs
#define MMU_EBPTS_EDB_CREDIT_COUNTERRs ("MMU_EBPTS_EDB_CREDIT_COUNTERR")
#endif
#ifndef MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0Rs
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0Rs ("MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0R")
#endif
#ifndef MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1Rs
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1Rs ("MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1R")
#endif
#ifndef MMU_EBPTS_ENABLE_ECCP_MEMRs
#define MMU_EBPTS_ENABLE_ECCP_MEMRs ("MMU_EBPTS_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_EBPTS_EN_COR_ERR_RPTRs
#define MMU_EBPTS_EN_COR_ERR_RPTRs ("MMU_EBPTS_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_EBPTS_FEATURE_CTRLRs
#define MMU_EBPTS_FEATURE_CTRLRs ("MMU_EBPTS_FEATURE_CTRLR")
#endif
#ifndef MMU_EBPTS_MAX_SPACINGRs
#define MMU_EBPTS_MAX_SPACINGRs ("MMU_EBPTS_MAX_SPACINGR")
#endif
#ifndef MMU_EBPTS_MIN_CELL_SPACINGRs
#define MMU_EBPTS_MIN_CELL_SPACINGRs ("MMU_EBPTS_MIN_CELL_SPACINGR")
#endif
#ifndef MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPRs
#define MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPRs ("MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPR")
#endif
#ifndef MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTRs
#define MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTRs ("MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTR")
#endif
#ifndef MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYRs
#define MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYRs ("MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYR")
#endif
#ifndef MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGRs
#define MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGRs ("MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGR")
#endif
#ifndef MMU_EBPTS_PKSCH_CAL_CONFIGRs
#define MMU_EBPTS_PKSCH_CAL_CONFIGRs ("MMU_EBPTS_PKSCH_CAL_CONFIGR")
#endif
#ifndef MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSRs
#define MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSRs ("MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSR")
#endif
#ifndef MMU_EBPTS_PKSCH_CREDIT_STSRs
#define MMU_EBPTS_PKSCH_CREDIT_STSRs ("MMU_EBPTS_PKSCH_CREDIT_STSR")
#endif
#ifndef MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPERs
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPERs ("MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPER")
#endif
#ifndef MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTRs
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTRs ("MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTR")
#endif
#ifndef MMU_EBPTS_TMBUSRs
#define MMU_EBPTS_TMBUSRs ("MMU_EBPTS_TMBUSR")
#endif
#ifndef MMU_EBPTS_URG_CELL_SPACINGRs
#define MMU_EBPTS_URG_CELL_SPACINGRs ("MMU_EBPTS_URG_CELL_SPACINGR")
#endif
#ifndef MMU_EBQS_CMIC_RESERVEDRs
#define MMU_EBQS_CMIC_RESERVEDRs ("MMU_EBQS_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBQS_CPU_INT_ENRs
#define MMU_EBQS_CPU_INT_ENRs ("MMU_EBQS_CPU_INT_ENR")
#endif
#ifndef MMU_EBQS_CPU_INT_SETRs
#define MMU_EBQS_CPU_INT_SETRs ("MMU_EBQS_CPU_INT_SETR")
#endif
#ifndef MMU_EBQS_CPU_INT_STATRs
#define MMU_EBQS_CPU_INT_STATRs ("MMU_EBQS_CPU_INT_STATR")
#endif
#ifndef MMU_EBQS_CPU_INT_STAT_LOGRs
#define MMU_EBQS_CPU_INT_STAT_LOGRs ("MMU_EBQS_CPU_INT_STAT_LOGR")
#endif
#ifndef MMU_EBQS_DEBUGRs
#define MMU_EBQS_DEBUGRs ("MMU_EBQS_DEBUGR")
#endif
#ifndef MMU_EBQS_EBPTS_PREFETCH_CNTLRs
#define MMU_EBQS_EBPTS_PREFETCH_CNTLRs ("MMU_EBQS_EBPTS_PREFETCH_CNTLR")
#endif
#ifndef MMU_EBQS_EBQ_PROFILERs
#define MMU_EBQS_EBQ_PROFILERs ("MMU_EBQS_EBQ_PROFILER")
#endif
#ifndef MMU_EBQS_PFC_XOFF_CNTLRs
#define MMU_EBQS_PFC_XOFF_CNTLRs ("MMU_EBQS_PFC_XOFF_CNTLR")
#endif
#ifndef MMU_EBQS_PORT_CFGRs
#define MMU_EBQS_PORT_CFGRs ("MMU_EBQS_PORT_CFGR")
#endif
#ifndef MMU_EBQS_PORT_FLUSHRs
#define MMU_EBQS_PORT_FLUSHRs ("MMU_EBQS_PORT_FLUSHR")
#endif
#ifndef MMU_EBTOQ_CBMs
#define MMU_EBTOQ_CBMs ("MMU_EBTOQ_CBM")
#endif
#ifndef MMU_EBTOQ_CBNMs
#define MMU_EBTOQ_CBNMs ("MMU_EBTOQ_CBNM")
#endif
#ifndef MMU_EBTOQ_CFPMs
#define MMU_EBTOQ_CFPMs ("MMU_EBTOQ_CFPM")
#endif
#ifndef MMU_EBTOQ_CMIC_RESERVEDRs
#define MMU_EBTOQ_CMIC_RESERVEDRs ("MMU_EBTOQ_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBTOQ_CPU_INT_ENRs
#define MMU_EBTOQ_CPU_INT_ENRs ("MMU_EBTOQ_CPU_INT_ENR")
#endif
#ifndef MMU_EBTOQ_CPU_INT_SETRs
#define MMU_EBTOQ_CPU_INT_SETRs ("MMU_EBTOQ_CPU_INT_SETR")
#endif
#ifndef MMU_EBTOQ_CPU_INT_STATRs
#define MMU_EBTOQ_CPU_INT_STATRs ("MMU_EBTOQ_CPU_INT_STATR")
#endif
#ifndef MMU_EBTOQ_ENABLE_ECCP_MEMRs
#define MMU_EBTOQ_ENABLE_ECCP_MEMRs ("MMU_EBTOQ_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_EBTOQ_EN_COR_ERR_RPTRs
#define MMU_EBTOQ_EN_COR_ERR_RPTRs ("MMU_EBTOQ_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_EBTOQ_FORCE_CPU_INITRs
#define MMU_EBTOQ_FORCE_CPU_INITRs ("MMU_EBTOQ_FORCE_CPU_INITR")
#endif
#ifndef MMU_EBTOQ_QDBMs
#define MMU_EBTOQ_QDBMs ("MMU_EBTOQ_QDBM")
#endif
#ifndef MMU_EBTOQ_TMBUSRs
#define MMU_EBTOQ_TMBUSRs ("MMU_EBTOQ_TMBUSR")
#endif
#ifndef MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENRs
#define MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENRs ("MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENR")
#endif
#ifndef MMU_GLBCFG_BST_TRACKING_ENABLERs
#define MMU_GLBCFG_BST_TRACKING_ENABLERs ("MMU_GLBCFG_BST_TRACKING_ENABLER")
#endif
#ifndef MMU_GLBCFG_CMIC_RESERVEDRs
#define MMU_GLBCFG_CMIC_RESERVEDRs ("MMU_GLBCFG_CMIC_RESERVEDR")
#endif
#ifndef MMU_GLBCFG_CPU_INT_ENRs
#define MMU_GLBCFG_CPU_INT_ENRs ("MMU_GLBCFG_CPU_INT_ENR")
#endif
#ifndef MMU_GLBCFG_CPU_INT_SETRs
#define MMU_GLBCFG_CPU_INT_SETRs ("MMU_GLBCFG_CPU_INT_SETR")
#endif
#ifndef MMU_GLBCFG_CPU_INT_STATRs
#define MMU_GLBCFG_CPU_INT_STATRs ("MMU_GLBCFG_CPU_INT_STATR")
#endif
#ifndef MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSRs
#define MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSRs ("MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSR")
#endif
#ifndef MMU_GLBCFG_MEM_FAIL_ADDR_64Ms
#define MMU_GLBCFG_MEM_FAIL_ADDR_64Ms ("MMU_GLBCFG_MEM_FAIL_ADDR_64M")
#endif
#ifndef MMU_GLBCFG_MEM_FAIL_INT_CTRRs
#define MMU_GLBCFG_MEM_FAIL_INT_CTRRs ("MMU_GLBCFG_MEM_FAIL_INT_CTRR")
#endif
#ifndef MMU_GLBCFG_MEM_SER_FIFO_STSRs
#define MMU_GLBCFG_MEM_SER_FIFO_STSRs ("MMU_GLBCFG_MEM_SER_FIFO_STSR")
#endif
#ifndef MMU_GLBCFG_MISCCONFIGRs
#define MMU_GLBCFG_MISCCONFIGRs ("MMU_GLBCFG_MISCCONFIGR")
#endif
#ifndef MMU_GLBCFG_PKTSTATRs
#define MMU_GLBCFG_PKTSTATRs ("MMU_GLBCFG_PKTSTATR")
#endif
#ifndef MMU_GLBCFG_SPLITTERRs
#define MMU_GLBCFG_SPLITTERRs ("MMU_GLBCFG_SPLITTERR")
#endif
#ifndef MMU_GLBCFG_SPLITTER_RESP_STATUSRs
#define MMU_GLBCFG_SPLITTER_RESP_STATUSRs ("MMU_GLBCFG_SPLITTER_RESP_STATUSR")
#endif
#ifndef MMU_GLBCFG_SPLITTER_SBUS_ERR_CAPTURERs
#define MMU_GLBCFG_SPLITTER_SBUS_ERR_CAPTURERs ("MMU_GLBCFG_SPLITTER_SBUS_ERR_CAPTURER")
#endif
#ifndef MMU_GLBCFG_TIMESTAMPRs
#define MMU_GLBCFG_TIMESTAMPRs ("MMU_GLBCFG_TIMESTAMPR")
#endif
#ifndef MMU_GLBCFG_TMBUSRs
#define MMU_GLBCFG_TMBUSRs ("MMU_GLBCFG_TMBUSR")
#endif
#ifndef MMU_GLBCFG_TOD_TIMESTAMPMs
#define MMU_GLBCFG_TOD_TIMESTAMPMs ("MMU_GLBCFG_TOD_TIMESTAMPM")
#endif
#ifndef MMU_GLBCFG_UTC_TIMESTAMPRs
#define MMU_GLBCFG_UTC_TIMESTAMPRs ("MMU_GLBCFG_UTC_TIMESTAMPR")
#endif
#ifndef MMU_INTFI_CMIC_RESERVEDRs
#define MMU_INTFI_CMIC_RESERVEDRs ("MMU_INTFI_CMIC_RESERVEDR")
#endif
#ifndef MMU_INTFI_CPU_INT_ENRs
#define MMU_INTFI_CPU_INT_ENRs ("MMU_INTFI_CPU_INT_ENR")
#endif
#ifndef MMU_INTFI_CPU_INT_SETRs
#define MMU_INTFI_CPU_INT_SETRs ("MMU_INTFI_CPU_INT_SETR")
#endif
#ifndef MMU_INTFI_CPU_INT_STATRs
#define MMU_INTFI_CPU_INT_STATRs ("MMU_INTFI_CPU_INT_STATR")
#endif
#ifndef MMU_INTFI_DD_TIMERRs
#define MMU_INTFI_DD_TIMERRs ("MMU_INTFI_DD_TIMERR")
#endif
#ifndef MMU_INTFI_DD_TIMER_CFGRs
#define MMU_INTFI_DD_TIMER_CFGRs ("MMU_INTFI_DD_TIMER_CFGR")
#endif
#ifndef MMU_INTFI_DD_TIMER_ENABLERs
#define MMU_INTFI_DD_TIMER_ENABLERs ("MMU_INTFI_DD_TIMER_ENABLER")
#endif
#ifndef MMU_INTFI_DD_TIMER_INT_MASKRs
#define MMU_INTFI_DD_TIMER_INT_MASKRs ("MMU_INTFI_DD_TIMER_INT_MASKR")
#endif
#ifndef MMU_INTFI_DD_TIMER_INT_SETRs
#define MMU_INTFI_DD_TIMER_INT_SETRs ("MMU_INTFI_DD_TIMER_INT_SETR")
#endif
#ifndef MMU_INTFI_DD_TIMER_INT_STATUSRs
#define MMU_INTFI_DD_TIMER_INT_STATUSRs ("MMU_INTFI_DD_TIMER_INT_STATUSR")
#endif
#ifndef MMU_INTFI_EGR_PORT_CFGRs
#define MMU_INTFI_EGR_PORT_CFGRs ("MMU_INTFI_EGR_PORT_CFGR")
#endif
#ifndef MMU_INTFI_ENABLERs
#define MMU_INTFI_ENABLERs ("MMU_INTFI_ENABLER")
#endif
#ifndef MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDRs
#define MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDRs ("MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDR")
#endif
#ifndef MMU_INTFI_IGNORE_PORT_PFC_XOFFRs
#define MMU_INTFI_IGNORE_PORT_PFC_XOFFRs ("MMU_INTFI_IGNORE_PORT_PFC_XOFFR")
#endif
#ifndef MMU_INTFI_MMU_PORT_TO_EBGRP_FC_BKPRs
#define MMU_INTFI_MMU_PORT_TO_EBGRP_FC_BKPRs ("MMU_INTFI_MMU_PORT_TO_EBGRP_FC_BKPR")
#endif
#ifndef MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPRs
#define MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPRs ("MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPR")
#endif
#ifndef MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGRs
#define MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGRs ("MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGR")
#endif
#ifndef MMU_INTFI_PFCPRI_PROFILERs
#define MMU_INTFI_PFCPRI_PROFILERs ("MMU_INTFI_PFCPRI_PROFILER")
#endif
#ifndef MMU_INTFI_PORT_BKP_CFGRs
#define MMU_INTFI_PORT_BKP_CFGRs ("MMU_INTFI_PORT_BKP_CFGR")
#endif
#ifndef MMU_INTFI_PORT_FC_BKPRs
#define MMU_INTFI_PORT_FC_BKPRs ("MMU_INTFI_PORT_FC_BKPR")
#endif
#ifndef MMU_INTFI_PORT_PFC_STATERs
#define MMU_INTFI_PORT_PFC_STATERs ("MMU_INTFI_PORT_PFC_STATER")
#endif
#ifndef MMU_INTFO_CMIC_RESERVEDRs
#define MMU_INTFO_CMIC_RESERVEDRs ("MMU_INTFO_CMIC_RESERVEDR")
#endif
#ifndef MMU_INTFO_CONFIG0Rs
#define MMU_INTFO_CONFIG0Rs ("MMU_INTFO_CONFIG0R")
#endif
#ifndef MMU_INTFO_ENABLE_ECCP_MEMRs
#define MMU_INTFO_ENABLE_ECCP_MEMRs ("MMU_INTFO_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_INTFO_ENG_CONGST_STMs
#define MMU_INTFO_ENG_CONGST_STMs ("MMU_INTFO_ENG_CONGST_STM")
#endif
#ifndef MMU_INTFO_EN_COR_ERR_RPTRs
#define MMU_INTFO_EN_COR_ERR_RPTRs ("MMU_INTFO_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_INTFO_FC_TX_CONFIG_1Rs
#define MMU_INTFO_FC_TX_CONFIG_1Rs ("MMU_INTFO_FC_TX_CONFIG_1R")
#endif
#ifndef MMU_INTFO_FC_TX_CONFIG_2Rs
#define MMU_INTFO_FC_TX_CONFIG_2Rs ("MMU_INTFO_FC_TX_CONFIG_2R")
#endif
#ifndef MMU_INTFO_HW_UPDATE_DISRs
#define MMU_INTFO_HW_UPDATE_DISRs ("MMU_INTFO_HW_UPDATE_DISR")
#endif
#ifndef MMU_INTFO_ING_CONGST_STMs
#define MMU_INTFO_ING_CONGST_STMs ("MMU_INTFO_ING_CONGST_STM")
#endif
#ifndef MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDIMs
#define MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDIMs ("MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDIM")
#endif
#ifndef MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO0Ms
#define MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO0Ms ("MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO0M")
#endif
#ifndef MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO1Ms
#define MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO1Ms ("MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO1M")
#endif
#ifndef MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGRs
#define MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGRs ("MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGR")
#endif
#ifndef MMU_INTFO_OOBFC_CHANNEL_BASE_64Rs
#define MMU_INTFO_OOBFC_CHANNEL_BASE_64Rs ("MMU_INTFO_OOBFC_CHANNEL_BASE_64R")
#endif
#ifndef MMU_INTFO_OOBFC_CONGST_ST_EN0_64Rs
#define MMU_INTFO_OOBFC_CONGST_ST_EN0_64Rs ("MMU_INTFO_OOBFC_CONGST_ST_EN0_64R")
#endif
#ifndef MMU_INTFO_OOBFC_CONGST_ST_EN1_64Rs
#define MMU_INTFO_OOBFC_CONGST_ST_EN1_64Rs ("MMU_INTFO_OOBFC_CONGST_ST_EN1_64R")
#endif
#ifndef MMU_INTFO_OOBFC_CONGST_ST_EN2Rs
#define MMU_INTFO_OOBFC_CONGST_ST_EN2Rs ("MMU_INTFO_OOBFC_CONGST_ST_EN2R")
#endif
#ifndef MMU_INTFO_OOBFC_ENG_PORT_EN0_64Rs
#define MMU_INTFO_OOBFC_ENG_PORT_EN0_64Rs ("MMU_INTFO_OOBFC_ENG_PORT_EN0_64R")
#endif
#ifndef MMU_INTFO_OOBFC_ENG_PORT_EN1_64Rs
#define MMU_INTFO_OOBFC_ENG_PORT_EN1_64Rs ("MMU_INTFO_OOBFC_ENG_PORT_EN1_64R")
#endif
#ifndef MMU_INTFO_OOBFC_ENG_PORT_EN2Rs
#define MMU_INTFO_OOBFC_ENG_PORT_EN2Rs ("MMU_INTFO_OOBFC_ENG_PORT_EN2R")
#endif
#ifndef MMU_INTFO_OOBFC_ENG_PORT_PSELMs
#define MMU_INTFO_OOBFC_ENG_PORT_PSELMs ("MMU_INTFO_OOBFC_ENG_PORT_PSELM")
#endif
#ifndef MMU_INTFO_OOBFC_ENG_Q_MAP0Rs
#define MMU_INTFO_OOBFC_ENG_Q_MAP0Rs ("MMU_INTFO_OOBFC_ENG_Q_MAP0R")
#endif
#ifndef MMU_INTFO_OOBFC_ENG_Q_MAP1Rs
#define MMU_INTFO_OOBFC_ENG_Q_MAP1Rs ("MMU_INTFO_OOBFC_ENG_Q_MAP1R")
#endif
#ifndef MMU_INTFO_OOBFC_ENG_Q_MAP2Rs
#define MMU_INTFO_OOBFC_ENG_Q_MAP2Rs ("MMU_INTFO_OOBFC_ENG_Q_MAP2R")
#endif
#ifndef MMU_INTFO_OOBFC_ENG_Q_MAP3Rs
#define MMU_INTFO_OOBFC_ENG_Q_MAP3Rs ("MMU_INTFO_OOBFC_ENG_Q_MAP3R")
#endif
#ifndef MMU_INTFO_OOBFC_ENG_Q_MAPRs
#define MMU_INTFO_OOBFC_ENG_Q_MAPRs ("MMU_INTFO_OOBFC_ENG_Q_MAPR")
#endif
#ifndef MMU_INTFO_OOBFC_GCSRs
#define MMU_INTFO_OOBFC_GCSRs ("MMU_INTFO_OOBFC_GCSR")
#endif
#ifndef MMU_INTFO_OOBFC_ING_PORT_EN0_64Rs
#define MMU_INTFO_OOBFC_ING_PORT_EN0_64Rs ("MMU_INTFO_OOBFC_ING_PORT_EN0_64R")
#endif
#ifndef MMU_INTFO_OOBFC_ING_PORT_EN1_64Rs
#define MMU_INTFO_OOBFC_ING_PORT_EN1_64Rs ("MMU_INTFO_OOBFC_ING_PORT_EN1_64R")
#endif
#ifndef MMU_INTFO_OOBFC_ING_PORT_EN2Rs
#define MMU_INTFO_OOBFC_ING_PORT_EN2Rs ("MMU_INTFO_OOBFC_ING_PORT_EN2R")
#endif
#ifndef MMU_INTFO_OOBFC_MSG_TX_CNTRs
#define MMU_INTFO_OOBFC_MSG_TX_CNTRs ("MMU_INTFO_OOBFC_MSG_TX_CNTR")
#endif
#ifndef MMU_INTFO_OOBFC_STSRs
#define MMU_INTFO_OOBFC_STSRs ("MMU_INTFO_OOBFC_STSR")
#endif
#ifndef MMU_INTFO_OOBFC_TX_IDLERs
#define MMU_INTFO_OOBFC_TX_IDLERs ("MMU_INTFO_OOBFC_TX_IDLER")
#endif
#ifndef MMU_INTFO_OOBIF_TX_TESTRs
#define MMU_INTFO_OOBIF_TX_TESTRs ("MMU_INTFO_OOBIF_TX_TESTR")
#endif
#ifndef MMU_INTFO_THDI_TO_OOBFC_SP_STRs
#define MMU_INTFO_THDI_TO_OOBFC_SP_STRs ("MMU_INTFO_THDI_TO_OOBFC_SP_STR")
#endif
#ifndef MMU_INTFO_THDO_TO_OOBFC_SP_MC_STRs
#define MMU_INTFO_THDO_TO_OOBFC_SP_MC_STRs ("MMU_INTFO_THDO_TO_OOBFC_SP_MC_STR")
#endif
#ifndef MMU_INTFO_THDO_TO_OOBFC_SP_MERGED_STRs
#define MMU_INTFO_THDO_TO_OOBFC_SP_MERGED_STRs ("MMU_INTFO_THDO_TO_OOBFC_SP_MERGED_STR")
#endif
#ifndef MMU_INTFO_THDO_TO_OOBFC_SP_STRs
#define MMU_INTFO_THDO_TO_OOBFC_SP_STRs ("MMU_INTFO_THDO_TO_OOBFC_SP_STR")
#endif
#ifndef MMU_INTFO_THDR_TO_OOBFC_SP_STRs
#define MMU_INTFO_THDR_TO_OOBFC_SP_STRs ("MMU_INTFO_THDR_TO_OOBFC_SP_STR")
#endif
#ifndef MMU_INTFO_TMBUSRs
#define MMU_INTFO_TMBUSRs ("MMU_INTFO_TMBUSR")
#endif
#ifndef MMU_INTFO_TO_XPORT_BKPRs
#define MMU_INTFO_TO_XPORT_BKPRs ("MMU_INTFO_TO_XPORT_BKPR")
#endif
#ifndef MMU_INTFO_XPORT_BKP_HW_UPDATE_DISRs
#define MMU_INTFO_XPORT_BKP_HW_UPDATE_DISRs ("MMU_INTFO_XPORT_BKP_HW_UPDATE_DISR")
#endif
#ifndef MMU_ITMCFG_CMIC_RESERVEDRs
#define MMU_ITMCFG_CMIC_RESERVEDRs ("MMU_ITMCFG_CMIC_RESERVEDR")
#endif
#ifndef MMU_ITMCFG_CPU_INT_ENRs
#define MMU_ITMCFG_CPU_INT_ENRs ("MMU_ITMCFG_CPU_INT_ENR")
#endif
#ifndef MMU_ITMCFG_CPU_INT_SETRs
#define MMU_ITMCFG_CPU_INT_SETRs ("MMU_ITMCFG_CPU_INT_SETR")
#endif
#ifndef MMU_ITMCFG_CPU_INT_STATRs
#define MMU_ITMCFG_CPU_INT_STATRs ("MMU_ITMCFG_CPU_INT_STATR")
#endif
#ifndef MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSRs
#define MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSRs ("MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSR")
#endif
#ifndef MMU_ITMCFG_MEM_FAIL_ADDR_64Ms
#define MMU_ITMCFG_MEM_FAIL_ADDR_64Ms ("MMU_ITMCFG_MEM_FAIL_ADDR_64M")
#endif
#ifndef MMU_ITMCFG_MEM_FAIL_INT_CTRRs
#define MMU_ITMCFG_MEM_FAIL_INT_CTRRs ("MMU_ITMCFG_MEM_FAIL_INT_CTRR")
#endif
#ifndef MMU_ITMCFG_MEM_SER_FIFO_STSRs
#define MMU_ITMCFG_MEM_SER_FIFO_STSRs ("MMU_ITMCFG_MEM_SER_FIFO_STSR")
#endif
#ifndef MMU_MB_CMIC_RESERVEDRs
#define MMU_MB_CMIC_RESERVEDRs ("MMU_MB_CMIC_RESERVEDR")
#endif
#ifndef MMU_MB_DEBUGRs
#define MMU_MB_DEBUGRs ("MMU_MB_DEBUGR")
#endif
#ifndef MMU_MB_ENABLE_ECCP_MEMRs
#define MMU_MB_ENABLE_ECCP_MEMRs ("MMU_MB_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_MB_EN_COR_ERR_RPTRs
#define MMU_MB_EN_COR_ERR_RPTRs ("MMU_MB_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_MB_PAYLOAD_SER_CH0Ms
#define MMU_MB_PAYLOAD_SER_CH0Ms ("MMU_MB_PAYLOAD_SER_CH0M")
#endif
#ifndef MMU_MB_PAYLOAD_SER_CH0_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SER_CH0_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SER_CH0_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SER_CH0_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SER_CH0_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SER_CH0_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SER_CH1Ms
#define MMU_MB_PAYLOAD_SER_CH1Ms ("MMU_MB_PAYLOAD_SER_CH1M")
#endif
#ifndef MMU_MB_PAYLOAD_SER_CH1_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SER_CH1_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SER_CH1_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SER_CH1_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SER_CH1_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SER_CH1_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SER_CH2Ms
#define MMU_MB_PAYLOAD_SER_CH2Ms ("MMU_MB_PAYLOAD_SER_CH2M")
#endif
#ifndef MMU_MB_PAYLOAD_SER_CH2_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SER_CH2_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SER_CH2_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SER_CH2_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SER_CH2_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SER_CH2_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SER_CH3Ms
#define MMU_MB_PAYLOAD_SER_CH3Ms ("MMU_MB_PAYLOAD_SER_CH3M")
#endif
#ifndef MMU_MB_PAYLOAD_SER_CH3_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SER_CH3_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SER_CH3_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SER_CH3_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SER_CH3_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SER_CH3_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE0H_CPUMs
#define MMU_MB_PAYLOAD_SLICE0H_CPUMs ("MMU_MB_PAYLOAD_SLICE0H_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE0L_CPUMs
#define MMU_MB_PAYLOAD_SLICE0L_CPUMs ("MMU_MB_PAYLOAD_SLICE0L_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE1H_CPUMs
#define MMU_MB_PAYLOAD_SLICE1H_CPUMs ("MMU_MB_PAYLOAD_SLICE1H_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE1L_CPUMs
#define MMU_MB_PAYLOAD_SLICE1L_CPUMs ("MMU_MB_PAYLOAD_SLICE1L_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE2H_CPUMs
#define MMU_MB_PAYLOAD_SLICE2H_CPUMs ("MMU_MB_PAYLOAD_SLICE2H_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE2L_CPUMs
#define MMU_MB_PAYLOAD_SLICE2L_CPUMs ("MMU_MB_PAYLOAD_SLICE2L_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE3H_CPUMs
#define MMU_MB_PAYLOAD_SLICE3H_CPUMs ("MMU_MB_PAYLOAD_SLICE3H_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE3L_CPUMs
#define MMU_MB_PAYLOAD_SLICE3L_CPUMs ("MMU_MB_PAYLOAD_SLICE3L_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE4H_CPUMs
#define MMU_MB_PAYLOAD_SLICE4H_CPUMs ("MMU_MB_PAYLOAD_SLICE4H_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE4L_CPUMs
#define MMU_MB_PAYLOAD_SLICE4L_CPUMs ("MMU_MB_PAYLOAD_SLICE4L_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE5H_CPUMs
#define MMU_MB_PAYLOAD_SLICE5H_CPUMs ("MMU_MB_PAYLOAD_SLICE5H_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE5L_CPUMs
#define MMU_MB_PAYLOAD_SLICE5L_CPUMs ("MMU_MB_PAYLOAD_SLICE5L_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE6H_CPUMs
#define MMU_MB_PAYLOAD_SLICE6H_CPUMs ("MMU_MB_PAYLOAD_SLICE6H_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE6L_CPUMs
#define MMU_MB_PAYLOAD_SLICE6L_CPUMs ("MMU_MB_PAYLOAD_SLICE6L_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE7H_CPUMs
#define MMU_MB_PAYLOAD_SLICE7H_CPUMs ("MMU_MB_PAYLOAD_SLICE7H_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE7L_CPUMs
#define MMU_MB_PAYLOAD_SLICE7L_CPUMs ("MMU_MB_PAYLOAD_SLICE7L_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_TMBUSRs
#define MMU_MB_TMBUSRs ("MMU_MB_TMBUSR")
#endif
#ifndef MMU_MTP_COSRs
#define MMU_MTP_COSRs ("MMU_MTP_COSR")
#endif
#ifndef MMU_MTP_CPU_COSRs
#define MMU_MTP_CPU_COSRs ("MMU_MTP_CPU_COSR")
#endif
#ifndef MMU_MTRO_BUCKET_CPU_L1Ms
#define MMU_MTRO_BUCKET_CPU_L1Ms ("MMU_MTRO_BUCKET_CPU_L1M")
#endif
#ifndef MMU_MTRO_BUCKET_L0Ms
#define MMU_MTRO_BUCKET_L0Ms ("MMU_MTRO_BUCKET_L0M")
#endif
#ifndef MMU_MTRO_CONFIGRs
#define MMU_MTRO_CONFIGRs ("MMU_MTRO_CONFIGR")
#endif
#ifndef MMU_MTRO_COUNTER_OVERFLOWRs
#define MMU_MTRO_COUNTER_OVERFLOWRs ("MMU_MTRO_COUNTER_OVERFLOWR")
#endif
#ifndef MMU_MTRO_CPU_INT_ENRs
#define MMU_MTRO_CPU_INT_ENRs ("MMU_MTRO_CPU_INT_ENR")
#endif
#ifndef MMU_MTRO_CPU_INT_SETRs
#define MMU_MTRO_CPU_INT_SETRs ("MMU_MTRO_CPU_INT_SETR")
#endif
#ifndef MMU_MTRO_CPU_INT_STATRs
#define MMU_MTRO_CPU_INT_STATRs ("MMU_MTRO_CPU_INT_STATR")
#endif
#ifndef MMU_MTRO_CPU_L1_AMs
#define MMU_MTRO_CPU_L1_AMs ("MMU_MTRO_CPU_L1_AM")
#endif
#ifndef MMU_MTRO_CPU_L1_BMs
#define MMU_MTRO_CPU_L1_BMs ("MMU_MTRO_CPU_L1_BM")
#endif
#ifndef MMU_MTRO_CPU_L1_CMs
#define MMU_MTRO_CPU_L1_CMs ("MMU_MTRO_CPU_L1_CM")
#endif
#ifndef MMU_MTRO_CPU_L1_TO_L0_MAPPINGRs
#define MMU_MTRO_CPU_L1_TO_L0_MAPPINGRs ("MMU_MTRO_CPU_L1_TO_L0_MAPPINGR")
#endif
#ifndef MMU_MTRO_EGRMETERINGBUCKETMs
#define MMU_MTRO_EGRMETERINGBUCKETMs ("MMU_MTRO_EGRMETERINGBUCKETM")
#endif
#ifndef MMU_MTRO_EGRMETERINGCONFIGMs
#define MMU_MTRO_EGRMETERINGCONFIGMs ("MMU_MTRO_EGRMETERINGCONFIGM")
#endif
#ifndef MMU_MTRO_ENABLE_ECCP_MEMRs
#define MMU_MTRO_ENABLE_ECCP_MEMRs ("MMU_MTRO_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_MTRO_EN_COR_ERR_RPTRs
#define MMU_MTRO_EN_COR_ERR_RPTRs ("MMU_MTRO_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_MTRO_HULL_MODE_ENABLERs
#define MMU_MTRO_HULL_MODE_ENABLERs ("MMU_MTRO_HULL_MODE_ENABLER")
#endif
#ifndef MMU_MTRO_L0_AMs
#define MMU_MTRO_L0_AMs ("MMU_MTRO_L0_AM")
#endif
#ifndef MMU_MTRO_L0_BMs
#define MMU_MTRO_L0_BMs ("MMU_MTRO_L0_BM")
#endif
#ifndef MMU_MTRO_L0_CMs
#define MMU_MTRO_L0_CMs ("MMU_MTRO_L0_CM")
#endif
#ifndef MMU_MTRO_MMUQ_SCHQ_CFGRs
#define MMU_MTRO_MMUQ_SCHQ_CFGRs ("MMU_MTRO_MMUQ_SCHQ_CFGR")
#endif
#ifndef MMU_MTRO_MMUQ_SCHQ_PROFILERs
#define MMU_MTRO_MMUQ_SCHQ_PROFILERs ("MMU_MTRO_MMUQ_SCHQ_PROFILER")
#endif
#ifndef MMU_MTRO_PORT_ENTITY_DISABLERs
#define MMU_MTRO_PORT_ENTITY_DISABLERs ("MMU_MTRO_PORT_ENTITY_DISABLER")
#endif
#ifndef MMU_MTRO_RSVD_REGRs
#define MMU_MTRO_RSVD_REGRs ("MMU_MTRO_RSVD_REGR")
#endif
#ifndef MMU_MTRO_TMBUSRs
#define MMU_MTRO_TMBUSRs ("MMU_MTRO_TMBUSR")
#endif
#ifndef MMU_OQS_AGED_STATUS0Rs
#define MMU_OQS_AGED_STATUS0Rs ("MMU_OQS_AGED_STATUS0R")
#endif
#ifndef MMU_OQS_AGED_STATUS1Rs
#define MMU_OQS_AGED_STATUS1Rs ("MMU_OQS_AGED_STATUS1R")
#endif
#ifndef MMU_OQS_AGED_STATUS2Rs
#define MMU_OQS_AGED_STATUS2Rs ("MMU_OQS_AGED_STATUS2R")
#endif
#ifndef MMU_OQS_AGER_DST_PORT_MAPRs
#define MMU_OQS_AGER_DST_PORT_MAPRs ("MMU_OQS_AGER_DST_PORT_MAPR")
#endif
#ifndef MMU_OQS_AGER_LIMITRs
#define MMU_OQS_AGER_LIMITRs ("MMU_OQS_AGER_LIMITR")
#endif
#ifndef MMU_OQS_AGER_Q_PROFILE_HP_MMUQRs
#define MMU_OQS_AGER_Q_PROFILE_HP_MMUQRs ("MMU_OQS_AGER_Q_PROFILE_HP_MMUQR")
#endif
#ifndef MMU_OQS_ARBITER_CONFIGRs
#define MMU_OQS_ARBITER_CONFIGRs ("MMU_OQS_ARBITER_CONFIGR")
#endif
#ifndef MMU_OQS_CMIC_RESERVEDRs
#define MMU_OQS_CMIC_RESERVEDRs ("MMU_OQS_CMIC_RESERVEDR")
#endif
#ifndef MMU_OQS_CPU_INT_ENRs
#define MMU_OQS_CPU_INT_ENRs ("MMU_OQS_CPU_INT_ENR")
#endif
#ifndef MMU_OQS_CPU_INT_SETRs
#define MMU_OQS_CPU_INT_SETRs ("MMU_OQS_CPU_INT_SETR")
#endif
#ifndef MMU_OQS_CPU_INT_STATRs
#define MMU_OQS_CPU_INT_STATRs ("MMU_OQS_CPU_INT_STATR")
#endif
#ifndef MMU_OQS_DEBUGRs
#define MMU_OQS_DEBUGRs ("MMU_OQS_DEBUGR")
#endif
#ifndef MMU_OQS_EMERGENCY_TIMEOUTRs
#define MMU_OQS_EMERGENCY_TIMEOUTRs ("MMU_OQS_EMERGENCY_TIMEOUTR")
#endif
#ifndef MMU_OQS_ENABLE_ECCP_MEMRs
#define MMU_OQS_ENABLE_ECCP_MEMRs ("MMU_OQS_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_OQS_ENQ_CONFIGRs
#define MMU_OQS_ENQ_CONFIGRs ("MMU_OQS_ENQ_CONFIGR")
#endif
#ifndef MMU_OQS_EN_COR_ERR_RPTRs
#define MMU_OQS_EN_COR_ERR_RPTRs ("MMU_OQS_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_OQS_RECEPTION_FIFOMs
#define MMU_OQS_RECEPTION_FIFOMs ("MMU_OQS_RECEPTION_FIFOM")
#endif
#ifndef MMU_OQS_RECEPTION_FIFO_CONTROLRs
#define MMU_OQS_RECEPTION_FIFO_CONTROLRs ("MMU_OQS_RECEPTION_FIFO_CONTROLR")
#endif
#ifndef MMU_OQS_SEG0_BANK0_FIFO_MEMMs
#define MMU_OQS_SEG0_BANK0_FIFO_MEMMs ("MMU_OQS_SEG0_BANK0_FIFO_MEMM")
#endif
#ifndef MMU_OQS_SEG0_BANK1_FIFO_MEMMs
#define MMU_OQS_SEG0_BANK1_FIFO_MEMMs ("MMU_OQS_SEG0_BANK1_FIFO_MEMM")
#endif
#ifndef MMU_OQS_SEG0_BANK2_FIFO_MEMMs
#define MMU_OQS_SEG0_BANK2_FIFO_MEMMs ("MMU_OQS_SEG0_BANK2_FIFO_MEMM")
#endif
#ifndef MMU_OQS_SEG0_BANK3_FIFO_MEMMs
#define MMU_OQS_SEG0_BANK3_FIFO_MEMMs ("MMU_OQS_SEG0_BANK3_FIFO_MEMM")
#endif
#ifndef MMU_OQS_SEG0_BANK4_FIFO_MEMMs
#define MMU_OQS_SEG0_BANK4_FIFO_MEMMs ("MMU_OQS_SEG0_BANK4_FIFO_MEMM")
#endif
#ifndef MMU_OQS_SEG0_BANK5_FIFO_MEMMs
#define MMU_OQS_SEG0_BANK5_FIFO_MEMMs ("MMU_OQS_SEG0_BANK5_FIFO_MEMM")
#endif
#ifndef MMU_OQS_SEG1_BANK0_FIFO_MEMMs
#define MMU_OQS_SEG1_BANK0_FIFO_MEMMs ("MMU_OQS_SEG1_BANK0_FIFO_MEMM")
#endif
#ifndef MMU_OQS_SEG1_BANK1_FIFO_MEMMs
#define MMU_OQS_SEG1_BANK1_FIFO_MEMMs ("MMU_OQS_SEG1_BANK1_FIFO_MEMM")
#endif
#ifndef MMU_OQS_SEG1_BANK2_FIFO_MEMMs
#define MMU_OQS_SEG1_BANK2_FIFO_MEMMs ("MMU_OQS_SEG1_BANK2_FIFO_MEMM")
#endif
#ifndef MMU_OQS_SEG1_BANK3_FIFO_MEMMs
#define MMU_OQS_SEG1_BANK3_FIFO_MEMMs ("MMU_OQS_SEG1_BANK3_FIFO_MEMM")
#endif
#ifndef MMU_OQS_SEG1_BANK4_FIFO_MEMMs
#define MMU_OQS_SEG1_BANK4_FIFO_MEMMs ("MMU_OQS_SEG1_BANK4_FIFO_MEMM")
#endif
#ifndef MMU_OQS_SEG1_BANK5_FIFO_MEMMs
#define MMU_OQS_SEG1_BANK5_FIFO_MEMMs ("MMU_OQS_SEG1_BANK5_FIFO_MEMM")
#endif
#ifndef MMU_OQS_TMBUSRs
#define MMU_OQS_TMBUSRs ("MMU_OQS_TMBUSR")
#endif
#ifndef MMU_OQS_TOQ_CELL_TX_CREDITRs
#define MMU_OQS_TOQ_CELL_TX_CREDITRs ("MMU_OQS_TOQ_CELL_TX_CREDITR")
#endif
#ifndef MMU_OQS_WATERMARKRs
#define MMU_OQS_WATERMARKRs ("MMU_OQS_WATERMARKR")
#endif
#ifndef MMU_OQS_WATERMARK_CONTROLRs
#define MMU_OQS_WATERMARK_CONTROLRs ("MMU_OQS_WATERMARK_CONTROLR")
#endif
#ifndef MMU_PORT_ENTRY_ERRORs
#define MMU_PORT_ENTRY_ERRORs ("MMU_PORT_ENTRY_ERROR")
#endif
#ifndef MMU_PORT_MMUQ_SCHQ_CFGRs
#define MMU_PORT_MMUQ_SCHQ_CFGRs ("MMU_PORT_MMUQ_SCHQ_CFGR")
#endif
#ifndef MMU_PPSCH_CMIC_RESERVEDRs
#define MMU_PPSCH_CMIC_RESERVEDRs ("MMU_PPSCH_CMIC_RESERVEDR")
#endif
#ifndef MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLERs
#define MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLERs ("MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLER")
#endif
#ifndef MMU_PPSCH_RL_CREDITRs
#define MMU_PPSCH_RL_CREDITRs ("MMU_PPSCH_RL_CREDITR")
#endif
#ifndef MMU_PPSCH_SATISFIED_EB_INTERVALRs
#define MMU_PPSCH_SATISFIED_EB_INTERVALRs ("MMU_PPSCH_SATISFIED_EB_INTERVALR")
#endif
#ifndef MMU_PPSCH_SCHQ_MMUQ_PROFILERs
#define MMU_PPSCH_SCHQ_MMUQ_PROFILERs ("MMU_PPSCH_SCHQ_MMUQ_PROFILER")
#endif
#ifndef MMU_PTSCH_CAL_CONFIGRs
#define MMU_PTSCH_CAL_CONFIGRs ("MMU_PTSCH_CAL_CONFIGR")
#endif
#ifndef MMU_PTSCH_CMIC_RESERVEDRs
#define MMU_PTSCH_CMIC_RESERVEDRs ("MMU_PTSCH_CMIC_RESERVEDR")
#endif
#ifndef MMU_PTSCH_CPU_MGMT_LB_RATIOSRs
#define MMU_PTSCH_CPU_MGMT_LB_RATIOSRs ("MMU_PTSCH_CPU_MGMT_LB_RATIOSR")
#endif
#ifndef MMU_PTSCH_EB_CREDIT_CONFIGRs
#define MMU_PTSCH_EB_CREDIT_CONFIGRs ("MMU_PTSCH_EB_CREDIT_CONFIGR")
#endif
#ifndef MMU_PTSCH_EB_SATISFIED_THRESHOLDRs
#define MMU_PTSCH_EB_SATISFIED_THRESHOLDRs ("MMU_PTSCH_EB_SATISFIED_THRESHOLDR")
#endif
#ifndef MMU_PTSCH_FEATURE_CTRLRs
#define MMU_PTSCH_FEATURE_CTRLRs ("MMU_PTSCH_FEATURE_CTRLR")
#endif
#ifndef MMU_PTSCH_MIN_SPACING_FOUR_CELLRs
#define MMU_PTSCH_MIN_SPACING_FOUR_CELLRs ("MMU_PTSCH_MIN_SPACING_FOUR_CELLR")
#endif
#ifndef MMU_PTSCH_MIN_SPACING_ONE_CELLRs
#define MMU_PTSCH_MIN_SPACING_ONE_CELLRs ("MMU_PTSCH_MIN_SPACING_ONE_CELLR")
#endif
#ifndef MMU_PTSCH_MIN_SPACING_THREE_CELLRs
#define MMU_PTSCH_MIN_SPACING_THREE_CELLRs ("MMU_PTSCH_MIN_SPACING_THREE_CELLR")
#endif
#ifndef MMU_PTSCH_MIN_SPACING_TWO_CELLRs
#define MMU_PTSCH_MIN_SPACING_TWO_CELLRs ("MMU_PTSCH_MIN_SPACING_TWO_CELLR")
#endif
#ifndef MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGRs
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGRs ("MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGR")
#endif
#ifndef MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGRs
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGRs ("MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGR")
#endif
#ifndef MMU_QSCH_CPU_L1_QUEUE_MASKRs
#define MMU_QSCH_CPU_L1_QUEUE_MASKRs ("MMU_QSCH_CPU_L1_QUEUE_MASKR")
#endif
#ifndef MMU_QSCH_CPU_L1_TO_L0_MAPPINGRs
#define MMU_QSCH_CPU_L1_TO_L0_MAPPINGRs ("MMU_QSCH_CPU_L1_TO_L0_MAPPINGR")
#endif
#ifndef MMU_QSCH_CPU_PORT_CONFIGRs
#define MMU_QSCH_CPU_PORT_CONFIGRs ("MMU_QSCH_CPU_PORT_CONFIGR")
#endif
#ifndef MMU_QSCH_DEBUG_FORCE_CPU_COSMASKRs
#define MMU_QSCH_DEBUG_FORCE_CPU_COSMASKRs ("MMU_QSCH_DEBUG_FORCE_CPU_COSMASKR")
#endif
#ifndef MMU_QSCH_ENABLE_ECCP_MEMRs
#define MMU_QSCH_ENABLE_ECCP_MEMRs ("MMU_QSCH_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_QSCH_EN_COR_ERR_RPTRs
#define MMU_QSCH_EN_COR_ERR_RPTRs ("MMU_QSCH_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_QSCH_L0_ACCUM_COMP_MEMMs
#define MMU_QSCH_L0_ACCUM_COMP_MEMMs ("MMU_QSCH_L0_ACCUM_COMP_MEMM")
#endif
#ifndef MMU_QSCH_L0_CREDIT_MEMMs
#define MMU_QSCH_L0_CREDIT_MEMMs ("MMU_QSCH_L0_CREDIT_MEMM")
#endif
#ifndef MMU_QSCH_L0_FIRST_MEMMs
#define MMU_QSCH_L0_FIRST_MEMMs ("MMU_QSCH_L0_FIRST_MEMM")
#endif
#ifndef MMU_QSCH_L0_WEIGHT_MEMMs
#define MMU_QSCH_L0_WEIGHT_MEMMs ("MMU_QSCH_L0_WEIGHT_MEMM")
#endif
#ifndef MMU_QSCH_L1_ACCUM_COMP_MEMMs
#define MMU_QSCH_L1_ACCUM_COMP_MEMMs ("MMU_QSCH_L1_ACCUM_COMP_MEMM")
#endif
#ifndef MMU_QSCH_L1_CREDIT_MEMMs
#define MMU_QSCH_L1_CREDIT_MEMMs ("MMU_QSCH_L1_CREDIT_MEMM")
#endif
#ifndef MMU_QSCH_L1_FIRST_MEMMs
#define MMU_QSCH_L1_FIRST_MEMMs ("MMU_QSCH_L1_FIRST_MEMM")
#endif
#ifndef MMU_QSCH_L1_WEIGHT_MEMMs
#define MMU_QSCH_L1_WEIGHT_MEMMs ("MMU_QSCH_L1_WEIGHT_MEMM")
#endif
#ifndef MMU_QSCH_L2_ACCUM_COMP_MEMMs
#define MMU_QSCH_L2_ACCUM_COMP_MEMMs ("MMU_QSCH_L2_ACCUM_COMP_MEMM")
#endif
#ifndef MMU_QSCH_L2_CREDIT_MEMMs
#define MMU_QSCH_L2_CREDIT_MEMMs ("MMU_QSCH_L2_CREDIT_MEMM")
#endif
#ifndef MMU_QSCH_L2_WEIGHT_MEMMs
#define MMU_QSCH_L2_WEIGHT_MEMMs ("MMU_QSCH_L2_WEIGHT_MEMM")
#endif
#ifndef MMU_QSCH_MIRROR_ON_DROP_DESTINATION_CONFIGRs
#define MMU_QSCH_MIRROR_ON_DROP_DESTINATION_CONFIGRs ("MMU_QSCH_MIRROR_ON_DROP_DESTINATION_CONFIGR")
#endif
#ifndef MMU_QSCH_MMUQ_TO_SCHQ_MAPRs
#define MMU_QSCH_MMUQ_TO_SCHQ_MAPRs ("MMU_QSCH_MMUQ_TO_SCHQ_MAPR")
#endif
#ifndef MMU_QSCH_PORT_CONFIGRs
#define MMU_QSCH_PORT_CONFIGRs ("MMU_QSCH_PORT_CONFIGR")
#endif
#ifndef MMU_QSCH_PORT_EMPTY_STATUSRs
#define MMU_QSCH_PORT_EMPTY_STATUSRs ("MMU_QSCH_PORT_EMPTY_STATUSR")
#endif
#ifndef MMU_QSCH_PORT_FLUSHRs
#define MMU_QSCH_PORT_FLUSHRs ("MMU_QSCH_PORT_FLUSHR")
#endif
#ifndef MMU_QSCH_RESERVEDRs
#define MMU_QSCH_RESERVEDRs ("MMU_QSCH_RESERVEDR")
#endif
#ifndef MMU_QSCH_SPECIAL_CONFIGRs
#define MMU_QSCH_SPECIAL_CONFIGRs ("MMU_QSCH_SPECIAL_CONFIGR")
#endif
#ifndef MMU_QSCH_STRONG_BIAS_THRESHOLDRs
#define MMU_QSCH_STRONG_BIAS_THRESHOLDRs ("MMU_QSCH_STRONG_BIAS_THRESHOLDR")
#endif
#ifndef MMU_QSCH_TMBUSRs
#define MMU_QSCH_TMBUSRs ("MMU_QSCH_TMBUSR")
#endif
#ifndef MMU_QSCH_VOQ_FAIRNESS_CONFIGRs
#define MMU_QSCH_VOQ_FAIRNESS_CONFIGRs ("MMU_QSCH_VOQ_FAIRNESS_CONFIGR")
#endif
#ifndef MMU_REPL_GROUP_INFO_TBLMs
#define MMU_REPL_GROUP_INFO_TBLMs ("MMU_REPL_GROUP_INFO_TBLM")
#endif
#ifndef MMU_REPL_HEAD_TBLMs
#define MMU_REPL_HEAD_TBLMs ("MMU_REPL_HEAD_TBLM")
#endif
#ifndef MMU_REPL_HEAD_TBL_MMU_ITM0_ITM0Ms
#define MMU_REPL_HEAD_TBL_MMU_ITM0_ITM0Ms ("MMU_REPL_HEAD_TBL_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_REPL_HEAD_TBL_MMU_ITM1_ITM1Ms
#define MMU_REPL_HEAD_TBL_MMU_ITM1_ITM1Ms ("MMU_REPL_HEAD_TBL_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_REPL_LIST_TBLMs
#define MMU_REPL_LIST_TBLMs ("MMU_REPL_LIST_TBLM")
#endif
#ifndef MMU_REPL_LIST_TBL_MMU_ITM0_ITM0Ms
#define MMU_REPL_LIST_TBL_MMU_ITM0_ITM0Ms ("MMU_REPL_LIST_TBL_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_REPL_LIST_TBL_MMU_ITM1_ITM1Ms
#define MMU_REPL_LIST_TBL_MMU_ITM1_ITM1Ms ("MMU_REPL_LIST_TBL_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_REPL_MEMBER_ICCMs
#define MMU_REPL_MEMBER_ICCMs ("MMU_REPL_MEMBER_ICCM")
#endif
#ifndef MMU_REPL_MEMBER_ICC_SC0Ms
#define MMU_REPL_MEMBER_ICC_SC0Ms ("MMU_REPL_MEMBER_ICC_SC0M")
#endif
#ifndef MMU_REPL_STATE_TBLMs
#define MMU_REPL_STATE_TBLMs ("MMU_REPL_STATE_TBLM")
#endif
#ifndef MMU_RL_BQ_DEBUGRs
#define MMU_RL_BQ_DEBUGRs ("MMU_RL_BQ_DEBUGR")
#endif
#ifndef MMU_RL_CMIC_RESERVEDRs
#define MMU_RL_CMIC_RESERVEDRs ("MMU_RL_CMIC_RESERVEDR")
#endif
#ifndef MMU_RL_CONFIGRs
#define MMU_RL_CONFIGRs ("MMU_RL_CONFIGR")
#endif
#ifndef MMU_RL_CPU_INT_ENRs
#define MMU_RL_CPU_INT_ENRs ("MMU_RL_CPU_INT_ENR")
#endif
#ifndef MMU_RL_CPU_INT_SETRs
#define MMU_RL_CPU_INT_SETRs ("MMU_RL_CPU_INT_SETR")
#endif
#ifndef MMU_RL_CPU_INT_STATRs
#define MMU_RL_CPU_INT_STATRs ("MMU_RL_CPU_INT_STATR")
#endif
#ifndef MMU_RL_CT_TILE_ACTIVITY2Rs
#define MMU_RL_CT_TILE_ACTIVITY2Rs ("MMU_RL_CT_TILE_ACTIVITY2R")
#endif
#ifndef MMU_RL_CT_TILE_ACTIVITYRs
#define MMU_RL_CT_TILE_ACTIVITYRs ("MMU_RL_CT_TILE_ACTIVITYR")
#endif
#ifndef MMU_RL_DEBUGRs
#define MMU_RL_DEBUGRs ("MMU_RL_DEBUGR")
#endif
#ifndef MMU_RL_DEBUG_CNT_CONFIGRs
#define MMU_RL_DEBUG_CNT_CONFIGRs ("MMU_RL_DEBUG_CNT_CONFIGR")
#endif
#ifndef MMU_RL_DEBUG_PKT_CNTRs
#define MMU_RL_DEBUG_PKT_CNTRs ("MMU_RL_DEBUG_PKT_CNTR")
#endif
#ifndef MMU_RL_EBP_OVRDRs
#define MMU_RL_EBP_OVRDRs ("MMU_RL_EBP_OVRDR")
#endif
#ifndef MMU_RL_EBQ_CONFIGRs
#define MMU_RL_EBQ_CONFIGRs ("MMU_RL_EBQ_CONFIGR")
#endif
#ifndef MMU_RL_EBQ_DEBUGRs
#define MMU_RL_EBQ_DEBUGRs ("MMU_RL_EBQ_DEBUGR")
#endif
#ifndef MMU_RL_ENABLE_ECCP_MEMRs
#define MMU_RL_ENABLE_ECCP_MEMRs ("MMU_RL_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_RL_EN_COR_ERR_RPTRs
#define MMU_RL_EN_COR_ERR_RPTRs ("MMU_RL_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_RL_FBANK0Ms
#define MMU_RL_FBANK0Ms ("MMU_RL_FBANK0M")
#endif
#ifndef MMU_RL_FBANK10Ms
#define MMU_RL_FBANK10Ms ("MMU_RL_FBANK10M")
#endif
#ifndef MMU_RL_FBANK11Ms
#define MMU_RL_FBANK11Ms ("MMU_RL_FBANK11M")
#endif
#ifndef MMU_RL_FBANK12Ms
#define MMU_RL_FBANK12Ms ("MMU_RL_FBANK12M")
#endif
#ifndef MMU_RL_FBANK13Ms
#define MMU_RL_FBANK13Ms ("MMU_RL_FBANK13M")
#endif
#ifndef MMU_RL_FBANK14Ms
#define MMU_RL_FBANK14Ms ("MMU_RL_FBANK14M")
#endif
#ifndef MMU_RL_FBANK15Ms
#define MMU_RL_FBANK15Ms ("MMU_RL_FBANK15M")
#endif
#ifndef MMU_RL_FBANK1Ms
#define MMU_RL_FBANK1Ms ("MMU_RL_FBANK1M")
#endif
#ifndef MMU_RL_FBANK2Ms
#define MMU_RL_FBANK2Ms ("MMU_RL_FBANK2M")
#endif
#ifndef MMU_RL_FBANK3Ms
#define MMU_RL_FBANK3Ms ("MMU_RL_FBANK3M")
#endif
#ifndef MMU_RL_FBANK4Ms
#define MMU_RL_FBANK4Ms ("MMU_RL_FBANK4M")
#endif
#ifndef MMU_RL_FBANK5Ms
#define MMU_RL_FBANK5Ms ("MMU_RL_FBANK5M")
#endif
#ifndef MMU_RL_FBANK6Ms
#define MMU_RL_FBANK6Ms ("MMU_RL_FBANK6M")
#endif
#ifndef MMU_RL_FBANK7Ms
#define MMU_RL_FBANK7Ms ("MMU_RL_FBANK7M")
#endif
#ifndef MMU_RL_FBANK8Ms
#define MMU_RL_FBANK8Ms ("MMU_RL_FBANK8M")
#endif
#ifndef MMU_RL_FBANK9Ms
#define MMU_RL_FBANK9Ms ("MMU_RL_FBANK9M")
#endif
#ifndef MMU_RL_RQE_FIFO_DEBUGRs
#define MMU_RL_RQE_FIFO_DEBUGRs ("MMU_RL_RQE_FIFO_DEBUGR")
#endif
#ifndef MMU_RL_RQE_FIFO_MEMMs
#define MMU_RL_RQE_FIFO_MEMMs ("MMU_RL_RQE_FIFO_MEMM")
#endif
#ifndef MMU_RL_TMBUSRs
#define MMU_RL_TMBUSRs ("MMU_RL_TMBUSR")
#endif
#ifndef MMU_RQE_CELL_FREE_LISTMs
#define MMU_RQE_CELL_FREE_LISTMs ("MMU_RQE_CELL_FREE_LISTM")
#endif
#ifndef MMU_RQE_CELL_LINK_LISTMs
#define MMU_RQE_CELL_LINK_LISTMs ("MMU_RQE_CELL_LINK_LISTM")
#endif
#ifndef MMU_RQE_CELL_QUEUEMs
#define MMU_RQE_CELL_QUEUEMs ("MMU_RQE_CELL_QUEUEM")
#endif
#ifndef MMU_RQE_CELL_QUEUE_HEADARs
#define MMU_RQE_CELL_QUEUE_HEADARs ("MMU_RQE_CELL_QUEUE_HEADAR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_HEADBRs
#define MMU_RQE_CELL_QUEUE_HEADBRs ("MMU_RQE_CELL_QUEUE_HEADBR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_HEAD_STATRs
#define MMU_RQE_CELL_QUEUE_HEAD_STATRs ("MMU_RQE_CELL_QUEUE_HEAD_STATR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_TAILARs
#define MMU_RQE_CELL_QUEUE_TAILARs ("MMU_RQE_CELL_QUEUE_TAILAR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_TAILBRs
#define MMU_RQE_CELL_QUEUE_TAILBRs ("MMU_RQE_CELL_QUEUE_TAILBR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_TAIL_STATRs
#define MMU_RQE_CELL_QUEUE_TAIL_STATRs ("MMU_RQE_CELL_QUEUE_TAIL_STATR")
#endif
#ifndef MMU_RQE_CMIC_RESERVEDRs
#define MMU_RQE_CMIC_RESERVEDRs ("MMU_RQE_CMIC_RESERVEDR")
#endif
#ifndef MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGMs
#define MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGMs ("MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGM")
#endif
#ifndef MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLRs
#define MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLRs ("MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLR")
#endif
#ifndef MMU_RQE_ENABLE_ECCP_MEMRs
#define MMU_RQE_ENABLE_ECCP_MEMRs ("MMU_RQE_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_RQE_EN_COR_ERR_RPTRs
#define MMU_RQE_EN_COR_ERR_RPTRs ("MMU_RQE_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_RQE_FREELIST_CONTROLRs
#define MMU_RQE_FREELIST_CONTROLRs ("MMU_RQE_FREELIST_CONTROLR")
#endif
#ifndef MMU_RQE_ICC_COMP_FIFO_AMs
#define MMU_RQE_ICC_COMP_FIFO_AMs ("MMU_RQE_ICC_COMP_FIFO_AM")
#endif
#ifndef MMU_RQE_ICC_COMP_FIFO_BMs
#define MMU_RQE_ICC_COMP_FIFO_BMs ("MMU_RQE_ICC_COMP_FIFO_BM")
#endif
#ifndef MMU_RQE_ICC_COMP_FIFO_CMs
#define MMU_RQE_ICC_COMP_FIFO_CMs ("MMU_RQE_ICC_COMP_FIFO_CM")
#endif
#ifndef MMU_RQE_INFOTBL_FL_PTRRs
#define MMU_RQE_INFOTBL_FL_PTRRs ("MMU_RQE_INFOTBL_FL_PTRR")
#endif
#ifndef MMU_RQE_INFOTBL_FP_INITRs
#define MMU_RQE_INFOTBL_FP_INITRs ("MMU_RQE_INFOTBL_FP_INITR")
#endif
#ifndef MMU_RQE_INFOTBL_FREE_LISTMs
#define MMU_RQE_INFOTBL_FREE_LISTMs ("MMU_RQE_INFOTBL_FREE_LISTM")
#endif
#ifndef MMU_RQE_INFO_TABLEMs
#define MMU_RQE_INFO_TABLEMs ("MMU_RQE_INFO_TABLEM")
#endif
#ifndef MMU_RQE_INT_ENRs
#define MMU_RQE_INT_ENRs ("MMU_RQE_INT_ENR")
#endif
#ifndef MMU_RQE_INT_SETRs
#define MMU_RQE_INT_SETRs ("MMU_RQE_INT_SETR")
#endif
#ifndef MMU_RQE_INT_STATRs
#define MMU_RQE_INT_STATRs ("MMU_RQE_INT_STATR")
#endif
#ifndef MMU_RQE_INVALID_DSTRs
#define MMU_RQE_INVALID_DSTRs ("MMU_RQE_INVALID_DSTR")
#endif
#ifndef MMU_RQE_L3_PURGE_STATRs
#define MMU_RQE_L3_PURGE_STATRs ("MMU_RQE_L3_PURGE_STATR")
#endif
#ifndef MMU_RQE_LAST_ACCEPTMs
#define MMU_RQE_LAST_ACCEPTMs ("MMU_RQE_LAST_ACCEPTM")
#endif
#ifndef MMU_RQE_MAX_SHAPER_ENRs
#define MMU_RQE_MAX_SHAPER_ENRs ("MMU_RQE_MAX_SHAPER_ENR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_EN_ICCFIFORs
#define MMU_RQE_MAX_SHAPER_EN_ICCFIFORs ("MMU_RQE_MAX_SHAPER_EN_ICCFIFOR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_EN_QRs
#define MMU_RQE_MAX_SHAPER_EN_QRs ("MMU_RQE_MAX_SHAPER_EN_QR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_LIMIT_COUNTRs
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNTRs ("MMU_RQE_MAX_SHAPER_LIMIT_COUNTR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_LIMIT_COUNT_ICCFIFORs
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_ICCFIFORs ("MMU_RQE_MAX_SHAPER_LIMIT_COUNT_ICCFIFOR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_LIMIT_COUNT_QRs
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_QRs ("MMU_RQE_MAX_SHAPER_LIMIT_COUNT_QR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_RATERs
#define MMU_RQE_MAX_SHAPER_RATERs ("MMU_RQE_MAX_SHAPER_RATER")
#endif
#ifndef MMU_RQE_MAX_SHAPER_RATE_ICCFIFORs
#define MMU_RQE_MAX_SHAPER_RATE_ICCFIFORs ("MMU_RQE_MAX_SHAPER_RATE_ICCFIFOR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_RATE_QRs
#define MMU_RQE_MAX_SHAPER_RATE_QRs ("MMU_RQE_MAX_SHAPER_RATE_QR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLDRs
#define MMU_RQE_MAX_SHAPER_THRESHOLDRs ("MMU_RQE_MAX_SHAPER_THRESHOLDR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARRs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARRs ("MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_ICCFIFORs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_ICCFIFORs ("MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_ICCFIFOR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_QRs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_QRs ("MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_QR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_ICCFIFORs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_ICCFIFORs ("MMU_RQE_MAX_SHAPER_THRESHOLD_ICCFIFOR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_QRs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_QRs ("MMU_RQE_MAX_SHAPER_THRESHOLD_QR")
#endif
#ifndef MMU_RQE_PIPELINE_FCFIFOMs
#define MMU_RQE_PIPELINE_FCFIFOMs ("MMU_RQE_PIPELINE_FCFIFOM")
#endif
#ifndef MMU_RQE_PKTQ_FREE_LISTMs
#define MMU_RQE_PKTQ_FREE_LISTMs ("MMU_RQE_PKTQ_FREE_LISTM")
#endif
#ifndef MMU_RQE_PKTQ_LINK_LISTMs
#define MMU_RQE_PKTQ_LINK_LISTMs ("MMU_RQE_PKTQ_LINK_LISTM")
#endif
#ifndef MMU_RQE_PKT_QUEUEMs
#define MMU_RQE_PKT_QUEUEMs ("MMU_RQE_PKT_QUEUEM")
#endif
#ifndef MMU_RQE_PKT_QUEUE_HEADRs
#define MMU_RQE_PKT_QUEUE_HEADRs ("MMU_RQE_PKT_QUEUE_HEADR")
#endif
#ifndef MMU_RQE_PKT_QUEUE_TAILRs
#define MMU_RQE_PKT_QUEUE_TAILRs ("MMU_RQE_PKT_QUEUE_TAILR")
#endif
#ifndef MMU_RQE_PKT_STATEMs
#define MMU_RQE_PKT_STATEMs ("MMU_RQE_PKT_STATEM")
#endif
#ifndef MMU_RQE_PRIORITY_SCHEDULING_TYPERs
#define MMU_RQE_PRIORITY_SCHEDULING_TYPERs ("MMU_RQE_PRIORITY_SCHEDULING_TYPER")
#endif
#ifndef MMU_RQE_PRIORITY_SCHEDULING_TYPE_ICCFIFORs
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_ICCFIFORs ("MMU_RQE_PRIORITY_SCHEDULING_TYPE_ICCFIFOR")
#endif
#ifndef MMU_RQE_PRIORITY_SCHEDULING_TYPE_QRs
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_QRs ("MMU_RQE_PRIORITY_SCHEDULING_TYPE_QR")
#endif
#ifndef MMU_RQE_PRIORITY_WERR_WEIGHTRs
#define MMU_RQE_PRIORITY_WERR_WEIGHTRs ("MMU_RQE_PRIORITY_WERR_WEIGHTR")
#endif
#ifndef MMU_RQE_PRIORITY_WERR_WEIGHT_ICCFIFORs
#define MMU_RQE_PRIORITY_WERR_WEIGHT_ICCFIFORs ("MMU_RQE_PRIORITY_WERR_WEIGHT_ICCFIFOR")
#endif
#ifndef MMU_RQE_PRIORITY_WERR_WEIGHT_QRs
#define MMU_RQE_PRIORITY_WERR_WEIGHT_QRs ("MMU_RQE_PRIORITY_WERR_WEIGHT_QR")
#endif
#ifndef MMU_RQE_PTAIL_PHEAD_CNT_CELLQRs
#define MMU_RQE_PTAIL_PHEAD_CNT_CELLQRs ("MMU_RQE_PTAIL_PHEAD_CNT_CELLQR")
#endif
#ifndef MMU_RQE_PTAIL_PREFETCH_CNT_PKTQRs
#define MMU_RQE_PTAIL_PREFETCH_CNT_PKTQRs ("MMU_RQE_PTAIL_PREFETCH_CNT_PKTQR")
#endif
#ifndef MMU_RQE_QUEUE_SNAPSHOT_ENRs
#define MMU_RQE_QUEUE_SNAPSHOT_ENRs ("MMU_RQE_QUEUE_SNAPSHOT_ENR")
#endif
#ifndef MMU_RQE_REPL_CONFIGRs
#define MMU_RQE_REPL_CONFIGRs ("MMU_RQE_REPL_CONFIGR")
#endif
#ifndef MMU_RQE_REPL_PORT_AGG_MAPRs
#define MMU_RQE_REPL_PORT_AGG_MAPRs ("MMU_RQE_REPL_PORT_AGG_MAPR")
#endif
#ifndef MMU_RQE_SCH_INACTIVE_CONTROLRs
#define MMU_RQE_SCH_INACTIVE_CONTROLRs ("MMU_RQE_SCH_INACTIVE_CONTROLR")
#endif
#ifndef MMU_RQE_TMBUSRs
#define MMU_RQE_TMBUSRs ("MMU_RQE_TMBUSR")
#endif
#ifndef MMU_RQE_TX_CREDIT_TO_RLRs
#define MMU_RQE_TX_CREDIT_TO_RLRs ("MMU_RQE_TX_CREDIT_TO_RLR")
#endif
#ifndef MMU_RQE_TX_CREDIT_TO_SCBRs
#define MMU_RQE_TX_CREDIT_TO_SCBRs ("MMU_RQE_TX_CREDIT_TO_SCBR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_CLEARRs
#define MMU_RQE_WERR_MAXSC_CLEARRs ("MMU_RQE_WERR_MAXSC_CLEARR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_CLEAR_ICCFIFORs
#define MMU_RQE_WERR_MAXSC_CLEAR_ICCFIFORs ("MMU_RQE_WERR_MAXSC_CLEAR_ICCFIFOR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_CLEAR_QRs
#define MMU_RQE_WERR_MAXSC_CLEAR_QRs ("MMU_RQE_WERR_MAXSC_CLEAR_QR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_RESETRs
#define MMU_RQE_WERR_MAXSC_RESETRs ("MMU_RQE_WERR_MAXSC_RESETR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_RESET_ICCFIFORs
#define MMU_RQE_WERR_MAXSC_RESET_ICCFIFORs ("MMU_RQE_WERR_MAXSC_RESET_ICCFIFOR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_RESET_QRs
#define MMU_RQE_WERR_MAXSC_RESET_QRs ("MMU_RQE_WERR_MAXSC_RESET_QR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTSRs
#define MMU_RQE_WERR_WORKING_COUNTSRs ("MMU_RQE_WERR_WORKING_COUNTSR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_CLEARRs
#define MMU_RQE_WERR_WORKING_COUNTS_CLEARRs ("MMU_RQE_WERR_WORKING_COUNTS_CLEARR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_CLEAR_ICCFIFORs
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_ICCFIFORs ("MMU_RQE_WERR_WORKING_COUNTS_CLEAR_ICCFIFOR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_CLEAR_QRs
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_QRs ("MMU_RQE_WERR_WORKING_COUNTS_CLEAR_QR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_ICCFIFORs
#define MMU_RQE_WERR_WORKING_COUNTS_ICCFIFORs ("MMU_RQE_WERR_WORKING_COUNTS_ICCFIFOR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_QRs
#define MMU_RQE_WERR_WORKING_COUNTS_QRs ("MMU_RQE_WERR_WORKING_COUNTS_QR")
#endif
#ifndef MMU_SCB_ARBITER_AGER_CFGRs
#define MMU_SCB_ARBITER_AGER_CFGRs ("MMU_SCB_ARBITER_AGER_CFGR")
#endif
#ifndef MMU_SCB_ARBITER_CFGRs
#define MMU_SCB_ARBITER_CFGRs ("MMU_SCB_ARBITER_CFGR")
#endif
#ifndef MMU_SCB_CMIC_RESERVEDRs
#define MMU_SCB_CMIC_RESERVEDRs ("MMU_SCB_CMIC_RESERVEDR")
#endif
#ifndef MMU_SCB_CPU_INT_ENRs
#define MMU_SCB_CPU_INT_ENRs ("MMU_SCB_CPU_INT_ENR")
#endif
#ifndef MMU_SCB_CPU_INT_SETRs
#define MMU_SCB_CPU_INT_SETRs ("MMU_SCB_CPU_INT_SETR")
#endif
#ifndef MMU_SCB_CPU_INT_STATRs
#define MMU_SCB_CPU_INT_STATRs ("MMU_SCB_CPU_INT_STATR")
#endif
#ifndef MMU_SCB_DEBUGRs
#define MMU_SCB_DEBUGRs ("MMU_SCB_DEBUGR")
#endif
#ifndef MMU_SCB_ENABLE_ECCP_MEMRs
#define MMU_SCB_ENABLE_ECCP_MEMRs ("MMU_SCB_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_SCB_EN_COR_ERR_RPTRs
#define MMU_SCB_EN_COR_ERR_RPTRs ("MMU_SCB_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_SCB_MSCFIFO_BANK0Ms
#define MMU_SCB_MSCFIFO_BANK0Ms ("MMU_SCB_MSCFIFO_BANK0M")
#endif
#ifndef MMU_SCB_MSCFIFO_BANK1Ms
#define MMU_SCB_MSCFIFO_BANK1Ms ("MMU_SCB_MSCFIFO_BANK1M")
#endif
#ifndef MMU_SCB_MSCFIFO_BANK2Ms
#define MMU_SCB_MSCFIFO_BANK2Ms ("MMU_SCB_MSCFIFO_BANK2M")
#endif
#ifndef MMU_SCB_MSCFIFO_BANK3Ms
#define MMU_SCB_MSCFIFO_BANK3Ms ("MMU_SCB_MSCFIFO_BANK3M")
#endif
#ifndef MMU_SCB_MSCFIFO_BANK4Ms
#define MMU_SCB_MSCFIFO_BANK4Ms ("MMU_SCB_MSCFIFO_BANK4M")
#endif
#ifndef MMU_SCB_MSCFIFO_BANK5Ms
#define MMU_SCB_MSCFIFO_BANK5Ms ("MMU_SCB_MSCFIFO_BANK5M")
#endif
#ifndef MMU_SCB_OQS_CREDITSRs
#define MMU_SCB_OQS_CREDITSRs ("MMU_SCB_OQS_CREDITSR")
#endif
#ifndef MMU_SCB_OQS_IDLE_CYCLES_CNTRs
#define MMU_SCB_OQS_IDLE_CYCLES_CNTRs ("MMU_SCB_OQS_IDLE_CYCLES_CNTR")
#endif
#ifndef MMU_SCB_PDBMs
#define MMU_SCB_PDBMs ("MMU_SCB_PDBM")
#endif
#ifndef MMU_SCB_SCFIFO_BANK0Ms
#define MMU_SCB_SCFIFO_BANK0Ms ("MMU_SCB_SCFIFO_BANK0M")
#endif
#ifndef MMU_SCB_SCFIFO_BANK1Ms
#define MMU_SCB_SCFIFO_BANK1Ms ("MMU_SCB_SCFIFO_BANK1M")
#endif
#ifndef MMU_SCB_SCFIFO_BANK2Ms
#define MMU_SCB_SCFIFO_BANK2Ms ("MMU_SCB_SCFIFO_BANK2M")
#endif
#ifndef MMU_SCB_SCFIFO_BANK3Ms
#define MMU_SCB_SCFIFO_BANK3Ms ("MMU_SCB_SCFIFO_BANK3M")
#endif
#ifndef MMU_SCB_SCFIFO_BANK4Ms
#define MMU_SCB_SCFIFO_BANK4Ms ("MMU_SCB_SCFIFO_BANK4M")
#endif
#ifndef MMU_SCB_SCFIFO_BANK5Ms
#define MMU_SCB_SCFIFO_BANK5Ms ("MMU_SCB_SCFIFO_BANK5M")
#endif
#ifndef MMU_SCB_SCLLMs
#define MMU_SCB_SCLLMs ("MMU_SCB_SCLLM")
#endif
#ifndef MMU_SCB_SCQENTRYMs
#define MMU_SCB_SCQENTRYMs ("MMU_SCB_SCQENTRYM")
#endif
#ifndef MMU_SCB_SCQE_CNT_OVERFLOWRs
#define MMU_SCB_SCQE_CNT_OVERFLOWRs ("MMU_SCB_SCQE_CNT_OVERFLOWR")
#endif
#ifndef MMU_SCB_SCQE_CNT_UNDERFLOWRs
#define MMU_SCB_SCQE_CNT_UNDERFLOWRs ("MMU_SCB_SCQE_CNT_UNDERFLOWR")
#endif
#ifndef MMU_SCB_SCQE_FLMs
#define MMU_SCB_SCQE_FLMs ("MMU_SCB_SCQE_FLM")
#endif
#ifndef MMU_SCB_SCQ_CELL_CNT_STATUSRs
#define MMU_SCB_SCQ_CELL_CNT_STATUSRs ("MMU_SCB_SCQ_CELL_CNT_STATUSR")
#endif
#ifndef MMU_SCB_SCQ_FAP_HWM_COUNTRs
#define MMU_SCB_SCQ_FAP_HWM_COUNTRs ("MMU_SCB_SCQ_FAP_HWM_COUNTR")
#endif
#ifndef MMU_SCB_SCQ_FIFO_STATUSRs
#define MMU_SCB_SCQ_FIFO_STATUSRs ("MMU_SCB_SCQ_FIFO_STATUSR")
#endif
#ifndef MMU_SCB_SCQ_FLMs
#define MMU_SCB_SCQ_FLMs ("MMU_SCB_SCQ_FLM")
#endif
#ifndef MMU_SCB_SCQ_FL_STATUSRs
#define MMU_SCB_SCQ_FL_STATUSRs ("MMU_SCB_SCQ_FL_STATUSR")
#endif
#ifndef MMU_SCB_SCQ_HP_FIFO_OVERFLOWRs
#define MMU_SCB_SCQ_HP_FIFO_OVERFLOWRs ("MMU_SCB_SCQ_HP_FIFO_OVERFLOWR")
#endif
#ifndef MMU_SCB_SCQ_HP_FIFO_UNDERFLOWRs
#define MMU_SCB_SCQ_HP_FIFO_UNDERFLOWRs ("MMU_SCB_SCQ_HP_FIFO_UNDERFLOWR")
#endif
#ifndef MMU_SCB_SCQ_PKT_CELL_CNT_STATUSRs
#define MMU_SCB_SCQ_PKT_CELL_CNT_STATUSRs ("MMU_SCB_SCQ_PKT_CELL_CNT_STATUSR")
#endif
#ifndef MMU_SCB_SOPSS_BANK0Ms
#define MMU_SCB_SOPSS_BANK0Ms ("MMU_SCB_SOPSS_BANK0M")
#endif
#ifndef MMU_SCB_SOPSS_BANK1Ms
#define MMU_SCB_SOPSS_BANK1Ms ("MMU_SCB_SOPSS_BANK1M")
#endif
#ifndef MMU_SCB_SOPSS_BANK2Ms
#define MMU_SCB_SOPSS_BANK2Ms ("MMU_SCB_SOPSS_BANK2M")
#endif
#ifndef MMU_SCB_SOPSS_BANK3Ms
#define MMU_SCB_SOPSS_BANK3Ms ("MMU_SCB_SOPSS_BANK3M")
#endif
#ifndef MMU_SCB_SOPSS_BANK4Ms
#define MMU_SCB_SOPSS_BANK4Ms ("MMU_SCB_SOPSS_BANK4M")
#endif
#ifndef MMU_SCB_SOPSS_BANK5Ms
#define MMU_SCB_SOPSS_BANK5Ms ("MMU_SCB_SOPSS_BANK5M")
#endif
#ifndef MMU_SCB_SOURCE_PORT_CFGRs
#define MMU_SCB_SOURCE_PORT_CFGRs ("MMU_SCB_SOURCE_PORT_CFGR")
#endif
#ifndef MMU_SCB_SRAF_BANK0Ms
#define MMU_SCB_SRAF_BANK0Ms ("MMU_SCB_SRAF_BANK0M")
#endif
#ifndef MMU_SCB_SRAF_BANK1Ms
#define MMU_SCB_SRAF_BANK1Ms ("MMU_SCB_SRAF_BANK1M")
#endif
#ifndef MMU_SCB_SRAF_BANK2Ms
#define MMU_SCB_SRAF_BANK2Ms ("MMU_SCB_SRAF_BANK2M")
#endif
#ifndef MMU_SCB_SRAF_BANK3Ms
#define MMU_SCB_SRAF_BANK3Ms ("MMU_SCB_SRAF_BANK3M")
#endif
#ifndef MMU_SCB_SRAF_BANK4Ms
#define MMU_SCB_SRAF_BANK4Ms ("MMU_SCB_SRAF_BANK4M")
#endif
#ifndef MMU_SCB_SRAF_BANK5Ms
#define MMU_SCB_SRAF_BANK5Ms ("MMU_SCB_SRAF_BANK5M")
#endif
#ifndef MMU_SCB_SRAF_FIFO_THRESHRs
#define MMU_SCB_SRAF_FIFO_THRESHRs ("MMU_SCB_SRAF_FIFO_THRESHR")
#endif
#ifndef MMU_SCB_SRAF_HWM_COUNTRs
#define MMU_SCB_SRAF_HWM_COUNTRs ("MMU_SCB_SRAF_HWM_COUNTR")
#endif
#ifndef MMU_SCB_TMBUSRs
#define MMU_SCB_TMBUSRs ("MMU_SCB_TMBUSR")
#endif
#ifndef MMU_THDI_BSTCONFIGRs
#define MMU_THDI_BSTCONFIGRs ("MMU_THDI_BSTCONFIGR")
#endif
#ifndef MMU_THDI_BST_HDRM_POOLRs
#define MMU_THDI_BST_HDRM_POOLRs ("MMU_THDI_BST_HDRM_POOLR")
#endif
#ifndef MMU_THDI_BST_HDRM_POOL_CNTRs
#define MMU_THDI_BST_HDRM_POOL_CNTRs ("MMU_THDI_BST_HDRM_POOL_CNTR")
#endif
#ifndef MMU_THDI_BST_PG_HDRM_PROFILERs
#define MMU_THDI_BST_PG_HDRM_PROFILERs ("MMU_THDI_BST_PG_HDRM_PROFILER")
#endif
#ifndef MMU_THDI_BST_PG_SHARED_PROFILERs
#define MMU_THDI_BST_PG_SHARED_PROFILERs ("MMU_THDI_BST_PG_SHARED_PROFILER")
#endif
#ifndef MMU_THDI_BST_PORTSP_SHARED_PROFILERs
#define MMU_THDI_BST_PORTSP_SHARED_PROFILERs ("MMU_THDI_BST_PORTSP_SHARED_PROFILER")
#endif
#ifndef MMU_THDI_BST_SP_SHAREDRs
#define MMU_THDI_BST_SP_SHAREDRs ("MMU_THDI_BST_SP_SHAREDR")
#endif
#ifndef MMU_THDI_BST_SP_SHARED_CNTRs
#define MMU_THDI_BST_SP_SHARED_CNTRs ("MMU_THDI_BST_SP_SHARED_CNTR")
#endif
#ifndef MMU_THDI_BST_TRIGGER_STATUS_TYPERs
#define MMU_THDI_BST_TRIGGER_STATUS_TYPERs ("MMU_THDI_BST_TRIGGER_STATUS_TYPER")
#endif
#ifndef MMU_THDI_BUFFER_CELL_LIMIT_SPRs
#define MMU_THDI_BUFFER_CELL_LIMIT_SPRs ("MMU_THDI_BUFFER_CELL_LIMIT_SPR")
#endif
#ifndef MMU_THDI_BYPASSRs
#define MMU_THDI_BYPASSRs ("MMU_THDI_BYPASSR")
#endif
#ifndef MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPRs
#define MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPRs ("MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPR")
#endif
#ifndef MMU_THDI_CELL_SPAP_RED_OFFSET_SPRs
#define MMU_THDI_CELL_SPAP_RED_OFFSET_SPRs ("MMU_THDI_CELL_SPAP_RED_OFFSET_SPR")
#endif
#ifndef MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPRs
#define MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPRs ("MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPR")
#endif
#ifndef MMU_THDI_CMIC_RESERVEDRs
#define MMU_THDI_CMIC_RESERVEDRs ("MMU_THDI_CMIC_RESERVEDR")
#endif
#ifndef MMU_THDI_CPU_INT_ENRs
#define MMU_THDI_CPU_INT_ENRs ("MMU_THDI_CPU_INT_ENR")
#endif
#ifndef MMU_THDI_CPU_INT_SETRs
#define MMU_THDI_CPU_INT_SETRs ("MMU_THDI_CPU_INT_SETR")
#endif
#ifndef MMU_THDI_CPU_INT_STATRs
#define MMU_THDI_CPU_INT_STATRs ("MMU_THDI_CPU_INT_STATR")
#endif
#ifndef MMU_THDI_CPU_SPID_OVERRIDE_CTRLRs
#define MMU_THDI_CPU_SPID_OVERRIDE_CTRLRs ("MMU_THDI_CPU_SPID_OVERRIDE_CTRLR")
#endif
#ifndef MMU_THDI_ENABLERs
#define MMU_THDI_ENABLERs ("MMU_THDI_ENABLER")
#endif
#ifndef MMU_THDI_ENABLE_ECCP_MEMRs
#define MMU_THDI_ENABLE_ECCP_MEMRs ("MMU_THDI_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_THDI_EN_COR_ERR_RPTRs
#define MMU_THDI_EN_COR_ERR_RPTRs ("MMU_THDI_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_THDI_FLOW_CONTROL_XOFF_STATERs
#define MMU_THDI_FLOW_CONTROL_XOFF_STATERs ("MMU_THDI_FLOW_CONTROL_XOFF_STATER")
#endif
#ifndef MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPRs
#define MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPRs ("MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPR")
#endif
#ifndef MMU_THDI_HDRM_POOL_COUNT_HPRs
#define MMU_THDI_HDRM_POOL_COUNT_HPRs ("MMU_THDI_HDRM_POOL_COUNT_HPR")
#endif
#ifndef MMU_THDI_HDRM_POOL_STATUSRs
#define MMU_THDI_HDRM_POOL_STATUSRs ("MMU_THDI_HDRM_POOL_STATUSR")
#endif
#ifndef MMU_THDI_ING_PORT_CONFIGRs
#define MMU_THDI_ING_PORT_CONFIGRs ("MMU_THDI_ING_PORT_CONFIGR")
#endif
#ifndef MMU_THDI_LOSSLESS_PG_DROPRs
#define MMU_THDI_LOSSLESS_PG_DROPRs ("MMU_THDI_LOSSLESS_PG_DROPR")
#endif
#ifndef MMU_THDI_MC_SPID_OVERRIDE_CTRLRs
#define MMU_THDI_MC_SPID_OVERRIDE_CTRLRs ("MMU_THDI_MC_SPID_OVERRIDE_CTRLR")
#endif
#ifndef MMU_THDI_MEM_INIT_STATUSRs
#define MMU_THDI_MEM_INIT_STATUSRs ("MMU_THDI_MEM_INIT_STATUSR")
#endif
#ifndef MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLRs
#define MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLRs ("MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLR")
#endif
#ifndef MMU_THDI_NONUC_INPPRI_PG_PROFILERs
#define MMU_THDI_NONUC_INPPRI_PG_PROFILERs ("MMU_THDI_NONUC_INPPRI_PG_PROFILER")
#endif
#ifndef MMU_THDI_PFCPRI_PG_PROFILERs
#define MMU_THDI_PFCPRI_PG_PROFILERs ("MMU_THDI_PFCPRI_PG_PROFILER")
#endif
#ifndef MMU_THDI_PG_PROFILERs
#define MMU_THDI_PG_PROFILERs ("MMU_THDI_PG_PROFILER")
#endif
#ifndef MMU_THDI_PIPE_COUNTER_OVERFLOW_IDRs
#define MMU_THDI_PIPE_COUNTER_OVERFLOW_IDRs ("MMU_THDI_PIPE_COUNTER_OVERFLOW_IDR")
#endif
#ifndef MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDRs
#define MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDRs ("MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDR")
#endif
#ifndef MMU_THDI_POOL_CONFIGRs
#define MMU_THDI_POOL_CONFIGRs ("MMU_THDI_POOL_CONFIGR")
#endif
#ifndef MMU_THDI_POOL_COUNTER_OVERFLOW_IDRs
#define MMU_THDI_POOL_COUNTER_OVERFLOW_IDRs ("MMU_THDI_POOL_COUNTER_OVERFLOW_IDR")
#endif
#ifndef MMU_THDI_POOL_COUNTER_UNDERFLOW_IDRs
#define MMU_THDI_POOL_COUNTER_UNDERFLOW_IDRs ("MMU_THDI_POOL_COUNTER_UNDERFLOW_IDR")
#endif
#ifndef MMU_THDI_POOL_DROP_COUNT_HPRs
#define MMU_THDI_POOL_DROP_COUNT_HPRs ("MMU_THDI_POOL_DROP_COUNT_HPR")
#endif
#ifndef MMU_THDI_POOL_DROP_STATERs
#define MMU_THDI_POOL_DROP_STATERs ("MMU_THDI_POOL_DROP_STATER")
#endif
#ifndef MMU_THDI_POOL_SHARED_COUNT_SPRs
#define MMU_THDI_POOL_SHARED_COUNT_SPRs ("MMU_THDI_POOL_SHARED_COUNT_SPR")
#endif
#ifndef MMU_THDI_PORTSP_BSTMs
#define MMU_THDI_PORTSP_BSTMs ("MMU_THDI_PORTSP_BSTM")
#endif
#ifndef MMU_THDI_PORTSP_CONFIG1Ms
#define MMU_THDI_PORTSP_CONFIG1Ms ("MMU_THDI_PORTSP_CONFIG1M")
#endif
#ifndef MMU_THDI_PORTSP_CONFIGMs
#define MMU_THDI_PORTSP_CONFIGMs ("MMU_THDI_PORTSP_CONFIGM")
#endif
#ifndef MMU_THDI_PORTSP_COUNTERMs
#define MMU_THDI_PORTSP_COUNTERMs ("MMU_THDI_PORTSP_COUNTERM")
#endif
#ifndef MMU_THDI_PORT_BST_CONFIGMs
#define MMU_THDI_PORT_BST_CONFIGMs ("MMU_THDI_PORT_BST_CONFIGM")
#endif
#ifndef MMU_THDI_PORT_LIMIT_STATESRs
#define MMU_THDI_PORT_LIMIT_STATESRs ("MMU_THDI_PORT_LIMIT_STATESR")
#endif
#ifndef MMU_THDI_PORT_PG_HDRM_BSTMs
#define MMU_THDI_PORT_PG_HDRM_BSTMs ("MMU_THDI_PORT_PG_HDRM_BSTM")
#endif
#ifndef MMU_THDI_PORT_PG_HDRM_CONFIGMs
#define MMU_THDI_PORT_PG_HDRM_CONFIGMs ("MMU_THDI_PORT_PG_HDRM_CONFIGM")
#endif
#ifndef MMU_THDI_PORT_PG_HDRM_COUNTERMs
#define MMU_THDI_PORT_PG_HDRM_COUNTERMs ("MMU_THDI_PORT_PG_HDRM_COUNTERM")
#endif
#ifndef MMU_THDI_PORT_PG_MIN_CONFIG1Ms
#define MMU_THDI_PORT_PG_MIN_CONFIG1Ms ("MMU_THDI_PORT_PG_MIN_CONFIG1M")
#endif
#ifndef MMU_THDI_PORT_PG_MIN_CONFIGMs
#define MMU_THDI_PORT_PG_MIN_CONFIGMs ("MMU_THDI_PORT_PG_MIN_CONFIGM")
#endif
#ifndef MMU_THDI_PORT_PG_MIN_COUNTERMs
#define MMU_THDI_PORT_PG_MIN_COUNTERMs ("MMU_THDI_PORT_PG_MIN_COUNTERM")
#endif
#ifndef MMU_THDI_PORT_PG_RESUME_CONFIG1Ms
#define MMU_THDI_PORT_PG_RESUME_CONFIG1Ms ("MMU_THDI_PORT_PG_RESUME_CONFIG1M")
#endif
#ifndef MMU_THDI_PORT_PG_RESUME_CONFIGMs
#define MMU_THDI_PORT_PG_RESUME_CONFIGMs ("MMU_THDI_PORT_PG_RESUME_CONFIGM")
#endif
#ifndef MMU_THDI_PORT_PG_SHARED_BSTMs
#define MMU_THDI_PORT_PG_SHARED_BSTMs ("MMU_THDI_PORT_PG_SHARED_BSTM")
#endif
#ifndef MMU_THDI_PORT_PG_SHARED_CONFIG1Ms
#define MMU_THDI_PORT_PG_SHARED_CONFIG1Ms ("MMU_THDI_PORT_PG_SHARED_CONFIG1M")
#endif
#ifndef MMU_THDI_PORT_PG_SHARED_CONFIGMs
#define MMU_THDI_PORT_PG_SHARED_CONFIGMs ("MMU_THDI_PORT_PG_SHARED_CONFIGM")
#endif
#ifndef MMU_THDI_PORT_PG_SHARED_COUNTERMs
#define MMU_THDI_PORT_PG_SHARED_COUNTERMs ("MMU_THDI_PORT_PG_SHARED_COUNTERM")
#endif
#ifndef MMU_THDI_SCR_CNT_STATUSRs
#define MMU_THDI_SCR_CNT_STATUSRs ("MMU_THDI_SCR_CNT_STATUSR")
#endif
#ifndef MMU_THDI_TMBUSRs
#define MMU_THDI_TMBUSRs ("MMU_THDI_TMBUSR")
#endif
#ifndef MMU_THDI_UC_INPPRI_PG_PROFILERs
#define MMU_THDI_UC_INPPRI_PG_PROFILERs ("MMU_THDI_UC_INPPRI_PG_PROFILER")
#endif
#ifndef MMU_THDO_BST_CONFIGRs
#define MMU_THDO_BST_CONFIGRs ("MMU_THDO_BST_CONFIGR")
#endif
#ifndef MMU_THDO_BST_CPU_INT_ENRs
#define MMU_THDO_BST_CPU_INT_ENRs ("MMU_THDO_BST_CPU_INT_ENR")
#endif
#ifndef MMU_THDO_BST_CPU_INT_SETRs
#define MMU_THDO_BST_CPU_INT_SETRs ("MMU_THDO_BST_CPU_INT_SETR")
#endif
#ifndef MMU_THDO_BST_CPU_INT_STATRs
#define MMU_THDO_BST_CPU_INT_STATRs ("MMU_THDO_BST_CPU_INT_STATR")
#endif
#ifndef MMU_THDO_BST_ENABLE_ECCP_MEMRs
#define MMU_THDO_BST_ENABLE_ECCP_MEMRs ("MMU_THDO_BST_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_THDO_BST_EN_COR_ERR_RPTRs
#define MMU_THDO_BST_EN_COR_ERR_RPTRs ("MMU_THDO_BST_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_THDO_BST_SHARED_PORTMs
#define MMU_THDO_BST_SHARED_PORTMs ("MMU_THDO_BST_SHARED_PORTM")
#endif
#ifndef MMU_THDO_BST_SHARED_PORTSP_MCMs
#define MMU_THDO_BST_SHARED_PORTSP_MCMs ("MMU_THDO_BST_SHARED_PORTSP_MCM")
#endif
#ifndef MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATMs
#define MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATMs ("MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATM")
#endif
#ifndef MMU_THDO_BST_STAT1Rs
#define MMU_THDO_BST_STAT1Rs ("MMU_THDO_BST_STAT1R")
#endif
#ifndef MMU_THDO_BST_STATRs
#define MMU_THDO_BST_STATRs ("MMU_THDO_BST_STATR")
#endif
#ifndef MMU_THDO_BST_TMBUSRs
#define MMU_THDO_BST_TMBUSRs ("MMU_THDO_BST_TMBUSR")
#endif
#ifndef MMU_THDO_BST_TOTAL_QUEUEMs
#define MMU_THDO_BST_TOTAL_QUEUEMs ("MMU_THDO_BST_TOTAL_QUEUEM")
#endif
#ifndef MMU_THDO_BST_TOTAL_QUEUE_PKTSTATMs
#define MMU_THDO_BST_TOTAL_QUEUE_PKTSTATMs ("MMU_THDO_BST_TOTAL_QUEUE_PKTSTATM")
#endif
#ifndef MMU_THDO_BYPASSRs
#define MMU_THDO_BYPASSRs ("MMU_THDO_BYPASSR")
#endif
#ifndef MMU_THDO_CMIC_RESERVEDRs
#define MMU_THDO_CMIC_RESERVEDRs ("MMU_THDO_CMIC_RESERVEDR")
#endif
#ifndef MMU_THDO_CONFIGRs
#define MMU_THDO_CONFIGRs ("MMU_THDO_CONFIGR")
#endif
#ifndef MMU_THDO_CONFIG_MC_QGROUPMs
#define MMU_THDO_CONFIG_MC_QGROUPMs ("MMU_THDO_CONFIG_MC_QGROUPM")
#endif
#ifndef MMU_THDO_CONFIG_PORTRs
#define MMU_THDO_CONFIG_PORTRs ("MMU_THDO_CONFIG_PORTR")
#endif
#ifndef MMU_THDO_CONFIG_PORTSP_MCMs
#define MMU_THDO_CONFIG_PORTSP_MCMs ("MMU_THDO_CONFIG_PORTSP_MCM")
#endif
#ifndef MMU_THDO_CONFIG_PORT_UC0Ms
#define MMU_THDO_CONFIG_PORT_UC0Ms ("MMU_THDO_CONFIG_PORT_UC0M")
#endif
#ifndef MMU_THDO_CONFIG_PORT_UC1Ms
#define MMU_THDO_CONFIG_PORT_UC1Ms ("MMU_THDO_CONFIG_PORT_UC1M")
#endif
#ifndef MMU_THDO_CONFIG_PORT_UC2Ms
#define MMU_THDO_CONFIG_PORT_UC2Ms ("MMU_THDO_CONFIG_PORT_UC2M")
#endif
#ifndef MMU_THDO_CONFIG_UC_QGROUP0Ms
#define MMU_THDO_CONFIG_UC_QGROUP0Ms ("MMU_THDO_CONFIG_UC_QGROUP0M")
#endif
#ifndef MMU_THDO_CONFIG_UC_QGROUP1Ms
#define MMU_THDO_CONFIG_UC_QGROUP1Ms ("MMU_THDO_CONFIG_UC_QGROUP1M")
#endif
#ifndef MMU_THDO_CONFIG_UC_QGROUP2Ms
#define MMU_THDO_CONFIG_UC_QGROUP2Ms ("MMU_THDO_CONFIG_UC_QGROUP2M")
#endif
#ifndef MMU_THDO_COUNTER_MC_OVERFLOW_SIZERs
#define MMU_THDO_COUNTER_MC_OVERFLOW_SIZERs ("MMU_THDO_COUNTER_MC_OVERFLOW_SIZER")
#endif
#ifndef MMU_THDO_COUNTER_MC_QGROUPMs
#define MMU_THDO_COUNTER_MC_QGROUPMs ("MMU_THDO_COUNTER_MC_QGROUPM")
#endif
#ifndef MMU_THDO_COUNTER_OVERFLOW_IDRs
#define MMU_THDO_COUNTER_OVERFLOW_IDRs ("MMU_THDO_COUNTER_OVERFLOW_IDR")
#endif
#ifndef MMU_THDO_COUNTER_PORTSP_MCMs
#define MMU_THDO_COUNTER_PORTSP_MCMs ("MMU_THDO_COUNTER_PORTSP_MCM")
#endif
#ifndef MMU_THDO_COUNTER_PORT_UCMs
#define MMU_THDO_COUNTER_PORT_UCMs ("MMU_THDO_COUNTER_PORT_UCM")
#endif
#ifndef MMU_THDO_COUNTER_QUEUEMs
#define MMU_THDO_COUNTER_QUEUEMs ("MMU_THDO_COUNTER_QUEUEM")
#endif
#ifndef MMU_THDO_COUNTER_UC_OVERFLOW_SIZERs
#define MMU_THDO_COUNTER_UC_OVERFLOW_SIZERs ("MMU_THDO_COUNTER_UC_OVERFLOW_SIZER")
#endif
#ifndef MMU_THDO_COUNTER_UC_QGROUPMs
#define MMU_THDO_COUNTER_UC_QGROUPMs ("MMU_THDO_COUNTER_UC_QGROUPM")
#endif
#ifndef MMU_THDO_COUNTER_UNDERFLOW_IDRs
#define MMU_THDO_COUNTER_UNDERFLOW_IDRs ("MMU_THDO_COUNTER_UNDERFLOW_IDR")
#endif
#ifndef MMU_THDO_CPU_INT_ENRs
#define MMU_THDO_CPU_INT_ENRs ("MMU_THDO_CPU_INT_ENR")
#endif
#ifndef MMU_THDO_CPU_INT_SETRs
#define MMU_THDO_CPU_INT_SETRs ("MMU_THDO_CPU_INT_SETR")
#endif
#ifndef MMU_THDO_CPU_INT_STATRs
#define MMU_THDO_CPU_INT_STATRs ("MMU_THDO_CPU_INT_STATR")
#endif
#ifndef MMU_THDO_CPU_QUEUE_DROP_STATESRs
#define MMU_THDO_CPU_QUEUE_DROP_STATESRs ("MMU_THDO_CPU_QUEUE_DROP_STATESR")
#endif
#ifndef MMU_THDO_CPU_QUEUE_DROP_STATES_11_00Rs
#define MMU_THDO_CPU_QUEUE_DROP_STATES_11_00Rs ("MMU_THDO_CPU_QUEUE_DROP_STATES_11_00R")
#endif
#ifndef MMU_THDO_CPU_QUEUE_DROP_STATES_23_12Rs
#define MMU_THDO_CPU_QUEUE_DROP_STATES_23_12Rs ("MMU_THDO_CPU_QUEUE_DROP_STATES_23_12R")
#endif
#ifndef MMU_THDO_CPU_QUEUE_DROP_STATES_35_24Rs
#define MMU_THDO_CPU_QUEUE_DROP_STATES_35_24Rs ("MMU_THDO_CPU_QUEUE_DROP_STATES_35_24R")
#endif
#ifndef MMU_THDO_CPU_QUEUE_DROP_STATES_47_36Rs
#define MMU_THDO_CPU_QUEUE_DROP_STATES_47_36Rs ("MMU_THDO_CPU_QUEUE_DROP_STATES_47_36R")
#endif
#ifndef MMU_THDO_DEVICE_PORT_MAPMs
#define MMU_THDO_DEVICE_PORT_MAPMs ("MMU_THDO_DEVICE_PORT_MAPM")
#endif
#ifndef MMU_THDO_EBST_FIFOMs
#define MMU_THDO_EBST_FIFOMs ("MMU_THDO_EBST_FIFOM")
#endif
#ifndef MMU_THDO_EBST_FIFO_POINTERSRs
#define MMU_THDO_EBST_FIFO_POINTERSRs ("MMU_THDO_EBST_FIFO_POINTERSR")
#endif
#ifndef MMU_THDO_EBST_POPMs
#define MMU_THDO_EBST_POPMs ("MMU_THDO_EBST_POPM")
#endif
#ifndef MMU_THDO_EBST_PORT_CONFIGMs
#define MMU_THDO_EBST_PORT_CONFIGMs ("MMU_THDO_EBST_PORT_CONFIGM")
#endif
#ifndef MMU_THDO_EBST_PROFILE_CONFIGRs
#define MMU_THDO_EBST_PROFILE_CONFIGRs ("MMU_THDO_EBST_PROFILE_CONFIGR")
#endif
#ifndef MMU_THDO_EBST_SCAN_CONFIGRs
#define MMU_THDO_EBST_SCAN_CONFIGRs ("MMU_THDO_EBST_SCAN_CONFIGR")
#endif
#ifndef MMU_THDO_ENABLE_ECCP_MEMRs
#define MMU_THDO_ENABLE_ECCP_MEMRs ("MMU_THDO_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_THDO_ENGINE_ENABLES_CFGRs
#define MMU_THDO_ENGINE_ENABLES_CFGRs ("MMU_THDO_ENGINE_ENABLES_CFGR")
#endif
#ifndef MMU_THDO_EN_COR_ERR_RPTRs
#define MMU_THDO_EN_COR_ERR_RPTRs ("MMU_THDO_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_THDO_INTFO_INTERFACE_CONFIGRs
#define MMU_THDO_INTFO_INTERFACE_CONFIGRs ("MMU_THDO_INTFO_INTERFACE_CONFIGR")
#endif
#ifndef MMU_THDO_INT_CONFIGRs
#define MMU_THDO_INT_CONFIGRs ("MMU_THDO_INT_CONFIGR")
#endif
#ifndef MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLRs
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLRs ("MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLR")
#endif
#ifndef MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLRs
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLRs ("MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLR")
#endif
#ifndef MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGERs
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGERs ("MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGER")
#endif
#ifndef MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKRs
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKRs ("MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKR")
#endif
#ifndef MMU_THDO_IPG_SIZERs
#define MMU_THDO_IPG_SIZERs ("MMU_THDO_IPG_SIZER")
#endif
#ifndef MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDRs
#define MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDRs ("MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDRs
#define MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDRs ("MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_MC_CQE_SP_BST_THRESHOLDRs
#define MMU_THDO_MC_CQE_SP_BST_THRESHOLDRs ("MMU_THDO_MC_CQE_SP_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_MC_POOL_BST_COUNTRs
#define MMU_THDO_MC_POOL_BST_COUNTRs ("MMU_THDO_MC_POOL_BST_COUNTR")
#endif
#ifndef MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDRs
#define MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDRs ("MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPRs
#define MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPRs ("MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_CONFIGRs
#define MMU_THDO_MC_SHARED_CQE_POOL_CONFIGRs ("MMU_THDO_MC_SHARED_CQE_POOL_CONFIGR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESRs
#define MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESRs ("MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITRs
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITRs ("MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITRs
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITRs ("MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITRs
#define MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITRs ("MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTRs
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTRs ("MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITRs
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITRs ("MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITRs
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITRs ("MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITRs
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITRs ("MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_BSTRs
#define MMU_THDO_MIRROR_ON_DROP_BSTRs ("MMU_THDO_MIRROR_ON_DROP_BSTR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_BST_THRESHOLDRs
#define MMU_THDO_MIRROR_ON_DROP_BST_THRESHOLDRs ("MMU_THDO_MIRROR_ON_DROP_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_DESTINATION_CONFIGRs
#define MMU_THDO_MIRROR_ON_DROP_DESTINATION_CONFIGRs ("MMU_THDO_MIRROR_ON_DROP_DESTINATION_CONFIGR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_EBST_START_STOP_THRESHOLDRs
#define MMU_THDO_MIRROR_ON_DROP_EBST_START_STOP_THRESHOLDRs ("MMU_THDO_MIRROR_ON_DROP_EBST_START_STOP_THRESHOLDR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_FILL_LEVELRs
#define MMU_THDO_MIRROR_ON_DROP_FILL_LEVELRs ("MMU_THDO_MIRROR_ON_DROP_FILL_LEVELR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGRs
#define MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGRs ("MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGRs
#define MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGRs ("MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTRs
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTRs ("MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTRs
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTRs ("MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTR")
#endif
#ifndef MMU_THDO_PORT_DROP_COUNT_MCMs
#define MMU_THDO_PORT_DROP_COUNT_MCMs ("MMU_THDO_PORT_DROP_COUNT_MCM")
#endif
#ifndef MMU_THDO_PORT_DROP_COUNT_UCMs
#define MMU_THDO_PORT_DROP_COUNT_UCMs ("MMU_THDO_PORT_DROP_COUNT_UCM")
#endif
#ifndef MMU_THDO_PORT_QUEUE_SERVICE_POOLMs
#define MMU_THDO_PORT_QUEUE_SERVICE_POOLMs ("MMU_THDO_PORT_QUEUE_SERVICE_POOLM")
#endif
#ifndef MMU_THDO_PORT_Q_DROP_STATEMs
#define MMU_THDO_PORT_Q_DROP_STATEMs ("MMU_THDO_PORT_Q_DROP_STATEM")
#endif
#ifndef MMU_THDO_PORT_Q_DROP_STATE_MCMs
#define MMU_THDO_PORT_Q_DROP_STATE_MCMs ("MMU_THDO_PORT_Q_DROP_STATE_MCM")
#endif
#ifndef MMU_THDO_PORT_Q_DROP_STATE_MC_SHMs
#define MMU_THDO_PORT_Q_DROP_STATE_MC_SHMs ("MMU_THDO_PORT_Q_DROP_STATE_MC_SHM")
#endif
#ifndef MMU_THDO_PORT_Q_DROP_STATE_SHMs
#define MMU_THDO_PORT_Q_DROP_STATE_SHMs ("MMU_THDO_PORT_Q_DROP_STATE_SHM")
#endif
#ifndef MMU_THDO_PORT_SP_DROP_STATE_MCMs
#define MMU_THDO_PORT_SP_DROP_STATE_MCMs ("MMU_THDO_PORT_SP_DROP_STATE_MCM")
#endif
#ifndef MMU_THDO_PORT_SP_DROP_STATE_MC_SHMs
#define MMU_THDO_PORT_SP_DROP_STATE_MC_SHMs ("MMU_THDO_PORT_SP_DROP_STATE_MC_SHM")
#endif
#ifndef MMU_THDO_PORT_SP_DROP_STATE_UCMs
#define MMU_THDO_PORT_SP_DROP_STATE_UCMs ("MMU_THDO_PORT_SP_DROP_STATE_UCM")
#endif
#ifndef MMU_THDO_PRT_SP_SHR_BST_THRESHOLDRs
#define MMU_THDO_PRT_SP_SHR_BST_THRESHOLDRs ("MMU_THDO_PRT_SP_SHR_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTMs
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTMs ("MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTM")
#endif
#ifndef MMU_THDO_QUEUE_CONFIG1Ms
#define MMU_THDO_QUEUE_CONFIG1Ms ("MMU_THDO_QUEUE_CONFIG1M")
#endif
#ifndef MMU_THDO_QUEUE_CONFIGMs
#define MMU_THDO_QUEUE_CONFIGMs ("MMU_THDO_QUEUE_CONFIGM")
#endif
#ifndef MMU_THDO_QUEUE_DROP_COUNTMs
#define MMU_THDO_QUEUE_DROP_COUNTMs ("MMU_THDO_QUEUE_DROP_COUNTM")
#endif
#ifndef MMU_THDO_QUEUE_INST_ARRIVAL_COUNTMs
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNTMs ("MMU_THDO_QUEUE_INST_ARRIVAL_COUNTM")
#endif
#ifndef MMU_THDO_QUEUE_RESUME_OFFSET1Ms
#define MMU_THDO_QUEUE_RESUME_OFFSET1Ms ("MMU_THDO_QUEUE_RESUME_OFFSET1M")
#endif
#ifndef MMU_THDO_QUEUE_RESUME_OFFSETMs
#define MMU_THDO_QUEUE_RESUME_OFFSETMs ("MMU_THDO_QUEUE_RESUME_OFFSETM")
#endif
#ifndef MMU_THDO_QUE_TOT_BST_THRESHOLDRs
#define MMU_THDO_QUE_TOT_BST_THRESHOLDRs ("MMU_THDO_QUE_TOT_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_Q_TO_QGRP_MAPD0Ms
#define MMU_THDO_Q_TO_QGRP_MAPD0Ms ("MMU_THDO_Q_TO_QGRP_MAPD0M")
#endif
#ifndef MMU_THDO_Q_TO_QGRP_MAPD1Ms
#define MMU_THDO_Q_TO_QGRP_MAPD1Ms ("MMU_THDO_Q_TO_QGRP_MAPD1M")
#endif
#ifndef MMU_THDO_Q_TO_QGRP_MAPD2Ms
#define MMU_THDO_Q_TO_QGRP_MAPD2Ms ("MMU_THDO_Q_TO_QGRP_MAPD2M")
#endif
#ifndef MMU_THDO_RESUME_PORT_MC0Ms
#define MMU_THDO_RESUME_PORT_MC0Ms ("MMU_THDO_RESUME_PORT_MC0M")
#endif
#ifndef MMU_THDO_RESUME_PORT_MC1Ms
#define MMU_THDO_RESUME_PORT_MC1Ms ("MMU_THDO_RESUME_PORT_MC1M")
#endif
#ifndef MMU_THDO_RESUME_PORT_MC2Ms
#define MMU_THDO_RESUME_PORT_MC2Ms ("MMU_THDO_RESUME_PORT_MC2M")
#endif
#ifndef MMU_THDO_RESUME_PORT_UC0Ms
#define MMU_THDO_RESUME_PORT_UC0Ms ("MMU_THDO_RESUME_PORT_UC0M")
#endif
#ifndef MMU_THDO_RESUME_PORT_UC1Ms
#define MMU_THDO_RESUME_PORT_UC1Ms ("MMU_THDO_RESUME_PORT_UC1M")
#endif
#ifndef MMU_THDO_RESUME_PORT_UC2Ms
#define MMU_THDO_RESUME_PORT_UC2Ms ("MMU_THDO_RESUME_PORT_UC2M")
#endif
#ifndef MMU_THDO_RESUME_QUEUEMs
#define MMU_THDO_RESUME_QUEUEMs ("MMU_THDO_RESUME_QUEUEM")
#endif
#ifndef MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPRs
#define MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPRs ("MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_CONFIGRs
#define MMU_THDO_SHARED_DB_POOL_CONFIGRs ("MMU_THDO_SHARED_DB_POOL_CONFIGR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_DROP_STATESRs
#define MMU_THDO_SHARED_DB_POOL_DROP_STATESRs ("MMU_THDO_SHARED_DB_POOL_DROP_STATESR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITRs
#define MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITRs ("MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITRs
#define MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITRs ("MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_RESUME_LIMITRs
#define MMU_THDO_SHARED_DB_POOL_RESUME_LIMITRs ("MMU_THDO_SHARED_DB_POOL_RESUME_LIMITR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_SHARED_COUNTRs
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNTRs ("MMU_THDO_SHARED_DB_POOL_SHARED_COUNTR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSRs
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSRs ("MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCRs
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCRs ("MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_SHARED_LIMITRs
#define MMU_THDO_SHARED_DB_POOL_SHARED_LIMITRs ("MMU_THDO_SHARED_DB_POOL_SHARED_LIMITR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITRs
#define MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITRs ("MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITRs
#define MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITRs ("MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITR")
#endif
#ifndef MMU_THDO_SP_SHR_BST_THRESHOLDRs
#define MMU_THDO_SP_SHR_BST_THRESHOLDRs ("MMU_THDO_SP_SHR_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_SRC_PORT_DROP_COUNTMs
#define MMU_THDO_SRC_PORT_DROP_COUNTMs ("MMU_THDO_SRC_PORT_DROP_COUNTM")
#endif
#ifndef MMU_THDO_TMBUSRs
#define MMU_THDO_TMBUSRs ("MMU_THDO_TMBUSR")
#endif
#ifndef MMU_THDO_TOTAL_COUNTER_QUEUE_SHMs
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SHMs ("MMU_THDO_TOTAL_COUNTER_QUEUE_SHM")
#endif
#ifndef MMU_THDO_TOTAL_PORT_COUNTERMs
#define MMU_THDO_TOTAL_PORT_COUNTERMs ("MMU_THDO_TOTAL_PORT_COUNTERM")
#endif
#ifndef MMU_THDO_TOTAL_PORT_COUNTER_MCMs
#define MMU_THDO_TOTAL_PORT_COUNTER_MCMs ("MMU_THDO_TOTAL_PORT_COUNTER_MCM")
#endif
#ifndef MMU_THDO_TOTAL_PORT_COUNTER_MC_SHMs
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SHMs ("MMU_THDO_TOTAL_PORT_COUNTER_MC_SHM")
#endif
#ifndef MMU_THDO_TOTAL_PORT_COUNTER_SHMs
#define MMU_THDO_TOTAL_PORT_COUNTER_SHMs ("MMU_THDO_TOTAL_PORT_COUNTER_SHM")
#endif
#ifndef MMU_THDO_UC_POOL_BST_COUNTRs
#define MMU_THDO_UC_POOL_BST_COUNTRs ("MMU_THDO_UC_POOL_BST_COUNTR")
#endif
#ifndef MMU_THDO_VOQ_FAIRNESS_CFGRs
#define MMU_THDO_VOQ_FAIRNESS_CFGRs ("MMU_THDO_VOQ_FAIRNESS_CFGR")
#endif
#ifndef MMU_THDO_WRED_SH_COUNTER_PORT_UCMs
#define MMU_THDO_WRED_SH_COUNTER_PORT_UCMs ("MMU_THDO_WRED_SH_COUNTER_PORT_UCM")
#endif
#ifndef MMU_THDR_QE_BST_CONFIGRs
#define MMU_THDR_QE_BST_CONFIGRs ("MMU_THDR_QE_BST_CONFIGR")
#endif
#ifndef MMU_THDR_QE_BST_COUNT_PRIQRs
#define MMU_THDR_QE_BST_COUNT_PRIQRs ("MMU_THDR_QE_BST_COUNT_PRIQR")
#endif
#ifndef MMU_THDR_QE_BST_COUNT_SPRs
#define MMU_THDR_QE_BST_COUNT_SPRs ("MMU_THDR_QE_BST_COUNT_SPR")
#endif
#ifndef MMU_THDR_QE_BST_STATRs
#define MMU_THDR_QE_BST_STATRs ("MMU_THDR_QE_BST_STATR")
#endif
#ifndef MMU_THDR_QE_BST_THRESHOLD_PRIQRs
#define MMU_THDR_QE_BST_THRESHOLD_PRIQRs ("MMU_THDR_QE_BST_THRESHOLD_PRIQR")
#endif
#ifndef MMU_THDR_QE_BST_THRESHOLD_SPRs
#define MMU_THDR_QE_BST_THRESHOLD_SPRs ("MMU_THDR_QE_BST_THRESHOLD_SPR")
#endif
#ifndef MMU_THDR_QE_BYPASSRs
#define MMU_THDR_QE_BYPASSRs ("MMU_THDR_QE_BYPASSR")
#endif
#ifndef MMU_THDR_QE_CONFIG1_PRIQRs
#define MMU_THDR_QE_CONFIG1_PRIQRs ("MMU_THDR_QE_CONFIG1_PRIQR")
#endif
#ifndef MMU_THDR_QE_CONFIGRs
#define MMU_THDR_QE_CONFIGRs ("MMU_THDR_QE_CONFIGR")
#endif
#ifndef MMU_THDR_QE_CONFIG_PRIQRs
#define MMU_THDR_QE_CONFIG_PRIQRs ("MMU_THDR_QE_CONFIG_PRIQR")
#endif
#ifndef MMU_THDR_QE_CONFIG_SPRs
#define MMU_THDR_QE_CONFIG_SPRs ("MMU_THDR_QE_CONFIG_SPR")
#endif
#ifndef MMU_THDR_QE_COUNTER_OVERFLOWRs
#define MMU_THDR_QE_COUNTER_OVERFLOWRs ("MMU_THDR_QE_COUNTER_OVERFLOWR")
#endif
#ifndef MMU_THDR_QE_COUNTER_OVERFLOW_SIZERs
#define MMU_THDR_QE_COUNTER_OVERFLOW_SIZERs ("MMU_THDR_QE_COUNTER_OVERFLOW_SIZER")
#endif
#ifndef MMU_THDR_QE_COUNTER_UNDERFLOWRs
#define MMU_THDR_QE_COUNTER_UNDERFLOWRs ("MMU_THDR_QE_COUNTER_UNDERFLOWR")
#endif
#ifndef MMU_THDR_QE_CPU_INT_ENRs
#define MMU_THDR_QE_CPU_INT_ENRs ("MMU_THDR_QE_CPU_INT_ENR")
#endif
#ifndef MMU_THDR_QE_CPU_INT_SETRs
#define MMU_THDR_QE_CPU_INT_SETRs ("MMU_THDR_QE_CPU_INT_SETR")
#endif
#ifndef MMU_THDR_QE_CPU_INT_STATRs
#define MMU_THDR_QE_CPU_INT_STATRs ("MMU_THDR_QE_CPU_INT_STATR")
#endif
#ifndef MMU_THDR_QE_DROP_COUNT_BYTE_PRIQRs
#define MMU_THDR_QE_DROP_COUNT_BYTE_PRIQRs ("MMU_THDR_QE_DROP_COUNT_BYTE_PRIQR")
#endif
#ifndef MMU_THDR_QE_DROP_COUNT_PKT_PRIQRs
#define MMU_THDR_QE_DROP_COUNT_PKT_PRIQRs ("MMU_THDR_QE_DROP_COUNT_PKT_PRIQR")
#endif
#ifndef MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQRs
#define MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQRs ("MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQR")
#endif
#ifndef MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQRs
#define MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQRs ("MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQR")
#endif
#ifndef MMU_THDR_QE_LIMIT_MIN_PRIQRs
#define MMU_THDR_QE_LIMIT_MIN_PRIQRs ("MMU_THDR_QE_LIMIT_MIN_PRIQR")
#endif
#ifndef MMU_THDR_QE_MIN_COUNT_PRIQRs
#define MMU_THDR_QE_MIN_COUNT_PRIQRs ("MMU_THDR_QE_MIN_COUNT_PRIQR")
#endif
#ifndef MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQRs
#define MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQRs ("MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQR")
#endif
#ifndef MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQRs
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQRs ("MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQR")
#endif
#ifndef MMU_THDR_QE_RESUME_COLOR_LIMIT_SPRs
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_SPRs ("MMU_THDR_QE_RESUME_COLOR_LIMIT_SPR")
#endif
#ifndef MMU_THDR_QE_RESUME_LIMIT_PRIQRs
#define MMU_THDR_QE_RESUME_LIMIT_PRIQRs ("MMU_THDR_QE_RESUME_LIMIT_PRIQR")
#endif
#ifndef MMU_THDR_QE_RSVD_REGRs
#define MMU_THDR_QE_RSVD_REGRs ("MMU_THDR_QE_RSVD_REGR")
#endif
#ifndef MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQRs
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQRs ("MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQR")
#endif
#ifndef MMU_THDR_QE_SHARED_COLOR_LIMIT_SPRs
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_SPRs ("MMU_THDR_QE_SHARED_COLOR_LIMIT_SPR")
#endif
#ifndef MMU_THDR_QE_SHARED_COUNT_PRIQRs
#define MMU_THDR_QE_SHARED_COUNT_PRIQRs ("MMU_THDR_QE_SHARED_COUNT_PRIQR")
#endif
#ifndef MMU_THDR_QE_SHARED_COUNT_SPRs
#define MMU_THDR_QE_SHARED_COUNT_SPRs ("MMU_THDR_QE_SHARED_COUNT_SPR")
#endif
#ifndef MMU_THDR_QE_STATUS_PRIQRs
#define MMU_THDR_QE_STATUS_PRIQRs ("MMU_THDR_QE_STATUS_PRIQR")
#endif
#ifndef MMU_THDR_QE_STATUS_SPRs
#define MMU_THDR_QE_STATUS_SPRs ("MMU_THDR_QE_STATUS_SPR")
#endif
#ifndef MMU_THDR_QE_TOTAL_COUNT_PRIQRs
#define MMU_THDR_QE_TOTAL_COUNT_PRIQRs ("MMU_THDR_QE_TOTAL_COUNT_PRIQR")
#endif
#ifndef MMU_TOQ_CMIC_RESERVEDRs
#define MMU_TOQ_CMIC_RESERVEDRs ("MMU_TOQ_CMIC_RESERVEDR")
#endif
#ifndef MMU_TOQ_CONFIGRs
#define MMU_TOQ_CONFIGRs ("MMU_TOQ_CONFIGR")
#endif
#ifndef MMU_TOQ_CPU_INT_ENRs
#define MMU_TOQ_CPU_INT_ENRs ("MMU_TOQ_CPU_INT_ENR")
#endif
#ifndef MMU_TOQ_CPU_INT_SETRs
#define MMU_TOQ_CPU_INT_SETRs ("MMU_TOQ_CPU_INT_SETR")
#endif
#ifndef MMU_TOQ_CPU_INT_STATRs
#define MMU_TOQ_CPU_INT_STATRs ("MMU_TOQ_CPU_INT_STATR")
#endif
#ifndef MMU_TOQ_CQEB0Ms
#define MMU_TOQ_CQEB0Ms ("MMU_TOQ_CQEB0M")
#endif
#ifndef MMU_TOQ_CQEB0_MMU_ITM0_ITM0Ms
#define MMU_TOQ_CQEB0_MMU_ITM0_ITM0Ms ("MMU_TOQ_CQEB0_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_CQEB0_MMU_ITM1_ITM1Ms
#define MMU_TOQ_CQEB0_MMU_ITM1_ITM1Ms ("MMU_TOQ_CQEB0_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_CQEB1Ms
#define MMU_TOQ_CQEB1Ms ("MMU_TOQ_CQEB1M")
#endif
#ifndef MMU_TOQ_CQEB1_MMU_ITM0_ITM0Ms
#define MMU_TOQ_CQEB1_MMU_ITM0_ITM0Ms ("MMU_TOQ_CQEB1_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_CQEB1_MMU_ITM1_ITM1Ms
#define MMU_TOQ_CQEB1_MMU_ITM1_ITM1Ms ("MMU_TOQ_CQEB1_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_CQEBN_LOWERMs
#define MMU_TOQ_CQEBN_LOWERMs ("MMU_TOQ_CQEBN_LOWERM")
#endif
#ifndef MMU_TOQ_CQEBN_LOWER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_CQEBN_LOWER_MMU_ITM0_ITM0Ms ("MMU_TOQ_CQEBN_LOWER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_CQEBN_LOWER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_CQEBN_LOWER_MMU_ITM1_ITM1Ms ("MMU_TOQ_CQEBN_LOWER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_CQEBN_UPPERMs
#define MMU_TOQ_CQEBN_UPPERMs ("MMU_TOQ_CQEBN_UPPERM")
#endif
#ifndef MMU_TOQ_CQEBN_UPPER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_CQEBN_UPPER_MMU_ITM0_ITM0Ms ("MMU_TOQ_CQEBN_UPPER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_CQEBN_UPPER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_CQEBN_UPPER_MMU_ITM1_ITM1Ms ("MMU_TOQ_CQEBN_UPPER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_CQEB_CMIC_RESERVEDRs
#define MMU_TOQ_CQEB_CMIC_RESERVEDRs ("MMU_TOQ_CQEB_CMIC_RESERVEDR")
#endif
#ifndef MMU_TOQ_CQEB_CONFIGRs
#define MMU_TOQ_CQEB_CONFIGRs ("MMU_TOQ_CQEB_CONFIGR")
#endif
#ifndef MMU_TOQ_CQEB_DEQ_STAGING_MEM0Ms
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0Ms ("MMU_TOQ_CQEB_DEQ_STAGING_MEM0M")
#endif
#ifndef MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0Ms
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0Ms ("MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1Ms
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1Ms ("MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_CQEB_DEQ_STAGING_MEM1Ms
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1Ms ("MMU_TOQ_CQEB_DEQ_STAGING_MEM1M")
#endif
#ifndef MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0Ms
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0Ms ("MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1Ms
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1Ms ("MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_CQEB_ENABLE_ECCP_MEMRs
#define MMU_TOQ_CQEB_ENABLE_ECCP_MEMRs ("MMU_TOQ_CQEB_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_TOQ_CQEB_EN_COR_ERR_RPTRs
#define MMU_TOQ_CQEB_EN_COR_ERR_RPTRs ("MMU_TOQ_CQEB_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_TOQ_CQEB_FAPMs
#define MMU_TOQ_CQEB_FAPMs ("MMU_TOQ_CQEB_FAPM")
#endif
#ifndef MMU_TOQ_CQEB_FAP_MMU_ITM0_ITM0Ms
#define MMU_TOQ_CQEB_FAP_MMU_ITM0_ITM0Ms ("MMU_TOQ_CQEB_FAP_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_CQEB_FAP_MMU_ITM1_ITM1Ms
#define MMU_TOQ_CQEB_FAP_MMU_ITM1_ITM1Ms ("MMU_TOQ_CQEB_FAP_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_CQEB_MIRROR_ON_DROP_DESTINATION_CONFIGRs
#define MMU_TOQ_CQEB_MIRROR_ON_DROP_DESTINATION_CONFIGRs ("MMU_TOQ_CQEB_MIRROR_ON_DROP_DESTINATION_CONFIGR")
#endif
#ifndef MMU_TOQ_CQEB_MIRROR_ON_DROP_MIRR_ENCAP_INDEX_CONFIGRs
#define MMU_TOQ_CQEB_MIRROR_ON_DROP_MIRR_ENCAP_INDEX_CONFIGRs ("MMU_TOQ_CQEB_MIRROR_ON_DROP_MIRR_ENCAP_INDEX_CONFIGR")
#endif
#ifndef MMU_TOQ_CQEB_STATUSRs
#define MMU_TOQ_CQEB_STATUSRs ("MMU_TOQ_CQEB_STATUSR")
#endif
#ifndef MMU_TOQ_CQEB_TMBUSRs
#define MMU_TOQ_CQEB_TMBUSRs ("MMU_TOQ_CQEB_TMBUSR")
#endif
#ifndef MMU_TOQ_CQEB_VOQDB_HEAD_PARTIALMs
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIALMs ("MMU_TOQ_CQEB_VOQDB_HEAD_PARTIALM")
#endif
#ifndef MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM0_ITM0Ms
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM0_ITM0Ms ("MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM1_ITM1Ms
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM1_ITM1Ms ("MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_DEBUGRs
#define MMU_TOQ_DEBUGRs ("MMU_TOQ_DEBUGR")
#endif
#ifndef MMU_TOQ_ENABLE_ECCP_MEMRs
#define MMU_TOQ_ENABLE_ECCP_MEMRs ("MMU_TOQ_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_TOQ_EN_COR_ERR_RPTRs
#define MMU_TOQ_EN_COR_ERR_RPTRs ("MMU_TOQ_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_TOQ_MIRROR_ON_DROP_DESTINATION_CONFIGRs
#define MMU_TOQ_MIRROR_ON_DROP_DESTINATION_CONFIGRs ("MMU_TOQ_MIRROR_ON_DROP_DESTINATION_CONFIGR")
#endif
#ifndef MMU_TOQ_OQS_RECEPTION_FIFOMs
#define MMU_TOQ_OQS_RECEPTION_FIFOMs ("MMU_TOQ_OQS_RECEPTION_FIFOM")
#endif
#ifndef MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM0_ITM0Ms
#define MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM0_ITM0Ms ("MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM1_ITM1Ms
#define MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM1_ITM1Ms ("MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_OQS_STAGING_MEMMs
#define MMU_TOQ_OQS_STAGING_MEMMs ("MMU_TOQ_OQS_STAGING_MEMM")
#endif
#ifndef MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0Ms
#define MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0Ms ("MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1Ms
#define MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1Ms ("MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_Q_TMBUSRs
#define MMU_TOQ_Q_TMBUSRs ("MMU_TOQ_Q_TMBUSR")
#endif
#ifndef MMU_TOQ_STATUSRs
#define MMU_TOQ_STATUSRs ("MMU_TOQ_STATUSR")
#endif
#ifndef MMU_TOQ_VOQDBMs
#define MMU_TOQ_VOQDBMs ("MMU_TOQ_VOQDBM")
#endif
#ifndef MMU_TOQ_VOQDB_MMU_ITM0_ITM0Ms
#define MMU_TOQ_VOQDB_MMU_ITM0_ITM0Ms ("MMU_TOQ_VOQDB_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_VOQDB_MMU_ITM1_ITM1Ms
#define MMU_TOQ_VOQDB_MMU_ITM1_ITM1Ms ("MMU_TOQ_VOQDB_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_VOQDB_TAIL_PARTIALMs
#define MMU_TOQ_VOQDB_TAIL_PARTIALMs ("MMU_TOQ_VOQDB_TAIL_PARTIALM")
#endif
#ifndef MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM0_ITM0Ms
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM0_ITM0Ms ("MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM1_ITM1Ms
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM1_ITM1Ms ("MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_VOQ_HEAD_DBMs
#define MMU_TOQ_VOQ_HEAD_DBMs ("MMU_TOQ_VOQ_HEAD_DBM")
#endif
#ifndef MMU_TOQ_VOQ_HEAD_DB_MMU_ITM0_ITM0Ms
#define MMU_TOQ_VOQ_HEAD_DB_MMU_ITM0_ITM0Ms ("MMU_TOQ_VOQ_HEAD_DB_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_VOQ_HEAD_DB_MMU_ITM1_ITM1Ms
#define MMU_TOQ_VOQ_HEAD_DB_MMU_ITM1_ITM1Ms ("MMU_TOQ_VOQ_HEAD_DB_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_WRED_AVG_PORTSP_SIZEMs
#define MMU_WRED_AVG_PORTSP_SIZEMs ("MMU_WRED_AVG_PORTSP_SIZEM")
#endif
#ifndef MMU_WRED_AVG_QSIZEMs
#define MMU_WRED_AVG_QSIZEMs ("MMU_WRED_AVG_QSIZEM")
#endif
#ifndef MMU_WRED_CMIC_RESERVEDRs
#define MMU_WRED_CMIC_RESERVEDRs ("MMU_WRED_CMIC_RESERVEDR")
#endif
#ifndef MMU_WRED_CONFIGRs
#define MMU_WRED_CONFIGRs ("MMU_WRED_CONFIGR")
#endif
#ifndef MMU_WRED_CONFIG_READYRs
#define MMU_WRED_CONFIG_READYRs ("MMU_WRED_CONFIG_READYR")
#endif
#ifndef MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLERs
#define MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLERs ("MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLER")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_0_0Ms
#define MMU_WRED_DROP_CURVE_PROFILE_0_0Ms ("MMU_WRED_DROP_CURVE_PROFILE_0_0M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_0_1Ms
#define MMU_WRED_DROP_CURVE_PROFILE_0_1Ms ("MMU_WRED_DROP_CURVE_PROFILE_0_1M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_0_2Ms
#define MMU_WRED_DROP_CURVE_PROFILE_0_2Ms ("MMU_WRED_DROP_CURVE_PROFILE_0_2M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_0_3Ms
#define MMU_WRED_DROP_CURVE_PROFILE_0_3Ms ("MMU_WRED_DROP_CURVE_PROFILE_0_3M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_0_4Ms
#define MMU_WRED_DROP_CURVE_PROFILE_0_4Ms ("MMU_WRED_DROP_CURVE_PROFILE_0_4M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_0_5Ms
#define MMU_WRED_DROP_CURVE_PROFILE_0_5Ms ("MMU_WRED_DROP_CURVE_PROFILE_0_5M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_1_0Ms
#define MMU_WRED_DROP_CURVE_PROFILE_1_0Ms ("MMU_WRED_DROP_CURVE_PROFILE_1_0M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_1_1Ms
#define MMU_WRED_DROP_CURVE_PROFILE_1_1Ms ("MMU_WRED_DROP_CURVE_PROFILE_1_1M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_1_2Ms
#define MMU_WRED_DROP_CURVE_PROFILE_1_2Ms ("MMU_WRED_DROP_CURVE_PROFILE_1_2M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_1_3Ms
#define MMU_WRED_DROP_CURVE_PROFILE_1_3Ms ("MMU_WRED_DROP_CURVE_PROFILE_1_3M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_1_4Ms
#define MMU_WRED_DROP_CURVE_PROFILE_1_4Ms ("MMU_WRED_DROP_CURVE_PROFILE_1_4M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_1_5Ms
#define MMU_WRED_DROP_CURVE_PROFILE_1_5Ms ("MMU_WRED_DROP_CURVE_PROFILE_1_5M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_2_0Ms
#define MMU_WRED_DROP_CURVE_PROFILE_2_0Ms ("MMU_WRED_DROP_CURVE_PROFILE_2_0M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_2_1Ms
#define MMU_WRED_DROP_CURVE_PROFILE_2_1Ms ("MMU_WRED_DROP_CURVE_PROFILE_2_1M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_2_2Ms
#define MMU_WRED_DROP_CURVE_PROFILE_2_2Ms ("MMU_WRED_DROP_CURVE_PROFILE_2_2M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_2_3Ms
#define MMU_WRED_DROP_CURVE_PROFILE_2_3Ms ("MMU_WRED_DROP_CURVE_PROFILE_2_3M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_2_4Ms
#define MMU_WRED_DROP_CURVE_PROFILE_2_4Ms ("MMU_WRED_DROP_CURVE_PROFILE_2_4M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_2_5Ms
#define MMU_WRED_DROP_CURVE_PROFILE_2_5Ms ("MMU_WRED_DROP_CURVE_PROFILE_2_5M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_3_0Ms
#define MMU_WRED_DROP_CURVE_PROFILE_3_0Ms ("MMU_WRED_DROP_CURVE_PROFILE_3_0M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_3_1Ms
#define MMU_WRED_DROP_CURVE_PROFILE_3_1Ms ("MMU_WRED_DROP_CURVE_PROFILE_3_1M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_3_2Ms
#define MMU_WRED_DROP_CURVE_PROFILE_3_2Ms ("MMU_WRED_DROP_CURVE_PROFILE_3_2M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_3_3Ms
#define MMU_WRED_DROP_CURVE_PROFILE_3_3Ms ("MMU_WRED_DROP_CURVE_PROFILE_3_3M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_3_4Ms
#define MMU_WRED_DROP_CURVE_PROFILE_3_4Ms ("MMU_WRED_DROP_CURVE_PROFILE_3_4M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_3_5Ms
#define MMU_WRED_DROP_CURVE_PROFILE_3_5Ms ("MMU_WRED_DROP_CURVE_PROFILE_3_5M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_4_0Ms
#define MMU_WRED_DROP_CURVE_PROFILE_4_0Ms ("MMU_WRED_DROP_CURVE_PROFILE_4_0M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_4_1Ms
#define MMU_WRED_DROP_CURVE_PROFILE_4_1Ms ("MMU_WRED_DROP_CURVE_PROFILE_4_1M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_4_2Ms
#define MMU_WRED_DROP_CURVE_PROFILE_4_2Ms ("MMU_WRED_DROP_CURVE_PROFILE_4_2M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_4_3Ms
#define MMU_WRED_DROP_CURVE_PROFILE_4_3Ms ("MMU_WRED_DROP_CURVE_PROFILE_4_3M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_4_4Ms
#define MMU_WRED_DROP_CURVE_PROFILE_4_4Ms ("MMU_WRED_DROP_CURVE_PROFILE_4_4M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_4_5Ms
#define MMU_WRED_DROP_CURVE_PROFILE_4_5Ms ("MMU_WRED_DROP_CURVE_PROFILE_4_5M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_5_0Ms
#define MMU_WRED_DROP_CURVE_PROFILE_5_0Ms ("MMU_WRED_DROP_CURVE_PROFILE_5_0M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_5_1Ms
#define MMU_WRED_DROP_CURVE_PROFILE_5_1Ms ("MMU_WRED_DROP_CURVE_PROFILE_5_1M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_5_2Ms
#define MMU_WRED_DROP_CURVE_PROFILE_5_2Ms ("MMU_WRED_DROP_CURVE_PROFILE_5_2M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_5_3Ms
#define MMU_WRED_DROP_CURVE_PROFILE_5_3Ms ("MMU_WRED_DROP_CURVE_PROFILE_5_3M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_5_4Ms
#define MMU_WRED_DROP_CURVE_PROFILE_5_4Ms ("MMU_WRED_DROP_CURVE_PROFILE_5_4M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_5_5Ms
#define MMU_WRED_DROP_CURVE_PROFILE_5_5Ms ("MMU_WRED_DROP_CURVE_PROFILE_5_5M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_6_0Ms
#define MMU_WRED_DROP_CURVE_PROFILE_6_0Ms ("MMU_WRED_DROP_CURVE_PROFILE_6_0M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_6_1Ms
#define MMU_WRED_DROP_CURVE_PROFILE_6_1Ms ("MMU_WRED_DROP_CURVE_PROFILE_6_1M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_6_2Ms
#define MMU_WRED_DROP_CURVE_PROFILE_6_2Ms ("MMU_WRED_DROP_CURVE_PROFILE_6_2M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_6_3Ms
#define MMU_WRED_DROP_CURVE_PROFILE_6_3Ms ("MMU_WRED_DROP_CURVE_PROFILE_6_3M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_6_4Ms
#define MMU_WRED_DROP_CURVE_PROFILE_6_4Ms ("MMU_WRED_DROP_CURVE_PROFILE_6_4M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_6_5Ms
#define MMU_WRED_DROP_CURVE_PROFILE_6_5Ms ("MMU_WRED_DROP_CURVE_PROFILE_6_5M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_7_0Ms
#define MMU_WRED_DROP_CURVE_PROFILE_7_0Ms ("MMU_WRED_DROP_CURVE_PROFILE_7_0M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_7_1Ms
#define MMU_WRED_DROP_CURVE_PROFILE_7_1Ms ("MMU_WRED_DROP_CURVE_PROFILE_7_1M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_7_2Ms
#define MMU_WRED_DROP_CURVE_PROFILE_7_2Ms ("MMU_WRED_DROP_CURVE_PROFILE_7_2M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_7_3Ms
#define MMU_WRED_DROP_CURVE_PROFILE_7_3Ms ("MMU_WRED_DROP_CURVE_PROFILE_7_3M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_7_4Ms
#define MMU_WRED_DROP_CURVE_PROFILE_7_4Ms ("MMU_WRED_DROP_CURVE_PROFILE_7_4M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_7_5Ms
#define MMU_WRED_DROP_CURVE_PROFILE_7_5Ms ("MMU_WRED_DROP_CURVE_PROFILE_7_5M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_8_0Ms
#define MMU_WRED_DROP_CURVE_PROFILE_8_0Ms ("MMU_WRED_DROP_CURVE_PROFILE_8_0M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_8_1Ms
#define MMU_WRED_DROP_CURVE_PROFILE_8_1Ms ("MMU_WRED_DROP_CURVE_PROFILE_8_1M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_8_2Ms
#define MMU_WRED_DROP_CURVE_PROFILE_8_2Ms ("MMU_WRED_DROP_CURVE_PROFILE_8_2M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_8_3Ms
#define MMU_WRED_DROP_CURVE_PROFILE_8_3Ms ("MMU_WRED_DROP_CURVE_PROFILE_8_3M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_8_4Ms
#define MMU_WRED_DROP_CURVE_PROFILE_8_4Ms ("MMU_WRED_DROP_CURVE_PROFILE_8_4M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_8_5Ms
#define MMU_WRED_DROP_CURVE_PROFILE_8_5Ms ("MMU_WRED_DROP_CURVE_PROFILE_8_5M")
#endif
#ifndef MMU_WRED_ENABLE_ECCP_MEMRs
#define MMU_WRED_ENABLE_ECCP_MEMRs ("MMU_WRED_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_WRED_EN_COR_ERR_RPTRs
#define MMU_WRED_EN_COR_ERR_RPTRs ("MMU_WRED_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_WRED_MEM_INIT_STATUSRs
#define MMU_WRED_MEM_INIT_STATUSRs ("MMU_WRED_MEM_INIT_STATUSR")
#endif
#ifndef MMU_WRED_POOL_CONFIGRs
#define MMU_WRED_POOL_CONFIGRs ("MMU_WRED_POOL_CONFIGR")
#endif
#ifndef MMU_WRED_POOL_INST_CONG_LIMITRs
#define MMU_WRED_POOL_INST_CONG_LIMITRs ("MMU_WRED_POOL_INST_CONG_LIMITR")
#endif
#ifndef MMU_WRED_POOL_INST_CONG_LIMIT_0Rs
#define MMU_WRED_POOL_INST_CONG_LIMIT_0Rs ("MMU_WRED_POOL_INST_CONG_LIMIT_0R")
#endif
#ifndef MMU_WRED_POOL_INST_CONG_LIMIT_1Rs
#define MMU_WRED_POOL_INST_CONG_LIMIT_1Rs ("MMU_WRED_POOL_INST_CONG_LIMIT_1R")
#endif
#ifndef MMU_WRED_POOL_INST_CONG_LIMIT_2Rs
#define MMU_WRED_POOL_INST_CONG_LIMIT_2Rs ("MMU_WRED_POOL_INST_CONG_LIMIT_2R")
#endif
#ifndef MMU_WRED_POOL_INST_CONG_LIMIT_3Rs
#define MMU_WRED_POOL_INST_CONG_LIMIT_3Rs ("MMU_WRED_POOL_INST_CONG_LIMIT_3R")
#endif
#ifndef MMU_WRED_PORTSP_CONFIGMs
#define MMU_WRED_PORTSP_CONFIGMs ("MMU_WRED_PORTSP_CONFIGM")
#endif
#ifndef MMU_WRED_PORT_SP_DROP_THD_0Ms
#define MMU_WRED_PORT_SP_DROP_THD_0Ms ("MMU_WRED_PORT_SP_DROP_THD_0M")
#endif
#ifndef MMU_WRED_PORT_SP_DROP_THD_1Ms
#define MMU_WRED_PORT_SP_DROP_THD_1Ms ("MMU_WRED_PORT_SP_DROP_THD_1M")
#endif
#ifndef MMU_WRED_PORT_SP_DROP_THD_2Ms
#define MMU_WRED_PORT_SP_DROP_THD_2Ms ("MMU_WRED_PORT_SP_DROP_THD_2M")
#endif
#ifndef MMU_WRED_PORT_SP_DROP_THD_3Ms
#define MMU_WRED_PORT_SP_DROP_THD_3Ms ("MMU_WRED_PORT_SP_DROP_THD_3M")
#endif
#ifndef MMU_WRED_PORT_SP_SHARED_COUNTMs
#define MMU_WRED_PORT_SP_SHARED_COUNTMs ("MMU_WRED_PORT_SP_SHARED_COUNTM")
#endif
#ifndef MMU_WRED_QUEUE_CONFIGMs
#define MMU_WRED_QUEUE_CONFIGMs ("MMU_WRED_QUEUE_CONFIGM")
#endif
#ifndef MMU_WRED_REFRESH_CONTROLRs
#define MMU_WRED_REFRESH_CONTROLRs ("MMU_WRED_REFRESH_CONTROLR")
#endif
#ifndef MMU_WRED_TIME_DOMAINRs
#define MMU_WRED_TIME_DOMAINRs ("MMU_WRED_TIME_DOMAINR")
#endif
#ifndef MMU_WRED_TMBUSRs
#define MMU_WRED_TMBUSRs ("MMU_WRED_TMBUSR")
#endif
#ifndef MMU_WRED_UC_QUEUE_DROP_THDMs
#define MMU_WRED_UC_QUEUE_DROP_THDMs ("MMU_WRED_UC_QUEUE_DROP_THDM")
#endif
#ifndef MMU_WRED_UC_QUEUE_DROP_THD_MARK_0Ms
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_0Ms ("MMU_WRED_UC_QUEUE_DROP_THD_MARK_0M")
#endif
#ifndef MMU_WRED_UC_QUEUE_DROP_THD_MARK_1Ms
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_1Ms ("MMU_WRED_UC_QUEUE_DROP_THD_MARK_1M")
#endif
#ifndef MMU_WRED_UC_QUEUE_TOTAL_COUNTMs
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTMs ("MMU_WRED_UC_QUEUE_TOTAL_COUNTM")
#endif
#ifndef MODEs
#define MODEs ("MODE")
#endif
#ifndef MODELs
#define MODELs ("MODEL")
#endif
#ifndef MODELEDs
#define MODELEDs ("MODELED")
#endif
#ifndef MODE_ATTRIBUTEs
#define MODE_ATTRIBUTEs ("MODE_ATTRIBUTE")
#endif
#ifndef MODIFYs
#define MODIFYs ("MODIFY")
#endif
#ifndef MODSRTCMs
#define MODSRTCMs ("MODSRTCM")
#endif
#ifndef MODTRTCMs
#define MODTRTCMs ("MODTRTCM")
#endif
#ifndef MONITORs
#define MONITORs ("MONITOR")
#endif
#ifndef MONITOR_ACTIVEs
#define MONITOR_ACTIVEs ("MONITOR_ACTIVE")
#endif
#ifndef MONITOR_INACTIVEs
#define MONITOR_INACTIVEs ("MONITOR_INACTIVE")
#endif
#ifndef MONITOR_SEEDs
#define MONITOR_SEEDs ("MONITOR_SEED")
#endif
#ifndef MON_AGM_IDs
#define MON_AGM_IDs ("MON_AGM_ID")
#endif
#ifndef MON_AGM_POOLs
#define MON_AGM_POOLs ("MON_AGM_POOL")
#endif
#ifndef MON_COLLECTOR_IDs
#define MON_COLLECTOR_IDs ("MON_COLLECTOR_ID")
#endif
#ifndef MON_COLLECTOR_IPV4s
#define MON_COLLECTOR_IPV4s ("MON_COLLECTOR_IPV4")
#endif
#ifndef MON_COLLECTOR_IPV4_IDs
#define MON_COLLECTOR_IPV4_IDs ("MON_COLLECTOR_IPV4_ID")
#endif
#ifndef MON_COLLECTOR_IPV6s
#define MON_COLLECTOR_IPV6s ("MON_COLLECTOR_IPV6")
#endif
#ifndef MON_COLLECTOR_IPV6_IDs
#define MON_COLLECTOR_IPV6_IDs ("MON_COLLECTOR_IPV6_ID")
#endif
#ifndef MON_ETRAP_CANDIDATE_FILTERs
#define MON_ETRAP_CANDIDATE_FILTERs ("MON_ETRAP_CANDIDATE_FILTER")
#endif
#ifndef MON_ETRAP_CONTROLs
#define MON_ETRAP_CONTROLs ("MON_ETRAP_CONTROL")
#endif
#ifndef MON_ETRAP_FLOWs
#define MON_ETRAP_FLOWs ("MON_ETRAP_FLOW")
#endif
#ifndef MON_ETRAP_THRESHOLDs
#define MON_ETRAP_THRESHOLDs ("MON_ETRAP_THRESHOLD")
#endif
#ifndef MON_EVENT_CONTROLs
#define MON_EVENT_CONTROLs ("MON_EVENT_CONTROL")
#endif
#ifndef MON_EXPORT_PROFILEs
#define MON_EXPORT_PROFILEs ("MON_EXPORT_PROFILE")
#endif
#ifndef MON_EXPORT_PROFILE_IDs
#define MON_EXPORT_PROFILE_IDs ("MON_EXPORT_PROFILE_ID")
#endif
#ifndef MON_FLOWTRACKER_CONTROLs
#define MON_FLOWTRACKER_CONTROLs ("MON_FLOWTRACKER_CONTROL")
#endif
#ifndef MON_FLOWTRACKER_ELEPHANT_PROFILEs
#define MON_FLOWTRACKER_ELEPHANT_PROFILEs ("MON_FLOWTRACKER_ELEPHANT_PROFILE")
#endif
#ifndef MON_FLOWTRACKER_ELEPHANT_PROFILE_IDs
#define MON_FLOWTRACKER_ELEPHANT_PROFILE_IDs ("MON_FLOWTRACKER_ELEPHANT_PROFILE_ID")
#endif
#ifndef MON_FLOWTRACKER_EXPORT_TEMPLATEs
#define MON_FLOWTRACKER_EXPORT_TEMPLATEs ("MON_FLOWTRACKER_EXPORT_TEMPLATE")
#endif
#ifndef MON_FLOWTRACKER_EXPORT_TEMPLATE_IDs
#define MON_FLOWTRACKER_EXPORT_TEMPLATE_IDs ("MON_FLOWTRACKER_EXPORT_TEMPLATE_ID")
#endif
#ifndef MON_FLOWTRACKER_FLOW_DATAs
#define MON_FLOWTRACKER_FLOW_DATAs ("MON_FLOWTRACKER_FLOW_DATA")
#endif
#ifndef MON_FLOWTRACKER_FLOW_STATICs
#define MON_FLOWTRACKER_FLOW_STATICs ("MON_FLOWTRACKER_FLOW_STATIC")
#endif
#ifndef MON_FLOWTRACKER_GROUPs
#define MON_FLOWTRACKER_GROUPs ("MON_FLOWTRACKER_GROUP")
#endif
#ifndef MON_FLOWTRACKER_GROUP_COLLECTOR_MAPs
#define MON_FLOWTRACKER_GROUP_COLLECTOR_MAPs ("MON_FLOWTRACKER_GROUP_COLLECTOR_MAP")
#endif
#ifndef MON_FLOWTRACKER_GROUP_COLLECTOR_MAP_IDs
#define MON_FLOWTRACKER_GROUP_COLLECTOR_MAP_IDs ("MON_FLOWTRACKER_GROUP_COLLECTOR_MAP_ID")
#endif
#ifndef MON_FLOWTRACKER_GROUP_IDs
#define MON_FLOWTRACKER_GROUP_IDs ("MON_FLOWTRACKER_GROUP_ID")
#endif
#ifndef MON_FLOWTRACKER_GROUP_STATUSs
#define MON_FLOWTRACKER_GROUP_STATUSs ("MON_FLOWTRACKER_GROUP_STATUS")
#endif
#ifndef MON_FLOWTRACKER_HW_LEARN_FLOW_ACTION_CONTROLs
#define MON_FLOWTRACKER_HW_LEARN_FLOW_ACTION_CONTROLs ("MON_FLOWTRACKER_HW_LEARN_FLOW_ACTION_CONTROL")
#endif
#ifndef MON_FLOWTRACKER_HW_LEARN_FLOW_ACTION_STATEs
#define MON_FLOWTRACKER_HW_LEARN_FLOW_ACTION_STATEs ("MON_FLOWTRACKER_HW_LEARN_FLOW_ACTION_STATE")
#endif
#ifndef MON_FLOWTRACKER_STATSs
#define MON_FLOWTRACKER_STATSs ("MON_FLOWTRACKER_STATS")
#endif
#ifndef MON_INBAND_TELEMETRY_CONTROLs
#define MON_INBAND_TELEMETRY_CONTROLs ("MON_INBAND_TELEMETRY_CONTROL")
#endif
#ifndef MON_INBAND_TELEMETRY_IPFIX_EXPORTs
#define MON_INBAND_TELEMETRY_IPFIX_EXPORTs ("MON_INBAND_TELEMETRY_IPFIX_EXPORT")
#endif
#ifndef MON_INBAND_TELEMETRY_STATSs
#define MON_INBAND_TELEMETRY_STATSs ("MON_INBAND_TELEMETRY_STATS")
#endif
#ifndef MON_INBAND_TELEMETRY_TM_STATS_CONTROLs
#define MON_INBAND_TELEMETRY_TM_STATS_CONTROLs ("MON_INBAND_TELEMETRY_TM_STATS_CONTROL")
#endif
#ifndef MON_ING_DROP_EVENTs
#define MON_ING_DROP_EVENTs ("MON_ING_DROP_EVENT")
#endif
#ifndef MON_ING_DROP_EVENT_IDs
#define MON_ING_DROP_EVENT_IDs ("MON_ING_DROP_EVENT_ID")
#endif
#ifndef MON_ING_TRACE_EVENTs
#define MON_ING_TRACE_EVENTs ("MON_ING_TRACE_EVENT")
#endif
#ifndef MON_ING_TRACE_EVENT_IDs
#define MON_ING_TRACE_EVENT_IDs ("MON_ING_TRACE_EVENT_ID")
#endif
#ifndef MON_TELEMETRY_CONTROLs
#define MON_TELEMETRY_CONTROLs ("MON_TELEMETRY_CONTROL")
#endif
#ifndef MON_TELEMETRY_INSTANCEs
#define MON_TELEMETRY_INSTANCEs ("MON_TELEMETRY_INSTANCE")
#endif
#ifndef MON_TELEMETRY_INSTANCE_IDs
#define MON_TELEMETRY_INSTANCE_IDs ("MON_TELEMETRY_INSTANCE_ID")
#endif
#ifndef MON_TELEMETRY_OBJECTs
#define MON_TELEMETRY_OBJECTs ("MON_TELEMETRY_OBJECT")
#endif
#ifndef MON_TELEMETRY_OBJECT_IDs
#define MON_TELEMETRY_OBJECT_IDs ("MON_TELEMETRY_OBJECT_ID")
#endif
#ifndef MOVE_DEPTHs
#define MOVE_DEPTHs ("MOVE_DEPTH")
#endif
#ifndef MPLSs
#define MPLSs ("MPLS")
#endif
#ifndef MPLS_ALERT_LABEL_EXPOSEDs
#define MPLS_ALERT_LABEL_EXPOSEDs ("MPLS_ALERT_LABEL_EXPOSED")
#endif
#ifndef MPLS_ALERT_LABEL_EXPOSED_MASKs
#define MPLS_ALERT_LABEL_EXPOSED_MASKs ("MPLS_ALERT_LABEL_EXPOSED_MASK")
#endif
#ifndef MPLS_CTRL_PKT_PROC_AUX_BOTP_PROFILEMs
#define MPLS_CTRL_PKT_PROC_AUX_BOTP_PROFILEMs ("MPLS_CTRL_PKT_PROC_AUX_BOTP_PROFILEM")
#endif
#ifndef MPLS_CTRL_PKT_PROC_BITP_PROFILEMs
#define MPLS_CTRL_PKT_PROC_BITP_PROFILEMs ("MPLS_CTRL_PKT_PROC_BITP_PROFILEM")
#endif
#ifndef MPLS_CTRL_PKT_PROC_BOTP_PROFILEMs
#define MPLS_CTRL_PKT_PROC_BOTP_PROFILEMs ("MPLS_CTRL_PKT_PROC_BOTP_PROFILEM")
#endif
#ifndef MPLS_CTRL_PKT_PROC_CTRL_PRE_SELMs
#define MPLS_CTRL_PKT_PROC_CTRL_PRE_SELMs ("MPLS_CTRL_PKT_PROC_CTRL_PRE_SELM")
#endif
#ifndef MPLS_CTRL_PKT_PROC_IP_PROTOCOL_TABLEMs
#define MPLS_CTRL_PKT_PROC_IP_PROTOCOL_TABLEMs ("MPLS_CTRL_PKT_PROC_IP_PROTOCOL_TABLEM")
#endif
#ifndef MPLS_CTRL_PKT_PROC_MPLS_CONFIGRs
#define MPLS_CTRL_PKT_PROC_MPLS_CONFIGRs ("MPLS_CTRL_PKT_PROC_MPLS_CONFIGR")
#endif
#ifndef MPLS_CTRL_PKT_PROC_TCAM_ONLYMs
#define MPLS_CTRL_PKT_PROC_TCAM_ONLYMs ("MPLS_CTRL_PKT_PROC_TCAM_ONLYM")
#endif
#ifndef MPLS_CTRL_PKT_PROC_TCAM_POLICYMs
#define MPLS_CTRL_PKT_PROC_TCAM_POLICYMs ("MPLS_CTRL_PKT_PROC_TCAM_POLICYM")
#endif
#ifndef MPLS_ECMP_LB_HASH_FLOW_BASEDs
#define MPLS_ECMP_LB_HASH_FLOW_BASEDs ("MPLS_ECMP_LB_HASH_FLOW_BASED")
#endif
#ifndef MPLS_GAL_LABEL_EXPOSED_TO_CPUs
#define MPLS_GAL_LABEL_EXPOSED_TO_CPUs ("MPLS_GAL_LABEL_EXPOSED_TO_CPU")
#endif
#ifndef MPLS_HEADERs
#define MPLS_HEADERs ("MPLS_HEADER")
#endif
#ifndef MPLS_HEADER_MASKs
#define MPLS_HEADER_MASKs ("MPLS_HEADER_MASK")
#endif
#ifndef MPLS_HVE_BOTP_PROFILEMs
#define MPLS_HVE_BOTP_PROFILEMs ("MPLS_HVE_BOTP_PROFILEM")
#endif
#ifndef MPLS_HVE_LABEL_CONTROLMs
#define MPLS_HVE_LABEL_CONTROLMs ("MPLS_HVE_LABEL_CONTROLM")
#endif
#ifndef MPLS_HVE_LABEL_GLOBAL_RANGE_0Rs
#define MPLS_HVE_LABEL_GLOBAL_RANGE_0Rs ("MPLS_HVE_LABEL_GLOBAL_RANGE_0R")
#endif
#ifndef MPLS_HVE_LABEL_GLOBAL_RANGE_1Rs
#define MPLS_HVE_LABEL_GLOBAL_RANGE_1Rs ("MPLS_HVE_LABEL_GLOBAL_RANGE_1R")
#endif
#ifndef MPLS_ILLEGAL_RESERVED_LABELs
#define MPLS_ILLEGAL_RESERVED_LABELs ("MPLS_ILLEGAL_RESERVED_LABEL")
#endif
#ifndef MPLS_ILLEGAL_RESERVED_LABEL_MASKs
#define MPLS_ILLEGAL_RESERVED_LABEL_MASKs ("MPLS_ILLEGAL_RESERVED_LABEL_MASK")
#endif
#ifndef MPLS_ILLEGAL_RESERVED_LABEL_TO_CPUs
#define MPLS_ILLEGAL_RESERVED_LABEL_TO_CPUs ("MPLS_ILLEGAL_RESERVED_LABEL_TO_CPU")
#endif
#ifndef MPLS_INVALID_ACTIONs
#define MPLS_INVALID_ACTIONs ("MPLS_INVALID_ACTION")
#endif
#ifndef MPLS_INVALID_ACTION_MASKs
#define MPLS_INVALID_ACTION_MASKs ("MPLS_INVALID_ACTION_MASK")
#endif
#ifndef MPLS_INVALID_ACTION_TO_CPUs
#define MPLS_INVALID_ACTION_TO_CPUs ("MPLS_INVALID_ACTION_TO_CPU")
#endif
#ifndef MPLS_INVALID_PAYLOADs
#define MPLS_INVALID_PAYLOADs ("MPLS_INVALID_PAYLOAD")
#endif
#ifndef MPLS_INVALID_PAYLOAD_MASKs
#define MPLS_INVALID_PAYLOAD_MASKs ("MPLS_INVALID_PAYLOAD_MASK")
#endif
#ifndef MPLS_INVALID_PAYLOAD_TO_CPUs
#define MPLS_INVALID_PAYLOAD_TO_CPUs ("MPLS_INVALID_PAYLOAD_TO_CPU")
#endif
#ifndef MPLS_LABEL_MISSs
#define MPLS_LABEL_MISSs ("MPLS_LABEL_MISS")
#endif
#ifndef MPLS_LABEL_MISS_MASKs
#define MPLS_LABEL_MISS_MASKs ("MPLS_LABEL_MISS_MASK")
#endif
#ifndef MPLS_LABEL_MISS_TO_CPUs
#define MPLS_LABEL_MISS_TO_CPUs ("MPLS_LABEL_MISS_TO_CPU")
#endif
#ifndef MPLS_LSPs
#define MPLS_LSPs ("MPLS_LSP")
#endif
#ifndef MPLS_LSP_PHPs
#define MPLS_LSP_PHPs ("MPLS_LSP_PHP")
#endif
#ifndef MPLS_MAPs
#define MPLS_MAPs ("MPLS_MAP")
#endif
#ifndef MPLS_OVERLAY_ECMP_LB_HASH_FLOW_BASEDs
#define MPLS_OVERLAY_ECMP_LB_HASH_FLOW_BASEDs ("MPLS_OVERLAY_ECMP_LB_HASH_FLOW_BASED")
#endif
#ifndef MPLS_PRE_PROC_BITP_PROFILEMs
#define MPLS_PRE_PROC_BITP_PROFILEMs ("MPLS_PRE_PROC_BITP_PROFILEM")
#endif
#ifndef MPLS_PRE_PROC_BOTP_PROFILEMs
#define MPLS_PRE_PROC_BOTP_PROFILEMs ("MPLS_PRE_PROC_BOTP_PROFILEM")
#endif
#ifndef MPLS_PRE_PROC_CMD_ENCODERs
#define MPLS_PRE_PROC_CMD_ENCODERs ("MPLS_PRE_PROC_CMD_ENCODER")
#endif
#ifndef MPLS_PRE_PROC_DEFAULT_SELECTMs
#define MPLS_PRE_PROC_DEFAULT_SELECTMs ("MPLS_PRE_PROC_DEFAULT_SELECTM")
#endif
#ifndef MPLS_PRE_PROC_EFFECTIVE_EXP_QOSMs
#define MPLS_PRE_PROC_EFFECTIVE_EXP_QOSMs ("MPLS_PRE_PROC_EFFECTIVE_EXP_QOSM")
#endif
#ifndef MPLS_PRE_PROC_EFFECTIVE_EXP_REMARKINGMs
#define MPLS_PRE_PROC_EFFECTIVE_EXP_REMARKINGMs ("MPLS_PRE_PROC_EFFECTIVE_EXP_REMARKINGM")
#endif
#ifndef MPLS_PRE_PROC_EXP_TO_ECN_DROPMs
#define MPLS_PRE_PROC_EXP_TO_ECN_DROPMs ("MPLS_PRE_PROC_EXP_TO_ECN_DROPM")
#endif
#ifndef MPLS_PRE_PROC_EXP_TO_ECN_MAPPINGMs
#define MPLS_PRE_PROC_EXP_TO_ECN_MAPPINGMs ("MPLS_PRE_PROC_EXP_TO_ECN_MAPPINGM")
#endif
#ifndef MPLS_PRE_PROC_SPECIAL_LABEL_CONTROLRs
#define MPLS_PRE_PROC_SPECIAL_LABEL_CONTROLRs ("MPLS_PRE_PROC_SPECIAL_LABEL_CONTROLR")
#endif
#ifndef MPLS_PRE_PROC_TERM_CONTROLMs
#define MPLS_PRE_PROC_TERM_CONTROLMs ("MPLS_PRE_PROC_TERM_CONTROLM")
#endif
#ifndef MPLS_PW_ACH_TO_CPUs
#define MPLS_PW_ACH_TO_CPUs ("MPLS_PW_ACH_TO_CPU")
#endif
#ifndef MPLS_RAL_LABEL_EXPOSED_TO_CPUs
#define MPLS_RAL_LABEL_EXPOSED_TO_CPUs ("MPLS_RAL_LABEL_EXPOSED_TO_CPU")
#endif
#ifndef MPLS_TP_CCs
#define MPLS_TP_CCs ("MPLS_TP_CC")
#endif
#ifndef MPLS_TP_CC_CVs
#define MPLS_TP_CC_CVs ("MPLS_TP_CC_CV")
#endif
#ifndef MPLS_TTL_CHECK_FAILs
#define MPLS_TTL_CHECK_FAILs ("MPLS_TTL_CHECK_FAIL")
#endif
#ifndef MPLS_TTL_CHECK_FAIL_MASKs
#define MPLS_TTL_CHECK_FAIL_MASKs ("MPLS_TTL_CHECK_FAIL_MASK")
#endif
#ifndef MPLS_UNKNOWN_ACH_TYPEs
#define MPLS_UNKNOWN_ACH_TYPEs ("MPLS_UNKNOWN_ACH_TYPE")
#endif
#ifndef MPLS_UNKNOWN_ACH_TYPE_MASKs
#define MPLS_UNKNOWN_ACH_TYPE_MASKs ("MPLS_UNKNOWN_ACH_TYPE_MASK")
#endif
#ifndef MPLS_UNKNOWN_ACH_TYPE_TO_CPUs
#define MPLS_UNKNOWN_ACH_TYPE_TO_CPUs ("MPLS_UNKNOWN_ACH_TYPE_TO_CPU")
#endif
#ifndef MPLS_UNKNOWN_ACH_VERSION_TO_CPUs
#define MPLS_UNKNOWN_ACH_VERSION_TO_CPUs ("MPLS_UNKNOWN_ACH_VERSION_TO_CPU")
#endif
#ifndef MTUs
#define MTUs ("MTU")
#endif
#ifndef MTU_CHECKs
#define MTU_CHECKs ("MTU_CHECK")
#endif
#ifndef MULTICASTs
#define MULTICASTs ("MULTICAST")
#endif
#ifndef MULTIPLIER_EPIPEs
#define MULTIPLIER_EPIPEs ("MULTIPLIER_EPIPE")
#endif
#ifndef MULTIPLIER_EVICTs
#define MULTIPLIER_EVICTs ("MULTIPLIER_EVICT")
#endif
#ifndef MULTIPLIER_IPIPEs
#define MULTIPLIER_IPIPEs ("MULTIPLIER_IPIPE")
#endif
#ifndef MULTIPLIER_PORTs
#define MULTIPLIER_PORTs ("MULTIPLIER_PORT")
#endif
#ifndef MULTIPLIER_SECs
#define MULTIPLIER_SECs ("MULTIPLIER_SEC")
#endif
#ifndef MULTIPLIER_TMs
#define MULTIPLIER_TMs ("MULTIPLIER_TM")
#endif
#ifndef MULTI_HOPs
#define MULTI_HOPs ("MULTI_HOP")
#endif
#ifndef MUX0_MASKs
#define MUX0_MASKs ("MUX0_MASK")
#endif
#ifndef MUX0_SELs
#define MUX0_SELs ("MUX0_SEL")
#endif
#ifndef MUX0_SIZE0_SEL_0s
#define MUX0_SIZE0_SEL_0s ("MUX0_SIZE0_SEL_0")
#endif
#ifndef MUX0_SIZE0_SEL_1s
#define MUX0_SIZE0_SEL_1s ("MUX0_SIZE0_SEL_1")
#endif
#ifndef MUX0_SIZE0_SEL_2s
#define MUX0_SIZE0_SEL_2s ("MUX0_SIZE0_SEL_2")
#endif
#ifndef MUX_ENABLEs
#define MUX_ENABLEs ("MUX_ENABLE")
#endif
#ifndef MY_MODIDs
#define MY_MODIDs ("MY_MODID")
#endif
#ifndef NEIGHBOR_SIGNALED_SESSION_DOWNs
#define NEIGHBOR_SIGNALED_SESSION_DOWNs ("NEIGHBOR_SIGNALED_SESSION_DOWN")
#endif
#ifndef NEW_FLOW_LEARNs
#define NEW_FLOW_LEARNs ("NEW_FLOW_LEARN")
#endif
#ifndef NEW_INT_ECN_CNGs
#define NEW_INT_ECN_CNGs ("NEW_INT_ECN_CNG")
#endif
#ifndef NEXT_HEADERs
#define NEXT_HEADERs ("NEXT_HEADER")
#endif
#ifndef NHOPs
#define NHOPs ("NHOP")
#endif
#ifndef NHOP_IDs
#define NHOP_IDs ("NHOP_ID")
#endif
#ifndef NHOP_MASKs
#define NHOP_MASKs ("NHOP_MASK")
#endif
#ifndef NONEs
#define NONEs ("NONE")
#endif
#ifndef NONKAY_MGMT_PKTs
#define NONKAY_MGMT_PKTs ("NONKAY_MGMT_PKT")
#endif
#ifndef NONUC_EGR_BLOCKs
#define NONUC_EGR_BLOCKs ("NONUC_EGR_BLOCK")
#endif
#ifndef NONUC_HASH_USE_DSTs
#define NONUC_HASH_USE_DSTs ("NONUC_HASH_USE_DST")
#endif
#ifndef NONUC_HASH_USE_LB_HASHs
#define NONUC_HASH_USE_LB_HASHs ("NONUC_HASH_USE_LB_HASH")
#endif
#ifndef NONUC_HASH_USE_SRCs
#define NONUC_HASH_USE_SRCs ("NONUC_HASH_USE_SRC")
#endif
#ifndef NONUC_HASH_USE_SRC_PORTs
#define NONUC_HASH_USE_SRC_PORTs ("NONUC_HASH_USE_SRC_PORT")
#endif
#ifndef NONUC_MEMBER_CNTs
#define NONUC_MEMBER_CNTs ("NONUC_MEMBER_CNT")
#endif
#ifndef NONUC_MEMBER_MODIDs
#define NONUC_MEMBER_MODIDs ("NONUC_MEMBER_MODID")
#endif
#ifndef NONUC_MEMBER_MODPORTs
#define NONUC_MEMBER_MODPORTs ("NONUC_MEMBER_MODPORT")
#endif
#ifndef NONUC_MEMBER_PORT_SYSTEMs
#define NONUC_MEMBER_PORT_SYSTEMs ("NONUC_MEMBER_PORT_SYSTEM")
#endif
#ifndef NON_IPV4_IPV6_MPLSs
#define NON_IPV4_IPV6_MPLSs ("NON_IPV4_IPV6_MPLS")
#endif
#ifndef NON_IP_ERROR_TO_CPUs
#define NON_IP_ERROR_TO_CPUs ("NON_IP_ERROR_TO_CPU")
#endif
#ifndef NON_RESPONSIVE_GREEN_DROP_MAX_THD_CELLSs
#define NON_RESPONSIVE_GREEN_DROP_MAX_THD_CELLSs ("NON_RESPONSIVE_GREEN_DROP_MAX_THD_CELLS")
#endif
#ifndef NON_RESPONSIVE_GREEN_DROP_MIN_THD_CELLSs
#define NON_RESPONSIVE_GREEN_DROP_MIN_THD_CELLSs ("NON_RESPONSIVE_GREEN_DROP_MIN_THD_CELLS")
#endif
#ifndef NON_RESPONSIVE_GREEN_DROP_PERCENTAGEs
#define NON_RESPONSIVE_GREEN_DROP_PERCENTAGEs ("NON_RESPONSIVE_GREEN_DROP_PERCENTAGE")
#endif
#ifndef NON_RESPONSIVE_RED_DROP_MAX_THD_CELLSs
#define NON_RESPONSIVE_RED_DROP_MAX_THD_CELLSs ("NON_RESPONSIVE_RED_DROP_MAX_THD_CELLS")
#endif
#ifndef NON_RESPONSIVE_RED_DROP_MIN_THD_CELLSs
#define NON_RESPONSIVE_RED_DROP_MIN_THD_CELLSs ("NON_RESPONSIVE_RED_DROP_MIN_THD_CELLS")
#endif
#ifndef NON_RESPONSIVE_RED_DROP_PERCENTAGEs
#define NON_RESPONSIVE_RED_DROP_PERCENTAGEs ("NON_RESPONSIVE_RED_DROP_PERCENTAGE")
#endif
#ifndef NON_RESPONSIVE_YELLOW_DROP_MAX_THD_CELLSs
#define NON_RESPONSIVE_YELLOW_DROP_MAX_THD_CELLSs ("NON_RESPONSIVE_YELLOW_DROP_MAX_THD_CELLS")
#endif
#ifndef NON_RESPONSIVE_YELLOW_DROP_MIN_THD_CELLSs
#define NON_RESPONSIVE_YELLOW_DROP_MIN_THD_CELLSs ("NON_RESPONSIVE_YELLOW_DROP_MIN_THD_CELLS")
#endif
#ifndef NON_RESPONSIVE_YELLOW_DROP_PERCENTAGEs
#define NON_RESPONSIVE_YELLOW_DROP_PERCENTAGEs ("NON_RESPONSIVE_YELLOW_DROP_PERCENTAGE")
#endif
#ifndef NON_VXLANs
#define NON_VXLANs ("NON_VXLAN")
#endif
#ifndef NOOPs
#define NOOPs ("NOOP")
#endif
#ifndef NOPs
#define NOPs ("NOP")
#endif
#ifndef NORMs
#define NORMs ("NORM")
#endif
#ifndef NORMALs
#define NORMALs ("NORMAL")
#endif
#ifndef NORMAL_REACH_PAM4s
#define NORMAL_REACH_PAM4s ("NORMAL_REACH_PAM4")
#endif
#ifndef NORMAL_REACH_PAM4_AUTOs
#define NORMAL_REACH_PAM4_AUTOs ("NORMAL_REACH_PAM4_AUTO")
#endif
#ifndef NOT_SUPPORTEDs
#define NOT_SUPPORTEDs ("NOT_SUPPORTED")
#endif
#ifndef NO_DIAGNOSTICs
#define NO_DIAGNOSTICs ("NO_DIAGNOSTIC")
#endif
#ifndef NO_DROP_COUNTs
#define NO_DROP_COUNTs ("NO_DROP_COUNT")
#endif
#ifndef NO_ENCAP_LOOPBACKs
#define NO_ENCAP_LOOPBACKs ("NO_ENCAP_LOOPBACK")
#endif
#ifndef NO_L4_PORT_MATCHs
#define NO_L4_PORT_MATCHs ("NO_L4_PORT_MATCH")
#endif
#ifndef NO_REFRESHs
#define NO_REFRESHs ("NO_REFRESH")
#endif
#ifndef NO_SCANs
#define NO_SCANs ("NO_SCAN")
#endif
#ifndef NS_MISC_CLK_EVENT_CTRLRs
#define NS_MISC_CLK_EVENT_CTRLRs ("NS_MISC_CLK_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_COUNTER_CONFIG_SELECTRs
#define NS_TIMESYNC_COUNTER_CONFIG_SELECTRs ("NS_TIMESYNC_COUNTER_CONFIG_SELECTR")
#endif
#ifndef NS_TIMESYNC_GPIO_0_CTRLRs
#define NS_TIMESYNC_GPIO_0_CTRLRs ("NS_TIMESYNC_GPIO_0_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_0_OUTPUT_ENABLERs
#define NS_TIMESYNC_GPIO_0_OUTPUT_ENABLERs ("NS_TIMESYNC_GPIO_0_OUTPUT_ENABLER")
#endif
#ifndef NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERRs
#define NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERRs ("NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERR")
#endif
#ifndef NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERRs
#define NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERRs ("NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERR")
#endif
#ifndef NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_1_CTRLRs
#define NS_TIMESYNC_GPIO_1_CTRLRs ("NS_TIMESYNC_GPIO_1_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_1_OUTPUT_ENABLERs
#define NS_TIMESYNC_GPIO_1_OUTPUT_ENABLERs ("NS_TIMESYNC_GPIO_1_OUTPUT_ENABLER")
#endif
#ifndef NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERRs
#define NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERRs ("NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERR")
#endif
#ifndef NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERRs
#define NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERRs ("NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERR")
#endif
#ifndef NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_2_CTRLRs
#define NS_TIMESYNC_GPIO_2_CTRLRs ("NS_TIMESYNC_GPIO_2_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_2_OUTPUT_ENABLERs
#define NS_TIMESYNC_GPIO_2_OUTPUT_ENABLERs ("NS_TIMESYNC_GPIO_2_OUTPUT_ENABLER")
#endif
#ifndef NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERRs
#define NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERRs ("NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERR")
#endif
#ifndef NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERRs
#define NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERRs ("NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERR")
#endif
#ifndef NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_3_CTRLRs
#define NS_TIMESYNC_GPIO_3_CTRLRs ("NS_TIMESYNC_GPIO_3_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_3_OUTPUT_ENABLERs
#define NS_TIMESYNC_GPIO_3_OUTPUT_ENABLERs ("NS_TIMESYNC_GPIO_3_OUTPUT_ENABLER")
#endif
#ifndef NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERRs
#define NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERRs ("NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERR")
#endif
#ifndef NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERRs
#define NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERRs ("NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERR")
#endif
#ifndef NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_4_CTRLRs
#define NS_TIMESYNC_GPIO_4_CTRLRs ("NS_TIMESYNC_GPIO_4_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_4_OUTPUT_ENABLERs
#define NS_TIMESYNC_GPIO_4_OUTPUT_ENABLERs ("NS_TIMESYNC_GPIO_4_OUTPUT_ENABLER")
#endif
#ifndef NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERRs
#define NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERRs ("NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERR")
#endif
#ifndef NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERRs
#define NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERRs ("NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERR")
#endif
#ifndef NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_5_CTRLRs
#define NS_TIMESYNC_GPIO_5_CTRLRs ("NS_TIMESYNC_GPIO_5_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_5_OUTPUT_ENABLERs
#define NS_TIMESYNC_GPIO_5_OUTPUT_ENABLERs ("NS_TIMESYNC_GPIO_5_OUTPUT_ENABLER")
#endif
#ifndef NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERRs
#define NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERRs ("NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERR")
#endif
#ifndef NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERRs
#define NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERRs ("NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERR")
#endif
#ifndef NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_CTRLRs
#define NS_TIMESYNC_GPIO_CTRLRs ("NS_TIMESYNC_GPIO_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_GPIO_OUTPUT_ENABLERs
#define NS_TIMESYNC_GPIO_OUTPUT_ENABLERs ("NS_TIMESYNC_GPIO_OUTPUT_ENABLER")
#endif
#ifndef NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERRs
#define NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERRs ("NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERR")
#endif
#ifndef NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERRs
#define NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERRs ("NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERR")
#endif
#ifndef NS_TIMESYNC_GPIO_UP_EVENT_CTRLRs
#define NS_TIMESYNC_GPIO_UP_EVENT_CTRLRs ("NS_TIMESYNC_GPIO_UP_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSRs
#define NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSRs ("NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSR")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0Rs ("NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1Rs ("NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2Rs ("NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3Rs ("NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSRs
#define NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSRs ("NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSR")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0Rs ("NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1Rs ("NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2Rs ("NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3Rs ("NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO_STATUSRs
#define NS_TIMESYNC_INPUT_TIME_FIFO_STATUSRs ("NS_TIMESYNC_INPUT_TIME_FIFO_STATUSR")
#endif
#ifndef NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLRs
#define NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLRs ("NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_TS0_ACCUMULATOR_0Rs
#define NS_TIMESYNC_TS0_ACCUMULATOR_0Rs ("NS_TIMESYNC_TS0_ACCUMULATOR_0R")
#endif
#ifndef NS_TIMESYNC_TS0_ACCUMULATOR_1Rs
#define NS_TIMESYNC_TS0_ACCUMULATOR_1Rs ("NS_TIMESYNC_TS0_ACCUMULATOR_1R")
#endif
#ifndef NS_TIMESYNC_TS0_ACCUMULATOR_2Rs
#define NS_TIMESYNC_TS0_ACCUMULATOR_2Rs ("NS_TIMESYNC_TS0_ACCUMULATOR_2R")
#endif
#ifndef NS_TIMESYNC_TS0_BS_INIT_CTRLRs
#define NS_TIMESYNC_TS0_BS_INIT_CTRLRs ("NS_TIMESYNC_TS0_BS_INIT_CTRLR")
#endif
#ifndef NS_TIMESYNC_TS0_COUNTER_ENABLERs
#define NS_TIMESYNC_TS0_COUNTER_ENABLERs ("NS_TIMESYNC_TS0_COUNTER_ENABLER")
#endif
#ifndef NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERRs
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERRs ("NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERRs
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERRs ("NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERRs
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERRs ("NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERRs
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERRs ("NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERRs
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERRs ("NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERRs
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERRs ("NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERRs
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERRs ("NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERRs
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERRs ("NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0Rs
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0Rs ("NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0R")
#endif
#ifndef NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1Rs
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1Rs ("NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1R")
#endif
#ifndef NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2Rs
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2Rs ("NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2R")
#endif
#ifndef NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSRs
#define NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSRs ("NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSRs
#define NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSRs ("NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSRs
#define NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSRs ("NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSRs
#define NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSRs ("NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS1_ACCUMULATOR_0Rs
#define NS_TIMESYNC_TS1_ACCUMULATOR_0Rs ("NS_TIMESYNC_TS1_ACCUMULATOR_0R")
#endif
#ifndef NS_TIMESYNC_TS1_ACCUMULATOR_1Rs
#define NS_TIMESYNC_TS1_ACCUMULATOR_1Rs ("NS_TIMESYNC_TS1_ACCUMULATOR_1R")
#endif
#ifndef NS_TIMESYNC_TS1_ACCUMULATOR_2Rs
#define NS_TIMESYNC_TS1_ACCUMULATOR_2Rs ("NS_TIMESYNC_TS1_ACCUMULATOR_2R")
#endif
#ifndef NS_TIMESYNC_TS1_BS_INIT_CTRLRs
#define NS_TIMESYNC_TS1_BS_INIT_CTRLRs ("NS_TIMESYNC_TS1_BS_INIT_CTRLR")
#endif
#ifndef NS_TIMESYNC_TS1_COUNTER_ENABLERs
#define NS_TIMESYNC_TS1_COUNTER_ENABLERs ("NS_TIMESYNC_TS1_COUNTER_ENABLER")
#endif
#ifndef NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERRs
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERRs ("NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERRs
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERRs ("NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERRs
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERRs ("NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERRs
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERRs ("NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERRs
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERRs ("NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERRs
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERRs ("NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERRs
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERRs ("NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERRs
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERRs ("NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0Rs
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0Rs ("NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0R")
#endif
#ifndef NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1Rs
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1Rs ("NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1R")
#endif
#ifndef NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2Rs
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2Rs ("NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2R")
#endif
#ifndef NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSRs
#define NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSRs ("NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSRs
#define NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSRs ("NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSRs
#define NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSRs ("NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSRs
#define NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSRs ("NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS_ACCUMULATOR_0Rs
#define NS_TIMESYNC_TS_ACCUMULATOR_0Rs ("NS_TIMESYNC_TS_ACCUMULATOR_0R")
#endif
#ifndef NS_TIMESYNC_TS_ACCUMULATOR_1Rs
#define NS_TIMESYNC_TS_ACCUMULATOR_1Rs ("NS_TIMESYNC_TS_ACCUMULATOR_1R")
#endif
#ifndef NS_TIMESYNC_TS_ACCUMULATOR_2Rs
#define NS_TIMESYNC_TS_ACCUMULATOR_2Rs ("NS_TIMESYNC_TS_ACCUMULATOR_2R")
#endif
#ifndef NS_TIMESYNC_TS_BS_INIT_CTRLRs
#define NS_TIMESYNC_TS_BS_INIT_CTRLRs ("NS_TIMESYNC_TS_BS_INIT_CTRLR")
#endif
#ifndef NS_TIMESYNC_TS_COUNTER_ENABLERs
#define NS_TIMESYNC_TS_COUNTER_ENABLERs ("NS_TIMESYNC_TS_COUNTER_ENABLER")
#endif
#ifndef NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERRs
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERRs ("NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERRs
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERRs ("NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS_EVENT_FWD_CFGRs
#define NS_TIMESYNC_TS_EVENT_FWD_CFGRs ("NS_TIMESYNC_TS_EVENT_FWD_CFGR")
#endif
#ifndef NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERRs
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERRs ("NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERRs
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERRs ("NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERRs
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERRs ("NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERRs
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERRs ("NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERRs
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERRs ("NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERRs
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERRs ("NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS_INIT_ACCUMULATOR_0Rs
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_0Rs ("NS_TIMESYNC_TS_INIT_ACCUMULATOR_0R")
#endif
#ifndef NS_TIMESYNC_TS_INIT_ACCUMULATOR_1Rs
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_1Rs ("NS_TIMESYNC_TS_INIT_ACCUMULATOR_1R")
#endif
#ifndef NS_TIMESYNC_TS_INIT_ACCUMULATOR_2Rs
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_2Rs ("NS_TIMESYNC_TS_INIT_ACCUMULATOR_2R")
#endif
#ifndef NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSRs
#define NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSRs ("NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSRs
#define NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSRs ("NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSRs
#define NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSRs ("NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSRs
#define NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSRs ("NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSR")
#endif
#ifndef NS_TS_CAPTURE_DLY_EVENT_CTRLRs
#define NS_TS_CAPTURE_DLY_EVENT_CTRLRs ("NS_TS_CAPTURE_DLY_EVENT_CTRLR")
#endif
#ifndef NS_TS_CAPTURE_DLY_LUT_CTRLRs
#define NS_TS_CAPTURE_DLY_LUT_CTRLRs ("NS_TS_CAPTURE_DLY_LUT_CTRLR")
#endif
#ifndef NS_TS_CAPTURE_DLY_STAT0Rs
#define NS_TS_CAPTURE_DLY_STAT0Rs ("NS_TS_CAPTURE_DLY_STAT0R")
#endif
#ifndef NS_TS_CAPTURE_DLY_STAT1Rs
#define NS_TS_CAPTURE_DLY_STAT1Rs ("NS_TS_CAPTURE_DLY_STAT1R")
#endif
#ifndef NS_TS_CAPTURE_STATUSRs
#define NS_TS_CAPTURE_STATUSRs ("NS_TS_CAPTURE_STATUSR")
#endif
#ifndef NS_TS_COUNTER_UPDATE_PTP_LOWERRs
#define NS_TS_COUNTER_UPDATE_PTP_LOWERRs ("NS_TS_COUNTER_UPDATE_PTP_LOWERR")
#endif
#ifndef NS_TS_COUNTER_UPDATE_PTP_UPPERRs
#define NS_TS_COUNTER_UPDATE_PTP_UPPERRs ("NS_TS_COUNTER_UPDATE_PTP_UPPERR")
#endif
#ifndef NS_TS_CPU_FIFO1_ECC_CONTROLRs
#define NS_TS_CPU_FIFO1_ECC_CONTROLRs ("NS_TS_CPU_FIFO1_ECC_CONTROLR")
#endif
#ifndef NS_TS_CPU_FIFO1_ECC_STATUSRs
#define NS_TS_CPU_FIFO1_ECC_STATUSRs ("NS_TS_CPU_FIFO1_ECC_STATUSR")
#endif
#ifndef NS_TS_CPU_FIFO1_TM_CONTROLRs
#define NS_TS_CPU_FIFO1_TM_CONTROLRs ("NS_TS_CPU_FIFO1_TM_CONTROLR")
#endif
#ifndef NS_TS_CPU_FIFO2_ECC_CONTROLRs
#define NS_TS_CPU_FIFO2_ECC_CONTROLRs ("NS_TS_CPU_FIFO2_ECC_CONTROLR")
#endif
#ifndef NS_TS_CPU_FIFO2_ECC_STATUSRs
#define NS_TS_CPU_FIFO2_ECC_STATUSRs ("NS_TS_CPU_FIFO2_ECC_STATUSR")
#endif
#ifndef NS_TS_CPU_FIFO2_TM_CONTROLRs
#define NS_TS_CPU_FIFO2_TM_CONTROLRs ("NS_TS_CPU_FIFO2_TM_CONTROLR")
#endif
#ifndef NS_TS_CPU_FIFO_ECC_CONTROLRs
#define NS_TS_CPU_FIFO_ECC_CONTROLRs ("NS_TS_CPU_FIFO_ECC_CONTROLR")
#endif
#ifndef NS_TS_CPU_FIFO_ECC_STATUSRs
#define NS_TS_CPU_FIFO_ECC_STATUSRs ("NS_TS_CPU_FIFO_ECC_STATUSR")
#endif
#ifndef NS_TS_CPU_FIFO_TM_CONTROLRs
#define NS_TS_CPU_FIFO_TM_CONTROLRs ("NS_TS_CPU_FIFO_TM_CONTROLR")
#endif
#ifndef NS_TS_INT_ENABLERs
#define NS_TS_INT_ENABLERs ("NS_TS_INT_ENABLER")
#endif
#ifndef NS_TS_INT_GEN_CTRLRs
#define NS_TS_INT_GEN_CTRLRs ("NS_TS_INT_GEN_CTRLR")
#endif
#ifndef NS_TS_INT_GEN_INTERVALRs
#define NS_TS_INT_GEN_INTERVALRs ("NS_TS_INT_GEN_INTERVALR")
#endif
#ifndef NS_TS_INT_GEN_OFFSET_LOWERRs
#define NS_TS_INT_GEN_OFFSET_LOWERRs ("NS_TS_INT_GEN_OFFSET_LOWERR")
#endif
#ifndef NS_TS_INT_GEN_OFFSET_UPPERRs
#define NS_TS_INT_GEN_OFFSET_UPPERRs ("NS_TS_INT_GEN_OFFSET_UPPERR")
#endif
#ifndef NS_TS_INT_STATUSRs
#define NS_TS_INT_STATUSRs ("NS_TS_INT_STATUSR")
#endif
#ifndef NTPs
#define NTPs ("NTP")
#endif
#ifndef NTP_MODEs
#define NTP_MODEs ("NTP_MODE")
#endif
#ifndef NTP_TCs
#define NTP_TCs ("NTP_TC")
#endif
#ifndef NUM_ABILITIESs
#define NUM_ABILITIESs ("NUM_ABILITIES")
#endif
#ifndef NUM_ACTIONSs
#define NUM_ACTIONSs ("NUM_ACTIONS")
#endif
#ifndef NUM_AGGRs
#define NUM_AGGRs ("NUM_AGGR")
#endif
#ifndef NUM_AGG_LIST_MEMBERs
#define NUM_AGG_LIST_MEMBERs ("NUM_AGG_LIST_MEMBER")
#endif
#ifndef NUM_ATTRIBUTESs
#define NUM_ATTRIBUTESs ("NUM_ATTRIBUTES")
#endif
#ifndef NUM_AUTH_IDS_EXCEED_MAXs
#define NUM_AUTH_IDS_EXCEED_MAXs ("NUM_AUTH_IDS_EXCEED_MAX")
#endif
#ifndef NUM_BANKSs
#define NUM_BANKSs ("NUM_BANKS")
#endif
#ifndef NUM_BASE_BUCKETSs
#define NUM_BASE_BUCKETSs ("NUM_BASE_BUCKETS")
#endif
#ifndef NUM_BASE_ENTRIESs
#define NUM_BASE_ENTRIESs ("NUM_BASE_ENTRIES")
#endif
#ifndef NUM_BUFFER_POOLs
#define NUM_BUFFER_POOLs ("NUM_BUFFER_POOL")
#endif
#ifndef NUM_CELLSs
#define NUM_CELLSs ("NUM_CELLS")
#endif
#ifndef NUM_CONTAINER_1_BYTEs
#define NUM_CONTAINER_1_BYTEs ("NUM_CONTAINER_1_BYTE")
#endif
#ifndef NUM_CONTAINER_2_BYTEs
#define NUM_CONTAINER_2_BYTEs ("NUM_CONTAINER_2_BYTE")
#endif
#ifndef NUM_CONTAINER_4_BYTEs
#define NUM_CONTAINER_4_BYTEs ("NUM_CONTAINER_4_BYTE")
#endif
#ifndef NUM_CPU_Qs
#define NUM_CPU_Qs ("NUM_CPU_Q")
#endif
#ifndef NUM_DB_0_LEVELSs
#define NUM_DB_0_LEVELSs ("NUM_DB_0_LEVELS")
#endif
#ifndef NUM_DB_1_LEVELSs
#define NUM_DB_1_LEVELSs ("NUM_DB_1_LEVELS")
#endif
#ifndef NUM_DB_2_LEVELSs
#define NUM_DB_2_LEVELSs ("NUM_DB_2_LEVELS")
#endif
#ifndef NUM_DB_3_LEVELSs
#define NUM_DB_3_LEVELSs ("NUM_DB_3_LEVELS")
#endif
#ifndef NUM_ENDPOINTS_EXCEED_MAXs
#define NUM_ENDPOINTS_EXCEED_MAXs ("NUM_ENDPOINTS_EXCEED_MAX")
#endif
#ifndef NUM_ENTRIESs
#define NUM_ENTRIESs ("NUM_ENTRIES")
#endif
#ifndef NUM_EXPORT_ELEMENTSs
#define NUM_EXPORT_ELEMENTSs ("NUM_EXPORT_ELEMENTS")
#endif
#ifndef NUM_EXPORT_TRIGGERSs
#define NUM_EXPORT_TRIGGERSs ("NUM_EXPORT_TRIGGERS")
#endif
#ifndef NUM_FIELDSs
#define NUM_FIELDSs ("NUM_FIELDS")
#endif
#ifndef NUM_FIXED_BANKSs
#define NUM_FIXED_BANKSs ("NUM_FIXED_BANKS")
#endif
#ifndef NUM_FLOWS_AGEDs
#define NUM_FLOWS_AGEDs ("NUM_FLOWS_AGED")
#endif
#ifndef NUM_FLOWS_ELEPHANTs
#define NUM_FLOWS_ELEPHANTs ("NUM_FLOWS_ELEPHANT")
#endif
#ifndef NUM_FLOWS_EXPORTEDs
#define NUM_FLOWS_EXPORTEDs ("NUM_FLOWS_EXPORTED")
#endif
#ifndef NUM_FLOWS_LEARNTs
#define NUM_FLOWS_LEARNTs ("NUM_FLOWS_LEARNT")
#endif
#ifndef NUM_GRANULARITYs
#define NUM_GRANULARITYs ("NUM_GRANULARITY")
#endif
#ifndef NUM_GROUPs
#define NUM_GROUPs ("NUM_GROUP")
#endif
#ifndef NUM_KEYSs
#define NUM_KEYSs ("NUM_KEYS")
#endif
#ifndef NUM_LABELSs
#define NUM_LABELSs ("NUM_LABELS")
#endif
#ifndef NUM_LANESs
#define NUM_LANESs ("NUM_LANES")
#endif
#ifndef NUM_LOOKUP0_LTs
#define NUM_LOOKUP0_LTs ("NUM_LOOKUP0_LT")
#endif
#ifndef NUM_LOOKUP1_LTs
#define NUM_LOOKUP1_LTs ("NUM_LOOKUP1_LT")
#endif
#ifndef NUM_MC_Qs
#define NUM_MC_Qs ("NUM_MC_Q")
#endif
#ifndef NUM_MC_Q_0s
#define NUM_MC_Q_0s ("NUM_MC_Q_0")
#endif
#ifndef NUM_MC_Q_2s
#define NUM_MC_Q_2s ("NUM_MC_Q_2")
#endif
#ifndef NUM_MC_Q_4s
#define NUM_MC_Q_4s ("NUM_MC_Q_4")
#endif
#ifndef NUM_MC_Q_6s
#define NUM_MC_Q_6s ("NUM_MC_Q_6")
#endif
#ifndef NUM_MC_REPL_RESOURCE_FREEs
#define NUM_MC_REPL_RESOURCE_FREEs ("NUM_MC_REPL_RESOURCE_FREE")
#endif
#ifndef NUM_METERSs
#define NUM_METERSs ("NUM_METERS")
#endif
#ifndef NUM_METERS_IN_USEs
#define NUM_METERS_IN_USEs ("NUM_METERS_IN_USE")
#endif
#ifndef NUM_METERS_PER_PIPEs
#define NUM_METERS_PER_PIPEs ("NUM_METERS_PER_PIPE")
#endif
#ifndef NUM_METERS_PER_POOLs
#define NUM_METERS_PER_POOLs ("NUM_METERS_PER_POOL")
#endif
#ifndef NUM_METER_POOLSs
#define NUM_METER_POOLSs ("NUM_METER_POOLS")
#endif
#ifndef NUM_MODEs
#define NUM_MODEs ("NUM_MODE")
#endif
#ifndef NUM_NHOP_DENSE_MODEs
#define NUM_NHOP_DENSE_MODEs ("NUM_NHOP_DENSE_MODE")
#endif
#ifndef NUM_NHOP_SPARSE_MODEs
#define NUM_NHOP_SPARSE_MODEs ("NUM_NHOP_SPARSE_MODE")
#endif
#ifndef NUM_OBJECTSs
#define NUM_OBJECTSs ("NUM_OBJECTS")
#endif
#ifndef NUM_PACKETS_EXPORTEDs
#define NUM_PACKETS_EXPORTEDs ("NUM_PACKETS_EXPORTED")
#endif
#ifndef NUM_PATHSs
#define NUM_PATHSs ("NUM_PATHS")
#endif
#ifndef NUM_PDD_TYPEs
#define NUM_PDD_TYPEs ("NUM_PDD_TYPE")
#endif
#ifndef NUM_PERIODs
#define NUM_PERIODs ("NUM_PERIOD")
#endif
#ifndef NUM_PIPEs
#define NUM_PIPEs ("NUM_PIPE")
#endif
#ifndef NUM_PLLs
#define NUM_PLLs ("NUM_PLL")
#endif
#ifndef NUM_POOLSs
#define NUM_POOLSs ("NUM_POOLS")
#endif
#ifndef NUM_PORTSs
#define NUM_PORTSs ("NUM_PORTS")
#endif
#ifndef NUM_PORT_LIST_ENTRIESs
#define NUM_PORT_LIST_ENTRIESs ("NUM_PORT_LIST_ENTRIES")
#endif
#ifndef NUM_PORT_PRI_GRPs
#define NUM_PORT_PRI_GRPs ("NUM_PORT_PRI_GRP")
#endif
#ifndef NUM_PROMOTION_FILTERSs
#define NUM_PROMOTION_FILTERSs ("NUM_PROMOTION_FILTERS")
#endif
#ifndef NUM_Qs
#define NUM_Qs ("NUM_Q")
#endif
#ifndef NUM_RECORDSs
#define NUM_RECORDSs ("NUM_RECORDS")
#endif
#ifndef NUM_REPL_RESOURCE_IN_USEs
#define NUM_REPL_RESOURCE_IN_USEs ("NUM_REPL_RESOURCE_IN_USE")
#endif
#ifndef NUM_RESOURCE_INFOs
#define NUM_RESOURCE_INFOs ("NUM_RESOURCE_INFO")
#endif
#ifndef NUM_SERVICE_POOLs
#define NUM_SERVICE_POOLs ("NUM_SERVICE_POOL")
#endif
#ifndef NUM_TM_MC_Qs
#define NUM_TM_MC_Qs ("NUM_TM_MC_Q")
#endif
#ifndef NUM_TM_UC_Qs
#define NUM_TM_UC_Qs ("NUM_TM_UC_Q")
#endif
#ifndef NUM_TRACKING_PARAMETERSs
#define NUM_TRACKING_PARAMETERSs ("NUM_TRACKING_PARAMETERS")
#endif
#ifndef NUM_UC_Qs
#define NUM_UC_Qs ("NUM_UC_Q")
#endif
#ifndef NUM_VALID_AN_PROFILESs
#define NUM_VALID_AN_PROFILESs ("NUM_VALID_AN_PROFILES")
#endif
#ifndef NUM_VLAN_OTHERSs
#define NUM_VLAN_OTHERSs ("NUM_VLAN_OTHERS")
#endif
#ifndef NUM_VLAN_TAG_1s
#define NUM_VLAN_TAG_1s ("NUM_VLAN_TAG_1")
#endif
#ifndef NUM_VLAN_TAG_2s
#define NUM_VLAN_TAG_2s ("NUM_VLAN_TAG_2")
#endif
#ifndef NUM_VLAN_TAG_3s
#define NUM_VLAN_TAG_3s ("NUM_VLAN_TAG_3")
#endif
#ifndef NUM_VLAN_TAG_4s
#define NUM_VLAN_TAG_4s ("NUM_VLAN_TAG_4")
#endif
#ifndef OAM_BFD_AUTH_SHA1s
#define OAM_BFD_AUTH_SHA1s ("OAM_BFD_AUTH_SHA1")
#endif
#ifndef OAM_BFD_AUTH_SHA1_IDs
#define OAM_BFD_AUTH_SHA1_IDs ("OAM_BFD_AUTH_SHA1_ID")
#endif
#ifndef OAM_BFD_AUTH_SIMPLE_PASSWORDs
#define OAM_BFD_AUTH_SIMPLE_PASSWORDs ("OAM_BFD_AUTH_SIMPLE_PASSWORD")
#endif
#ifndef OAM_BFD_AUTH_SIMPLE_PASSWORD_IDs
#define OAM_BFD_AUTH_SIMPLE_PASSWORD_IDs ("OAM_BFD_AUTH_SIMPLE_PASSWORD_ID")
#endif
#ifndef OAM_BFD_CONTROLs
#define OAM_BFD_CONTROLs ("OAM_BFD_CONTROL")
#endif
#ifndef OAM_BFD_EVENTs
#define OAM_BFD_EVENTs ("OAM_BFD_EVENT")
#endif
#ifndef OAM_BFD_EVENT_CONTROLs
#define OAM_BFD_EVENT_CONTROLs ("OAM_BFD_EVENT_CONTROL")
#endif
#ifndef OAM_BFD_EVENT_IDs
#define OAM_BFD_EVENT_IDs ("OAM_BFD_EVENT_ID")
#endif
#ifndef OAM_BFD_EVENT_STATUSs
#define OAM_BFD_EVENT_STATUSs ("OAM_BFD_EVENT_STATUS")
#endif
#ifndef OAM_BFD_IPV4_ENDPOINTs
#define OAM_BFD_IPV4_ENDPOINTs ("OAM_BFD_IPV4_ENDPOINT")
#endif
#ifndef OAM_BFD_IPV4_ENDPOINT_IDs
#define OAM_BFD_IPV4_ENDPOINT_IDs ("OAM_BFD_IPV4_ENDPOINT_ID")
#endif
#ifndef OAM_BFD_IPV4_ENDPOINT_STATSs
#define OAM_BFD_IPV4_ENDPOINT_STATSs ("OAM_BFD_IPV4_ENDPOINT_STATS")
#endif
#ifndef OAM_BFD_IPV4_ENDPOINT_STATUSs
#define OAM_BFD_IPV4_ENDPOINT_STATUSs ("OAM_BFD_IPV4_ENDPOINT_STATUS")
#endif
#ifndef OAM_BFD_IPV6_ENDPOINTs
#define OAM_BFD_IPV6_ENDPOINTs ("OAM_BFD_IPV6_ENDPOINT")
#endif
#ifndef OAM_BFD_IPV6_ENDPOINT_IDs
#define OAM_BFD_IPV6_ENDPOINT_IDs ("OAM_BFD_IPV6_ENDPOINT_ID")
#endif
#ifndef OAM_BFD_IPV6_ENDPOINT_STATSs
#define OAM_BFD_IPV6_ENDPOINT_STATSs ("OAM_BFD_IPV6_ENDPOINT_STATS")
#endif
#ifndef OAM_BFD_IPV6_ENDPOINT_STATUSs
#define OAM_BFD_IPV6_ENDPOINT_STATUSs ("OAM_BFD_IPV6_ENDPOINT_STATUS")
#endif
#ifndef OAM_BFD_STATSs
#define OAM_BFD_STATSs ("OAM_BFD_STATS")
#endif
#ifndef OAM_BFD_TNL_IPV4_ENDPOINTs
#define OAM_BFD_TNL_IPV4_ENDPOINTs ("OAM_BFD_TNL_IPV4_ENDPOINT")
#endif
#ifndef OAM_BFD_TNL_IPV4_ENDPOINT_IDs
#define OAM_BFD_TNL_IPV4_ENDPOINT_IDs ("OAM_BFD_TNL_IPV4_ENDPOINT_ID")
#endif
#ifndef OAM_BFD_TNL_IPV4_ENDPOINT_STATSs
#define OAM_BFD_TNL_IPV4_ENDPOINT_STATSs ("OAM_BFD_TNL_IPV4_ENDPOINT_STATS")
#endif
#ifndef OAM_BFD_TNL_IPV4_ENDPOINT_STATUSs
#define OAM_BFD_TNL_IPV4_ENDPOINT_STATUSs ("OAM_BFD_TNL_IPV4_ENDPOINT_STATUS")
#endif
#ifndef OAM_BFD_TNL_IPV6_ENDPOINTs
#define OAM_BFD_TNL_IPV6_ENDPOINTs ("OAM_BFD_TNL_IPV6_ENDPOINT")
#endif
#ifndef OAM_BFD_TNL_IPV6_ENDPOINT_IDs
#define OAM_BFD_TNL_IPV6_ENDPOINT_IDs ("OAM_BFD_TNL_IPV6_ENDPOINT_ID")
#endif
#ifndef OAM_BFD_TNL_IPV6_ENDPOINT_STATSs
#define OAM_BFD_TNL_IPV6_ENDPOINT_STATSs ("OAM_BFD_TNL_IPV6_ENDPOINT_STATS")
#endif
#ifndef OAM_BFD_TNL_IPV6_ENDPOINT_STATUSs
#define OAM_BFD_TNL_IPV6_ENDPOINT_STATUSs ("OAM_BFD_TNL_IPV6_ENDPOINT_STATUS")
#endif
#ifndef OAM_BFD_TNL_MPLS_ENDPOINTs
#define OAM_BFD_TNL_MPLS_ENDPOINTs ("OAM_BFD_TNL_MPLS_ENDPOINT")
#endif
#ifndef OAM_BFD_TNL_MPLS_ENDPOINT_IDs
#define OAM_BFD_TNL_MPLS_ENDPOINT_IDs ("OAM_BFD_TNL_MPLS_ENDPOINT_ID")
#endif
#ifndef OAM_BFD_TNL_MPLS_ENDPOINT_STATSs
#define OAM_BFD_TNL_MPLS_ENDPOINT_STATSs ("OAM_BFD_TNL_MPLS_ENDPOINT_STATS")
#endif
#ifndef OAM_BFD_TNL_MPLS_ENDPOINT_STATUSs
#define OAM_BFD_TNL_MPLS_ENDPOINT_STATUSs ("OAM_BFD_TNL_MPLS_ENDPOINT_STATUS")
#endif
#ifndef OBJECT_ENTRY_ERRORs
#define OBJECT_ENTRY_ERRORs ("OBJECT_ENTRY_ERROR")
#endif
#ifndef OBJ_1s
#define OBJ_1s ("OBJ_1")
#endif
#ifndef OBJ_2s
#define OBJ_2s ("OBJ_2")
#endif
#ifndef OBJ_3s
#define OBJ_3s ("OBJ_3")
#endif
#ifndef OBJ_SELECTs
#define OBJ_SELECTs ("OBJ_SELECT")
#endif
#ifndef OBM_HEADER_TYPE_ETHERNETs
#define OBM_HEADER_TYPE_ETHERNETs ("OBM_HEADER_TYPE_ETHERNET")
#endif
#ifndef OBM_HEADER_TYPE_GENERIC_STACKING_HEADERs
#define OBM_HEADER_TYPE_GENERIC_STACKING_HEADERs ("OBM_HEADER_TYPE_GENERIC_STACKING_HEADER")
#endif
#ifndef OBM_TC_ALLs
#define OBM_TC_ALLs ("OBM_TC_ALL")
#endif
#ifndef OBM_TC_LOSSLESS0s
#define OBM_TC_LOSSLESS0s ("OBM_TC_LOSSLESS0")
#endif
#ifndef OBM_TC_LOSSLESS1s
#define OBM_TC_LOSSLESS1s ("OBM_TC_LOSSLESS1")
#endif
#ifndef OBM_TC_LOSSYs
#define OBM_TC_LOSSYs ("OBM_TC_LOSSY")
#endif
#ifndef OBM_TC_LOSSY_HIGHs
#define OBM_TC_LOSSY_HIGHs ("OBM_TC_LOSSY_HIGH")
#endif
#ifndef OBM_TC_LOSSY_LOWs
#define OBM_TC_LOSSY_LOWs ("OBM_TC_LOSSY_LOW")
#endif
#ifndef OBSERVATION_DOMAINs
#define OBSERVATION_DOMAINs ("OBSERVATION_DOMAIN")
#endif
#ifndef OBSERVATION_TIMESTAMPs
#define OBSERVATION_TIMESTAMPs ("OBSERVATION_TIMESTAMP")
#endif
#ifndef OFFs
#define OFFs ("OFF")
#endif
#ifndef OFFSETs
#define OFFSETs ("OFFSET")
#endif
#ifndef ONE_STEP_TIMESTAMPs
#define ONE_STEP_TIMESTAMPs ("ONE_STEP_TIMESTAMP")
#endif
#ifndef OOBFC_MERGE_MC_Q_POOL_STATEs
#define OOBFC_MERGE_MC_Q_POOL_STATEs ("OOBFC_MERGE_MC_Q_POOL_STATE")
#endif
#ifndef OOBFC_MERGE_UC_Q_POOL_STATEs
#define OOBFC_MERGE_UC_Q_POOL_STATEs ("OOBFC_MERGE_UC_Q_POOL_STATE")
#endif
#ifndef OOB_BIT_OFFSETs
#define OOB_BIT_OFFSETs ("OOB_BIT_OFFSET")
#endif
#ifndef OOB_PORTs
#define OOB_PORTs ("OOB_PORT")
#endif
#ifndef OPAQUE_CMD0s
#define OPAQUE_CMD0s ("OPAQUE_CMD0")
#endif
#ifndef OPAQUE_CMD1s
#define OPAQUE_CMD1s ("OPAQUE_CMD1")
#endif
#ifndef OPAQUE_CMD2s
#define OPAQUE_CMD2s ("OPAQUE_CMD2")
#endif
#ifndef OPAQUE_CMD3s
#define OPAQUE_CMD3s ("OPAQUE_CMD3")
#endif
#ifndef OPAQUE_CMD4s
#define OPAQUE_CMD4s ("OPAQUE_CMD4")
#endif
#ifndef OPAQUE_OBJ0s
#define OPAQUE_OBJ0s ("OPAQUE_OBJ0")
#endif
#ifndef OPAQUE_OBJ1s
#define OPAQUE_OBJ1s ("OPAQUE_OBJ1")
#endif
#ifndef OPCODEs
#define OPCODEs ("OPCODE")
#endif
#ifndef OPERATING_MODEs
#define OPERATING_MODEs ("OPERATING_MODE")
#endif
#ifndef OPERATIONAL_STATEs
#define OPERATIONAL_STATEs ("OPERATIONAL_STATE")
#endif
#ifndef OPERATIONAL_STATE_OKs
#define OPERATIONAL_STATE_OKs ("OPERATIONAL_STATE_OK")
#endif
#ifndef OPERATIONAL_STATUSs
#define OPERATIONAL_STATUSs ("OPERATIONAL_STATUS")
#endif
#ifndef ORs
#define ORs ("OR")
#endif
#ifndef ORIGINAL_VALUEs
#define ORIGINAL_VALUEs ("ORIGINAL_VALUE")
#endif
#ifndef OUTER_IP_PAYLOAD_MAX_CHECKs
#define OUTER_IP_PAYLOAD_MAX_CHECKs ("OUTER_IP_PAYLOAD_MAX_CHECK")
#endif
#ifndef OUTER_IP_PAYLOAD_MAX_SIZEs
#define OUTER_IP_PAYLOAD_MAX_SIZEs ("OUTER_IP_PAYLOAD_MAX_SIZE")
#endif
#ifndef OUTER_IP_PAYLOAD_MIN_CHECKs
#define OUTER_IP_PAYLOAD_MIN_CHECKs ("OUTER_IP_PAYLOAD_MIN_CHECK")
#endif
#ifndef OUTER_IP_PAYLOAD_MIN_SIZEs
#define OUTER_IP_PAYLOAD_MIN_SIZEs ("OUTER_IP_PAYLOAD_MIN_SIZE")
#endif
#ifndef OUTER_TPIDs
#define OUTER_TPIDs ("OUTER_TPID")
#endif
#ifndef OUTER_TPID_VERIFYs
#define OUTER_TPID_VERIFYs ("OUTER_TPID_VERIFY")
#endif
#ifndef OUTER_VLANs
#define OUTER_VLANs ("OUTER_VLAN")
#endif
#ifndef OVERLAY_LB_HASH_FLOW_BASEDs
#define OVERLAY_LB_HASH_FLOW_BASEDs ("OVERLAY_LB_HASH_FLOW_BASED")
#endif
#ifndef OVERLAY_LB_HASH_FLOW_BASED_L2s
#define OVERLAY_LB_HASH_FLOW_BASED_L2s ("OVERLAY_LB_HASH_FLOW_BASED_L2")
#endif
#ifndef OVERLAY_LB_HASH_FLOW_BASED_MEMBER_WEIGHTs
#define OVERLAY_LB_HASH_FLOW_BASED_MEMBER_WEIGHTs ("OVERLAY_LB_HASH_FLOW_BASED_MEMBER_WEIGHT")
#endif
#ifndef OVERLAY_LB_HASH_FLOW_BASED_RHs
#define OVERLAY_LB_HASH_FLOW_BASED_RHs ("OVERLAY_LB_HASH_FLOW_BASED_RH")
#endif
#ifndef OVERRIDEs
#define OVERRIDEs ("OVERRIDE")
#endif
#ifndef OVERRIDE_CLK_VALIDs
#define OVERRIDE_CLK_VALIDs ("OVERRIDE_CLK_VALID")
#endif
#ifndef OVERRIDE_CLK_VALID_OPERs
#define OVERRIDE_CLK_VALID_OPERs ("OVERRIDE_CLK_VALID_OPER")
#endif
#ifndef OVERRIDE_LINK_STATEs
#define OVERRIDE_LINK_STATEs ("OVERRIDE_LINK_STATE")
#endif
#ifndef OVERRIDE_OPERs
#define OVERRIDE_OPERs ("OVERRIDE_OPER")
#endif
#ifndef OVERSIZE_PKTs
#define OVERSIZE_PKTs ("OVERSIZE_PKT")
#endif
#ifndef PACKET_CNGs
#define PACKET_CNGs ("PACKET_CNG")
#endif
#ifndef PACKET_HEADERs
#define PACKET_HEADERs ("PACKET_HEADER")
#endif
#ifndef PACKET_LEN_INDICATORs
#define PACKET_LEN_INDICATORs ("PACKET_LEN_INDICATOR")
#endif
#ifndef PACKET_MODEs
#define PACKET_MODEs ("PACKET_MODE")
#endif
#ifndef PACKET_SPRAYs
#define PACKET_SPRAYs ("PACKET_SPRAY")
#endif
#ifndef PAIRED_DEVICE_EM_BANK_IDs
#define PAIRED_DEVICE_EM_BANK_IDs ("PAIRED_DEVICE_EM_BANK_ID")
#endif
#ifndef PAM4_TX_PATTERNs
#define PAM4_TX_PATTERNs ("PAM4_TX_PATTERN")
#endif
#ifndef PAM4_TX_PATTERN_AUTOs
#define PAM4_TX_PATTERN_AUTOs ("PAM4_TX_PATTERN_AUTO")
#endif
#ifndef PAM4_TX_PRECODERs
#define PAM4_TX_PRECODERs ("PAM4_TX_PRECODER")
#endif
#ifndef PAM4_TX_PRECODER_AUTOs
#define PAM4_TX_PRECODER_AUTOs ("PAM4_TX_PRECODER_AUTO")
#endif
#ifndef PARENT_TM_SCHEDULER_SHAPER_CPU_NODE_IDs
#define PARENT_TM_SCHEDULER_SHAPER_CPU_NODE_IDs ("PARENT_TM_SCHEDULER_SHAPER_CPU_NODE_ID")
#endif
#ifndef PARITY_ERRORs
#define PARITY_ERRORs ("PARITY_ERROR")
#endif
#ifndef PARITY_ERROR_MASKs
#define PARITY_ERROR_MASKs ("PARITY_ERROR_MASK")
#endif
#ifndef PARITY_ERROR_TO_CPUs
#define PARITY_ERROR_TO_CPUs ("PARITY_ERROR_TO_CPU")
#endif
#ifndef PARITY_ERR_CTR_CNTs
#define PARITY_ERR_CTR_CNTs ("PARITY_ERR_CTR_CNT")
#endif
#ifndef PARITY_ERR_MEM_CNTs
#define PARITY_ERR_MEM_CNTs ("PARITY_ERR_MEM_CNT")
#endif
#ifndef PARITY_ERR_REG_CNTs
#define PARITY_ERR_REG_CNTs ("PARITY_ERR_REG_CNT")
#endif
#ifndef PARITY_ERR_TCAM_CNTs
#define PARITY_ERR_TCAM_CNTs ("PARITY_ERR_TCAM_CNT")
#endif
#ifndef PARSE_NTP_DST_L4_UDP_PORTs
#define PARSE_NTP_DST_L4_UDP_PORTs ("PARSE_NTP_DST_L4_UDP_PORT")
#endif
#ifndef PASSIVEs
#define PASSIVEs ("PASSIVE")
#endif
#ifndef PASSWORDs
#define PASSWORDs ("PASSWORD")
#endif
#ifndef PASSWORD_LENs
#define PASSWORD_LENs ("PASSWORD_LEN")
#endif
#ifndef PASS_ON_EGR_OUTER_TPID_MATCHs
#define PASS_ON_EGR_OUTER_TPID_MATCHs ("PASS_ON_EGR_OUTER_TPID_MATCH")
#endif
#ifndef PASS_ON_OUTER_TPID_MATCHs
#define PASS_ON_OUTER_TPID_MATCHs ("PASS_ON_OUTER_TPID_MATCH")
#endif
#ifndef PASS_ON_PAYLOAD_OUTER_TPID_MATCHs
#define PASS_ON_PAYLOAD_OUTER_TPID_MATCHs ("PASS_ON_PAYLOAD_OUTER_TPID_MATCH")
#endif
#ifndef PASS_PAUSE_FRAMESs
#define PASS_PAUSE_FRAMESs ("PASS_PAUSE_FRAMES")
#endif
#ifndef PATH_DOWNs
#define PATH_DOWNs ("PATH_DOWN")
#endif
#ifndef PAUSEs
#define PAUSEs ("PAUSE")
#endif
#ifndef PAUSE_ADDRs
#define PAUSE_ADDRs ("PAUSE_ADDR")
#endif
#ifndef PAUSE_PASSs
#define PAUSE_PASSs ("PAUSE_PASS")
#endif
#ifndef PAUSE_RXs
#define PAUSE_RXs ("PAUSE_RX")
#endif
#ifndef PAUSE_RX_OPERs
#define PAUSE_RX_OPERs ("PAUSE_RX_OPER")
#endif
#ifndef PAUSE_TXs
#define PAUSE_TXs ("PAUSE_TX")
#endif
#ifndef PAUSE_TX_OPERs
#define PAUSE_TX_OPERs ("PAUSE_TX_OPER")
#endif
#ifndef PAUSE_TYPEs
#define PAUSE_TYPEs ("PAUSE_TYPE")
#endif
#ifndef PAXB_0_CONFIG_IND_ADDRRs
#define PAXB_0_CONFIG_IND_ADDRRs ("PAXB_0_CONFIG_IND_ADDRR")
#endif
#ifndef PAXB_0_CONFIG_IND_DATARs
#define PAXB_0_CONFIG_IND_DATARs ("PAXB_0_CONFIG_IND_DATAR")
#endif
#ifndef PAXB_0_GEN3_UC_LOADER_STATUSRs
#define PAXB_0_GEN3_UC_LOADER_STATUSRs ("PAXB_0_GEN3_UC_LOADER_STATUSR")
#endif
#ifndef PAXB_0_PAXB_ENDIANNESSRs
#define PAXB_0_PAXB_ENDIANNESSRs ("PAXB_0_PAXB_ENDIANNESSR")
#endif
#ifndef PAXB_0_PAXB_HOTSWAP_CTRLRs
#define PAXB_0_PAXB_HOTSWAP_CTRLRs ("PAXB_0_PAXB_HOTSWAP_CTRLR")
#endif
#ifndef PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLRs
#define PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLRs ("PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLR")
#endif
#ifndef PAXB_0_PAXB_HOTSWAP_DEBUG_STATRs
#define PAXB_0_PAXB_HOTSWAP_DEBUG_STATRs ("PAXB_0_PAXB_HOTSWAP_DEBUG_STATR")
#endif
#ifndef PAXB_0_PAXB_HOTSWAP_STATRs
#define PAXB_0_PAXB_HOTSWAP_STATRs ("PAXB_0_PAXB_HOTSWAP_STATR")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLRRs
#define PAXB_0_PAXB_IC_INTRCLRRs ("PAXB_0_PAXB_IC_INTRCLRR")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_0Rs
#define PAXB_0_PAXB_IC_INTRCLR_0Rs ("PAXB_0_PAXB_IC_INTRCLR_0R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_1Rs
#define PAXB_0_PAXB_IC_INTRCLR_1Rs ("PAXB_0_PAXB_IC_INTRCLR_1R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAYRs
#define PAXB_0_PAXB_IC_INTRCLR_DELAYRs ("PAXB_0_PAXB_IC_INTRCLR_DELAYR")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_0Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_0Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_0R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_10Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_10Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_10R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_11Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_11Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_11R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_12Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_12Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_12R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_13Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_13Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_13R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_14Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_14Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_14R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_15Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_15Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_15R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_1Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_1Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_1R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_2Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_2Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_2R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_3Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_3Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_3R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_4Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_4Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_4R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_5Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_5Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_5R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_6Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_6Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_6R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_7Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_7Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_7R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_8Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_8Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_8R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_DELAY_9Rs
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_9Rs ("PAXB_0_PAXB_IC_INTRCLR_DELAY_9R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_MODERs
#define PAXB_0_PAXB_IC_INTRCLR_MODERs ("PAXB_0_PAXB_IC_INTRCLR_MODER")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_MODE_0Rs
#define PAXB_0_PAXB_IC_INTRCLR_MODE_0Rs ("PAXB_0_PAXB_IC_INTRCLR_MODE_0R")
#endif
#ifndef PAXB_0_PAXB_IC_INTRCLR_MODE_1Rs
#define PAXB_0_PAXB_IC_INTRCLR_MODE_1Rs ("PAXB_0_PAXB_IC_INTRCLR_MODE_1R")
#endif
#ifndef PAXB_0_PAXB_IC_INTR_PACING_CTRLRs
#define PAXB_0_PAXB_IC_INTR_PACING_CTRLRs ("PAXB_0_PAXB_IC_INTR_PACING_CTRLR")
#endif
#ifndef PAXB_0_PAXB_INTRCLR_DELAY_UNITRs
#define PAXB_0_PAXB_INTRCLR_DELAY_UNITRs ("PAXB_0_PAXB_INTRCLR_DELAY_UNITR")
#endif
#ifndef PAXB_0_PAXB_INTR_ENRs
#define PAXB_0_PAXB_INTR_ENRs ("PAXB_0_PAXB_INTR_ENR")
#endif
#ifndef PAXB_0_PAXB_INTR_STATUSRs
#define PAXB_0_PAXB_INTR_STATUSRs ("PAXB_0_PAXB_INTR_STATUSR")
#endif
#ifndef PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNRs
#define PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNRs ("PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNR")
#endif
#ifndef PAXB_0_RESET_STATUSRs
#define PAXB_0_RESET_STATUSRs ("PAXB_0_RESET_STATUSR")
#endif
#ifndef PAXB_0_SW_PROG_INTR_CLRRs
#define PAXB_0_SW_PROG_INTR_CLRRs ("PAXB_0_SW_PROG_INTR_CLRR")
#endif
#ifndef PAXB_0_SW_PROG_INTR_ENABLERs
#define PAXB_0_SW_PROG_INTR_ENABLERs ("PAXB_0_SW_PROG_INTR_ENABLER")
#endif
#ifndef PAXB_0_SW_PROG_INTR_RAW_STATUSRs
#define PAXB_0_SW_PROG_INTR_RAW_STATUSRs ("PAXB_0_SW_PROG_INTR_RAW_STATUSR")
#endif
#ifndef PAXB_0_SW_PROG_INTR_SETRs
#define PAXB_0_SW_PROG_INTR_SETRs ("PAXB_0_SW_PROG_INTR_SETR")
#endif
#ifndef PAXB_0_SW_PROG_INTR_STATUSRs
#define PAXB_0_SW_PROG_INTR_STATUSRs ("PAXB_0_SW_PROG_INTR_STATUSR")
#endif
#ifndef PBLOCK_MISC_EP0_BUS_SCG0Rs
#define PBLOCK_MISC_EP0_BUS_SCG0Rs ("PBLOCK_MISC_EP0_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_EP0_BUS_SCG1Rs
#define PBLOCK_MISC_EP0_BUS_SCG1Rs ("PBLOCK_MISC_EP0_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_EP0_BUS_SCG2Rs
#define PBLOCK_MISC_EP0_BUS_SCG2Rs ("PBLOCK_MISC_EP0_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_EP0_BUS_SCG3Rs
#define PBLOCK_MISC_EP0_BUS_SCG3Rs ("PBLOCK_MISC_EP0_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_EP0_BUS_SCG4Rs
#define PBLOCK_MISC_EP0_BUS_SCG4Rs ("PBLOCK_MISC_EP0_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_EP0_BUS_SCG5Rs
#define PBLOCK_MISC_EP0_BUS_SCG5Rs ("PBLOCK_MISC_EP0_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_EP0_BYPASS_CONTROLRs
#define PBLOCK_MISC_EP0_BYPASS_CONTROLRs ("PBLOCK_MISC_EP0_BYPASS_CONTROLR")
#endif
#ifndef PBLOCK_MISC_EP1_0_BUS_SCG0Rs
#define PBLOCK_MISC_EP1_0_BUS_SCG0Rs ("PBLOCK_MISC_EP1_0_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_EP1_0_BUS_SCG1Rs
#define PBLOCK_MISC_EP1_0_BUS_SCG1Rs ("PBLOCK_MISC_EP1_0_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_EP1_0_BUS_SCG2Rs
#define PBLOCK_MISC_EP1_0_BUS_SCG2Rs ("PBLOCK_MISC_EP1_0_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_EP1_0_BUS_SCG3Rs
#define PBLOCK_MISC_EP1_0_BUS_SCG3Rs ("PBLOCK_MISC_EP1_0_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_EP1_0_BUS_SCG4Rs
#define PBLOCK_MISC_EP1_0_BUS_SCG4Rs ("PBLOCK_MISC_EP1_0_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_EP1_0_BUS_SCG5Rs
#define PBLOCK_MISC_EP1_0_BUS_SCG5Rs ("PBLOCK_MISC_EP1_0_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_EP1_0_BUS_SCG6Rs
#define PBLOCK_MISC_EP1_0_BUS_SCG6Rs ("PBLOCK_MISC_EP1_0_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG0Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG0Rs ("PBLOCK_MISC_EP1_1_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG10Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG10Rs ("PBLOCK_MISC_EP1_1_BUS_SCG10R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG11Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG11Rs ("PBLOCK_MISC_EP1_1_BUS_SCG11R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG12Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG12Rs ("PBLOCK_MISC_EP1_1_BUS_SCG12R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG13Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG13Rs ("PBLOCK_MISC_EP1_1_BUS_SCG13R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG14Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG14Rs ("PBLOCK_MISC_EP1_1_BUS_SCG14R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG1Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG1Rs ("PBLOCK_MISC_EP1_1_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG2Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG2Rs ("PBLOCK_MISC_EP1_1_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG3Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG3Rs ("PBLOCK_MISC_EP1_1_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG4Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG4Rs ("PBLOCK_MISC_EP1_1_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG5Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG5Rs ("PBLOCK_MISC_EP1_1_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG6Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG6Rs ("PBLOCK_MISC_EP1_1_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG7Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG7Rs ("PBLOCK_MISC_EP1_1_BUS_SCG7R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG8Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG8Rs ("PBLOCK_MISC_EP1_1_BUS_SCG8R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BUS_SCG9Rs
#define PBLOCK_MISC_EP1_1_BUS_SCG9Rs ("PBLOCK_MISC_EP1_1_BUS_SCG9R")
#endif
#ifndef PBLOCK_MISC_EP1_1_BYPASS_CONTROLRs
#define PBLOCK_MISC_EP1_1_BYPASS_CONTROLRs ("PBLOCK_MISC_EP1_1_BYPASS_CONTROLR")
#endif
#ifndef PBLOCK_MISC_EP1_1_RAM_TMRs
#define PBLOCK_MISC_EP1_1_RAM_TMRs ("PBLOCK_MISC_EP1_1_RAM_TMR")
#endif
#ifndef PBLOCK_MISC_EP1_1_SER_CONTROL_PTHRU0Rs
#define PBLOCK_MISC_EP1_1_SER_CONTROL_PTHRU0Rs ("PBLOCK_MISC_EP1_1_SER_CONTROL_PTHRU0R")
#endif
#ifndef PBLOCK_MISC_EP2_0_BUS_SCG0Rs
#define PBLOCK_MISC_EP2_0_BUS_SCG0Rs ("PBLOCK_MISC_EP2_0_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_EP2_0_BUS_SCG1Rs
#define PBLOCK_MISC_EP2_0_BUS_SCG1Rs ("PBLOCK_MISC_EP2_0_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_EP2_0_BUS_SCG2Rs
#define PBLOCK_MISC_EP2_0_BUS_SCG2Rs ("PBLOCK_MISC_EP2_0_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_EP2_0_BUS_SCG3Rs
#define PBLOCK_MISC_EP2_0_BUS_SCG3Rs ("PBLOCK_MISC_EP2_0_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_EP2_0_BUS_SCG4Rs
#define PBLOCK_MISC_EP2_0_BUS_SCG4Rs ("PBLOCK_MISC_EP2_0_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_EP2_0_BUS_SCG5Rs
#define PBLOCK_MISC_EP2_0_BUS_SCG5Rs ("PBLOCK_MISC_EP2_0_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_EP2_0_BYPASS_CONTROLRs
#define PBLOCK_MISC_EP2_0_BYPASS_CONTROLRs ("PBLOCK_MISC_EP2_0_BYPASS_CONTROLR")
#endif
#ifndef PBLOCK_MISC_EP2_1_BUS_SCG0Rs
#define PBLOCK_MISC_EP2_1_BUS_SCG0Rs ("PBLOCK_MISC_EP2_1_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_EP2_1_BUS_SCG1Rs
#define PBLOCK_MISC_EP2_1_BUS_SCG1Rs ("PBLOCK_MISC_EP2_1_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_EP2_1_BUS_SCG2Rs
#define PBLOCK_MISC_EP2_1_BUS_SCG2Rs ("PBLOCK_MISC_EP2_1_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_EP2_1_BUS_SCG3Rs
#define PBLOCK_MISC_EP2_1_BUS_SCG3Rs ("PBLOCK_MISC_EP2_1_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_EP3_BUS_SCG0Rs
#define PBLOCK_MISC_EP3_BUS_SCG0Rs ("PBLOCK_MISC_EP3_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_EP3_BUS_SCG1Rs
#define PBLOCK_MISC_EP3_BUS_SCG1Rs ("PBLOCK_MISC_EP3_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_EP3_BUS_SCG2Rs
#define PBLOCK_MISC_EP3_BUS_SCG2Rs ("PBLOCK_MISC_EP3_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_EP3_BUS_SCG3Rs
#define PBLOCK_MISC_EP3_BUS_SCG3Rs ("PBLOCK_MISC_EP3_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_EP3_BUS_SCG4Rs
#define PBLOCK_MISC_EP3_BUS_SCG4Rs ("PBLOCK_MISC_EP3_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_EP3_BUS_SCG5Rs
#define PBLOCK_MISC_EP3_BUS_SCG5Rs ("PBLOCK_MISC_EP3_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_EP3_BUS_SCG6Rs
#define PBLOCK_MISC_EP3_BUS_SCG6Rs ("PBLOCK_MISC_EP3_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_EP3_BUS_SCG7Rs
#define PBLOCK_MISC_EP3_BUS_SCG7Rs ("PBLOCK_MISC_EP3_BUS_SCG7R")
#endif
#ifndef PBLOCK_MISC_EP3_BUS_SCG8Rs
#define PBLOCK_MISC_EP3_BUS_SCG8Rs ("PBLOCK_MISC_EP3_BUS_SCG8R")
#endif
#ifndef PBLOCK_MISC_IP0_BUS_SCG0Rs
#define PBLOCK_MISC_IP0_BUS_SCG0Rs ("PBLOCK_MISC_IP0_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP0_BUS_SCG10Rs
#define PBLOCK_MISC_IP0_BUS_SCG10Rs ("PBLOCK_MISC_IP0_BUS_SCG10R")
#endif
#ifndef PBLOCK_MISC_IP0_BUS_SCG11Rs
#define PBLOCK_MISC_IP0_BUS_SCG11Rs ("PBLOCK_MISC_IP0_BUS_SCG11R")
#endif
#ifndef PBLOCK_MISC_IP0_BUS_SCG1Rs
#define PBLOCK_MISC_IP0_BUS_SCG1Rs ("PBLOCK_MISC_IP0_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP0_BUS_SCG2Rs
#define PBLOCK_MISC_IP0_BUS_SCG2Rs ("PBLOCK_MISC_IP0_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP0_BUS_SCG3Rs
#define PBLOCK_MISC_IP0_BUS_SCG3Rs ("PBLOCK_MISC_IP0_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP0_BUS_SCG4Rs
#define PBLOCK_MISC_IP0_BUS_SCG4Rs ("PBLOCK_MISC_IP0_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_IP0_BUS_SCG5Rs
#define PBLOCK_MISC_IP0_BUS_SCG5Rs ("PBLOCK_MISC_IP0_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_IP0_BUS_SCG6Rs
#define PBLOCK_MISC_IP0_BUS_SCG6Rs ("PBLOCK_MISC_IP0_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_IP0_BUS_SCG7Rs
#define PBLOCK_MISC_IP0_BUS_SCG7Rs ("PBLOCK_MISC_IP0_BUS_SCG7R")
#endif
#ifndef PBLOCK_MISC_IP0_BUS_SCG8Rs
#define PBLOCK_MISC_IP0_BUS_SCG8Rs ("PBLOCK_MISC_IP0_BUS_SCG8R")
#endif
#ifndef PBLOCK_MISC_IP0_BUS_SCG9Rs
#define PBLOCK_MISC_IP0_BUS_SCG9Rs ("PBLOCK_MISC_IP0_BUS_SCG9R")
#endif
#ifndef PBLOCK_MISC_IP0_BYPASS_CONTROLRs
#define PBLOCK_MISC_IP0_BYPASS_CONTROLRs ("PBLOCK_MISC_IP0_BYPASS_CONTROLR")
#endif
#ifndef PBLOCK_MISC_IP0_RAM_TMRs
#define PBLOCK_MISC_IP0_RAM_TMRs ("PBLOCK_MISC_IP0_RAM_TMR")
#endif
#ifndef PBLOCK_MISC_IP0_SER_CONTROL_PTHRU0Rs
#define PBLOCK_MISC_IP0_SER_CONTROL_PTHRU0Rs ("PBLOCK_MISC_IP0_SER_CONTROL_PTHRU0R")
#endif
#ifndef PBLOCK_MISC_IP0_SER_CONTROL_PTHRU1Rs
#define PBLOCK_MISC_IP0_SER_CONTROL_PTHRU1Rs ("PBLOCK_MISC_IP0_SER_CONTROL_PTHRU1R")
#endif
#ifndef PBLOCK_MISC_IP1_BUS_SCG0Rs
#define PBLOCK_MISC_IP1_BUS_SCG0Rs ("PBLOCK_MISC_IP1_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP1_BUS_SCG1Rs
#define PBLOCK_MISC_IP1_BUS_SCG1Rs ("PBLOCK_MISC_IP1_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP1_BUS_SCG2Rs
#define PBLOCK_MISC_IP1_BUS_SCG2Rs ("PBLOCK_MISC_IP1_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP1_BUS_SCG3Rs
#define PBLOCK_MISC_IP1_BUS_SCG3Rs ("PBLOCK_MISC_IP1_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP1_BUS_SCG4Rs
#define PBLOCK_MISC_IP1_BUS_SCG4Rs ("PBLOCK_MISC_IP1_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_IP1_BUS_SCG5Rs
#define PBLOCK_MISC_IP1_BUS_SCG5Rs ("PBLOCK_MISC_IP1_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_IP1_BUS_SCG6Rs
#define PBLOCK_MISC_IP1_BUS_SCG6Rs ("PBLOCK_MISC_IP1_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_IP1_BUS_SCG7Rs
#define PBLOCK_MISC_IP1_BUS_SCG7Rs ("PBLOCK_MISC_IP1_BUS_SCG7R")
#endif
#ifndef PBLOCK_MISC_IP1_BUS_SCG8Rs
#define PBLOCK_MISC_IP1_BUS_SCG8Rs ("PBLOCK_MISC_IP1_BUS_SCG8R")
#endif
#ifndef PBLOCK_MISC_IP1_BUS_SCG9Rs
#define PBLOCK_MISC_IP1_BUS_SCG9Rs ("PBLOCK_MISC_IP1_BUS_SCG9R")
#endif
#ifndef PBLOCK_MISC_IP1_RAM_TMRs
#define PBLOCK_MISC_IP1_RAM_TMRs ("PBLOCK_MISC_IP1_RAM_TMR")
#endif
#ifndef PBLOCK_MISC_IP1_SER_CONTROL_PTHRU0Rs
#define PBLOCK_MISC_IP1_SER_CONTROL_PTHRU0Rs ("PBLOCK_MISC_IP1_SER_CONTROL_PTHRU0R")
#endif
#ifndef PBLOCK_MISC_IP2_0_BUS_SCG0Rs
#define PBLOCK_MISC_IP2_0_BUS_SCG0Rs ("PBLOCK_MISC_IP2_0_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP2_0_BUS_SCG1Rs
#define PBLOCK_MISC_IP2_0_BUS_SCG1Rs ("PBLOCK_MISC_IP2_0_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP2_0_BUS_SCG2Rs
#define PBLOCK_MISC_IP2_0_BUS_SCG2Rs ("PBLOCK_MISC_IP2_0_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP2_0_BUS_SCG3Rs
#define PBLOCK_MISC_IP2_0_BUS_SCG3Rs ("PBLOCK_MISC_IP2_0_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP2_0_BUS_SCG4Rs
#define PBLOCK_MISC_IP2_0_BUS_SCG4Rs ("PBLOCK_MISC_IP2_0_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_IP2_0_BUS_SCG5Rs
#define PBLOCK_MISC_IP2_0_BUS_SCG5Rs ("PBLOCK_MISC_IP2_0_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_IP2_0_BUS_SCG6Rs
#define PBLOCK_MISC_IP2_0_BUS_SCG6Rs ("PBLOCK_MISC_IP2_0_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_IP2_0_BUS_SCG7Rs
#define PBLOCK_MISC_IP2_0_BUS_SCG7Rs ("PBLOCK_MISC_IP2_0_BUS_SCG7R")
#endif
#ifndef PBLOCK_MISC_IP2_0_BUS_SCG8Rs
#define PBLOCK_MISC_IP2_0_BUS_SCG8Rs ("PBLOCK_MISC_IP2_0_BUS_SCG8R")
#endif
#ifndef PBLOCK_MISC_IP2_1_BUS_SCG0Rs
#define PBLOCK_MISC_IP2_1_BUS_SCG0Rs ("PBLOCK_MISC_IP2_1_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP2_1_BUS_SCG1Rs
#define PBLOCK_MISC_IP2_1_BUS_SCG1Rs ("PBLOCK_MISC_IP2_1_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP2_1_BUS_SCG2Rs
#define PBLOCK_MISC_IP2_1_BUS_SCG2Rs ("PBLOCK_MISC_IP2_1_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP2_1_BUS_SCG3Rs
#define PBLOCK_MISC_IP2_1_BUS_SCG3Rs ("PBLOCK_MISC_IP2_1_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP2_1_BUS_SCG4Rs
#define PBLOCK_MISC_IP2_1_BUS_SCG4Rs ("PBLOCK_MISC_IP2_1_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_IP2_1_BUS_SCG5Rs
#define PBLOCK_MISC_IP2_1_BUS_SCG5Rs ("PBLOCK_MISC_IP2_1_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_IP3_0_BUS_SCG0Rs
#define PBLOCK_MISC_IP3_0_BUS_SCG0Rs ("PBLOCK_MISC_IP3_0_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP3_0_BUS_SCG10Rs
#define PBLOCK_MISC_IP3_0_BUS_SCG10Rs ("PBLOCK_MISC_IP3_0_BUS_SCG10R")
#endif
#ifndef PBLOCK_MISC_IP3_0_BUS_SCG11Rs
#define PBLOCK_MISC_IP3_0_BUS_SCG11Rs ("PBLOCK_MISC_IP3_0_BUS_SCG11R")
#endif
#ifndef PBLOCK_MISC_IP3_0_BUS_SCG1Rs
#define PBLOCK_MISC_IP3_0_BUS_SCG1Rs ("PBLOCK_MISC_IP3_0_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP3_0_BUS_SCG2Rs
#define PBLOCK_MISC_IP3_0_BUS_SCG2Rs ("PBLOCK_MISC_IP3_0_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP3_0_BUS_SCG3Rs
#define PBLOCK_MISC_IP3_0_BUS_SCG3Rs ("PBLOCK_MISC_IP3_0_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP3_0_BUS_SCG4Rs
#define PBLOCK_MISC_IP3_0_BUS_SCG4Rs ("PBLOCK_MISC_IP3_0_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_IP3_0_BUS_SCG5Rs
#define PBLOCK_MISC_IP3_0_BUS_SCG5Rs ("PBLOCK_MISC_IP3_0_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_IP3_0_BUS_SCG6Rs
#define PBLOCK_MISC_IP3_0_BUS_SCG6Rs ("PBLOCK_MISC_IP3_0_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_IP3_0_BUS_SCG7Rs
#define PBLOCK_MISC_IP3_0_BUS_SCG7Rs ("PBLOCK_MISC_IP3_0_BUS_SCG7R")
#endif
#ifndef PBLOCK_MISC_IP3_0_BUS_SCG8Rs
#define PBLOCK_MISC_IP3_0_BUS_SCG8Rs ("PBLOCK_MISC_IP3_0_BUS_SCG8R")
#endif
#ifndef PBLOCK_MISC_IP3_0_BUS_SCG9Rs
#define PBLOCK_MISC_IP3_0_BUS_SCG9Rs ("PBLOCK_MISC_IP3_0_BUS_SCG9R")
#endif
#ifndef PBLOCK_MISC_IP3_0_BYPASS_CONTROLRs
#define PBLOCK_MISC_IP3_0_BYPASS_CONTROLRs ("PBLOCK_MISC_IP3_0_BYPASS_CONTROLR")
#endif
#ifndef PBLOCK_MISC_IP3_0_RAM_TMRs
#define PBLOCK_MISC_IP3_0_RAM_TMRs ("PBLOCK_MISC_IP3_0_RAM_TMR")
#endif
#ifndef PBLOCK_MISC_IP3_0_SER_CONTROL_PTHRU0Rs
#define PBLOCK_MISC_IP3_0_SER_CONTROL_PTHRU0Rs ("PBLOCK_MISC_IP3_0_SER_CONTROL_PTHRU0R")
#endif
#ifndef PBLOCK_MISC_IP3_1_BUS_SCG0Rs
#define PBLOCK_MISC_IP3_1_BUS_SCG0Rs ("PBLOCK_MISC_IP3_1_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP3_1_BUS_SCG1Rs
#define PBLOCK_MISC_IP3_1_BUS_SCG1Rs ("PBLOCK_MISC_IP3_1_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP3_1_BUS_SCG2Rs
#define PBLOCK_MISC_IP3_1_BUS_SCG2Rs ("PBLOCK_MISC_IP3_1_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP3_1_BUS_SCG3Rs
#define PBLOCK_MISC_IP3_1_BUS_SCG3Rs ("PBLOCK_MISC_IP3_1_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP3_1_BUS_SCG4Rs
#define PBLOCK_MISC_IP3_1_BUS_SCG4Rs ("PBLOCK_MISC_IP3_1_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_IP3_1_BUS_SCG5Rs
#define PBLOCK_MISC_IP3_1_BUS_SCG5Rs ("PBLOCK_MISC_IP3_1_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_IP3_1_BUS_SCG6Rs
#define PBLOCK_MISC_IP3_1_BUS_SCG6Rs ("PBLOCK_MISC_IP3_1_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_IP3_1_BUS_SCG7Rs
#define PBLOCK_MISC_IP3_1_BUS_SCG7Rs ("PBLOCK_MISC_IP3_1_BUS_SCG7R")
#endif
#ifndef PBLOCK_MISC_IP3_1_BYPASS_CONTROLRs
#define PBLOCK_MISC_IP3_1_BYPASS_CONTROLRs ("PBLOCK_MISC_IP3_1_BYPASS_CONTROLR")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG0Rs
#define PBLOCK_MISC_IP4_BUS_SCG0Rs ("PBLOCK_MISC_IP4_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG10Rs
#define PBLOCK_MISC_IP4_BUS_SCG10Rs ("PBLOCK_MISC_IP4_BUS_SCG10R")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG11Rs
#define PBLOCK_MISC_IP4_BUS_SCG11Rs ("PBLOCK_MISC_IP4_BUS_SCG11R")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG12Rs
#define PBLOCK_MISC_IP4_BUS_SCG12Rs ("PBLOCK_MISC_IP4_BUS_SCG12R")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG13Rs
#define PBLOCK_MISC_IP4_BUS_SCG13Rs ("PBLOCK_MISC_IP4_BUS_SCG13R")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG1Rs
#define PBLOCK_MISC_IP4_BUS_SCG1Rs ("PBLOCK_MISC_IP4_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG2Rs
#define PBLOCK_MISC_IP4_BUS_SCG2Rs ("PBLOCK_MISC_IP4_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG3Rs
#define PBLOCK_MISC_IP4_BUS_SCG3Rs ("PBLOCK_MISC_IP4_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG4Rs
#define PBLOCK_MISC_IP4_BUS_SCG4Rs ("PBLOCK_MISC_IP4_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG5Rs
#define PBLOCK_MISC_IP4_BUS_SCG5Rs ("PBLOCK_MISC_IP4_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG6Rs
#define PBLOCK_MISC_IP4_BUS_SCG6Rs ("PBLOCK_MISC_IP4_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG7Rs
#define PBLOCK_MISC_IP4_BUS_SCG7Rs ("PBLOCK_MISC_IP4_BUS_SCG7R")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG8Rs
#define PBLOCK_MISC_IP4_BUS_SCG8Rs ("PBLOCK_MISC_IP4_BUS_SCG8R")
#endif
#ifndef PBLOCK_MISC_IP4_BUS_SCG9Rs
#define PBLOCK_MISC_IP4_BUS_SCG9Rs ("PBLOCK_MISC_IP4_BUS_SCG9R")
#endif
#ifndef PBLOCK_MISC_IP4_RAM_TMRs
#define PBLOCK_MISC_IP4_RAM_TMRs ("PBLOCK_MISC_IP4_RAM_TMR")
#endif
#ifndef PBLOCK_MISC_IP4_SER_CONTROL_PTHRU0Rs
#define PBLOCK_MISC_IP4_SER_CONTROL_PTHRU0Rs ("PBLOCK_MISC_IP4_SER_CONTROL_PTHRU0R")
#endif
#ifndef PBLOCK_MISC_IP5_BUS_SCG0Rs
#define PBLOCK_MISC_IP5_BUS_SCG0Rs ("PBLOCK_MISC_IP5_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP5_BUS_SCG1Rs
#define PBLOCK_MISC_IP5_BUS_SCG1Rs ("PBLOCK_MISC_IP5_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP5_BUS_SCG2Rs
#define PBLOCK_MISC_IP5_BUS_SCG2Rs ("PBLOCK_MISC_IP5_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP5_BUS_SCG3Rs
#define PBLOCK_MISC_IP5_BUS_SCG3Rs ("PBLOCK_MISC_IP5_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP5_BUS_SCG4Rs
#define PBLOCK_MISC_IP5_BUS_SCG4Rs ("PBLOCK_MISC_IP5_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_IP5_BUS_SCG5Rs
#define PBLOCK_MISC_IP5_BUS_SCG5Rs ("PBLOCK_MISC_IP5_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_IP5_BUS_SCG6Rs
#define PBLOCK_MISC_IP5_BUS_SCG6Rs ("PBLOCK_MISC_IP5_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_IP5_BUS_SCG7Rs
#define PBLOCK_MISC_IP5_BUS_SCG7Rs ("PBLOCK_MISC_IP5_BUS_SCG7R")
#endif
#ifndef PBLOCK_MISC_IP5_RAM_TMRs
#define PBLOCK_MISC_IP5_RAM_TMRs ("PBLOCK_MISC_IP5_RAM_TMR")
#endif
#ifndef PBLOCK_MISC_IP5_SER_CONTROL_PTHRU0Rs
#define PBLOCK_MISC_IP5_SER_CONTROL_PTHRU0Rs ("PBLOCK_MISC_IP5_SER_CONTROL_PTHRU0R")
#endif
#ifndef PBLOCK_MISC_IP6_0_BUS_SCG0Rs
#define PBLOCK_MISC_IP6_0_BUS_SCG0Rs ("PBLOCK_MISC_IP6_0_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP6_0_BUS_SCG1Rs
#define PBLOCK_MISC_IP6_0_BUS_SCG1Rs ("PBLOCK_MISC_IP6_0_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP6_0_BUS_SCG2Rs
#define PBLOCK_MISC_IP6_0_BUS_SCG2Rs ("PBLOCK_MISC_IP6_0_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP6_0_BUS_SCG3Rs
#define PBLOCK_MISC_IP6_0_BUS_SCG3Rs ("PBLOCK_MISC_IP6_0_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP6_0_BUS_SCG4Rs
#define PBLOCK_MISC_IP6_0_BUS_SCG4Rs ("PBLOCK_MISC_IP6_0_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_IP6_0_BUS_SCG5Rs
#define PBLOCK_MISC_IP6_0_BUS_SCG5Rs ("PBLOCK_MISC_IP6_0_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_IP6_0_BUS_SCG6Rs
#define PBLOCK_MISC_IP6_0_BUS_SCG6Rs ("PBLOCK_MISC_IP6_0_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_IP6_0_BUS_SCG7Rs
#define PBLOCK_MISC_IP6_0_BUS_SCG7Rs ("PBLOCK_MISC_IP6_0_BUS_SCG7R")
#endif
#ifndef PBLOCK_MISC_IP6_1_BUS_SCG0Rs
#define PBLOCK_MISC_IP6_1_BUS_SCG0Rs ("PBLOCK_MISC_IP6_1_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP6_1_BUS_SCG1Rs
#define PBLOCK_MISC_IP6_1_BUS_SCG1Rs ("PBLOCK_MISC_IP6_1_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP6_1_BUS_SCG2Rs
#define PBLOCK_MISC_IP6_1_BUS_SCG2Rs ("PBLOCK_MISC_IP6_1_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP6_1_BUS_SCG3Rs
#define PBLOCK_MISC_IP6_1_BUS_SCG3Rs ("PBLOCK_MISC_IP6_1_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP6_1_BUS_SCG4Rs
#define PBLOCK_MISC_IP6_1_BUS_SCG4Rs ("PBLOCK_MISC_IP6_1_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_IP7_BUS_SCG0Rs
#define PBLOCK_MISC_IP7_BUS_SCG0Rs ("PBLOCK_MISC_IP7_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP7_BUS_SCG1Rs
#define PBLOCK_MISC_IP7_BUS_SCG1Rs ("PBLOCK_MISC_IP7_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP7_BUS_SCG2Rs
#define PBLOCK_MISC_IP7_BUS_SCG2Rs ("PBLOCK_MISC_IP7_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP7_BUS_SCG3Rs
#define PBLOCK_MISC_IP7_BUS_SCG3Rs ("PBLOCK_MISC_IP7_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP7_BUS_SCG4Rs
#define PBLOCK_MISC_IP7_BUS_SCG4Rs ("PBLOCK_MISC_IP7_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_IP7_BUS_SCG5Rs
#define PBLOCK_MISC_IP7_BUS_SCG5Rs ("PBLOCK_MISC_IP7_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_IP7_BUS_SCG6Rs
#define PBLOCK_MISC_IP7_BUS_SCG6Rs ("PBLOCK_MISC_IP7_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_IP7_BUS_SCG7Rs
#define PBLOCK_MISC_IP7_BUS_SCG7Rs ("PBLOCK_MISC_IP7_BUS_SCG7R")
#endif
#ifndef PBLOCK_MISC_IP7_BUS_SCG8Rs
#define PBLOCK_MISC_IP7_BUS_SCG8Rs ("PBLOCK_MISC_IP7_BUS_SCG8R")
#endif
#ifndef PBLOCK_MISC_IP7_BUS_SCG9Rs
#define PBLOCK_MISC_IP7_BUS_SCG9Rs ("PBLOCK_MISC_IP7_BUS_SCG9R")
#endif
#ifndef PBLOCK_MISC_IP7_BYPASS_CONTROLRs
#define PBLOCK_MISC_IP7_BYPASS_CONTROLRs ("PBLOCK_MISC_IP7_BYPASS_CONTROLR")
#endif
#ifndef PBLOCK_MISC_IP8_0_BUS_SCG0Rs
#define PBLOCK_MISC_IP8_0_BUS_SCG0Rs ("PBLOCK_MISC_IP8_0_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP8_0_BUS_SCG1Rs
#define PBLOCK_MISC_IP8_0_BUS_SCG1Rs ("PBLOCK_MISC_IP8_0_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP8_0_BUS_SCG2Rs
#define PBLOCK_MISC_IP8_0_BUS_SCG2Rs ("PBLOCK_MISC_IP8_0_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP8_0_BUS_SCG3Rs
#define PBLOCK_MISC_IP8_0_BUS_SCG3Rs ("PBLOCK_MISC_IP8_0_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP8_0_BYPASS_CONTROLRs
#define PBLOCK_MISC_IP8_0_BYPASS_CONTROLRs ("PBLOCK_MISC_IP8_0_BYPASS_CONTROLR")
#endif
#ifndef PBLOCK_MISC_IP8_1_BUS_SCG0Rs
#define PBLOCK_MISC_IP8_1_BUS_SCG0Rs ("PBLOCK_MISC_IP8_1_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP8_1_BUS_SCG10Rs
#define PBLOCK_MISC_IP8_1_BUS_SCG10Rs ("PBLOCK_MISC_IP8_1_BUS_SCG10R")
#endif
#ifndef PBLOCK_MISC_IP8_1_BUS_SCG1Rs
#define PBLOCK_MISC_IP8_1_BUS_SCG1Rs ("PBLOCK_MISC_IP8_1_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP8_1_BUS_SCG2Rs
#define PBLOCK_MISC_IP8_1_BUS_SCG2Rs ("PBLOCK_MISC_IP8_1_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP8_1_BUS_SCG3Rs
#define PBLOCK_MISC_IP8_1_BUS_SCG3Rs ("PBLOCK_MISC_IP8_1_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP8_1_BUS_SCG4Rs
#define PBLOCK_MISC_IP8_1_BUS_SCG4Rs ("PBLOCK_MISC_IP8_1_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_IP8_1_BUS_SCG5Rs
#define PBLOCK_MISC_IP8_1_BUS_SCG5Rs ("PBLOCK_MISC_IP8_1_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_IP8_1_BUS_SCG6Rs
#define PBLOCK_MISC_IP8_1_BUS_SCG6Rs ("PBLOCK_MISC_IP8_1_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_IP8_1_BUS_SCG7Rs
#define PBLOCK_MISC_IP8_1_BUS_SCG7Rs ("PBLOCK_MISC_IP8_1_BUS_SCG7R")
#endif
#ifndef PBLOCK_MISC_IP8_1_BUS_SCG8Rs
#define PBLOCK_MISC_IP8_1_BUS_SCG8Rs ("PBLOCK_MISC_IP8_1_BUS_SCG8R")
#endif
#ifndef PBLOCK_MISC_IP8_1_BUS_SCG9Rs
#define PBLOCK_MISC_IP8_1_BUS_SCG9Rs ("PBLOCK_MISC_IP8_1_BUS_SCG9R")
#endif
#ifndef PBLOCK_MISC_IP8_1_BYPASS_CONTROLRs
#define PBLOCK_MISC_IP8_1_BYPASS_CONTROLRs ("PBLOCK_MISC_IP8_1_BYPASS_CONTROLR")
#endif
#ifndef PBLOCK_MISC_IP8_1_RAM_TMRs
#define PBLOCK_MISC_IP8_1_RAM_TMRs ("PBLOCK_MISC_IP8_1_RAM_TMR")
#endif
#ifndef PBLOCK_MISC_IP8_1_SER_CONTROL_PTHRU0Rs
#define PBLOCK_MISC_IP8_1_SER_CONTROL_PTHRU0Rs ("PBLOCK_MISC_IP8_1_SER_CONTROL_PTHRU0R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BUS_SCG0Rs
#define PBLOCK_MISC_IP9_0_BUS_SCG0Rs ("PBLOCK_MISC_IP9_0_BUS_SCG0R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BUS_SCG10Rs
#define PBLOCK_MISC_IP9_0_BUS_SCG10Rs ("PBLOCK_MISC_IP9_0_BUS_SCG10R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BUS_SCG11Rs
#define PBLOCK_MISC_IP9_0_BUS_SCG11Rs ("PBLOCK_MISC_IP9_0_BUS_SCG11R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BUS_SCG12Rs
#define PBLOCK_MISC_IP9_0_BUS_SCG12Rs ("PBLOCK_MISC_IP9_0_BUS_SCG12R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BUS_SCG1Rs
#define PBLOCK_MISC_IP9_0_BUS_SCG1Rs ("PBLOCK_MISC_IP9_0_BUS_SCG1R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BUS_SCG2Rs
#define PBLOCK_MISC_IP9_0_BUS_SCG2Rs ("PBLOCK_MISC_IP9_0_BUS_SCG2R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BUS_SCG3Rs
#define PBLOCK_MISC_IP9_0_BUS_SCG3Rs ("PBLOCK_MISC_IP9_0_BUS_SCG3R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BUS_SCG4Rs
#define PBLOCK_MISC_IP9_0_BUS_SCG4Rs ("PBLOCK_MISC_IP9_0_BUS_SCG4R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BUS_SCG5Rs
#define PBLOCK_MISC_IP9_0_BUS_SCG5Rs ("PBLOCK_MISC_IP9_0_BUS_SCG5R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BUS_SCG6Rs
#define PBLOCK_MISC_IP9_0_BUS_SCG6Rs ("PBLOCK_MISC_IP9_0_BUS_SCG6R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BUS_SCG7Rs
#define PBLOCK_MISC_IP9_0_BUS_SCG7Rs ("PBLOCK_MISC_IP9_0_BUS_SCG7R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BUS_SCG8Rs
#define PBLOCK_MISC_IP9_0_BUS_SCG8Rs ("PBLOCK_MISC_IP9_0_BUS_SCG8R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BUS_SCG9Rs
#define PBLOCK_MISC_IP9_0_BUS_SCG9Rs ("PBLOCK_MISC_IP9_0_BUS_SCG9R")
#endif
#ifndef PBLOCK_MISC_IP9_0_BYPASS_CONTROLRs
#define PBLOCK_MISC_IP9_0_BYPASS_CONTROLRs ("PBLOCK_MISC_IP9_0_BYPASS_CONTROLR")
#endif
#ifndef PBLOCK_MISC_IP9_0_RAM_TMRs
#define PBLOCK_MISC_IP9_0_RAM_TMRs ("PBLOCK_MISC_IP9_0_RAM_TMR")
#endif
#ifndef PBLOCK_MISC_IP9_0_SER_CONTROL_PTHRU0Rs
#define PBLOCK_MISC_IP9_0_SER_CONTROL_PTHRU0Rs ("PBLOCK_MISC_IP9_0_SER_CONTROL_PTHRU0R")
#endif
#ifndef PBLOCK_MISC_IP9_1_BYPASS_CONTROLRs
#define PBLOCK_MISC_IP9_1_BYPASS_CONTROLRs ("PBLOCK_MISC_IP9_1_BYPASS_CONTROLR")
#endif
#ifndef PBT_NONUC_PKTs
#define PBT_NONUC_PKTs ("PBT_NONUC_PKT")
#endif
#ifndef PBT_NONUC_PKT_MASKs
#define PBT_NONUC_PKT_MASKs ("PBT_NONUC_PKT_MASK")
#endif
#ifndef PC_ABILITY_ADVERTs
#define PC_ABILITY_ADVERTs ("PC_ABILITY_ADVERT")
#endif
#ifndef PC_ABILITY_ADVERT_CFG_INVALIDs
#define PC_ABILITY_ADVERT_CFG_INVALIDs ("PC_ABILITY_ADVERT_CFG_INVALID")
#endif
#ifndef PC_ABILITY_AN_CONFLICT_CFGs
#define PC_ABILITY_AN_CONFLICT_CFGs ("PC_ABILITY_AN_CONFLICT_CFG")
#endif
#ifndef PC_ABILITY_CHANNEL_CONFLICTs
#define PC_ABILITY_CHANNEL_CONFLICTs ("PC_ABILITY_CHANNEL_CONFLICT")
#endif
#ifndef PC_ABILITY_FEC_CONFLICTs
#define PC_ABILITY_FEC_CONFLICTs ("PC_ABILITY_FEC_CONFLICT")
#endif
#ifndef PC_ABILITY_LOCALs
#define PC_ABILITY_LOCALs ("PC_ABILITY_LOCAL")
#endif
#ifndef PC_ABILITY_MEDIA_TYPE_CONFLICTs
#define PC_ABILITY_MEDIA_TYPE_CONFLICTs ("PC_ABILITY_MEDIA_TYPE_CONFLICT")
#endif
#ifndef PC_ABILITY_PAUSE_CONFLICTs
#define PC_ABILITY_PAUSE_CONFLICTs ("PC_ABILITY_PAUSE_CONFLICT")
#endif
#ifndef PC_ABILITY_PORT_CFG_INVALIDs
#define PC_ABILITY_PORT_CFG_INVALIDs ("PC_ABILITY_PORT_CFG_INVALID")
#endif
#ifndef PC_AN_MODE_INVALIDs
#define PC_AN_MODE_INVALIDs ("PC_AN_MODE_INVALID")
#endif
#ifndef PC_AUTONEG_PROFILEs
#define PC_AUTONEG_PROFILEs ("PC_AUTONEG_PROFILE")
#endif
#ifndef PC_AUTONEG_PROFILE_IDs
#define PC_AUTONEG_PROFILE_IDs ("PC_AUTONEG_PROFILE_ID")
#endif
#ifndef PC_ENCAP_HIGIGs
#define PC_ENCAP_HIGIGs ("PC_ENCAP_HIGIG")
#endif
#ifndef PC_ENCAP_HIGIG3s
#define PC_ENCAP_HIGIG3s ("PC_ENCAP_HIGIG3")
#endif
#ifndef PC_ENCAP_IEEEs
#define PC_ENCAP_IEEEs ("PC_ENCAP_IEEE")
#endif
#ifndef PC_FEC_BASE_Rs
#define PC_FEC_BASE_Rs ("PC_FEC_BASE_R")
#endif
#ifndef PC_FEC_NONEs
#define PC_FEC_NONEs ("PC_FEC_NONE")
#endif
#ifndef PC_FEC_RS272s
#define PC_FEC_RS272s ("PC_FEC_RS272")
#endif
#ifndef PC_FEC_RS272_2XNs
#define PC_FEC_RS272_2XNs ("PC_FEC_RS272_2XN")
#endif
#ifndef PC_FEC_RS528s
#define PC_FEC_RS528s ("PC_FEC_RS528")
#endif
#ifndef PC_FEC_RS544s
#define PC_FEC_RS544s ("PC_FEC_RS544")
#endif
#ifndef PC_FEC_RS544_2XNs
#define PC_FEC_RS544_2XNs ("PC_FEC_RS544_2XN")
#endif
#ifndef PC_LANE_MASK_INVALIDs
#define PC_LANE_MASK_INVALIDs ("PC_LANE_MASK_INVALID")
#endif
#ifndef PC_LOOPBACK_TYPE_INVALIDs
#define PC_LOOPBACK_TYPE_INVALIDs ("PC_LOOPBACK_TYPE_INVALID")
#endif
#ifndef PC_LPBK_MACs
#define PC_LPBK_MACs ("PC_LPBK_MAC")
#endif
#ifndef PC_LPBK_NONEs
#define PC_LPBK_NONEs ("PC_LPBK_NONE")
#endif
#ifndef PC_LPBK_PCSs
#define PC_LPBK_PCSs ("PC_LPBK_PCS")
#endif
#ifndef PC_LPBK_PMDs
#define PC_LPBK_PMDs ("PC_LPBK_PMD")
#endif
#ifndef PC_LPBK_REMOTE_PCSs
#define PC_LPBK_REMOTE_PCSs ("PC_LPBK_REMOTE_PCS")
#endif
#ifndef PC_LPBK_REMOTE_PMDs
#define PC_LPBK_REMOTE_PMDs ("PC_LPBK_REMOTE_PMD")
#endif
#ifndef PC_MAC_CONTROLs
#define PC_MAC_CONTROLs ("PC_MAC_CONTROL")
#endif
#ifndef PC_MAC_OPER_ERRORs
#define PC_MAC_OPER_ERRORs ("PC_MAC_OPER_ERROR")
#endif
#ifndef PC_OPER_SUCCESSs
#define PC_OPER_SUCCESSs ("PC_OPER_SUCCESS")
#endif
#ifndef PC_PAM4_TX_PATTERN_JP03Bs
#define PC_PAM4_TX_PATTERN_JP03Bs ("PC_PAM4_TX_PATTERN_JP03B")
#endif
#ifndef PC_PAM4_TX_PATTERN_LINEARs
#define PC_PAM4_TX_PATTERN_LINEARs ("PC_PAM4_TX_PATTERN_LINEAR")
#endif
#ifndef PC_PAM4_TX_PATTERN_NONEs
#define PC_PAM4_TX_PATTERN_NONEs ("PC_PAM4_TX_PATTERN_NONE")
#endif
#ifndef PC_PAUSE_ALLs
#define PC_PAUSE_ALLs ("PC_PAUSE_ALL")
#endif
#ifndef PC_PAUSE_NONEs
#define PC_PAUSE_NONEs ("PC_PAUSE_NONE")
#endif
#ifndef PC_PAUSE_RXs
#define PC_PAUSE_RXs ("PC_PAUSE_RX")
#endif
#ifndef PC_PAUSE_SYMMs
#define PC_PAUSE_SYMMs ("PC_PAUSE_SYMM")
#endif
#ifndef PC_PAUSE_TXs
#define PC_PAUSE_TXs ("PC_PAUSE_TX")
#endif
#ifndef PC_PFCs
#define PC_PFCs ("PC_PFC")
#endif
#ifndef PC_PHYS_PORTs
#define PC_PHYS_PORTs ("PC_PHYS_PORT")
#endif
#ifndef PC_PHYS_PORT_IDs
#define PC_PHYS_PORT_IDs ("PC_PHYS_PORT_ID")
#endif
#ifndef PC_PHY_AUTONEG_MODE_CL37s
#define PC_PHY_AUTONEG_MODE_CL37s ("PC_PHY_AUTONEG_MODE_CL37")
#endif
#ifndef PC_PHY_AUTONEG_MODE_CL37_BAMs
#define PC_PHY_AUTONEG_MODE_CL37_BAMs ("PC_PHY_AUTONEG_MODE_CL37_BAM")
#endif
#ifndef PC_PHY_AUTONEG_MODE_CL73s
#define PC_PHY_AUTONEG_MODE_CL73s ("PC_PHY_AUTONEG_MODE_CL73")
#endif
#ifndef PC_PHY_AUTONEG_MODE_CL73_BAMs
#define PC_PHY_AUTONEG_MODE_CL73_BAMs ("PC_PHY_AUTONEG_MODE_CL73_BAM")
#endif
#ifndef PC_PHY_AUTONEG_MODE_MSAs
#define PC_PHY_AUTONEG_MODE_MSAs ("PC_PHY_AUTONEG_MODE_MSA")
#endif
#ifndef PC_PHY_AUTONEG_MODE_NONEs
#define PC_PHY_AUTONEG_MODE_NONEs ("PC_PHY_AUTONEG_MODE_NONE")
#endif
#ifndef PC_PHY_AUTONEG_MODE_SGMIIs
#define PC_PHY_AUTONEG_MODE_SGMIIs ("PC_PHY_AUTONEG_MODE_SGMII")
#endif
#ifndef PC_PHY_CHANNEL_ALLs
#define PC_PHY_CHANNEL_ALLs ("PC_PHY_CHANNEL_ALL")
#endif
#ifndef PC_PHY_CHANNEL_LONGs
#define PC_PHY_CHANNEL_LONGs ("PC_PHY_CHANNEL_LONG")
#endif
#ifndef PC_PHY_CHANNEL_SHORTs
#define PC_PHY_CHANNEL_SHORTs ("PC_PHY_CHANNEL_SHORT")
#endif
#ifndef PC_PHY_CONTROLs
#define PC_PHY_CONTROLs ("PC_PHY_CONTROL")
#endif
#ifndef PC_PHY_MEDIUM_ALLs
#define PC_PHY_MEDIUM_ALLs ("PC_PHY_MEDIUM_ALL")
#endif
#ifndef PC_PHY_MEDIUM_BACKPLANEs
#define PC_PHY_MEDIUM_BACKPLANEs ("PC_PHY_MEDIUM_BACKPLANE")
#endif
#ifndef PC_PHY_MEDIUM_COPPERs
#define PC_PHY_MEDIUM_COPPERs ("PC_PHY_MEDIUM_COPPER")
#endif
#ifndef PC_PHY_MEDIUM_OPTICALs
#define PC_PHY_MEDIUM_OPTICALs ("PC_PHY_MEDIUM_OPTICAL")
#endif
#ifndef PC_PHY_OPER_ERRORs
#define PC_PHY_OPER_ERRORs ("PC_PHY_OPER_ERROR")
#endif
#ifndef PC_PHY_STATUSs
#define PC_PHY_STATUSs ("PC_PHY_STATUS")
#endif
#ifndef PC_PMD_FIRMWAREs
#define PC_PMD_FIRMWAREs ("PC_PMD_FIRMWARE")
#endif
#ifndef PC_PMD_FIRMWARE_STATUSs
#define PC_PMD_FIRMWARE_STATUSs ("PC_PMD_FIRMWARE_STATUS")
#endif
#ifndef PC_PM_COREs
#define PC_PM_COREs ("PC_PM_CORE")
#endif
#ifndef PC_PM_IDs
#define PC_PM_IDs ("PC_PM_ID")
#endif
#ifndef PC_PM_MODE_DEFAULTs
#define PC_PM_MODE_DEFAULTs ("PC_PM_MODE_DEFAULT")
#endif
#ifndef PC_PM_PLL_VCO_RATE_10P3125Gs
#define PC_PM_PLL_VCO_RATE_10P3125Gs ("PC_PM_PLL_VCO_RATE_10P3125G")
#endif
#ifndef PC_PM_PLL_VCO_RATE_12P5Gs
#define PC_PM_PLL_VCO_RATE_12P5Gs ("PC_PM_PLL_VCO_RATE_12P5G")
#endif
#ifndef PC_PM_PLL_VCO_RATE_20P625Gs
#define PC_PM_PLL_VCO_RATE_20P625Gs ("PC_PM_PLL_VCO_RATE_20P625G")
#endif
#ifndef PC_PM_PLL_VCO_RATE_25P781Gs
#define PC_PM_PLL_VCO_RATE_25P781Gs ("PC_PM_PLL_VCO_RATE_25P781G")
#endif
#ifndef PC_PM_PLL_VCO_RATE_26P562Gs
#define PC_PM_PLL_VCO_RATE_26P562Gs ("PC_PM_PLL_VCO_RATE_26P562G")
#endif
#ifndef PC_PM_PLL_VCO_RATE_NONEs
#define PC_PM_PLL_VCO_RATE_NONEs ("PC_PM_PLL_VCO_RATE_NONE")
#endif
#ifndef PC_PM_PROPs
#define PC_PM_PROPs ("PC_PM_PROP")
#endif
#ifndef PC_PM_TYPE_CPUs
#define PC_PM_TYPE_CPUs ("PC_PM_TYPE_CPU")
#endif
#ifndef PC_PM_TYPE_LOOPBACKs
#define PC_PM_TYPE_LOOPBACKs ("PC_PM_TYPE_LOOPBACK")
#endif
#ifndef PC_PM_TYPE_NONEs
#define PC_PM_TYPE_NONEs ("PC_PM_TYPE_NONE")
#endif
#ifndef PC_PM_TYPE_PM4X10s
#define PC_PM_TYPE_PM4X10s ("PC_PM_TYPE_PM4X10")
#endif
#ifndef PC_PM_TYPE_PM4X25s
#define PC_PM_TYPE_PM4X25s ("PC_PM_TYPE_PM4X25")
#endif
#ifndef PC_PM_TYPE_PM8X100s
#define PC_PM_TYPE_PM8X100s ("PC_PM_TYPE_PM8X100")
#endif
#ifndef PC_PM_TYPE_PM8X100_GEN2s
#define PC_PM_TYPE_PM8X100_GEN2s ("PC_PM_TYPE_PM8X100_GEN2")
#endif
#ifndef PC_PM_TYPE_PM8X50s
#define PC_PM_TYPE_PM8X50s ("PC_PM_TYPE_PM8X50")
#endif
#ifndef PC_PM_TYPE_PM8X50_GEN2s
#define PC_PM_TYPE_PM8X50_GEN2s ("PC_PM_TYPE_PM8X50_GEN2")
#endif
#ifndef PC_PM_TYPE_PM8X50_GEN3s
#define PC_PM_TYPE_PM8X50_GEN3s ("PC_PM_TYPE_PM8X50_GEN3")
#endif
#ifndef PC_PM_TYPE_PMQTCs
#define PC_PM_TYPE_PMQTCs ("PC_PM_TYPE_PMQTC")
#endif
#ifndef PC_PM_TYPE_PMSGMII4PX2s
#define PC_PM_TYPE_PMSGMII4PX2s ("PC_PM_TYPE_PMSGMII4PX2")
#endif
#ifndef PC_PORTs
#define PC_PORTs ("PC_PORT")
#endif
#ifndef PC_PORT_ABILITIESs
#define PC_PORT_ABILITIESs ("PC_PORT_ABILITIES")
#endif
#ifndef PC_PORT_ACTIVEs
#define PC_PORT_ACTIVEs ("PC_PORT_ACTIVE")
#endif
#ifndef PC_PORT_DIAG_STATSs
#define PC_PORT_DIAG_STATSs ("PC_PORT_DIAG_STATS")
#endif
#ifndef PC_PORT_INFOs
#define PC_PORT_INFOs ("PC_PORT_INFO")
#endif
#ifndef PC_PORT_INVALIDs
#define PC_PORT_INVALIDs ("PC_PORT_INVALID")
#endif
#ifndef PC_PORT_MONITORs
#define PC_PORT_MONITORs ("PC_PORT_MONITOR")
#endif
#ifndef PC_PORT_PHYS_MAPs
#define PC_PORT_PHYS_MAPs ("PC_PORT_PHYS_MAP")
#endif
#ifndef PC_PORT_STATUSs
#define PC_PORT_STATUSs ("PC_PORT_STATUS")
#endif
#ifndef PC_PORT_SUSPENDEDs
#define PC_PORT_SUSPENDEDs ("PC_PORT_SUSPENDED")
#endif
#ifndef PC_PORT_TIMESYNCs
#define PC_PORT_TIMESYNCs ("PC_PORT_TIMESYNC")
#endif
#ifndef PC_PORT_TIMESYNC_MODE_1588s
#define PC_PORT_TIMESYNC_MODE_1588s ("PC_PORT_TIMESYNC_MODE_1588")
#endif
#ifndef PC_PORT_TIMESYNC_MODE_NONEs
#define PC_PORT_TIMESYNC_MODE_NONEs ("PC_PORT_TIMESYNC_MODE_NONE")
#endif
#ifndef PC_PORT_TIMESYNC_MODE_SYNCEs
#define PC_PORT_TIMESYNC_MODE_SYNCEs ("PC_PORT_TIMESYNC_MODE_SYNCE")
#endif
#ifndef PC_PRIMARY_VCO_CFG_INVALIDs
#define PC_PRIMARY_VCO_CFG_INVALIDs ("PC_PRIMARY_VCO_CFG_INVALID")
#endif
#ifndef PC_RLM_BUSYs
#define PC_RLM_BUSYs ("PC_RLM_BUSY")
#endif
#ifndef PC_RLM_DISABLEs
#define PC_RLM_DISABLEs ("PC_RLM_DISABLE")
#endif
#ifndef PC_RLM_DONEs
#define PC_RLM_DONEs ("PC_RLM_DONE")
#endif
#ifndef PC_RLM_FAILEDs
#define PC_RLM_FAILEDs ("PC_RLM_FAILED")
#endif
#ifndef PC_SERDES_CONFIGs
#define PC_SERDES_CONFIGs ("PC_SERDES_CONFIG")
#endif
#ifndef PC_SERDES_FW_FAST_LOADs
#define PC_SERDES_FW_FAST_LOADs ("PC_SERDES_FW_FAST_LOAD")
#endif
#ifndef PC_SERDES_FW_SLOW_LOADs
#define PC_SERDES_FW_SLOW_LOADs ("PC_SERDES_FW_SLOW_LOAD")
#endif
#ifndef PC_SIG_MODE_NRZs
#define PC_SIG_MODE_NRZs ("PC_SIG_MODE_NRZ")
#endif
#ifndef PC_SIG_MODE_PAM4s
#define PC_SIG_MODE_PAM4s ("PC_SIG_MODE_PAM4")
#endif
#ifndef PC_SPEED_1G_AT_12P5G_VCOs
#define PC_SPEED_1G_AT_12P5G_VCOs ("PC_SPEED_1G_AT_12P5G_VCO")
#endif
#ifndef PC_SPEED_1G_AT_25P781G_VCOs
#define PC_SPEED_1G_AT_25P781G_VCOs ("PC_SPEED_1G_AT_25P781G_VCO")
#endif
#ifndef PC_SPEED_1G_AT_6P25G_VCOs
#define PC_SPEED_1G_AT_6P25G_VCOs ("PC_SPEED_1G_AT_6P25G_VCO")
#endif
#ifndef PC_SPEED_2P5G_AT_12P5G_VCOs
#define PC_SPEED_2P5G_AT_12P5G_VCOs ("PC_SPEED_2P5G_AT_12P5G_VCO")
#endif
#ifndef PC_SPEED_5G_AT_12P5G_VCOs
#define PC_SPEED_5G_AT_12P5G_VCOs ("PC_SPEED_5G_AT_12P5G_VCO")
#endif
#ifndef PC_SPEED_INVALIDs
#define PC_SPEED_INVALIDs ("PC_SPEED_INVALID")
#endif
#ifndef PC_SPEED_VCO_NONEs
#define PC_SPEED_VCO_NONEs ("PC_SPEED_VCO_NONE")
#endif
#ifndef PC_STALL_TX_DISABLEs
#define PC_STALL_TX_DISABLEs ("PC_STALL_TX_DISABLE")
#endif
#ifndef PC_STALL_TX_ENABLEs
#define PC_STALL_TX_ENABLEs ("PC_STALL_TX_ENABLE")
#endif
#ifndef PC_STALL_TX_NO_SUPPORTs
#define PC_STALL_TX_NO_SUPPORTs ("PC_STALL_TX_NO_SUPPORT")
#endif
#ifndef PC_SYNCE_MODE_DIV_NONEs
#define PC_SYNCE_MODE_DIV_NONEs ("PC_SYNCE_MODE_DIV_NONE")
#endif
#ifndef PC_SYNCE_STAGE_0_MODE_DIV_GAP_CLK_4_OVER_5s
#define PC_SYNCE_STAGE_0_MODE_DIV_GAP_CLK_4_OVER_5s ("PC_SYNCE_STAGE_0_MODE_DIV_GAP_CLK_4_OVER_5")
#endif
#ifndef PC_SYNCE_STAGE_0_MODE_DIV_NONEs
#define PC_SYNCE_STAGE_0_MODE_DIV_NONEs ("PC_SYNCE_STAGE_0_MODE_DIV_NONE")
#endif
#ifndef PC_SYNCE_STAGE_0_MODE_SDM_FRAC_DIVs
#define PC_SYNCE_STAGE_0_MODE_SDM_FRAC_DIVs ("PC_SYNCE_STAGE_0_MODE_SDM_FRAC_DIV")
#endif
#ifndef PC_SYNCE_STAGE_1_MODE_DIV_11s
#define PC_SYNCE_STAGE_1_MODE_DIV_11s ("PC_SYNCE_STAGE_1_MODE_DIV_11")
#endif
#ifndef PC_SYNCE_STAGE_1_MODE_DIV_7s
#define PC_SYNCE_STAGE_1_MODE_DIV_7s ("PC_SYNCE_STAGE_1_MODE_DIV_7")
#endif
#ifndef PC_SYNCE_STAGE_1_MODE_DIV_NONEs
#define PC_SYNCE_STAGE_1_MODE_DIV_NONEs ("PC_SYNCE_STAGE_1_MODE_DIV_NONE")
#endif
#ifndef PC_TIMESYNC_COMP_EARLIEST_LANEs
#define PC_TIMESYNC_COMP_EARLIEST_LANEs ("PC_TIMESYNC_COMP_EARLIEST_LANE")
#endif
#ifndef PC_TIMESYNC_COMP_LATEST_LANEs
#define PC_TIMESYNC_COMP_LATEST_LANEs ("PC_TIMESYNC_COMP_LATEST_LANE")
#endif
#ifndef PC_TIMESYNC_COMP_NONEs
#define PC_TIMESYNC_COMP_NONEs ("PC_TIMESYNC_COMP_NONE")
#endif
#ifndef PC_TXFIR_NRZ_LP_TAPS_3s
#define PC_TXFIR_NRZ_LP_TAPS_3s ("PC_TXFIR_NRZ_LP_TAPS_3")
#endif
#ifndef PC_TXFIR_NRZ_TAPS_6s
#define PC_TXFIR_NRZ_TAPS_6s ("PC_TXFIR_NRZ_TAPS_6")
#endif
#ifndef PC_TXFIR_PAM4_LP_TAPS_3s
#define PC_TXFIR_PAM4_LP_TAPS_3s ("PC_TXFIR_PAM4_LP_TAPS_3")
#endif
#ifndef PC_TXFIR_PAM4_TAPS_6s
#define PC_TXFIR_PAM4_TAPS_6s ("PC_TXFIR_PAM4_TAPS_6")
#endif
#ifndef PC_TXFIR_TAP_DEFAULTs
#define PC_TXFIR_TAP_DEFAULTs ("PC_TXFIR_TAP_DEFAULT")
#endif
#ifndef PC_TX_TAPSs
#define PC_TX_TAPSs ("PC_TX_TAPS")
#endif
#ifndef PC_TX_TAPS_STATUSs
#define PC_TX_TAPS_STATUSs ("PC_TX_TAPS_STATUS")
#endif
#ifndef PC_TX_TAP_MODE_DEFAULTs
#define PC_TX_TAP_MODE_DEFAULTs ("PC_TX_TAP_MODE_DEFAULT")
#endif
#ifndef PC_TX_TAP_MODE_TAPS_3s
#define PC_TX_TAP_MODE_TAPS_3s ("PC_TX_TAP_MODE_TAPS_3")
#endif
#ifndef PC_TX_TAP_MODE_TAPS_6s
#define PC_TX_TAP_MODE_TAPS_6s ("PC_TX_TAP_MODE_TAPS_6")
#endif
#ifndef PC_VCO_UNAVAILs
#define PC_VCO_UNAVAILs ("PC_VCO_UNAVAIL")
#endif
#ifndef PDD_TYPEs
#define PDD_TYPEs ("PDD_TYPE")
#endif
#ifndef PERCENTAGE_0_25s
#define PERCENTAGE_0_25s ("PERCENTAGE_0_25")
#endif
#ifndef PERCENTAGE_1000s
#define PERCENTAGE_1000s ("PERCENTAGE_1000")
#endif
#ifndef PERCENTAGE_125s
#define PERCENTAGE_125s ("PERCENTAGE_125")
#endif
#ifndef PERCENTAGE_250s
#define PERCENTAGE_250s ("PERCENTAGE_250")
#endif
#ifndef PERCENTAGE_25_50s
#define PERCENTAGE_25_50s ("PERCENTAGE_25_50")
#endif
#ifndef PERCENTAGE_375s
#define PERCENTAGE_375s ("PERCENTAGE_375")
#endif
#ifndef PERCENTAGE_500s
#define PERCENTAGE_500s ("PERCENTAGE_500")
#endif
#ifndef PERCENTAGE_50_75s
#define PERCENTAGE_50_75s ("PERCENTAGE_50_75")
#endif
#ifndef PERCENTAGE_675s
#define PERCENTAGE_675s ("PERCENTAGE_675")
#endif
#ifndef PERCENTAGE_750s
#define PERCENTAGE_750s ("PERCENTAGE_750")
#endif
#ifndef PERCENTAGE_75_100s
#define PERCENTAGE_75_100s ("PERCENTAGE_75_100")
#endif
#ifndef PERCENTAGE_875s
#define PERCENTAGE_875s ("PERCENTAGE_875")
#endif
#ifndef PERCENT_25s
#define PERCENT_25s ("PERCENT_25")
#endif
#ifndef PERCENT_50s
#define PERCENT_50s ("PERCENT_50")
#endif
#ifndef PERCENT_75s
#define PERCENT_75s ("PERCENT_75")
#endif
#ifndef PERIODs
#define PERIODs ("PERIOD")
#endif
#ifndef PFCs
#define PFCs ("PFC")
#endif
#ifndef PFC_PASSs
#define PFC_PASSs ("PFC_PASS")
#endif
#ifndef PFC_PRIs
#define PFC_PRIs ("PFC_PRI")
#endif
#ifndef PHYSICAL_PORT_CONFLICTs
#define PHYSICAL_PORT_CONFLICTs ("PHYSICAL_PORT_CONFLICT")
#endif
#ifndef PHYSICAL_PORT_INVALIDs
#define PHYSICAL_PORT_INVALIDs ("PHYSICAL_PORT_INVALID")
#endif
#ifndef PHYSICAL_TABLE_OP_CNTs
#define PHYSICAL_TABLE_OP_CNTs ("PHYSICAL_TABLE_OP_CNT")
#endif
#ifndef PHYSICAL_TABLE_OP_ERROR_CNTs
#define PHYSICAL_TABLE_OP_ERROR_CNTs ("PHYSICAL_TABLE_OP_ERROR_CNT")
#endif
#ifndef PHY_DISABLEDs
#define PHY_DISABLEDs ("PHY_DISABLED")
#endif
#ifndef PHY_ECC_INTR_ENABLEs
#define PHY_ECC_INTR_ENABLEs ("PHY_ECC_INTR_ENABLE")
#endif
#ifndef PHY_ECC_INTR_ENABLE_AUTOs
#define PHY_ECC_INTR_ENABLE_AUTOs ("PHY_ECC_INTR_ENABLE_AUTO")
#endif
#ifndef PHY_LINKs
#define PHY_LINKs ("PHY_LINK")
#endif
#ifndef PIO_BULK_COPYs
#define PIO_BULK_COPYs ("PIO_BULK_COPY")
#endif
#ifndef PIO_BULK_READs
#define PIO_BULK_READs ("PIO_BULK_READ")
#endif
#ifndef PIO_BULK_WRITEs
#define PIO_BULK_WRITEs ("PIO_BULK_WRITE")
#endif
#ifndef PIPEs
#define PIPEs ("PIPE")
#endif
#ifndef PIPE_UNIQUEs
#define PIPE_UNIQUEs ("PIPE_UNIQUE")
#endif
#ifndef PKTs
#define PKTs ("PKT")
#endif
#ifndef PKT_ATTR_TEMPLATE_NOT_PRESENTs
#define PKT_ATTR_TEMPLATE_NOT_PRESENTs ("PKT_ATTR_TEMPLATE_NOT_PRESENT")
#endif
#ifndef PKT_ATTR_TEMPLATE_WIDTH_EXCEEDEDs
#define PKT_ATTR_TEMPLATE_WIDTH_EXCEEDEDs ("PKT_ATTR_TEMPLATE_WIDTH_EXCEEDED")
#endif
#ifndef PKT_BYTE_CTR_ING_EFLEX_ACTION_PROFILE_IDs
#define PKT_BYTE_CTR_ING_EFLEX_ACTION_PROFILE_IDs ("PKT_BYTE_CTR_ING_EFLEX_ACTION_PROFILE_ID")
#endif
#ifndef PKT_BYTE_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPERs
#define PKT_BYTE_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPERs ("PKT_BYTE_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPER")
#endif
#ifndef PKT_COUNTs
#define PKT_COUNTs ("PKT_COUNT")
#endif
#ifndef PKT_DROPs
#define PKT_DROPs ("PKT_DROP")
#endif
#ifndef PKT_FLOW_ELIGIBILITYs
#define PKT_FLOW_ELIGIBILITYs ("PKT_FLOW_ELIGIBILITY")
#endif
#ifndef PKT_HDR_SIZEs
#define PKT_HDR_SIZEs ("PKT_HDR_SIZE")
#endif
#ifndef PKT_MODEs
#define PKT_MODEs ("PKT_MODE")
#endif
#ifndef PKT_PRIs
#define PKT_PRIs ("PKT_PRI")
#endif
#ifndef PKT_PRI_TYPEs
#define PKT_PRI_TYPEs ("PKT_PRI_TYPE")
#endif
#ifndef PKT_PRI_TYPE_DSCPs
#define PKT_PRI_TYPE_DSCPs ("PKT_PRI_TYPE_DSCP")
#endif
#ifndef PKT_PRI_TYPE_ETAGs
#define PKT_PRI_TYPE_ETAGs ("PKT_PRI_TYPE_ETAG")
#endif
#ifndef PKT_PRI_TYPE_HIGIG3s
#define PKT_PRI_TYPE_HIGIG3s ("PKT_PRI_TYPE_HIGIG3")
#endif
#ifndef PKT_PRI_TYPE_MPLSs
#define PKT_PRI_TYPE_MPLSs ("PKT_PRI_TYPE_MPLS")
#endif
#ifndef PKT_PRI_TYPE_VLANs
#define PKT_PRI_TYPE_VLANs ("PKT_PRI_TYPE_VLAN")
#endif
#ifndef PKT_QUANTUMs
#define PKT_QUANTUMs ("PKT_QUANTUM")
#endif
#ifndef PKT_SIZE_EXCEED_MAXs
#define PKT_SIZE_EXCEED_MAXs ("PKT_SIZE_EXCEED_MAX")
#endif
#ifndef PKT_TO_CPUs
#define PKT_TO_CPUs ("PKT_TO_CPU")
#endif
#ifndef PKT_TRACEs
#define PKT_TRACEs ("PKT_TRACE")
#endif
#ifndef PKT_TRACE_MASKs
#define PKT_TRACE_MASKs ("PKT_TRACE_MASK")
#endif
#ifndef PMD_COM_CLKs
#define PMD_COM_CLKs ("PMD_COM_CLK")
#endif
#ifndef PMD_DEBUG_LANE_EVENT_LOG_LEVELs
#define PMD_DEBUG_LANE_EVENT_LOG_LEVELs ("PMD_DEBUG_LANE_EVENT_LOG_LEVEL")
#endif
#ifndef PMD_RX_LOCKs
#define PMD_RX_LOCKs ("PMD_RX_LOCK")
#endif
#ifndef PM_INACTIVEs
#define PM_INACTIVEs ("PM_INACTIVE")
#endif
#ifndef PM_MODEs
#define PM_MODEs ("PM_MODE")
#endif
#ifndef PM_PHYS_PORTs
#define PM_PHYS_PORTs ("PM_PHYS_PORT")
#endif
#ifndef PM_THREAD_DISABLEs
#define PM_THREAD_DISABLEs ("PM_THREAD_DISABLE")
#endif
#ifndef PM_TYPEs
#define PM_TYPEs ("PM_TYPE")
#endif
#ifndef POLICY_CMD_SELECTs
#define POLICY_CMD_SELECTs ("POLICY_CMD_SELECT")
#endif
#ifndef POLICY_OBJ_SELECTs
#define POLICY_OBJ_SELECTs ("POLICY_OBJ_SELECT")
#endif
#ifndef POLICY_VALUE_STRENGTHs
#define POLICY_VALUE_STRENGTHs ("POLICY_VALUE_STRENGTH")
#endif
#ifndef POLLED_IRQ_DELAYs
#define POLLED_IRQ_DELAYs ("POLLED_IRQ_DELAY")
#endif
#ifndef POLLED_IRQ_ENABLEs
#define POLLED_IRQ_ENABLEs ("POLLED_IRQ_ENABLE")
#endif
#ifndef POLLED_IRQ_THREAD_PRIORITYs
#define POLLED_IRQ_THREAD_PRIORITYs ("POLLED_IRQ_THREAD_PRIORITY")
#endif
#ifndef POLL_SEQUENCEs
#define POLL_SEQUENCEs ("POLL_SEQUENCE")
#endif
#ifndef POLL_SEQUENCE_ACTIVEs
#define POLL_SEQUENCE_ACTIVEs ("POLL_SEQUENCE_ACTIVE")
#endif
#ifndef POOL_CHANNEL_BASEs
#define POOL_CHANNEL_BASEs ("POOL_CHANNEL_BASE")
#endif
#ifndef POOL_IDs
#define POOL_IDs ("POOL_ID")
#endif
#ifndef POOL_INSTANCEs
#define POOL_INSTANCEs ("POOL_INSTANCE")
#endif
#ifndef POOL_SIZEs
#define POOL_SIZEs ("POOL_SIZE")
#endif
#ifndef POP_LOOKUP_LABEL_1s
#define POP_LOOKUP_LABEL_1s ("POP_LOOKUP_LABEL_1")
#endif
#ifndef POP_LOOKUP_LABEL_2s
#define POP_LOOKUP_LABEL_2s ("POP_LOOKUP_LABEL_2")
#endif
#ifndef POP_LOOKUP_LABEL_3s
#define POP_LOOKUP_LABEL_3s ("POP_LOOKUP_LABEL_3")
#endif
#ifndef PORTs
#define PORTs ("PORT")
#endif
#ifndef PORT_BASED_ENABLEs
#define PORT_BASED_ENABLEs ("PORT_BASED_ENABLE")
#endif
#ifndef PORT_CFG_INCOMPELETEs
#define PORT_CFG_INCOMPELETEs ("PORT_CFG_INCOMPELETE")
#endif
#ifndef PORT_CFG_PM_VCO_VIOLATIONs
#define PORT_CFG_PM_VCO_VIOLATIONs ("PORT_CFG_PM_VCO_VIOLATION")
#endif
#ifndef PORT_CNTs
#define PORT_CNTs ("PORT_CNT")
#endif
#ifndef PORT_CONTROLs
#define PORT_CONTROLs ("PORT_CONTROL")
#endif
#ifndef PORT_COS_Q_MAPs
#define PORT_COS_Q_MAPs ("PORT_COS_Q_MAP")
#endif
#ifndef PORT_COS_Q_MAP_IDs
#define PORT_COS_Q_MAP_IDs ("PORT_COS_Q_MAP_ID")
#endif
#ifndef PORT_COS_Q_STRENGTH_PROFILEs
#define PORT_COS_Q_STRENGTH_PROFILEs ("PORT_COS_Q_STRENGTH_PROFILE")
#endif
#ifndef PORT_COS_Q_STRENGTH_PROFILE_IDs
#define PORT_COS_Q_STRENGTH_PROFILE_IDs ("PORT_COS_Q_STRENGTH_PROFILE_ID")
#endif
#ifndef PORT_EGR_BLOCKs
#define PORT_EGR_BLOCKs ("PORT_EGR_BLOCK")
#endif
#ifndef PORT_EGR_BLOCK_IDs
#define PORT_EGR_BLOCK_IDs ("PORT_EGR_BLOCK_ID")
#endif
#ifndef PORT_EGR_MIRRORs
#define PORT_EGR_MIRRORs ("PORT_EGR_MIRROR")
#endif
#ifndef PORT_EGR_OPAQUEs
#define PORT_EGR_OPAQUEs ("PORT_EGR_OPAQUE")
#endif
#ifndef PORT_EGR_TS_PTPs
#define PORT_EGR_TS_PTPs ("PORT_EGR_TS_PTP")
#endif
#ifndef PORT_EGR_VISIBILITYs
#define PORT_EGR_VISIBILITYs ("PORT_EGR_VISIBILITY")
#endif
#ifndef PORT_ENCAP_MISMATCHs
#define PORT_ENCAP_MISMATCHs ("PORT_ENCAP_MISMATCH")
#endif
#ifndef PORT_ENTRY_ERRORs
#define PORT_ENTRY_ERRORs ("PORT_ENTRY_ERROR")
#endif
#ifndef PORT_GIH_CPUs
#define PORT_GIH_CPUs ("PORT_GIH_CPU")
#endif
#ifndef PORT_IDs
#define PORT_IDs ("PORT_ID")
#endif
#ifndef PORT_ID_OPERs
#define PORT_ID_OPERs ("PORT_ID_OPER")
#endif
#ifndef PORT_IF_SBS_CONTROLRs
#define PORT_IF_SBS_CONTROLRs ("PORT_IF_SBS_CONTROLR")
#endif
#ifndef PORT_INFO_UNAVAILABLEs
#define PORT_INFO_UNAVAILABLEs ("PORT_INFO_UNAVAILABLE")
#endif
#ifndef PORT_ING_BLOCK_LOOPBACKs
#define PORT_ING_BLOCK_LOOPBACKs ("PORT_ING_BLOCK_LOOPBACK")
#endif
#ifndef PORT_ING_EGR_BLOCK_0s
#define PORT_ING_EGR_BLOCK_0s ("PORT_ING_EGR_BLOCK_0")
#endif
#ifndef PORT_ING_EGR_BLOCK_1s
#define PORT_ING_EGR_BLOCK_1s ("PORT_ING_EGR_BLOCK_1")
#endif
#ifndef PORT_ING_EGR_BLOCK_2s
#define PORT_ING_EGR_BLOCK_2s ("PORT_ING_EGR_BLOCK_2")
#endif
#ifndef PORT_ING_EGR_BLOCK_3s
#define PORT_ING_EGR_BLOCK_3s ("PORT_ING_EGR_BLOCK_3")
#endif
#ifndef PORT_ING_EGR_BLOCK_CPUs
#define PORT_ING_EGR_BLOCK_CPUs ("PORT_ING_EGR_BLOCK_CPU")
#endif
#ifndef PORT_ING_EGR_BLOCK_IDs
#define PORT_ING_EGR_BLOCK_IDs ("PORT_ING_EGR_BLOCK_ID")
#endif
#ifndef PORT_ING_EGR_BLOCK_PROFILEs
#define PORT_ING_EGR_BLOCK_PROFILEs ("PORT_ING_EGR_BLOCK_PROFILE")
#endif
#ifndef PORT_ING_EGR_BLOCK_PROFILE_IDs
#define PORT_ING_EGR_BLOCK_PROFILE_IDs ("PORT_ING_EGR_BLOCK_PROFILE_ID")
#endif
#ifndef PORT_ING_OPAQUEs
#define PORT_ING_OPAQUEs ("PORT_ING_OPAQUE")
#endif
#ifndef PORT_ING_TS_PTPs
#define PORT_ING_TS_PTPs ("PORT_ING_TS_PTP")
#endif
#ifndef PORT_ING_VISIBILITYs
#define PORT_ING_VISIBILITYs ("PORT_ING_VISIBILITY")
#endif
#ifndef PORT_LOAD_QUANTIZATION_THRESHOLDs
#define PORT_LOAD_QUANTIZATION_THRESHOLDs ("PORT_LOAD_QUANTIZATION_THRESHOLD")
#endif
#ifndef PORT_LOAD_SCALING_FACTORs
#define PORT_LOAD_SCALING_FACTORs ("PORT_LOAD_SCALING_FACTOR")
#endif
#ifndef PORT_LOAD_WEIGHTs
#define PORT_LOAD_WEIGHTs ("PORT_LOAD_WEIGHT")
#endif
#ifndef PORT_MAP_UNKNOWNs
#define PORT_MAP_UNKNOWNs ("PORT_MAP_UNKNOWN")
#endif
#ifndef PORT_MIRRORs
#define PORT_MIRRORs ("PORT_MIRROR")
#endif
#ifndef PORT_NAMEs
#define PORT_NAMEs ("PORT_NAME")
#endif
#ifndef PORT_NAME_LENs
#define PORT_NAME_LENs ("PORT_NAME_LEN")
#endif
#ifndef PORT_NUM_LANES_UNKNOWNs
#define PORT_NUM_LANES_UNKNOWNs ("PORT_NUM_LANES_UNKNOWN")
#endif
#ifndef PORT_PARSERs
#define PORT_PARSERs ("PORT_PARSER")
#endif
#ifndef PORT_PKT_CONTROL_IDs
#define PORT_PKT_CONTROL_IDs ("PORT_PKT_CONTROL_ID")
#endif
#ifndef PORT_POLICYs
#define PORT_POLICYs ("PORT_POLICY")
#endif
#ifndef PORT_PROPERTYs
#define PORT_PROPERTYs ("PORT_PROPERTY")
#endif
#ifndef PORT_QUEUE_SIZE_QUANTIZATION_THRESHOLDs
#define PORT_QUEUE_SIZE_QUANTIZATION_THRESHOLDs ("PORT_QUEUE_SIZE_QUANTIZATION_THRESHOLD")
#endif
#ifndef PORT_QUEUE_SIZE_SCALING_FACTORs
#define PORT_QUEUE_SIZE_SCALING_FACTORs ("PORT_QUEUE_SIZE_SCALING_FACTOR")
#endif
#ifndef PORT_QUEUE_SIZE_WEIGHTs
#define PORT_QUEUE_SIZE_WEIGHTs ("PORT_QUEUE_SIZE_WEIGHT")
#endif
#ifndef PORT_REASSIGNMENT_CNTs
#define PORT_REASSIGNMENT_CNTs ("PORT_REASSIGNMENT_CNT")
#endif
#ifndef PORT_SERVICE_POOLs
#define PORT_SERVICE_POOLs ("PORT_SERVICE_POOL")
#endif
#ifndef PORT_SERVICE_POOL_INDEXs
#define PORT_SERVICE_POOL_INDEXs ("PORT_SERVICE_POOL_INDEX")
#endif
#ifndef PORT_SERVICE_POOL_MCs
#define PORT_SERVICE_POOL_MCs ("PORT_SERVICE_POOL_MC")
#endif
#ifndef PORT_SERVICE_POOL_MC_INDEXs
#define PORT_SERVICE_POOL_MC_INDEXs ("PORT_SERVICE_POOL_MC_INDEX")
#endif
#ifndef PORT_SERVICE_POOL_MC_PORTs
#define PORT_SERVICE_POOL_MC_PORTs ("PORT_SERVICE_POOL_MC_PORT")
#endif
#ifndef PORT_SERVICE_POOL_PORTs
#define PORT_SERVICE_POOL_PORTs ("PORT_SERVICE_POOL_PORT")
#endif
#ifndef PORT_SERVICE_POOL_UCs
#define PORT_SERVICE_POOL_UCs ("PORT_SERVICE_POOL_UC")
#endif
#ifndef PORT_SERVICE_POOL_UC_INDEXs
#define PORT_SERVICE_POOL_UC_INDEXs ("PORT_SERVICE_POOL_UC_INDEX")
#endif
#ifndef PORT_SERVICE_POOL_UC_PORTs
#define PORT_SERVICE_POOL_UC_PORTs ("PORT_SERVICE_POOL_UC_PORT")
#endif
#ifndef PORT_SPEED_UNKNOWNs
#define PORT_SPEED_UNKNOWNs ("PORT_SPEED_UNKNOWN")
#endif
#ifndef PORT_SYSTEM_11_0s
#define PORT_SYSTEM_11_0s ("PORT_SYSTEM_11_0")
#endif
#ifndef PORT_SYSTEM_12_8_TO_AND_6_0s
#define PORT_SYSTEM_12_8_TO_AND_6_0s ("PORT_SYSTEM_12_8_TO_AND_6_0")
#endif
#ifndef PORT_SYSTEM_13_8_TO_AND_5_0s
#define PORT_SYSTEM_13_8_TO_AND_5_0s ("PORT_SYSTEM_13_8_TO_AND_5_0")
#endif
#ifndef PORT_SYSTEM_DESTINATIONs
#define PORT_SYSTEM_DESTINATIONs ("PORT_SYSTEM_DESTINATION")
#endif
#ifndef PORT_SYSTEM_IDs
#define PORT_SYSTEM_IDs ("PORT_SYSTEM_ID")
#endif
#ifndef PORT_TRUNKs
#define PORT_TRUNKs ("PORT_TRUNK")
#endif
#ifndef PORT_TYPEs
#define PORT_TYPEs ("PORT_TYPE")
#endif
#ifndef PORT_UNKNOWNs
#define PORT_UNKNOWNs ("PORT_UNKNOWN")
#endif
#ifndef PP_CLK_FREQs
#define PP_CLK_FREQs ("PP_CLK_FREQ")
#endif
#ifndef PRESERVE_CPU_TAGs
#define PRESERVE_CPU_TAGs ("PRESERVE_CPU_TAG")
#endif
#ifndef PRE_PROCESSING_BIN_As
#define PRE_PROCESSING_BIN_As ("PRE_PROCESSING_BIN_A")
#endif
#ifndef PRE_PROCESSING_BIN_Bs
#define PRE_PROCESSING_BIN_Bs ("PRE_PROCESSING_BIN_B")
#endif
#ifndef PRE_PROCESSING_BIN_Cs
#define PRE_PROCESSING_BIN_Cs ("PRE_PROCESSING_BIN_C")
#endif
#ifndef PRIs
#define PRIs ("PRI")
#endif
#ifndef PRIMARY_PATH_THRESHOLDs
#define PRIMARY_PATH_THRESHOLDs ("PRIMARY_PATH_THRESHOLD")
#endif
#ifndef PRI_GRPs
#define PRI_GRPs ("PRI_GRP")
#endif
#ifndef PRI_GRP_HEADROOMs
#define PRI_GRP_HEADROOMs ("PRI_GRP_HEADROOM")
#endif
#ifndef PRI_GRP_HEADROOM_INDEXs
#define PRI_GRP_HEADROOM_INDEXs ("PRI_GRP_HEADROOM_INDEX")
#endif
#ifndef PRI_GRP_HEADROOM_PORTs
#define PRI_GRP_HEADROOM_PORTs ("PRI_GRP_HEADROOM_PORT")
#endif
#ifndef PRI_GRP_INDEXs
#define PRI_GRP_INDEXs ("PRI_GRP_INDEX")
#endif
#ifndef PRI_GRP_MAP_IDs
#define PRI_GRP_MAP_IDs ("PRI_GRP_MAP_ID")
#endif
#ifndef PRI_GRP_PORTs
#define PRI_GRP_PORTs ("PRI_GRP_PORT")
#endif
#ifndef PRI_Qs
#define PRI_Qs ("PRI_Q")
#endif
#ifndef PROFILEs
#define PROFILEs ("PROFILE")
#endif
#ifndef PROFILE_0s
#define PROFILE_0s ("PROFILE_0")
#endif
#ifndef PROFILE_1s
#define PROFILE_1s ("PROFILE_1")
#endif
#ifndef PROFILE_2s
#define PROFILE_2s ("PROFILE_2")
#endif
#ifndef PROFILE_3s
#define PROFILE_3s ("PROFILE_3")
#endif
#ifndef PROFILE_IDs
#define PROFILE_IDs ("PROFILE_ID")
#endif
#ifndef PROFILE_INCOMPELETEs
#define PROFILE_INCOMPELETEs ("PROFILE_INCOMPELETE")
#endif
#ifndef PROFILE_INVALIDs
#define PROFILE_INVALIDs ("PROFILE_INVALID")
#endif
#ifndef PROFILE_SECTIONs
#define PROFILE_SECTIONs ("PROFILE_SECTION")
#endif
#ifndef PROMOTION_FILTERS_INCR_RATEs
#define PROMOTION_FILTERS_INCR_RATEs ("PROMOTION_FILTERS_INCR_RATE")
#endif
#ifndef PROMOTION_FILTERS_MONITOR_INTERVAL_USECSs
#define PROMOTION_FILTERS_MONITOR_INTERVAL_USECSs ("PROMOTION_FILTERS_MONITOR_INTERVAL_USECS")
#endif
#ifndef PROMOTION_FILTERS_RATE_HIGH_THRESHOLD_KBITS_SECs
#define PROMOTION_FILTERS_RATE_HIGH_THRESHOLD_KBITS_SECs ("PROMOTION_FILTERS_RATE_HIGH_THRESHOLD_KBITS_SEC")
#endif
#ifndef PROMOTION_FILTERS_RATE_LOW_THRESHOLD_KBITS_SECs
#define PROMOTION_FILTERS_RATE_LOW_THRESHOLD_KBITS_SECs ("PROMOTION_FILTERS_RATE_LOW_THRESHOLD_KBITS_SEC")
#endif
#ifndef PROMOTION_FILTERS_SIZE_THRESHOLD_BYTESs
#define PROMOTION_FILTERS_SIZE_THRESHOLD_BYTESs ("PROMOTION_FILTERS_SIZE_THRESHOLD_BYTES")
#endif
#ifndef PROTECTIONs
#define PROTECTIONs ("PROTECTION")
#endif
#ifndef PROTOs
#define PROTOs ("PROTO")
#endif
#ifndef PROTOBUFs
#define PROTOBUFs ("PROTOBUF")
#endif
#ifndef PROT_NHOP_OFFSETs
#define PROT_NHOP_OFFSETs ("PROT_NHOP_OFFSET")
#endif
#ifndef PROT_SWT_BITP_PROFILEMs
#define PROT_SWT_BITP_PROFILEMs ("PROT_SWT_BITP_PROFILEM")
#endif
#ifndef PROT_SWT_BOTP_PROFILEMs
#define PROT_SWT_BOTP_PROFILEMs ("PROT_SWT_BOTP_PROFILEM")
#endif
#ifndef PROT_SWT_CTRL_PRE_SELMs
#define PROT_SWT_CTRL_PRE_SELMs ("PROT_SWT_CTRL_PRE_SELM")
#endif
#ifndef PROT_SWT_PROT_NHI_CONFIGRs
#define PROT_SWT_PROT_NHI_CONFIGRs ("PROT_SWT_PROT_NHI_CONFIGR")
#endif
#ifndef PROT_SWT_PROT_NHI_TABLEMs
#define PROT_SWT_PROT_NHI_TABLEMs ("PROT_SWT_PROT_NHI_TABLEM")
#endif
#ifndef PROT_SWT_PROT_NHI_TABLE_SER_CONTROLRs
#define PROT_SWT_PROT_NHI_TABLE_SER_CONTROLRs ("PROT_SWT_PROT_NHI_TABLE_SER_CONTROLR")
#endif
#ifndef PROT_SWT_RAM_TM_CONTROLRs
#define PROT_SWT_RAM_TM_CONTROLRs ("PROT_SWT_RAM_TM_CONTROLR")
#endif
#ifndef PSAMP_DLB_EPOCHs
#define PSAMP_DLB_EPOCHs ("PSAMP_DLB_EPOCH")
#endif
#ifndef PSAMP_EPOCHs
#define PSAMP_EPOCHs ("PSAMP_EPOCH")
#endif
#ifndef PSAMP_IPFIX_VERSIONs
#define PSAMP_IPFIX_VERSIONs ("PSAMP_IPFIX_VERSION")
#endif
#ifndef PTPs
#define PTPs ("PTP")
#endif
#ifndef PT_COPYs
#define PT_COPYs ("PT_COPY")
#endif
#ifndef PT_COPY_NUMs
#define PT_COPY_NUMs ("PT_COPY_NUM")
#endif
#ifndef PT_HITs
#define PT_HITs ("PT_HIT")
#endif
#ifndef PT_IDs
#define PT_IDs ("PT_ID")
#endif
#ifndef PT_ID_CNTs
#define PT_ID_CNTs ("PT_ID_CNT")
#endif
#ifndef PT_ID_DATAs
#define PT_ID_DATAs ("PT_ID_DATA")
#endif
#ifndef PT_ID_DATA_CNTs
#define PT_ID_DATA_CNTs ("PT_ID_DATA_CNT")
#endif
#ifndef PT_INDEXs
#define PT_INDEXs ("PT_INDEX")
#endif
#ifndef PT_INDEX_CNTs
#define PT_INDEX_CNTs ("PT_INDEX_CNT")
#endif
#ifndef PT_INDEX_DATAs
#define PT_INDEX_DATAs ("PT_INDEX_DATA")
#endif
#ifndef PT_INDEX_DATA_CNTs
#define PT_INDEX_DATA_CNTs ("PT_INDEX_DATA_CNT")
#endif
#ifndef PT_INDEX_NUMs
#define PT_INDEX_NUMs ("PT_INDEX_NUM")
#endif
#ifndef PT_INSTANCEs
#define PT_INSTANCEs ("PT_INSTANCE")
#endif
#ifndef PT_INST_NUMs
#define PT_INST_NUMs ("PT_INST_NUM")
#endif
#ifndef PT_LOOKUPs
#define PT_LOOKUPs ("PT_LOOKUP")
#endif
#ifndef PT_OPs
#define PT_OPs ("PT_OP")
#endif
#ifndef PT_OP_CLEARs
#define PT_OP_CLEARs ("PT_OP_CLEAR")
#endif
#ifndef PT_OP_DELETEs
#define PT_OP_DELETEs ("PT_OP_DELETE")
#endif
#ifndef PT_OP_FIFO_POPs
#define PT_OP_FIFO_POPs ("PT_OP_FIFO_POP")
#endif
#ifndef PT_OP_FIFO_PUSHs
#define PT_OP_FIFO_PUSHs ("PT_OP_FIFO_PUSH")
#endif
#ifndef PT_OP_GETs
#define PT_OP_GETs ("PT_OP_GET")
#endif
#ifndef PT_OP_INSERTs
#define PT_OP_INSERTs ("PT_OP_INSERT")
#endif
#ifndef PT_OP_LOOKUPs
#define PT_OP_LOOKUPs ("PT_OP_LOOKUP")
#endif
#ifndef PT_OP_MODIFYs
#define PT_OP_MODIFYs ("PT_OP_MODIFY")
#endif
#ifndef PT_OP_NOPs
#define PT_OP_NOPs ("PT_OP_NOP")
#endif
#ifndef PT_OP_SETs
#define PT_OP_SETs ("PT_OP_SET")
#endif
#ifndef PT_OP_STATUSs
#define PT_OP_STATUSs ("PT_OP_STATUS")
#endif
#ifndef PURGE_BAD_OPCODE_FRAMESs
#define PURGE_BAD_OPCODE_FRAMESs ("PURGE_BAD_OPCODE_FRAMES")
#endif
#ifndef PURGE_BROADCAST_FRAMESs
#define PURGE_BROADCAST_FRAMESs ("PURGE_BROADCAST_FRAMES")
#endif
#ifndef PURGE_CONTROL_FRAMESs
#define PURGE_CONTROL_FRAMESs ("PURGE_CONTROL_FRAMES")
#endif
#ifndef PURGE_CRC_ERROR_FRAMESs
#define PURGE_CRC_ERROR_FRAMESs ("PURGE_CRC_ERROR_FRAMES")
#endif
#ifndef PURGE_DRIBBLE_NIBBLE_ERROR_FRAMESs
#define PURGE_DRIBBLE_NIBBLE_ERROR_FRAMESs ("PURGE_DRIBBLE_NIBBLE_ERROR_FRAMES")
#endif
#ifndef PURGE_GOOD_FRAMESs
#define PURGE_GOOD_FRAMESs ("PURGE_GOOD_FRAMES")
#endif
#ifndef PURGE_LENGTH_CHECK_FAIL_FRAMESs
#define PURGE_LENGTH_CHECK_FAIL_FRAMESs ("PURGE_LENGTH_CHECK_FAIL_FRAMES")
#endif
#ifndef PURGE_MACSEC_FRAMESs
#define PURGE_MACSEC_FRAMESs ("PURGE_MACSEC_FRAMES")
#endif
#ifndef PURGE_MULTICAST_FRAMESs
#define PURGE_MULTICAST_FRAMESs ("PURGE_MULTICAST_FRAMES")
#endif
#ifndef PURGE_PAUSE_FRAMESs
#define PURGE_PAUSE_FRAMESs ("PURGE_PAUSE_FRAMES")
#endif
#ifndef PURGE_PFC_FRAMESs
#define PURGE_PFC_FRAMESs ("PURGE_PFC_FRAMES")
#endif
#ifndef PURGE_PROMISCUOUS_FRAMESs
#define PURGE_PROMISCUOUS_FRAMESs ("PURGE_PROMISCUOUS_FRAMES")
#endif
#ifndef PURGE_RUNT_FRAMESs
#define PURGE_RUNT_FRAMESs ("PURGE_RUNT_FRAMES")
#endif
#ifndef PURGE_RX_CODE_ERROR_FRAMESs
#define PURGE_RX_CODE_ERROR_FRAMESs ("PURGE_RX_CODE_ERROR_FRAMES")
#endif
#ifndef PURGE_SCH_CRC_ERRORs
#define PURGE_SCH_CRC_ERRORs ("PURGE_SCH_CRC_ERROR")
#endif
#ifndef PURGE_STACK_VLAN_FRAMESs
#define PURGE_STACK_VLAN_FRAMESs ("PURGE_STACK_VLAN_FRAMES")
#endif
#ifndef PURGE_TRUNCATED_FRAMESs
#define PURGE_TRUNCATED_FRAMESs ("PURGE_TRUNCATED_FRAMES")
#endif
#ifndef PURGE_UNICAST_FRAMESs
#define PURGE_UNICAST_FRAMESs ("PURGE_UNICAST_FRAMES")
#endif
#ifndef PURGE_UNSUPPORTED_PAUSE_PFC_DAs
#define PURGE_UNSUPPORTED_PAUSE_PFC_DAs ("PURGE_UNSUPPORTED_PAUSE_PFC_DA")
#endif
#ifndef PURGE_VLAN_TAGGED_FRAMESs
#define PURGE_VLAN_TAGGED_FRAMESs ("PURGE_VLAN_TAGGED_FRAMES")
#endif
#ifndef PURGE_WRONG_SAs
#define PURGE_WRONG_SAs ("PURGE_WRONG_SA")
#endif
#ifndef PVLAN_MISMATCHs
#define PVLAN_MISMATCHs ("PVLAN_MISMATCH")
#endif
#ifndef PVLAN_MISMATCH_MASKs
#define PVLAN_MISMATCH_MASKs ("PVLAN_MISMATCH_MASK")
#endif
#ifndef PWs
#define PWs ("PW")
#endif
#ifndef PW_ACHs
#define PW_ACHs ("PW_ACH")
#endif
#ifndef PW_DECAP_SEQUENCE_NUMBER_RANGEs
#define PW_DECAP_SEQUENCE_NUMBER_RANGEs ("PW_DECAP_SEQUENCE_NUMBER_RANGE")
#endif
#ifndef QOS_FIELDs
#define QOS_FIELDs ("QOS_FIELD")
#endif
#ifndef QOS_REMARKING_AUX_BOTP_PROFILEMs
#define QOS_REMARKING_AUX_BOTP_PROFILEMs ("QOS_REMARKING_AUX_BOTP_PROFILEM")
#endif
#ifndef QOS_REMARKING_BOTP_PROFILEMs
#define QOS_REMARKING_BOTP_PROFILEMs ("QOS_REMARKING_BOTP_PROFILEM")
#endif
#ifndef QOS_REMARKING_BOTP_PROFILE_SER_CONTROLRs
#define QOS_REMARKING_BOTP_PROFILE_SER_CONTROLRs ("QOS_REMARKING_BOTP_PROFILE_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_CTRL_POLICY_BMs
#define QOS_REMARKING_CTRL_POLICY_BMs ("QOS_REMARKING_CTRL_POLICY_BM")
#endif
#ifndef QOS_REMARKING_CTRL_POLICY_B_SER_CONTROLRs
#define QOS_REMARKING_CTRL_POLICY_B_SER_CONTROLRs ("QOS_REMARKING_CTRL_POLICY_B_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_CTRL_PRE_SELMs
#define QOS_REMARKING_CTRL_PRE_SELMs ("QOS_REMARKING_CTRL_PRE_SELM")
#endif
#ifndef QOS_REMARKING_ECN_MAP_TABLE_0Ms
#define QOS_REMARKING_ECN_MAP_TABLE_0Ms ("QOS_REMARKING_ECN_MAP_TABLE_0M")
#endif
#ifndef QOS_REMARKING_ECN_MAP_TABLE_0_SER_CONTROLRs
#define QOS_REMARKING_ECN_MAP_TABLE_0_SER_CONTROLRs ("QOS_REMARKING_ECN_MAP_TABLE_0_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_ECN_MAP_TABLE_1Ms
#define QOS_REMARKING_ECN_MAP_TABLE_1Ms ("QOS_REMARKING_ECN_MAP_TABLE_1M")
#endif
#ifndef QOS_REMARKING_ECN_MAP_TABLE_1_SER_CONTROLRs
#define QOS_REMARKING_ECN_MAP_TABLE_1_SER_CONTROLRs ("QOS_REMARKING_ECN_MAP_TABLE_1_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_ECN_MAP_TABLE_2Ms
#define QOS_REMARKING_ECN_MAP_TABLE_2Ms ("QOS_REMARKING_ECN_MAP_TABLE_2M")
#endif
#ifndef QOS_REMARKING_ECN_MAP_TABLE_2_SER_CONTROLRs
#define QOS_REMARKING_ECN_MAP_TABLE_2_SER_CONTROLRs ("QOS_REMARKING_ECN_MAP_TABLE_2_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_ECN_MAP_TABLE_3Ms
#define QOS_REMARKING_ECN_MAP_TABLE_3Ms ("QOS_REMARKING_ECN_MAP_TABLE_3M")
#endif
#ifndef QOS_REMARKING_ECN_MAP_TABLE_3_SER_CONTROLRs
#define QOS_REMARKING_ECN_MAP_TABLE_3_SER_CONTROLRs ("QOS_REMARKING_ECN_MAP_TABLE_3_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_ECN_MAP_TABLE_4Ms
#define QOS_REMARKING_ECN_MAP_TABLE_4Ms ("QOS_REMARKING_ECN_MAP_TABLE_4M")
#endif
#ifndef QOS_REMARKING_ECN_MAP_TABLE_4_SER_CONTROLRs
#define QOS_REMARKING_ECN_MAP_TABLE_4_SER_CONTROLRs ("QOS_REMARKING_ECN_MAP_TABLE_4_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_LTS_TCAM_DATA_ONLYMs
#define QOS_REMARKING_LTS_TCAM_DATA_ONLYMs ("QOS_REMARKING_LTS_TCAM_DATA_ONLYM")
#endif
#ifndef QOS_REMARKING_LTS_TCAM_DATA_ONLY_SER_CONTROLRs
#define QOS_REMARKING_LTS_TCAM_DATA_ONLY_SER_CONTROLRs ("QOS_REMARKING_LTS_TCAM_DATA_ONLY_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_LTS_TCAM_ONLYMs
#define QOS_REMARKING_LTS_TCAM_ONLYMs ("QOS_REMARKING_LTS_TCAM_ONLYM")
#endif
#ifndef QOS_REMARKING_MPLS_QOS_MAP_TABLE_0Ms
#define QOS_REMARKING_MPLS_QOS_MAP_TABLE_0Ms ("QOS_REMARKING_MPLS_QOS_MAP_TABLE_0M")
#endif
#ifndef QOS_REMARKING_MPLS_QOS_MAP_TABLE_0_SER_CONTROLRs
#define QOS_REMARKING_MPLS_QOS_MAP_TABLE_0_SER_CONTROLRs ("QOS_REMARKING_MPLS_QOS_MAP_TABLE_0_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_MPLS_QOS_MAP_TABLE_1Ms
#define QOS_REMARKING_MPLS_QOS_MAP_TABLE_1Ms ("QOS_REMARKING_MPLS_QOS_MAP_TABLE_1M")
#endif
#ifndef QOS_REMARKING_MPLS_QOS_MAP_TABLE_1_SER_CONTROLRs
#define QOS_REMARKING_MPLS_QOS_MAP_TABLE_1_SER_CONTROLRs ("QOS_REMARKING_MPLS_QOS_MAP_TABLE_1_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_QOS_MAP_TABLE_0Ms
#define QOS_REMARKING_QOS_MAP_TABLE_0Ms ("QOS_REMARKING_QOS_MAP_TABLE_0M")
#endif
#ifndef QOS_REMARKING_QOS_MAP_TABLE_0_SER_CONTROLRs
#define QOS_REMARKING_QOS_MAP_TABLE_0_SER_CONTROLRs ("QOS_REMARKING_QOS_MAP_TABLE_0_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_QOS_MAP_TABLE_1Ms
#define QOS_REMARKING_QOS_MAP_TABLE_1Ms ("QOS_REMARKING_QOS_MAP_TABLE_1M")
#endif
#ifndef QOS_REMARKING_QOS_MAP_TABLE_1_SER_CONTROLRs
#define QOS_REMARKING_QOS_MAP_TABLE_1_SER_CONTROLRs ("QOS_REMARKING_QOS_MAP_TABLE_1_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_QOS_MAP_TABLE_2Ms
#define QOS_REMARKING_QOS_MAP_TABLE_2Ms ("QOS_REMARKING_QOS_MAP_TABLE_2M")
#endif
#ifndef QOS_REMARKING_QOS_MAP_TABLE_2_SER_CONTROLRs
#define QOS_REMARKING_QOS_MAP_TABLE_2_SER_CONTROLRs ("QOS_REMARKING_QOS_MAP_TABLE_2_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_QOS_MAP_TABLE_3Ms
#define QOS_REMARKING_QOS_MAP_TABLE_3Ms ("QOS_REMARKING_QOS_MAP_TABLE_3M")
#endif
#ifndef QOS_REMARKING_QOS_MAP_TABLE_3_SER_CONTROLRs
#define QOS_REMARKING_QOS_MAP_TABLE_3_SER_CONTROLRs ("QOS_REMARKING_QOS_MAP_TABLE_3_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_QOS_MAP_TABLE_4Ms
#define QOS_REMARKING_QOS_MAP_TABLE_4Ms ("QOS_REMARKING_QOS_MAP_TABLE_4M")
#endif
#ifndef QOS_REMARKING_QOS_MAP_TABLE_4_SER_CONTROLRs
#define QOS_REMARKING_QOS_MAP_TABLE_4_SER_CONTROLRs ("QOS_REMARKING_QOS_MAP_TABLE_4_SER_CONTROLR")
#endif
#ifndef QOS_REMARKING_RAM_TM_CONTROLRs
#define QOS_REMARKING_RAM_TM_CONTROLRs ("QOS_REMARKING_RAM_TM_CONTROLR")
#endif
#ifndef QSPI_BSPI_B0_CTRLRs
#define QSPI_BSPI_B0_CTRLRs ("QSPI_BSPI_B0_CTRLR")
#endif
#ifndef QSPI_BSPI_B0_STATUSRs
#define QSPI_BSPI_B0_STATUSRs ("QSPI_BSPI_B0_STATUSR")
#endif
#ifndef QSPI_BSPI_B1_CTRLRs
#define QSPI_BSPI_B1_CTRLRs ("QSPI_BSPI_B1_CTRLR")
#endif
#ifndef QSPI_BSPI_B1_STATUSRs
#define QSPI_BSPI_B1_STATUSRs ("QSPI_BSPI_B1_STATUSR")
#endif
#ifndef QSPI_BSPI_BITS_PER_CYCLERs
#define QSPI_BSPI_BITS_PER_CYCLERs ("QSPI_BSPI_BITS_PER_CYCLER")
#endif
#ifndef QSPI_BSPI_BITS_PER_PHASERs
#define QSPI_BSPI_BITS_PER_PHASERs ("QSPI_BSPI_BITS_PER_PHASER")
#endif
#ifndef QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTERs
#define QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTERs ("QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTER")
#endif
#ifndef QSPI_BSPI_BSPI_PIO_DATARs
#define QSPI_BSPI_BSPI_PIO_DATARs ("QSPI_BSPI_BSPI_PIO_DATAR")
#endif
#ifndef QSPI_BSPI_BSPI_PIO_IODIRRs
#define QSPI_BSPI_BSPI_PIO_IODIRRs ("QSPI_BSPI_BSPI_PIO_IODIRR")
#endif
#ifndef QSPI_BSPI_BSPI_PIO_MODE_ENABLERs
#define QSPI_BSPI_BSPI_PIO_MODE_ENABLERs ("QSPI_BSPI_BSPI_PIO_MODE_ENABLER")
#endif
#ifndef QSPI_BSPI_BSPI_XOR_ENABLERs
#define QSPI_BSPI_BSPI_XOR_ENABLERs ("QSPI_BSPI_BSPI_XOR_ENABLER")
#endif
#ifndef QSPI_BSPI_BSPI_XOR_VALUERs
#define QSPI_BSPI_BSPI_XOR_VALUERs ("QSPI_BSPI_BSPI_XOR_VALUER")
#endif
#ifndef QSPI_BSPI_BUSY_STATUSRs
#define QSPI_BSPI_BUSY_STATUSRs ("QSPI_BSPI_BUSY_STATUSR")
#endif
#ifndef QSPI_BSPI_B_CTRLRs
#define QSPI_BSPI_B_CTRLRs ("QSPI_BSPI_B_CTRLR")
#endif
#ifndef QSPI_BSPI_B_STATUSRs
#define QSPI_BSPI_B_STATUSRs ("QSPI_BSPI_B_STATUSR")
#endif
#ifndef QSPI_BSPI_CMD_AND_MODE_BYTERs
#define QSPI_BSPI_CMD_AND_MODE_BYTERs ("QSPI_BSPI_CMD_AND_MODE_BYTER")
#endif
#ifndef QSPI_BSPI_FLEX_MODE_ENABLERs
#define QSPI_BSPI_FLEX_MODE_ENABLERs ("QSPI_BSPI_FLEX_MODE_ENABLER")
#endif
#ifndef QSPI_BSPI_INTR_STATUSRs
#define QSPI_BSPI_INTR_STATUSRs ("QSPI_BSPI_INTR_STATUSR")
#endif
#ifndef QSPI_BSPI_MAST_N_BOOT_CTRLRs
#define QSPI_BSPI_MAST_N_BOOT_CTRLRs ("QSPI_BSPI_MAST_N_BOOT_CTRLR")
#endif
#ifndef QSPI_BSPI_REVISION_IDRs
#define QSPI_BSPI_REVISION_IDRs ("QSPI_BSPI_REVISION_IDR")
#endif
#ifndef QSPI_BSPI_SCRATCHRs
#define QSPI_BSPI_SCRATCHRs ("QSPI_BSPI_SCRATCHR")
#endif
#ifndef QSPI_BSPI_STRAP_OVERRIDE_CTRLRs
#define QSPI_BSPI_STRAP_OVERRIDE_CTRLRs ("QSPI_BSPI_STRAP_OVERRIDE_CTRLR")
#endif
#ifndef QSPI_MSPI_CDRAM00Rs
#define QSPI_MSPI_CDRAM00Rs ("QSPI_MSPI_CDRAM00R")
#endif
#ifndef QSPI_MSPI_CDRAM01Rs
#define QSPI_MSPI_CDRAM01Rs ("QSPI_MSPI_CDRAM01R")
#endif
#ifndef QSPI_MSPI_CDRAM02Rs
#define QSPI_MSPI_CDRAM02Rs ("QSPI_MSPI_CDRAM02R")
#endif
#ifndef QSPI_MSPI_CDRAM03Rs
#define QSPI_MSPI_CDRAM03Rs ("QSPI_MSPI_CDRAM03R")
#endif
#ifndef QSPI_MSPI_CDRAM04Rs
#define QSPI_MSPI_CDRAM04Rs ("QSPI_MSPI_CDRAM04R")
#endif
#ifndef QSPI_MSPI_CDRAM05Rs
#define QSPI_MSPI_CDRAM05Rs ("QSPI_MSPI_CDRAM05R")
#endif
#ifndef QSPI_MSPI_CDRAM06Rs
#define QSPI_MSPI_CDRAM06Rs ("QSPI_MSPI_CDRAM06R")
#endif
#ifndef QSPI_MSPI_CDRAM07Rs
#define QSPI_MSPI_CDRAM07Rs ("QSPI_MSPI_CDRAM07R")
#endif
#ifndef QSPI_MSPI_CDRAM08Rs
#define QSPI_MSPI_CDRAM08Rs ("QSPI_MSPI_CDRAM08R")
#endif
#ifndef QSPI_MSPI_CDRAM09Rs
#define QSPI_MSPI_CDRAM09Rs ("QSPI_MSPI_CDRAM09R")
#endif
#ifndef QSPI_MSPI_CDRAM10Rs
#define QSPI_MSPI_CDRAM10Rs ("QSPI_MSPI_CDRAM10R")
#endif
#ifndef QSPI_MSPI_CDRAM11Rs
#define QSPI_MSPI_CDRAM11Rs ("QSPI_MSPI_CDRAM11R")
#endif
#ifndef QSPI_MSPI_CDRAM12Rs
#define QSPI_MSPI_CDRAM12Rs ("QSPI_MSPI_CDRAM12R")
#endif
#ifndef QSPI_MSPI_CDRAM13Rs
#define QSPI_MSPI_CDRAM13Rs ("QSPI_MSPI_CDRAM13R")
#endif
#ifndef QSPI_MSPI_CDRAM14Rs
#define QSPI_MSPI_CDRAM14Rs ("QSPI_MSPI_CDRAM14R")
#endif
#ifndef QSPI_MSPI_CDRAM15Rs
#define QSPI_MSPI_CDRAM15Rs ("QSPI_MSPI_CDRAM15R")
#endif
#ifndef QSPI_MSPI_CDRAMRs
#define QSPI_MSPI_CDRAMRs ("QSPI_MSPI_CDRAMR")
#endif
#ifndef QSPI_MSPI_CPTQPRs
#define QSPI_MSPI_CPTQPRs ("QSPI_MSPI_CPTQPR")
#endif
#ifndef QSPI_MSPI_DISABLE_FLUSH_GENRs
#define QSPI_MSPI_DISABLE_FLUSH_GENRs ("QSPI_MSPI_DISABLE_FLUSH_GENR")
#endif
#ifndef QSPI_MSPI_ENDQPRs
#define QSPI_MSPI_ENDQPRs ("QSPI_MSPI_ENDQPR")
#endif
#ifndef QSPI_MSPI_INTERRUPT_MSPI_DONERs
#define QSPI_MSPI_INTERRUPT_MSPI_DONERs ("QSPI_MSPI_INTERRUPT_MSPI_DONER")
#endif
#ifndef QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONERs
#define QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONERs ("QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONER")
#endif
#ifndef QSPI_MSPI_MSPI_STATUSRs
#define QSPI_MSPI_MSPI_STATUSRs ("QSPI_MSPI_MSPI_STATUSR")
#endif
#ifndef QSPI_MSPI_NEWQPRs
#define QSPI_MSPI_NEWQPRs ("QSPI_MSPI_NEWQPR")
#endif
#ifndef QSPI_MSPI_RXRAM00Rs
#define QSPI_MSPI_RXRAM00Rs ("QSPI_MSPI_RXRAM00R")
#endif
#ifndef QSPI_MSPI_RXRAM01Rs
#define QSPI_MSPI_RXRAM01Rs ("QSPI_MSPI_RXRAM01R")
#endif
#ifndef QSPI_MSPI_RXRAM02Rs
#define QSPI_MSPI_RXRAM02Rs ("QSPI_MSPI_RXRAM02R")
#endif
#ifndef QSPI_MSPI_RXRAM03Rs
#define QSPI_MSPI_RXRAM03Rs ("QSPI_MSPI_RXRAM03R")
#endif
#ifndef QSPI_MSPI_RXRAM04Rs
#define QSPI_MSPI_RXRAM04Rs ("QSPI_MSPI_RXRAM04R")
#endif
#ifndef QSPI_MSPI_RXRAM05Rs
#define QSPI_MSPI_RXRAM05Rs ("QSPI_MSPI_RXRAM05R")
#endif
#ifndef QSPI_MSPI_RXRAM06Rs
#define QSPI_MSPI_RXRAM06Rs ("QSPI_MSPI_RXRAM06R")
#endif
#ifndef QSPI_MSPI_RXRAM07Rs
#define QSPI_MSPI_RXRAM07Rs ("QSPI_MSPI_RXRAM07R")
#endif
#ifndef QSPI_MSPI_RXRAM08Rs
#define QSPI_MSPI_RXRAM08Rs ("QSPI_MSPI_RXRAM08R")
#endif
#ifndef QSPI_MSPI_RXRAM09Rs
#define QSPI_MSPI_RXRAM09Rs ("QSPI_MSPI_RXRAM09R")
#endif
#ifndef QSPI_MSPI_RXRAM10Rs
#define QSPI_MSPI_RXRAM10Rs ("QSPI_MSPI_RXRAM10R")
#endif
#ifndef QSPI_MSPI_RXRAM11Rs
#define QSPI_MSPI_RXRAM11Rs ("QSPI_MSPI_RXRAM11R")
#endif
#ifndef QSPI_MSPI_RXRAM12Rs
#define QSPI_MSPI_RXRAM12Rs ("QSPI_MSPI_RXRAM12R")
#endif
#ifndef QSPI_MSPI_RXRAM13Rs
#define QSPI_MSPI_RXRAM13Rs ("QSPI_MSPI_RXRAM13R")
#endif
#ifndef QSPI_MSPI_RXRAM14Rs
#define QSPI_MSPI_RXRAM14Rs ("QSPI_MSPI_RXRAM14R")
#endif
#ifndef QSPI_MSPI_RXRAM15Rs
#define QSPI_MSPI_RXRAM15Rs ("QSPI_MSPI_RXRAM15R")
#endif
#ifndef QSPI_MSPI_RXRAM16Rs
#define QSPI_MSPI_RXRAM16Rs ("QSPI_MSPI_RXRAM16R")
#endif
#ifndef QSPI_MSPI_RXRAM17Rs
#define QSPI_MSPI_RXRAM17Rs ("QSPI_MSPI_RXRAM17R")
#endif
#ifndef QSPI_MSPI_RXRAM18Rs
#define QSPI_MSPI_RXRAM18Rs ("QSPI_MSPI_RXRAM18R")
#endif
#ifndef QSPI_MSPI_RXRAM19Rs
#define QSPI_MSPI_RXRAM19Rs ("QSPI_MSPI_RXRAM19R")
#endif
#ifndef QSPI_MSPI_RXRAM20Rs
#define QSPI_MSPI_RXRAM20Rs ("QSPI_MSPI_RXRAM20R")
#endif
#ifndef QSPI_MSPI_RXRAM21Rs
#define QSPI_MSPI_RXRAM21Rs ("QSPI_MSPI_RXRAM21R")
#endif
#ifndef QSPI_MSPI_RXRAM22Rs
#define QSPI_MSPI_RXRAM22Rs ("QSPI_MSPI_RXRAM22R")
#endif
#ifndef QSPI_MSPI_RXRAM23Rs
#define QSPI_MSPI_RXRAM23Rs ("QSPI_MSPI_RXRAM23R")
#endif
#ifndef QSPI_MSPI_RXRAM24Rs
#define QSPI_MSPI_RXRAM24Rs ("QSPI_MSPI_RXRAM24R")
#endif
#ifndef QSPI_MSPI_RXRAM25Rs
#define QSPI_MSPI_RXRAM25Rs ("QSPI_MSPI_RXRAM25R")
#endif
#ifndef QSPI_MSPI_RXRAM26Rs
#define QSPI_MSPI_RXRAM26Rs ("QSPI_MSPI_RXRAM26R")
#endif
#ifndef QSPI_MSPI_RXRAM27Rs
#define QSPI_MSPI_RXRAM27Rs ("QSPI_MSPI_RXRAM27R")
#endif
#ifndef QSPI_MSPI_RXRAM28Rs
#define QSPI_MSPI_RXRAM28Rs ("QSPI_MSPI_RXRAM28R")
#endif
#ifndef QSPI_MSPI_RXRAM29Rs
#define QSPI_MSPI_RXRAM29Rs ("QSPI_MSPI_RXRAM29R")
#endif
#ifndef QSPI_MSPI_RXRAM30Rs
#define QSPI_MSPI_RXRAM30Rs ("QSPI_MSPI_RXRAM30R")
#endif
#ifndef QSPI_MSPI_RXRAM31Rs
#define QSPI_MSPI_RXRAM31Rs ("QSPI_MSPI_RXRAM31R")
#endif
#ifndef QSPI_MSPI_RXRAMRs
#define QSPI_MSPI_RXRAMRs ("QSPI_MSPI_RXRAMR")
#endif
#ifndef QSPI_MSPI_SPCR0_LSBRs
#define QSPI_MSPI_SPCR0_LSBRs ("QSPI_MSPI_SPCR0_LSBR")
#endif
#ifndef QSPI_MSPI_SPCR0_MSBRs
#define QSPI_MSPI_SPCR0_MSBRs ("QSPI_MSPI_SPCR0_MSBR")
#endif
#ifndef QSPI_MSPI_SPCR1_LSBRs
#define QSPI_MSPI_SPCR1_LSBRs ("QSPI_MSPI_SPCR1_LSBR")
#endif
#ifndef QSPI_MSPI_SPCR1_MSBRs
#define QSPI_MSPI_SPCR1_MSBRs ("QSPI_MSPI_SPCR1_MSBR")
#endif
#ifndef QSPI_MSPI_SPCR2Rs
#define QSPI_MSPI_SPCR2Rs ("QSPI_MSPI_SPCR2R")
#endif
#ifndef QSPI_MSPI_TXRAM00Rs
#define QSPI_MSPI_TXRAM00Rs ("QSPI_MSPI_TXRAM00R")
#endif
#ifndef QSPI_MSPI_TXRAM01Rs
#define QSPI_MSPI_TXRAM01Rs ("QSPI_MSPI_TXRAM01R")
#endif
#ifndef QSPI_MSPI_TXRAM02Rs
#define QSPI_MSPI_TXRAM02Rs ("QSPI_MSPI_TXRAM02R")
#endif
#ifndef QSPI_MSPI_TXRAM03Rs
#define QSPI_MSPI_TXRAM03Rs ("QSPI_MSPI_TXRAM03R")
#endif
#ifndef QSPI_MSPI_TXRAM04Rs
#define QSPI_MSPI_TXRAM04Rs ("QSPI_MSPI_TXRAM04R")
#endif
#ifndef QSPI_MSPI_TXRAM05Rs
#define QSPI_MSPI_TXRAM05Rs ("QSPI_MSPI_TXRAM05R")
#endif
#ifndef QSPI_MSPI_TXRAM06Rs
#define QSPI_MSPI_TXRAM06Rs ("QSPI_MSPI_TXRAM06R")
#endif
#ifndef QSPI_MSPI_TXRAM07Rs
#define QSPI_MSPI_TXRAM07Rs ("QSPI_MSPI_TXRAM07R")
#endif
#ifndef QSPI_MSPI_TXRAM08Rs
#define QSPI_MSPI_TXRAM08Rs ("QSPI_MSPI_TXRAM08R")
#endif
#ifndef QSPI_MSPI_TXRAM09Rs
#define QSPI_MSPI_TXRAM09Rs ("QSPI_MSPI_TXRAM09R")
#endif
#ifndef QSPI_MSPI_TXRAM10Rs
#define QSPI_MSPI_TXRAM10Rs ("QSPI_MSPI_TXRAM10R")
#endif
#ifndef QSPI_MSPI_TXRAM11Rs
#define QSPI_MSPI_TXRAM11Rs ("QSPI_MSPI_TXRAM11R")
#endif
#ifndef QSPI_MSPI_TXRAM12Rs
#define QSPI_MSPI_TXRAM12Rs ("QSPI_MSPI_TXRAM12R")
#endif
#ifndef QSPI_MSPI_TXRAM13Rs
#define QSPI_MSPI_TXRAM13Rs ("QSPI_MSPI_TXRAM13R")
#endif
#ifndef QSPI_MSPI_TXRAM14Rs
#define QSPI_MSPI_TXRAM14Rs ("QSPI_MSPI_TXRAM14R")
#endif
#ifndef QSPI_MSPI_TXRAM15Rs
#define QSPI_MSPI_TXRAM15Rs ("QSPI_MSPI_TXRAM15R")
#endif
#ifndef QSPI_MSPI_TXRAM16Rs
#define QSPI_MSPI_TXRAM16Rs ("QSPI_MSPI_TXRAM16R")
#endif
#ifndef QSPI_MSPI_TXRAM17Rs
#define QSPI_MSPI_TXRAM17Rs ("QSPI_MSPI_TXRAM17R")
#endif
#ifndef QSPI_MSPI_TXRAM18Rs
#define QSPI_MSPI_TXRAM18Rs ("QSPI_MSPI_TXRAM18R")
#endif
#ifndef QSPI_MSPI_TXRAM19Rs
#define QSPI_MSPI_TXRAM19Rs ("QSPI_MSPI_TXRAM19R")
#endif
#ifndef QSPI_MSPI_TXRAM20Rs
#define QSPI_MSPI_TXRAM20Rs ("QSPI_MSPI_TXRAM20R")
#endif
#ifndef QSPI_MSPI_TXRAM21Rs
#define QSPI_MSPI_TXRAM21Rs ("QSPI_MSPI_TXRAM21R")
#endif
#ifndef QSPI_MSPI_TXRAM22Rs
#define QSPI_MSPI_TXRAM22Rs ("QSPI_MSPI_TXRAM22R")
#endif
#ifndef QSPI_MSPI_TXRAM23Rs
#define QSPI_MSPI_TXRAM23Rs ("QSPI_MSPI_TXRAM23R")
#endif
#ifndef QSPI_MSPI_TXRAM24Rs
#define QSPI_MSPI_TXRAM24Rs ("QSPI_MSPI_TXRAM24R")
#endif
#ifndef QSPI_MSPI_TXRAM25Rs
#define QSPI_MSPI_TXRAM25Rs ("QSPI_MSPI_TXRAM25R")
#endif
#ifndef QSPI_MSPI_TXRAM26Rs
#define QSPI_MSPI_TXRAM26Rs ("QSPI_MSPI_TXRAM26R")
#endif
#ifndef QSPI_MSPI_TXRAM27Rs
#define QSPI_MSPI_TXRAM27Rs ("QSPI_MSPI_TXRAM27R")
#endif
#ifndef QSPI_MSPI_TXRAM28Rs
#define QSPI_MSPI_TXRAM28Rs ("QSPI_MSPI_TXRAM28R")
#endif
#ifndef QSPI_MSPI_TXRAM29Rs
#define QSPI_MSPI_TXRAM29Rs ("QSPI_MSPI_TXRAM29R")
#endif
#ifndef QSPI_MSPI_TXRAM30Rs
#define QSPI_MSPI_TXRAM30Rs ("QSPI_MSPI_TXRAM30R")
#endif
#ifndef QSPI_MSPI_TXRAM31Rs
#define QSPI_MSPI_TXRAM31Rs ("QSPI_MSPI_TXRAM31R")
#endif
#ifndef QSPI_MSPI_TXRAMRs
#define QSPI_MSPI_TXRAMRs ("QSPI_MSPI_TXRAMR")
#endif
#ifndef QSPI_MSPI_WRITE_LOCKRs
#define QSPI_MSPI_WRITE_LOCKRs ("QSPI_MSPI_WRITE_LOCKR")
#endif
#ifndef QUADs
#define QUADs ("QUAD")
#endif
#ifndef QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_IDs
#define QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_IDs ("QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID")
#endif
#ifndef QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPERs
#define QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPERs ("QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPER")
#endif
#ifndef QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTIONs
#define QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTIONs ("QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION")
#endif
#ifndef QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION_OPERs
#define QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION_OPERs ("QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION_OPER")
#endif
#ifndef QUALITYs
#define QUALITYs ("QUALITY")
#endif
#ifndef QUANTIZED_AVG_PORT_LOADINGs
#define QUANTIZED_AVG_PORT_LOADINGs ("QUANTIZED_AVG_PORT_LOADING")
#endif
#ifndef QUANTIZED_AVG_PORT_QUEUE_SIZEs
#define QUANTIZED_AVG_PORT_QUEUE_SIZEs ("QUANTIZED_AVG_PORT_QUEUE_SIZE")
#endif
#ifndef QUANTIZED_AVG_TM_QUEUE_SIZEs
#define QUANTIZED_AVG_TM_QUEUE_SIZEs ("QUANTIZED_AVG_TM_QUEUE_SIZE")
#endif
#ifndef QUEUESs
#define QUEUESs ("QUEUES")
#endif
#ifndef QUEUE_INVALIDs
#define QUEUE_INVALIDs ("QUEUE_INVALID")
#endif
#ifndef QUEUE_PKTs
#define QUEUE_PKTs ("QUEUE_PKT")
#endif
#ifndef Q_AVGs
#define Q_AVGs ("Q_AVG")
#endif
#ifndef Q_MINs
#define Q_MINs ("Q_MIN")
#endif
#ifndef RANDOMs
#define RANDOMs ("RANDOM")
#endif
#ifndef RANDOM_SEEDs
#define RANDOM_SEEDs ("RANDOM_SEED")
#endif
#ifndef RANGE_CHECKERs
#define RANGE_CHECKERs ("RANGE_CHECKER")
#endif
#ifndef RANGE_MAP_BITP_PROFILEMs
#define RANGE_MAP_BITP_PROFILEMs ("RANGE_MAP_BITP_PROFILEM")
#endif
#ifndef RANGE_MAP_BOTP_PROFILEMs
#define RANGE_MAP_BOTP_PROFILEMs ("RANGE_MAP_BOTP_PROFILEM")
#endif
#ifndef RANGE_MAP_CTRL_PRE_SELMs
#define RANGE_MAP_CTRL_PRE_SELMs ("RANGE_MAP_CTRL_PRE_SELM")
#endif
#ifndef RANGE_MAP_PROFILE_0Ms
#define RANGE_MAP_PROFILE_0Ms ("RANGE_MAP_PROFILE_0M")
#endif
#ifndef RANGE_MAP_PROFILE_0_SER_CONTROLRs
#define RANGE_MAP_PROFILE_0_SER_CONTROLRs ("RANGE_MAP_PROFILE_0_SER_CONTROLR")
#endif
#ifndef RANGE_MAP_PROFILE_1Ms
#define RANGE_MAP_PROFILE_1Ms ("RANGE_MAP_PROFILE_1M")
#endif
#ifndef RANGE_MAP_PROFILE_1_SER_CONTROLRs
#define RANGE_MAP_PROFILE_1_SER_CONTROLRs ("RANGE_MAP_PROFILE_1_SER_CONTROLR")
#endif
#ifndef RANGE_MAP_RAM_TM_CONTROLRs
#define RANGE_MAP_RAM_TM_CONTROLRs ("RANGE_MAP_RAM_TM_CONTROLR")
#endif
#ifndef RAW_BUCKET_UTILIZATIONs
#define RAW_BUCKET_UTILIZATIONs ("RAW_BUCKET_UTILIZATION")
#endif
#ifndef RAW_ETHERNETs
#define RAW_ETHERNETs ("RAW_ETHERNET")
#endif
#ifndef READ_ONLYs
#define READ_ONLYs ("READ_ONLY")
#endif
#ifndef RECOVERYs
#define RECOVERYs ("RECOVERY")
#endif
#ifndef RECOVERY_CNTs
#define RECOVERY_CNTs ("RECOVERY_CNT")
#endif
#ifndef RECOVERY_TIMERs
#define RECOVERY_TIMERs ("RECOVERY_TIMER")
#endif
#ifndef RECOVERY_TYPEs
#define RECOVERY_TYPEs ("RECOVERY_TYPE")
#endif
#ifndef RED_DROPs
#define RED_DROPs ("RED_DROP")
#endif
#ifndef RED_LIMIT_CELLS_STATICs
#define RED_LIMIT_CELLS_STATICs ("RED_LIMIT_CELLS_STATIC")
#endif
#ifndef RED_LIMIT_CELLS_STATIC_OPERs
#define RED_LIMIT_CELLS_STATIC_OPERs ("RED_LIMIT_CELLS_STATIC_OPER")
#endif
#ifndef RED_LIMIT_DYNAMICs
#define RED_LIMIT_DYNAMICs ("RED_LIMIT_DYNAMIC")
#endif
#ifndef RED_OFFSET_CELLSs
#define RED_OFFSET_CELLSs ("RED_OFFSET_CELLS")
#endif
#ifndef RED_OFFSET_EGRs
#define RED_OFFSET_EGRs ("RED_OFFSET_EGR")
#endif
#ifndef RED_OFFSET_INGs
#define RED_OFFSET_INGs ("RED_OFFSET_ING")
#endif
#ifndef RED_PKTs
#define RED_PKTs ("RED_PKT")
#endif
#ifndef RED_SHARED_LIMIT_CELLSs
#define RED_SHARED_LIMIT_CELLSs ("RED_SHARED_LIMIT_CELLS")
#endif
#ifndef RED_SHARED_LIMIT_CELLS_OPERs
#define RED_SHARED_LIMIT_CELLS_OPERs ("RED_SHARED_LIMIT_CELLS_OPER")
#endif
#ifndef RED_SHARED_RESUME_LIMIT_CELLSs
#define RED_SHARED_RESUME_LIMIT_CELLSs ("RED_SHARED_RESUME_LIMIT_CELLS")
#endif
#ifndef RED_SHARED_RESUME_LIMIT_CELLS_OPERs
#define RED_SHARED_RESUME_LIMIT_CELLS_OPERs ("RED_SHARED_RESUME_LIMIT_CELLS_OPER")
#endif
#ifndef REFRESH_TIMEs
#define REFRESH_TIMEs ("REFRESH_TIME")
#endif
#ifndef REFRESH_TIMERs
#define REFRESH_TIMERs ("REFRESH_TIMER")
#endif
#ifndef REFRESH_TIME_3_90625_USs
#define REFRESH_TIME_3_90625_USs ("REFRESH_TIME_3_90625_US")
#endif
#ifndef REFRESH_TIME_7_8125_USs
#define REFRESH_TIME_7_8125_USs ("REFRESH_TIME_7_8125_US")
#endif
#ifndef REMAPs
#define REMAPs ("REMAP")
#endif
#ifndef REMAPPED_VALUEs
#define REMAPPED_VALUEs ("REMAPPED_VALUE")
#endif
#ifndef REMAP_CTRLs
#define REMAP_CTRLs ("REMAP_CTRL")
#endif
#ifndef REMAP_OBJECT_INDEX_0s
#define REMAP_OBJECT_INDEX_0s ("REMAP_OBJECT_INDEX_0")
#endif
#ifndef REMAP_OBJECT_INDEX_1s
#define REMAP_OBJECT_INDEX_1s ("REMAP_OBJECT_INDEX_1")
#endif
#ifndef REMAP_OBJECT_INDEX_2s
#define REMAP_OBJECT_INDEX_2s ("REMAP_OBJECT_INDEX_2")
#endif
#ifndef REMOTE_AUTH_SEQ_NUMs
#define REMOTE_AUTH_SEQ_NUMs ("REMOTE_AUTH_SEQ_NUM")
#endif
#ifndef REMOTE_DETECT_MULTIPLIERs
#define REMOTE_DETECT_MULTIPLIERs ("REMOTE_DETECT_MULTIPLIER")
#endif
#ifndef REMOTE_DIAG_CODEs
#define REMOTE_DIAG_CODEs ("REMOTE_DIAG_CODE")
#endif
#ifndef REMOTE_DISCRIMINATORs
#define REMOTE_DISCRIMINATORs ("REMOTE_DISCRIMINATOR")
#endif
#ifndef REMOTE_DISCRIMINATOR_CHANGEs
#define REMOTE_DISCRIMINATOR_CHANGEs ("REMOTE_DISCRIMINATOR_CHANGE")
#endif
#ifndef REMOTE_FAULTs
#define REMOTE_FAULTs ("REMOTE_FAULT")
#endif
#ifndef REMOTE_FAULT_DISABLEs
#define REMOTE_FAULT_DISABLEs ("REMOTE_FAULT_DISABLE")
#endif
#ifndef REMOTE_FINAL_BIT_SETs
#define REMOTE_FINAL_BIT_SETs ("REMOTE_FINAL_BIT_SET")
#endif
#ifndef REMOTE_MEP_IDENTIFIERs
#define REMOTE_MEP_IDENTIFIERs ("REMOTE_MEP_IDENTIFIER")
#endif
#ifndef REMOTE_MEP_IDENTIFIER_LENGTHs
#define REMOTE_MEP_IDENTIFIER_LENGTHs ("REMOTE_MEP_IDENTIFIER_LENGTH")
#endif
#ifndef REMOTE_MIN_ECHO_RX_INTERVAL_USECSs
#define REMOTE_MIN_ECHO_RX_INTERVAL_USECSs ("REMOTE_MIN_ECHO_RX_INTERVAL_USECS")
#endif
#ifndef REMOTE_MIN_RX_INTERVAL_USECSs
#define REMOTE_MIN_RX_INTERVAL_USECSs ("REMOTE_MIN_RX_INTERVAL_USECS")
#endif
#ifndef REMOTE_MIN_TX_INTERVAL_USECSs
#define REMOTE_MIN_TX_INTERVAL_USECSs ("REMOTE_MIN_TX_INTERVAL_USECS")
#endif
#ifndef REMOTE_MODEs
#define REMOTE_MODEs ("REMOTE_MODE")
#endif
#ifndef REMOTE_PARAMETER_CHANGEs
#define REMOTE_PARAMETER_CHANGEs ("REMOTE_PARAMETER_CHANGE")
#endif
#ifndef REMOTE_POLL_BIT_SETs
#define REMOTE_POLL_BIT_SETs ("REMOTE_POLL_BIT_SET")
#endif
#ifndef REMOTE_STATEs
#define REMOTE_STATEs ("REMOTE_STATE")
#endif
#ifndef REMOTE_STATE_MODE_CHANGEs
#define REMOTE_STATE_MODE_CHANGEs ("REMOTE_STATE_MODE_CHANGE")
#endif
#ifndef REPLACE_SRC_MACs
#define REPLACE_SRC_MACs ("REPLACE_SRC_MAC")
#endif
#ifndef REPL_Qs
#define REPL_Qs ("REPL_Q")
#endif
#ifndef REPL_Q_NUMs
#define REPL_Q_NUMs ("REPL_Q_NUM")
#endif
#ifndef REPL_Q_NUM_STRENGTHs
#define REPL_Q_NUM_STRENGTHs ("REPL_Q_NUM_STRENGTH")
#endif
#ifndef REPORTs
#define REPORTs ("REPORT")
#endif
#ifndef REPORT_SINGLE_BIT_ECCs
#define REPORT_SINGLE_BIT_ECCs ("REPORT_SINGLE_BIT_ECC")
#endif
#ifndef RESERVEDs
#define RESERVEDs ("RESERVED")
#endif
#ifndef RESERVED_FOR_FPs
#define RESERVED_FOR_FPs ("RESERVED_FOR_FP")
#endif
#ifndef RESERVED_LABELs
#define RESERVED_LABELs ("RESERVED_LABEL")
#endif
#ifndef RESERVED_LIMIT_CELLSs
#define RESERVED_LIMIT_CELLSs ("RESERVED_LIMIT_CELLS")
#endif
#ifndef RESERVED_LIMIT_CELLS_OPERs
#define RESERVED_LIMIT_CELLS_OPERs ("RESERVED_LIMIT_CELLS_OPER")
#endif
#ifndef RESERVED_VALUEs
#define RESERVED_VALUEs ("RESERVED_VALUE")
#endif
#ifndef RESET_BYTESs
#define RESET_BYTESs ("RESET_BYTES")
#endif
#ifndef RESOLUTION_DISABLEs
#define RESOLUTION_DISABLEs ("RESOLUTION_DISABLE")
#endif
#ifndef RESOURCE_INFOs
#define RESOURCE_INFOs ("RESOURCE_INFO")
#endif
#ifndef RESOURCE_INFO_TABLE_IDs
#define RESOURCE_INFO_TABLE_IDs ("RESOURCE_INFO_TABLE_ID")
#endif
#ifndef RESOURCE_UNAVAILABLEs
#define RESOURCE_UNAVAILABLEs ("RESOURCE_UNAVAILABLE")
#endif
#ifndef RESPONSIVEs
#define RESPONSIVEs ("RESPONSIVE")
#endif
#ifndef RESPONSIVE_GREEN_DROP_MAX_THD_CELLSs
#define RESPONSIVE_GREEN_DROP_MAX_THD_CELLSs ("RESPONSIVE_GREEN_DROP_MAX_THD_CELLS")
#endif
#ifndef RESPONSIVE_GREEN_DROP_MIN_THD_CELLSs
#define RESPONSIVE_GREEN_DROP_MIN_THD_CELLSs ("RESPONSIVE_GREEN_DROP_MIN_THD_CELLS")
#endif
#ifndef RESPONSIVE_GREEN_DROP_PERCENTAGEs
#define RESPONSIVE_GREEN_DROP_PERCENTAGEs ("RESPONSIVE_GREEN_DROP_PERCENTAGE")
#endif
#ifndef RESPONSIVE_RED_DROP_MAX_THD_CELLSs
#define RESPONSIVE_RED_DROP_MAX_THD_CELLSs ("RESPONSIVE_RED_DROP_MAX_THD_CELLS")
#endif
#ifndef RESPONSIVE_RED_DROP_MIN_THD_CELLSs
#define RESPONSIVE_RED_DROP_MIN_THD_CELLSs ("RESPONSIVE_RED_DROP_MIN_THD_CELLS")
#endif
#ifndef RESPONSIVE_RED_DROP_PERCENTAGEs
#define RESPONSIVE_RED_DROP_PERCENTAGEs ("RESPONSIVE_RED_DROP_PERCENTAGE")
#endif
#ifndef RESPONSIVE_YELLOW_DROP_MAX_THD_CELLSs
#define RESPONSIVE_YELLOW_DROP_MAX_THD_CELLSs ("RESPONSIVE_YELLOW_DROP_MAX_THD_CELLS")
#endif
#ifndef RESPONSIVE_YELLOW_DROP_MIN_THD_CELLSs
#define RESPONSIVE_YELLOW_DROP_MIN_THD_CELLSs ("RESPONSIVE_YELLOW_DROP_MIN_THD_CELLS")
#endif
#ifndef RESPONSIVE_YELLOW_DROP_PERCENTAGEs
#define RESPONSIVE_YELLOW_DROP_PERCENTAGEs ("RESPONSIVE_YELLOW_DROP_PERCENTAGE")
#endif
#ifndef RESULT_SIZEs
#define RESULT_SIZEs ("RESULT_SIZE")
#endif
#ifndef RESULT_SIZE_10BITSs
#define RESULT_SIZE_10BITSs ("RESULT_SIZE_10BITS")
#endif
#ifndef RESULT_SIZE_11BITSs
#define RESULT_SIZE_11BITSs ("RESULT_SIZE_11BITS")
#endif
#ifndef RESULT_SIZE_12BITSs
#define RESULT_SIZE_12BITSs ("RESULT_SIZE_12BITS")
#endif
#ifndef RESULT_SIZE_13BITSs
#define RESULT_SIZE_13BITSs ("RESULT_SIZE_13BITS")
#endif
#ifndef RESULT_SIZE_14BITSs
#define RESULT_SIZE_14BITSs ("RESULT_SIZE_14BITS")
#endif
#ifndef RESULT_SIZE_15BITSs
#define RESULT_SIZE_15BITSs ("RESULT_SIZE_15BITS")
#endif
#ifndef RESULT_SIZE_16BITSs
#define RESULT_SIZE_16BITSs ("RESULT_SIZE_16BITS")
#endif
#ifndef RESULT_SIZE_1BITs
#define RESULT_SIZE_1BITs ("RESULT_SIZE_1BIT")
#endif
#ifndef RESULT_SIZE_2BITSs
#define RESULT_SIZE_2BITSs ("RESULT_SIZE_2BITS")
#endif
#ifndef RESULT_SIZE_3BITSs
#define RESULT_SIZE_3BITSs ("RESULT_SIZE_3BITS")
#endif
#ifndef RESULT_SIZE_4BITSs
#define RESULT_SIZE_4BITSs ("RESULT_SIZE_4BITS")
#endif
#ifndef RESULT_SIZE_5BITSs
#define RESULT_SIZE_5BITSs ("RESULT_SIZE_5BITS")
#endif
#ifndef RESULT_SIZE_6BITSs
#define RESULT_SIZE_6BITSs ("RESULT_SIZE_6BITS")
#endif
#ifndef RESULT_SIZE_7BITSs
#define RESULT_SIZE_7BITSs ("RESULT_SIZE_7BITS")
#endif
#ifndef RESULT_SIZE_8BITSs
#define RESULT_SIZE_8BITSs ("RESULT_SIZE_8BITS")
#endif
#ifndef RESULT_SIZE_9BITSs
#define RESULT_SIZE_9BITSs ("RESULT_SIZE_9BITS")
#endif
#ifndef RESUME_FLOOR_CELLSs
#define RESUME_FLOOR_CELLSs ("RESUME_FLOOR_CELLS")
#endif
#ifndef RESUME_FLOOR_RED_CELLSs
#define RESUME_FLOOR_RED_CELLSs ("RESUME_FLOOR_RED_CELLS")
#endif
#ifndef RESUME_FLOOR_YELLOW_CELLSs
#define RESUME_FLOOR_YELLOW_CELLSs ("RESUME_FLOOR_YELLOW_CELLS")
#endif
#ifndef RESUME_LIMIT_CELLSs
#define RESUME_LIMIT_CELLSs ("RESUME_LIMIT_CELLS")
#endif
#ifndef RESUME_LIMIT_CELLS_OPERs
#define RESUME_LIMIT_CELLS_OPERs ("RESUME_LIMIT_CELLS_OPER")
#endif
#ifndef RESUME_OFFSET_CELLSs
#define RESUME_OFFSET_CELLSs ("RESUME_OFFSET_CELLS")
#endif
#ifndef RESUME_OFFSET_CELLS_OPERs
#define RESUME_OFFSET_CELLS_OPERs ("RESUME_OFFSET_CELLS_OPER")
#endif
#ifndef RESUME_OFFSET_RED_CELLSs
#define RESUME_OFFSET_RED_CELLSs ("RESUME_OFFSET_RED_CELLS")
#endif
#ifndef RESUME_OFFSET_YELLOW_CELLSs
#define RESUME_OFFSET_YELLOW_CELLSs ("RESUME_OFFSET_YELLOW_CELLS")
#endif
#ifndef REVERSE_CONCATENATED_PATH_DOWNs
#define REVERSE_CONCATENATED_PATH_DOWNs ("REVERSE_CONCATENATED_PATH_DOWN")
#endif
#ifndef REV_IDs
#define REV_IDs ("REV_ID")
#endif
#ifndef RLMs
#define RLMs ("RLM")
#endif
#ifndef RLM_AUTONEG_CFG_CONFLICTs
#define RLM_AUTONEG_CFG_CONFLICTs ("RLM_AUTONEG_CFG_CONFLICT")
#endif
#ifndef RLM_CFG_ACTIVE_LANE_MASK_INVALIDs
#define RLM_CFG_ACTIVE_LANE_MASK_INVALIDs ("RLM_CFG_ACTIVE_LANE_MASK_INVALID")
#endif
#ifndef RLM_CFG_PORT_SPEED_INVALIDs
#define RLM_CFG_PORT_SPEED_INVALIDs ("RLM_CFG_PORT_SPEED_INVALID")
#endif
#ifndef RLM_NO_SUPPORTs
#define RLM_NO_SUPPORTs ("RLM_NO_SUPPORT")
#endif
#ifndef RLM_STATUSs
#define RLM_STATUSs ("RLM_STATUS")
#endif
#ifndef RNG_EFSL20_BOTP_PROFILEMs
#define RNG_EFSL20_BOTP_PROFILEMs ("RNG_EFSL20_BOTP_PROFILEM")
#endif
#ifndef RNG_EFSL20_LFSRRs
#define RNG_EFSL20_LFSRRs ("RNG_EFSL20_LFSRR")
#endif
#ifndef RNG_EFSL20_PROFILEMs
#define RNG_EFSL20_PROFILEMs ("RNG_EFSL20_PROFILEM")
#endif
#ifndef RNG_EFSL30_BOTP_PROFILEMs
#define RNG_EFSL30_BOTP_PROFILEMs ("RNG_EFSL30_BOTP_PROFILEM")
#endif
#ifndef RNG_EFSL30_LFSRRs
#define RNG_EFSL30_LFSRRs ("RNG_EFSL30_LFSRR")
#endif
#ifndef RNG_EFSL30_PROFILEMs
#define RNG_EFSL30_PROFILEMs ("RNG_EFSL30_PROFILEM")
#endif
#ifndef RNG_IDEV_CONFIG_BOTP_PROFILEMs
#define RNG_IDEV_CONFIG_BOTP_PROFILEMs ("RNG_IDEV_CONFIG_BOTP_PROFILEM")
#endif
#ifndef RNG_IDEV_CONFIG_LFSRRs
#define RNG_IDEV_CONFIG_LFSRRs ("RNG_IDEV_CONFIG_LFSRR")
#endif
#ifndef RNG_IDEV_CONFIG_PROFILEMs
#define RNG_IDEV_CONFIG_PROFILEMs ("RNG_IDEV_CONFIG_PROFILEM")
#endif
#ifndef RNG_IFSL100_BOTP_PROFILEMs
#define RNG_IFSL100_BOTP_PROFILEMs ("RNG_IFSL100_BOTP_PROFILEM")
#endif
#ifndef RNG_IFSL100_LFSRRs
#define RNG_IFSL100_LFSRRs ("RNG_IFSL100_LFSRR")
#endif
#ifndef RNG_IFSL100_PROFILEMs
#define RNG_IFSL100_PROFILEMs ("RNG_IFSL100_PROFILEM")
#endif
#ifndef RNG_IFSL140_BOTP_PROFILEMs
#define RNG_IFSL140_BOTP_PROFILEMs ("RNG_IFSL140_BOTP_PROFILEM")
#endif
#ifndef RNG_IFSL140_LFSRRs
#define RNG_IFSL140_LFSRRs ("RNG_IFSL140_LFSRR")
#endif
#ifndef RNG_IFSL140_PROFILEMs
#define RNG_IFSL140_PROFILEMs ("RNG_IFSL140_PROFILEM")
#endif
#ifndef RNG_IFSL40_BOTP_PROFILEMs
#define RNG_IFSL40_BOTP_PROFILEMs ("RNG_IFSL40_BOTP_PROFILEM")
#endif
#ifndef RNG_IFSL40_LFSRRs
#define RNG_IFSL40_LFSRRs ("RNG_IFSL40_LFSRR")
#endif
#ifndef RNG_IFSL40_PROFILEMs
#define RNG_IFSL40_PROFILEMs ("RNG_IFSL40_PROFILEM")
#endif
#ifndef RNG_IFSL70_BOTP_PROFILEMs
#define RNG_IFSL70_BOTP_PROFILEMs ("RNG_IFSL70_BOTP_PROFILEM")
#endif
#ifndef RNG_IFSL70_LFSRRs
#define RNG_IFSL70_LFSRRs ("RNG_IFSL70_LFSRR")
#endif
#ifndef RNG_IFSL70_PROFILEMs
#define RNG_IFSL70_PROFILEMs ("RNG_IFSL70_PROFILEM")
#endif
#ifndef RNG_IFSL90_BOTP_PROFILEMs
#define RNG_IFSL90_BOTP_PROFILEMs ("RNG_IFSL90_BOTP_PROFILEM")
#endif
#ifndef RNG_IFSL90_LFSRRs
#define RNG_IFSL90_LFSRRs ("RNG_IFSL90_LFSRR")
#endif
#ifndef RNG_IFSL90_PROFILEMs
#define RNG_IFSL90_PROFILEMs ("RNG_IFSL90_PROFILEM")
#endif
#ifndef ROBUSTs
#define ROBUSTs ("ROBUST")
#endif
#ifndef ROLEs
#define ROLEs ("ROLE")
#endif
#ifndef ROLLOVERs
#define ROLLOVERs ("ROLLOVER")
#endif
#ifndef RQE_COSs
#define RQE_COSs ("RQE_COS")
#endif
#ifndef RQE_COS_STRENGTHs
#define RQE_COS_STRENGTHs ("RQE_COS_STRENGTH")
#endif
#ifndef RRs
#define RRs ("RR")
#endif
#ifndef RTAGs
#define RTAGs ("RTAG")
#endif
#ifndef RTS0_MHOST_0_CR5_RST_CTRLRs
#define RTS0_MHOST_0_CR5_RST_CTRLRs ("RTS0_MHOST_0_CR5_RST_CTRLR")
#endif
#ifndef RTS0_MHOST_0_MHOST_STRAP_STATUSRs
#define RTS0_MHOST_0_MHOST_STRAP_STATUSRs ("RTS0_MHOST_0_MHOST_STRAP_STATUSR")
#endif
#ifndef RTS0_MHOST_0_SW_PROG_INTR_CLRRs
#define RTS0_MHOST_0_SW_PROG_INTR_CLRRs ("RTS0_MHOST_0_SW_PROG_INTR_CLRR")
#endif
#ifndef RTS0_MHOST_0_SW_PROG_INTR_ENABLERs
#define RTS0_MHOST_0_SW_PROG_INTR_ENABLERs ("RTS0_MHOST_0_SW_PROG_INTR_ENABLER")
#endif
#ifndef RTS0_MHOST_0_SW_PROG_INTR_RAW_STATUSRs
#define RTS0_MHOST_0_SW_PROG_INTR_RAW_STATUSRs ("RTS0_MHOST_0_SW_PROG_INTR_RAW_STATUSR")
#endif
#ifndef RTS0_MHOST_0_SW_PROG_INTR_SETRs
#define RTS0_MHOST_0_SW_PROG_INTR_SETRs ("RTS0_MHOST_0_SW_PROG_INTR_SETR")
#endif
#ifndef RTS0_MHOST_0_SW_PROG_INTR_STATUSRs
#define RTS0_MHOST_0_SW_PROG_INTR_STATUSRs ("RTS0_MHOST_0_SW_PROG_INTR_STATUSR")
#endif
#ifndef RTS0_MHOST_1_CR5_RST_CTRLRs
#define RTS0_MHOST_1_CR5_RST_CTRLRs ("RTS0_MHOST_1_CR5_RST_CTRLR")
#endif
#ifndef RTS0_MHOST_1_MHOST_STRAP_STATUSRs
#define RTS0_MHOST_1_MHOST_STRAP_STATUSRs ("RTS0_MHOST_1_MHOST_STRAP_STATUSR")
#endif
#ifndef RTS0_MHOST_1_SW_PROG_INTR_CLRRs
#define RTS0_MHOST_1_SW_PROG_INTR_CLRRs ("RTS0_MHOST_1_SW_PROG_INTR_CLRR")
#endif
#ifndef RTS0_MHOST_1_SW_PROG_INTR_ENABLERs
#define RTS0_MHOST_1_SW_PROG_INTR_ENABLERs ("RTS0_MHOST_1_SW_PROG_INTR_ENABLER")
#endif
#ifndef RTS0_MHOST_1_SW_PROG_INTR_RAW_STATUSRs
#define RTS0_MHOST_1_SW_PROG_INTR_RAW_STATUSRs ("RTS0_MHOST_1_SW_PROG_INTR_RAW_STATUSR")
#endif
#ifndef RTS0_MHOST_1_SW_PROG_INTR_SETRs
#define RTS0_MHOST_1_SW_PROG_INTR_SETRs ("RTS0_MHOST_1_SW_PROG_INTR_SETR")
#endif
#ifndef RTS0_MHOST_1_SW_PROG_INTR_STATUSRs
#define RTS0_MHOST_1_SW_PROG_INTR_STATUSRs ("RTS0_MHOST_1_SW_PROG_INTR_STATUSR")
#endif
#ifndef RTS1_MHOST_0_CR5_RST_CTRLRs
#define RTS1_MHOST_0_CR5_RST_CTRLRs ("RTS1_MHOST_0_CR5_RST_CTRLR")
#endif
#ifndef RTS1_MHOST_0_MHOST_STRAP_STATUSRs
#define RTS1_MHOST_0_MHOST_STRAP_STATUSRs ("RTS1_MHOST_0_MHOST_STRAP_STATUSR")
#endif
#ifndef RTS1_MHOST_0_SW_PROG_INTR_CLRRs
#define RTS1_MHOST_0_SW_PROG_INTR_CLRRs ("RTS1_MHOST_0_SW_PROG_INTR_CLRR")
#endif
#ifndef RTS1_MHOST_0_SW_PROG_INTR_ENABLERs
#define RTS1_MHOST_0_SW_PROG_INTR_ENABLERs ("RTS1_MHOST_0_SW_PROG_INTR_ENABLER")
#endif
#ifndef RTS1_MHOST_0_SW_PROG_INTR_RAW_STATUSRs
#define RTS1_MHOST_0_SW_PROG_INTR_RAW_STATUSRs ("RTS1_MHOST_0_SW_PROG_INTR_RAW_STATUSR")
#endif
#ifndef RTS1_MHOST_0_SW_PROG_INTR_SETRs
#define RTS1_MHOST_0_SW_PROG_INTR_SETRs ("RTS1_MHOST_0_SW_PROG_INTR_SETR")
#endif
#ifndef RTS1_MHOST_0_SW_PROG_INTR_STATUSRs
#define RTS1_MHOST_0_SW_PROG_INTR_STATUSRs ("RTS1_MHOST_0_SW_PROG_INTR_STATUSR")
#endif
#ifndef RTS1_MHOST_1_CR5_RST_CTRLRs
#define RTS1_MHOST_1_CR5_RST_CTRLRs ("RTS1_MHOST_1_CR5_RST_CTRLR")
#endif
#ifndef RTS1_MHOST_1_MHOST_STRAP_STATUSRs
#define RTS1_MHOST_1_MHOST_STRAP_STATUSRs ("RTS1_MHOST_1_MHOST_STRAP_STATUSR")
#endif
#ifndef RTS1_MHOST_1_SW_PROG_INTR_CLRRs
#define RTS1_MHOST_1_SW_PROG_INTR_CLRRs ("RTS1_MHOST_1_SW_PROG_INTR_CLRR")
#endif
#ifndef RTS1_MHOST_1_SW_PROG_INTR_ENABLERs
#define RTS1_MHOST_1_SW_PROG_INTR_ENABLERs ("RTS1_MHOST_1_SW_PROG_INTR_ENABLER")
#endif
#ifndef RTS1_MHOST_1_SW_PROG_INTR_RAW_STATUSRs
#define RTS1_MHOST_1_SW_PROG_INTR_RAW_STATUSRs ("RTS1_MHOST_1_SW_PROG_INTR_RAW_STATUSR")
#endif
#ifndef RTS1_MHOST_1_SW_PROG_INTR_SETRs
#define RTS1_MHOST_1_SW_PROG_INTR_SETRs ("RTS1_MHOST_1_SW_PROG_INTR_SETR")
#endif
#ifndef RTS1_MHOST_1_SW_PROG_INTR_STATUSRs
#define RTS1_MHOST_1_SW_PROG_INTR_STATUSRs ("RTS1_MHOST_1_SW_PROG_INTR_STATUSR")
#endif
#ifndef RUNT_THRESHOLDs
#define RUNT_THRESHOLDs ("RUNT_THRESHOLD")
#endif
#ifndef RUNT_THRESHOLD_AUTOs
#define RUNT_THRESHOLD_AUTOs ("RUNT_THRESHOLD_AUTO")
#endif
#ifndef RUNT_THRESHOLD_OPERs
#define RUNT_THRESHOLD_OPERs ("RUNT_THRESHOLD_OPER")
#endif
#ifndef RX_1023B_PKTs
#define RX_1023B_PKTs ("RX_1023B_PKT")
#endif
#ifndef RX_127B_PKTs
#define RX_127B_PKTs ("RX_127B_PKT")
#endif
#ifndef RX_1518B_PKTs
#define RX_1518B_PKTs ("RX_1518B_PKT")
#endif
#ifndef RX_16383B_PKTs
#define RX_16383B_PKTs ("RX_16383B_PKT")
#endif
#ifndef RX_2047B_PKTs
#define RX_2047B_PKTs ("RX_2047B_PKT")
#endif
#ifndef RX_255B_PKTs
#define RX_255B_PKTs ("RX_255B_PKT")
#endif
#ifndef RX_4095B_PKTs
#define RX_4095B_PKTs ("RX_4095B_PKT")
#endif
#ifndef RX_511B_PKTs
#define RX_511B_PKTs ("RX_511B_PKT")
#endif
#ifndef RX_64B_PKTs
#define RX_64B_PKTs ("RX_64B_PKT")
#endif
#ifndef RX_9216B_PKTs
#define RX_9216B_PKTs ("RX_9216B_PKT")
#endif
#ifndef RX_ADAPTATION_RESUME_AUTOs
#define RX_ADAPTATION_RESUME_AUTOs ("RX_ADAPTATION_RESUME_AUTO")
#endif
#ifndef RX_ADAPTION_RESUMEs
#define RX_ADAPTION_RESUMEs ("RX_ADAPTION_RESUME")
#endif
#ifndef RX_AFE_DFE_TAPs
#define RX_AFE_DFE_TAPs ("RX_AFE_DFE_TAP")
#endif
#ifndef RX_AFE_DFE_TAP_AUTOs
#define RX_AFE_DFE_TAP_AUTOs ("RX_AFE_DFE_TAP_AUTO")
#endif
#ifndef RX_AFE_DFE_TAP_SIGNs
#define RX_AFE_DFE_TAP_SIGNs ("RX_AFE_DFE_TAP_SIGN")
#endif
#ifndef RX_AFE_HIGH_FREQ_PEAKING_FILTERs
#define RX_AFE_HIGH_FREQ_PEAKING_FILTERs ("RX_AFE_HIGH_FREQ_PEAKING_FILTER")
#endif
#ifndef RX_AFE_HIGH_FREQ_PEAKING_FILTER_AUTOs
#define RX_AFE_HIGH_FREQ_PEAKING_FILTER_AUTOs ("RX_AFE_HIGH_FREQ_PEAKING_FILTER_AUTO")
#endif
#ifndef RX_AFE_LOW_FREQ_PEAKING_FILTERs
#define RX_AFE_LOW_FREQ_PEAKING_FILTERs ("RX_AFE_LOW_FREQ_PEAKING_FILTER")
#endif
#ifndef RX_AFE_LOW_FREQ_PEAKING_FILTER_AUTOs
#define RX_AFE_LOW_FREQ_PEAKING_FILTER_AUTOs ("RX_AFE_LOW_FREQ_PEAKING_FILTER_AUTO")
#endif
#ifndef RX_AFE_PEAKING_FILTERs
#define RX_AFE_PEAKING_FILTERs ("RX_AFE_PEAKING_FILTER")
#endif
#ifndef RX_AFE_PEAKING_FILTER_AUTOs
#define RX_AFE_PEAKING_FILTER_AUTOs ("RX_AFE_PEAKING_FILTER_AUTO")
#endif
#ifndef RX_AFE_VGAs
#define RX_AFE_VGAs ("RX_AFE_VGA")
#endif
#ifndef RX_AFE_VGA_AUTOs
#define RX_AFE_VGA_AUTOs ("RX_AFE_VGA_AUTO")
#endif
#ifndef RX_ALIGN_ERR_PKTs
#define RX_ALIGN_ERR_PKTs ("RX_ALIGN_ERR_PKT")
#endif
#ifndef RX_BC_PKTs
#define RX_BC_PKTs ("RX_BC_PKT")
#endif
#ifndef RX_BYTESs
#define RX_BYTESs ("RX_BYTES")
#endif
#ifndef RX_CODE_ERR_PKTs
#define RX_CODE_ERR_PKTs ("RX_CODE_ERR_PKT")
#endif
#ifndef RX_CTL_PKTs
#define RX_CTL_PKTs ("RX_CTL_PKT")
#endif
#ifndef RX_DCBs
#define RX_DCBs ("RX_DCB")
#endif
#ifndef RX_DOUBLE_VLAN_PKTs
#define RX_DOUBLE_VLAN_PKTs ("RX_DOUBLE_VLAN_PKT")
#endif
#ifndef RX_ECHO_REPLY_PKT_CNTs
#define RX_ECHO_REPLY_PKT_CNTs ("RX_ECHO_REPLY_PKT_CNT")
#endif
#ifndef RX_ENABLEs
#define RX_ENABLEs ("RX_ENABLE")
#endif
#ifndef RX_ENABLE_AUTOs
#define RX_ENABLE_AUTOs ("RX_ENABLE_AUTO")
#endif
#ifndef RX_ENABLE_OPERs
#define RX_ENABLE_OPERs ("RX_ENABLE_OPER")
#endif
#ifndef RX_FALSE_CARRIER_PKTs
#define RX_FALSE_CARRIER_PKTs ("RX_FALSE_CARRIER_PKT")
#endif
#ifndef RX_FCS_ERR_PKTs
#define RX_FCS_ERR_PKTs ("RX_FCS_ERR_PKT")
#endif
#ifndef RX_FIFO_FULLs
#define RX_FIFO_FULLs ("RX_FIFO_FULL")
#endif
#ifndef RX_FRAGMENT_PKTs
#define RX_FRAGMENT_PKTs ("RX_FRAGMENT_PKT")
#endif
#ifndef RX_HCFC_MSGs
#define RX_HCFC_MSGs ("RX_HCFC_MSG")
#endif
#ifndef RX_JABBER_PKTs
#define RX_JABBER_PKTs ("RX_JABBER_PKT")
#endif
#ifndef RX_LANE_MAPs
#define RX_LANE_MAPs ("RX_LANE_MAP")
#endif
#ifndef RX_LANE_MAP_AUTOs
#define RX_LANE_MAP_AUTOs ("RX_LANE_MAP_AUTO")
#endif
#ifndef RX_LANE_MAP_OPERs
#define RX_LANE_MAP_OPERs ("RX_LANE_MAP_OPER")
#endif
#ifndef RX_LEN_OUT_OF_RANGE_PKTs
#define RX_LEN_OUT_OF_RANGE_PKTs ("RX_LEN_OUT_OF_RANGE_PKT")
#endif
#ifndef RX_LKUP_1588_MEM_MPP0Ms
#define RX_LKUP_1588_MEM_MPP0Ms ("RX_LKUP_1588_MEM_MPP0M")
#endif
#ifndef RX_LKUP_1588_MEM_MPP1Ms
#define RX_LKUP_1588_MEM_MPP1Ms ("RX_LKUP_1588_MEM_MPP1M")
#endif
#ifndef RX_LLFC_CRC_ERRs
#define RX_LLFC_CRC_ERRs ("RX_LLFC_CRC_ERR")
#endif
#ifndef RX_LLFC_LOGICAL_MSGs
#define RX_LLFC_LOGICAL_MSGs ("RX_LLFC_LOGICAL_MSG")
#endif
#ifndef RX_LLFC_PHYSICAL_MSGs
#define RX_LLFC_PHYSICAL_MSGs ("RX_LLFC_PHYSICAL_MSG")
#endif
#ifndef RX_LOOKUP_LABELs
#define RX_LOOKUP_LABELs ("RX_LOOKUP_LABEL")
#endif
#ifndef RX_LOOKUP_VLAN_IDs
#define RX_LOOKUP_VLAN_IDs ("RX_LOOKUP_VLAN_ID")
#endif
#ifndef RX_LO_PWR_IDLE_DURATIONs
#define RX_LO_PWR_IDLE_DURATIONs ("RX_LO_PWR_IDLE_DURATION")
#endif
#ifndef RX_LO_PWR_IDLE_EVENTs
#define RX_LO_PWR_IDLE_EVENTs ("RX_LO_PWR_IDLE_EVENT")
#endif
#ifndef RX_MATCHED_CRC_PKTs
#define RX_MATCHED_CRC_PKTs ("RX_MATCHED_CRC_PKT")
#endif
#ifndef RX_MC_PKTs
#define RX_MC_PKTs ("RX_MC_PKT")
#endif
#ifndef RX_MC_SA_PKTs
#define RX_MC_SA_PKTs ("RX_MC_SA_PKT")
#endif
#ifndef RX_MTU_CHECK_ERR_PKTs
#define RX_MTU_CHECK_ERR_PKTs ("RX_MTU_CHECK_ERR_PKT")
#endif
#ifndef RX_OK_PKTs
#define RX_OK_PKTs ("RX_OK_PKT")
#endif
#ifndef RX_ONs
#define RX_ONs ("RX_ON")
#endif
#ifndef RX_OVER_SIZE_PKTs
#define RX_OVER_SIZE_PKTs ("RX_OVER_SIZE_PKT")
#endif
#ifndef RX_PAUSE_CTL_PKTs
#define RX_PAUSE_CTL_PKTs ("RX_PAUSE_CTL_PKT")
#endif
#ifndef RX_PER_PRI_PAUSE_CTL_PKTs
#define RX_PER_PRI_PAUSE_CTL_PKTs ("RX_PER_PRI_PAUSE_CTL_PKT")
#endif
#ifndef RX_PFC_OFF_PKT_PRI0s
#define RX_PFC_OFF_PKT_PRI0s ("RX_PFC_OFF_PKT_PRI0")
#endif
#ifndef RX_PFC_OFF_PKT_PRI1s
#define RX_PFC_OFF_PKT_PRI1s ("RX_PFC_OFF_PKT_PRI1")
#endif
#ifndef RX_PFC_OFF_PKT_PRI2s
#define RX_PFC_OFF_PKT_PRI2s ("RX_PFC_OFF_PKT_PRI2")
#endif
#ifndef RX_PFC_OFF_PKT_PRI3s
#define RX_PFC_OFF_PKT_PRI3s ("RX_PFC_OFF_PKT_PRI3")
#endif
#ifndef RX_PFC_OFF_PKT_PRI4s
#define RX_PFC_OFF_PKT_PRI4s ("RX_PFC_OFF_PKT_PRI4")
#endif
#ifndef RX_PFC_OFF_PKT_PRI5s
#define RX_PFC_OFF_PKT_PRI5s ("RX_PFC_OFF_PKT_PRI5")
#endif
#ifndef RX_PFC_OFF_PKT_PRI6s
#define RX_PFC_OFF_PKT_PRI6s ("RX_PFC_OFF_PKT_PRI6")
#endif
#ifndef RX_PFC_OFF_PKT_PRI7s
#define RX_PFC_OFF_PKT_PRI7s ("RX_PFC_OFF_PKT_PRI7")
#endif
#ifndef RX_PFC_PKT_PRI0s
#define RX_PFC_PKT_PRI0s ("RX_PFC_PKT_PRI0")
#endif
#ifndef RX_PFC_PKT_PRI1s
#define RX_PFC_PKT_PRI1s ("RX_PFC_PKT_PRI1")
#endif
#ifndef RX_PFC_PKT_PRI2s
#define RX_PFC_PKT_PRI2s ("RX_PFC_PKT_PRI2")
#endif
#ifndef RX_PFC_PKT_PRI3s
#define RX_PFC_PKT_PRI3s ("RX_PFC_PKT_PRI3")
#endif
#ifndef RX_PFC_PKT_PRI4s
#define RX_PFC_PKT_PRI4s ("RX_PFC_PKT_PRI4")
#endif
#ifndef RX_PFC_PKT_PRI5s
#define RX_PFC_PKT_PRI5s ("RX_PFC_PKT_PRI5")
#endif
#ifndef RX_PFC_PKT_PRI6s
#define RX_PFC_PKT_PRI6s ("RX_PFC_PKT_PRI6")
#endif
#ifndef RX_PFC_PKT_PRI7s
#define RX_PFC_PKT_PRI7s ("RX_PFC_PKT_PRI7")
#endif
#ifndef RX_PFC_UNSUPPORTED_DA_PKTs
#define RX_PFC_UNSUPPORTED_DA_PKTs ("RX_PFC_UNSUPPORTED_DA_PKT")
#endif
#ifndef RX_PFC_UNSUPPORTED_OPCODE_PKTs
#define RX_PFC_UNSUPPORTED_OPCODE_PKTs ("RX_PFC_UNSUPPORTED_OPCODE_PKT")
#endif
#ifndef RX_PKTs
#define RX_PKTs ("RX_PKT")
#endif
#ifndef RX_PKT_AUTH_FAILURE_DISCARD_CNTs
#define RX_PKT_AUTH_FAILURE_DISCARD_CNTs ("RX_PKT_AUTH_FAILURE_DISCARD_CNT")
#endif
#ifndef RX_PKT_AUTH_MISMATCHs
#define RX_PKT_AUTH_MISMATCHs ("RX_PKT_AUTH_MISMATCH")
#endif
#ifndef RX_PKT_AUTH_SHA1_ERRORs
#define RX_PKT_AUTH_SHA1_ERRORs ("RX_PKT_AUTH_SHA1_ERROR")
#endif
#ifndef RX_PKT_AUTH_SIMPLE_PASSWORD_ERRORs
#define RX_PKT_AUTH_SIMPLE_PASSWORD_ERRORs ("RX_PKT_AUTH_SIMPLE_PASSWORD_ERROR")
#endif
#ifndef RX_PKT_CNTs
#define RX_PKT_CNTs ("RX_PKT_CNT")
#endif
#ifndef RX_PKT_CURRENT_LENGTH_EXCEED_DISCARDs
#define RX_PKT_CURRENT_LENGTH_EXCEED_DISCARDs ("RX_PKT_CURRENT_LENGTH_EXCEED_DISCARD")
#endif
#ifndef RX_PKT_DISCARD_CNTs
#define RX_PKT_DISCARD_CNTs ("RX_PKT_DISCARD_CNT")
#endif
#ifndef RX_PKT_ENDPOINT_NOT_FOUNDs
#define RX_PKT_ENDPOINT_NOT_FOUNDs ("RX_PKT_ENDPOINT_NOT_FOUND")
#endif
#ifndef RX_PKT_EXCESS_RATE_DISCARDs
#define RX_PKT_EXCESS_RATE_DISCARDs ("RX_PKT_EXCESS_RATE_DISCARD")
#endif
#ifndef RX_PKT_EXPORT_DISABLED_DISCARDs
#define RX_PKT_EXPORT_DISABLED_DISCARDs ("RX_PKT_EXPORT_DISABLED_DISCARD")
#endif
#ifndef RX_PKT_EXPORT_MAX_LENGTHs
#define RX_PKT_EXPORT_MAX_LENGTHs ("RX_PKT_EXPORT_MAX_LENGTH")
#endif
#ifndef RX_PKT_INCOMPLETE_METADATA_DISCARDs
#define RX_PKT_INCOMPLETE_METADATA_DISCARDs ("RX_PKT_INCOMPLETE_METADATA_DISCARD")
#endif
#ifndef RX_PKT_LENGTH_ERRORs
#define RX_PKT_LENGTH_ERRORs ("RX_PKT_LENGTH_ERROR")
#endif
#ifndef RX_PKT_LENGTH_EXCEED_MAX_DISCARDs
#define RX_PKT_LENGTH_EXCEED_MAX_DISCARDs ("RX_PKT_LENGTH_EXCEED_MAX_DISCARD")
#endif
#ifndef RX_PKT_M_BIT_SETs
#define RX_PKT_M_BIT_SETs ("RX_PKT_M_BIT_SET")
#endif
#ifndef RX_PKT_NO_EXPORT_CONFIG_DISCARDs
#define RX_PKT_NO_EXPORT_CONFIG_DISCARDs ("RX_PKT_NO_EXPORT_CONFIG_DISCARD")
#endif
#ifndef RX_PKT_NO_IFAs
#define RX_PKT_NO_IFAs ("RX_PKT_NO_IFA")
#endif
#ifndef RX_PKT_NO_IPFIX_CONFIG_DISCARDs
#define RX_PKT_NO_IPFIX_CONFIG_DISCARDs ("RX_PKT_NO_IPFIX_CONFIG_DISCARD")
#endif
#ifndef RX_PKT_PARSE_ERROR_DISCARDs
#define RX_PKT_PARSE_ERROR_DISCARDs ("RX_PKT_PARSE_ERROR_DISCARD")
#endif
#ifndef RX_PKT_P_AND_F_BITS_SETs
#define RX_PKT_P_AND_F_BITS_SETs ("RX_PKT_P_AND_F_BITS_SET")
#endif
#ifndef RX_PKT_UNKNOWN_NAMESPACE_DISCARDs
#define RX_PKT_UNKNOWN_NAMESPACE_DISCARDs ("RX_PKT_UNKNOWN_NAMESPACE_DISCARD")
#endif
#ifndef RX_PKT_VERSION_ERRORs
#define RX_PKT_VERSION_ERRORs ("RX_PKT_VERSION_ERROR")
#endif
#ifndef RX_PKT_ZERO_DETECT_MULTIPLIERs
#define RX_PKT_ZERO_DETECT_MULTIPLIERs ("RX_PKT_ZERO_DETECT_MULTIPLIER")
#endif
#ifndef RX_PKT_ZERO_MY_DISCRIMINATORs
#define RX_PKT_ZERO_MY_DISCRIMINATORs ("RX_PKT_ZERO_MY_DISCRIMINATOR")
#endif
#ifndef RX_POLARITY_FLIPs
#define RX_POLARITY_FLIPs ("RX_POLARITY_FLIP")
#endif
#ifndef RX_POLARITY_FLIP_AUTOs
#define RX_POLARITY_FLIP_AUTOs ("RX_POLARITY_FLIP_AUTO")
#endif
#ifndef RX_POLARITY_FLIP_OPERs
#define RX_POLARITY_FLIP_OPERs ("RX_POLARITY_FLIP_OPER")
#endif
#ifndef RX_PROMISCUOUS_PKTs
#define RX_PROMISCUOUS_PKTs ("RX_PROMISCUOUS_PKT")
#endif
#ifndef RX_Qs
#define RX_Qs ("RX_Q")
#endif
#ifndef RX_RUNT_PKTs
#define RX_RUNT_PKTs ("RX_RUNT_PKT")
#endif
#ifndef RX_RUNT_PKT_BYTESs
#define RX_RUNT_PKT_BYTESs ("RX_RUNT_PKT_BYTES")
#endif
#ifndef RX_SCH_HDR_CRC_ERRs
#define RX_SCH_HDR_CRC_ERRs ("RX_SCH_HDR_CRC_ERR")
#endif
#ifndef RX_SIGNAL_DETECTs
#define RX_SIGNAL_DETECTs ("RX_SIGNAL_DETECT")
#endif
#ifndef RX_SQUELCHs
#define RX_SQUELCHs ("RX_SQUELCH")
#endif
#ifndef RX_SQUELCH_AUTOs
#define RX_SQUELCH_AUTOs ("RX_SQUELCH_AUTO")
#endif
#ifndef RX_TRUNCATED_PKTs
#define RX_TRUNCATED_PKTs ("RX_TRUNCATED_PKT")
#endif
#ifndef RX_UC_PKTs
#define RX_UC_PKTs ("RX_UC_PKT")
#endif
#ifndef RX_UNDER_SIZE_PKTs
#define RX_UNDER_SIZE_PKTs ("RX_UNDER_SIZE_PKT")
#endif
#ifndef RX_VLAN_PKTs
#define RX_VLAN_PKTs ("RX_VLAN_PKT")
#endif
#ifndef RX_VLAN_TAG_PKTs
#define RX_VLAN_TAG_PKTs ("RX_VLAN_TAG_PKT")
#endif
#ifndef SAF_MODEs
#define SAF_MODEs ("SAF_MODE")
#endif
#ifndef SAMPLER_IS_ABOVE_RATEs
#define SAMPLER_IS_ABOVE_RATEs ("SAMPLER_IS_ABOVE_RATE")
#endif
#ifndef SAMPLER_IS_BELOW_RATEs
#define SAMPLER_IS_BELOW_RATEs ("SAMPLER_IS_BELOW_RATE")
#endif
#ifndef SAMPLE_EGRs
#define SAMPLE_EGRs ("SAMPLE_EGR")
#endif
#ifndef SAMPLE_EGR_RATEs
#define SAMPLE_EGR_RATEs ("SAMPLE_EGR_RATE")
#endif
#ifndef SAMPLE_INGs
#define SAMPLE_INGs ("SAMPLE_ING")
#endif
#ifndef SAMPLE_ING_CPUs
#define SAMPLE_ING_CPUs ("SAMPLE_ING_CPU")
#endif
#ifndef SAMPLE_ING_FLEXs
#define SAMPLE_ING_FLEXs ("SAMPLE_ING_FLEX")
#endif
#ifndef SAMPLE_ING_FLEX_COUNTERs
#define SAMPLE_ING_FLEX_COUNTERs ("SAMPLE_ING_FLEX_COUNTER")
#endif
#ifndef SAMPLE_ING_FLEX_CPUs
#define SAMPLE_ING_FLEX_CPUs ("SAMPLE_ING_FLEX_CPU")
#endif
#ifndef SAMPLE_ING_FLEX_CTR_ACTIONs
#define SAMPLE_ING_FLEX_CTR_ACTIONs ("SAMPLE_ING_FLEX_CTR_ACTION")
#endif
#ifndef SAMPLE_ING_FLEX_MIRROR_INSTANCEs
#define SAMPLE_ING_FLEX_MIRROR_INSTANCEs ("SAMPLE_ING_FLEX_MIRROR_INSTANCE")
#endif
#ifndef SAMPLE_ING_FLEX_MIRROR_INSTANCE_IDs
#define SAMPLE_ING_FLEX_MIRROR_INSTANCE_IDs ("SAMPLE_ING_FLEX_MIRROR_INSTANCE_ID")
#endif
#ifndef SAMPLE_ING_FLEX_MIRROR_MODEs
#define SAMPLE_ING_FLEX_MIRROR_MODEs ("SAMPLE_ING_FLEX_MIRROR_MODE")
#endif
#ifndef SAMPLE_ING_FLEX_MIRROR_SESSION_IDs
#define SAMPLE_ING_FLEX_MIRROR_SESSION_IDs ("SAMPLE_ING_FLEX_MIRROR_SESSION_ID")
#endif
#ifndef SAMPLE_ING_FLEX_POOLs
#define SAMPLE_ING_FLEX_POOLs ("SAMPLE_ING_FLEX_POOL")
#endif
#ifndef SAMPLE_ING_FLEX_POOL_ACTIONs
#define SAMPLE_ING_FLEX_POOL_ACTIONs ("SAMPLE_ING_FLEX_POOL_ACTION")
#endif
#ifndef SAMPLE_ING_FLEX_RATEs
#define SAMPLE_ING_FLEX_RATEs ("SAMPLE_ING_FLEX_RATE")
#endif
#ifndef SAMPLE_ING_FLEX_SEEDs
#define SAMPLE_ING_FLEX_SEEDs ("SAMPLE_ING_FLEX_SEED")
#endif
#ifndef SAMPLE_ING_FLEX_TRACE_EVENTs
#define SAMPLE_ING_FLEX_TRACE_EVENTs ("SAMPLE_ING_FLEX_TRACE_EVENT")
#endif
#ifndef SAMPLE_ING_MIRROR_INSTANCEs
#define SAMPLE_ING_MIRROR_INSTANCEs ("SAMPLE_ING_MIRROR_INSTANCE")
#endif
#ifndef SAMPLE_ING_RATEs
#define SAMPLE_ING_RATEs ("SAMPLE_ING_RATE")
#endif
#ifndef SAMPLE_THRESHOLDs
#define SAMPLE_THRESHOLDs ("SAMPLE_THRESHOLD")
#endif
#ifndef SAMPLING_PERIODs
#define SAMPLING_PERIODs ("SAMPLING_PERIOD")
#endif
#ifndef SBS_CONTROLRs
#define SBS_CONTROLRs ("SBS_CONTROLR")
#endif
#ifndef SCALARs
#define SCALARs ("SCALAR")
#endif
#ifndef SCALAR_VALUEs
#define SCALAR_VALUEs ("SCALAR_VALUE")
#endif
#ifndef SCALEs
#define SCALEs ("SCALE")
#endif
#ifndef SCALE_1024_NSECs
#define SCALE_1024_NSECs ("SCALE_1024_NSEC")
#endif
#ifndef SCALE_128_NSECs
#define SCALE_128_NSECs ("SCALE_128_NSEC")
#endif
#ifndef SCALE_131_USECs
#define SCALE_131_USECs ("SCALE_131_USEC")
#endif
#ifndef SCALE_1_MSECs
#define SCALE_1_MSECs ("SCALE_1_MSEC")
#endif
#ifndef SCALE_512_NSECs
#define SCALE_512_NSECs ("SCALE_512_NSEC")
#endif
#ifndef SCALE_8_MSECs
#define SCALE_8_MSECs ("SCALE_8_MSEC")
#endif
#ifndef SCALE_8_USECs
#define SCALE_8_USECs ("SCALE_8_USEC")
#endif
#ifndef SCALE_INFINITEs
#define SCALE_INFINITEs ("SCALE_INFINITE")
#endif
#ifndef SCALING_FACTOR_100Gs
#define SCALING_FACTOR_100Gs ("SCALING_FACTOR_100G")
#endif
#ifndef SCALING_FACTOR_10Gs
#define SCALING_FACTOR_10Gs ("SCALING_FACTOR_10G")
#endif
#ifndef SCALING_FACTOR_200Gs
#define SCALING_FACTOR_200Gs ("SCALING_FACTOR_200G")
#endif
#ifndef SCALING_FACTOR_25Gs
#define SCALING_FACTOR_25Gs ("SCALING_FACTOR_25G")
#endif
#ifndef SCALING_FACTOR_400Gs
#define SCALING_FACTOR_400Gs ("SCALING_FACTOR_400G")
#endif
#ifndef SCALING_FACTOR_40Gs
#define SCALING_FACTOR_40Gs ("SCALING_FACTOR_40G")
#endif
#ifndef SCALING_FACTOR_50Gs
#define SCALING_FACTOR_50Gs ("SCALING_FACTOR_50G")
#endif
#ifndef SCALING_FACTOR_75Gs
#define SCALING_FACTOR_75Gs ("SCALING_FACTOR_75G")
#endif
#ifndef SCAN_ENABLEs
#define SCAN_ENABLEs ("SCAN_ENABLE")
#endif
#ifndef SCAN_INTERVALs
#define SCAN_INTERVALs ("SCAN_INTERVAL")
#endif
#ifndef SCAN_INTERVAL_USECSs
#define SCAN_INTERVAL_USECSs ("SCAN_INTERVAL_USECS")
#endif
#ifndef SCAN_INTERVAL_USECS_OPERs
#define SCAN_INTERVAL_USECS_OPERs ("SCAN_INTERVAL_USECS_OPER")
#endif
#ifndef SCAN_MODEs
#define SCAN_MODEs ("SCAN_MODE")
#endif
#ifndef SCAN_MODE_OPERs
#define SCAN_MODE_OPERs ("SCAN_MODE_OPER")
#endif
#ifndef SCAN_ROUNDs
#define SCAN_ROUNDs ("SCAN_ROUND")
#endif
#ifndef SCAN_THDs
#define SCAN_THDs ("SCAN_THD")
#endif
#ifndef SCHED_MODEs
#define SCHED_MODEs ("SCHED_MODE")
#endif
#ifndef SCHED_NODEs
#define SCHED_NODEs ("SCHED_NODE")
#endif
#ifndef SCHED_NODE_INVALIDs
#define SCHED_NODE_INVALIDs ("SCHED_NODE_INVALID")
#endif
#ifndef SCRAMBLING_ENABLEs
#define SCRAMBLING_ENABLEs ("SCRAMBLING_ENABLE")
#endif
#ifndef SCRAMBLING_ENABLE_AUTOs
#define SCRAMBLING_ENABLE_AUTOs ("SCRAMBLING_ENABLE_AUTO")
#endif
#ifndef SECs
#define SECs ("SEC")
#endif
#ifndef SECURED_DATA_PKTs
#define SECURED_DATA_PKTs ("SECURED_DATA_PKT")
#endif
#ifndef SEEDs
#define SEEDs ("SEED")
#endif
#ifndef SELECTORs
#define SELECTORs ("SELECTOR")
#endif
#ifndef SELECTOR_FIELD_IDs
#define SELECTOR_FIELD_IDs ("SELECTOR_FIELD_ID")
#endif
#ifndef SEL_L2_OIFs
#define SEL_L2_OIFs ("SEL_L2_OIF")
#endif
#ifndef SEL_LOOKUP_1s
#define SEL_LOOKUP_1s ("SEL_LOOKUP_1")
#endif
#ifndef SEL_LOOKUP_2s
#define SEL_LOOKUP_2s ("SEL_LOOKUP_2")
#endif
#ifndef SEL_LOOKUP_3s
#define SEL_LOOKUP_3s ("SEL_LOOKUP_3")
#endif
#ifndef SEL_MPLS_EXP_LOOKUP_1s
#define SEL_MPLS_EXP_LOOKUP_1s ("SEL_MPLS_EXP_LOOKUP_1")
#endif
#ifndef SEL_MPLS_EXP_LOOKUP_2s
#define SEL_MPLS_EXP_LOOKUP_2s ("SEL_MPLS_EXP_LOOKUP_2")
#endif
#ifndef SEL_MPLS_EXP_LOOKUP_3s
#define SEL_MPLS_EXP_LOOKUP_3s ("SEL_MPLS_EXP_LOOKUP_3")
#endif
#ifndef SEL_MPLS_EXP_POLICY_NONEs
#define SEL_MPLS_EXP_POLICY_NONEs ("SEL_MPLS_EXP_POLICY_NONE")
#endif
#ifndef SEL_NEXT_HOP_INDEXs
#define SEL_NEXT_HOP_INDEXs ("SEL_NEXT_HOP_INDEX")
#endif
#ifndef SEL_NONEs
#define SEL_NONEs ("SEL_NONE")
#endif
#ifndef SEL_REMAP_OBJECT_INDEX_0s
#define SEL_REMAP_OBJECT_INDEX_0s ("SEL_REMAP_OBJECT_INDEX_0")
#endif
#ifndef SEL_REMAP_OBJECT_INDEX_1s
#define SEL_REMAP_OBJECT_INDEX_1s ("SEL_REMAP_OBJECT_INDEX_1")
#endif
#ifndef SEL_REMAP_OBJECT_INDEX_2s
#define SEL_REMAP_OBJECT_INDEX_2s ("SEL_REMAP_OBJECT_INDEX_2")
#endif
#ifndef SEL_ZEROs
#define SEL_ZEROs ("SEL_ZERO")
#endif
#ifndef SEQs
#define SEQs ("SEQ")
#endif
#ifndef SEQUENCEs
#define SEQUENCEs ("SEQUENCE")
#endif
#ifndef SEQUENCE_NUMBERs
#define SEQUENCE_NUMBERs ("SEQUENCE_NUMBER")
#endif
#ifndef SEQUENCE_UPDATEs
#define SEQUENCE_UPDATEs ("SEQUENCE_UPDATE")
#endif
#ifndef SEQ_NUM_CHECKs
#define SEQ_NUM_CHECKs ("SEQ_NUM_CHECK")
#endif
#ifndef SEQ_RESETs
#define SEQ_RESETs ("SEQ_RESET")
#endif
#ifndef SERVICE_POOLs
#define SERVICE_POOLs ("SERVICE_POOL")
#endif
#ifndef SERVICE_POOL_IDs
#define SERVICE_POOL_IDs ("SERVICE_POOL_ID")
#endif
#ifndef SERVICE_POOL_INDEXs
#define SERVICE_POOL_INDEXs ("SERVICE_POOL_INDEX")
#endif
#ifndef SERVICE_POOL_MCs
#define SERVICE_POOL_MCs ("SERVICE_POOL_MC")
#endif
#ifndef SERVICE_POOL_MC_INDEXs
#define SERVICE_POOL_MC_INDEXs ("SERVICE_POOL_MC_INDEX")
#endif
#ifndef SERVICE_POOL_REPORTs
#define SERVICE_POOL_REPORTs ("SERVICE_POOL_REPORT")
#endif
#ifndef SERVICE_POOL_UCs
#define SERVICE_POOL_UCs ("SERVICE_POOL_UC")
#endif
#ifndef SERVICE_POOL_UC_INDEXs
#define SERVICE_POOL_UC_INDEXs ("SERVICE_POOL_UC_INDEX")
#endif
#ifndef SER_BLK_ALLs
#define SER_BLK_ALLs ("SER_BLK_ALL")
#endif
#ifndef SER_BLK_EPIPEs
#define SER_BLK_EPIPEs ("SER_BLK_EPIPE")
#endif
#ifndef SER_BLK_IPIPEs
#define SER_BLK_IPIPEs ("SER_BLK_IPIPE")
#endif
#ifndef SER_BLK_MMUs
#define SER_BLK_MMUs ("SER_BLK_MMU")
#endif
#ifndef SER_BLK_PGWs
#define SER_BLK_PGWs ("SER_BLK_PGW")
#endif
#ifndef SER_BLK_PORTs
#define SER_BLK_PORTs ("SER_BLK_PORT")
#endif
#ifndef SER_CHECK_TYPEs
#define SER_CHECK_TYPEs ("SER_CHECK_TYPE")
#endif
#ifndef SER_CONFIGs
#define SER_CONFIGs ("SER_CONFIG")
#endif
#ifndef SER_CONTROLs
#define SER_CONTROLs ("SER_CONTROL")
#endif
#ifndef SER_DOUBLE_BIT_ERRs
#define SER_DOUBLE_BIT_ERRs ("SER_DOUBLE_BIT_ERR")
#endif
#ifndef SER_ECC_CHECKs
#define SER_ECC_CHECKs ("SER_ECC_CHECK")
#endif
#ifndef SER_ENABLEs
#define SER_ENABLEs ("SER_ENABLE")
#endif
#ifndef SER_ERR_CORRECTEDs
#define SER_ERR_CORRECTEDs ("SER_ERR_CORRECTED")
#endif
#ifndef SER_ERR_ECC_1BITs
#define SER_ERR_ECC_1BITs ("SER_ERR_ECC_1BIT")
#endif
#ifndef SER_ERR_ECC_2BITs
#define SER_ERR_ECC_2BITs ("SER_ERR_ECC_2BIT")
#endif
#ifndef SER_ERR_INJECTEDs
#define SER_ERR_INJECTEDs ("SER_ERR_INJECTED")
#endif
#ifndef SER_ERR_PARITYs
#define SER_ERR_PARITYs ("SER_ERR_PARITY")
#endif
#ifndef SER_ERR_TYPEs
#define SER_ERR_TYPEs ("SER_ERR_TYPE")
#endif
#ifndef SER_INJECTIONs
#define SER_INJECTIONs ("SER_INJECTION")
#endif
#ifndef SER_INJECTION_STATUSs
#define SER_INJECTION_STATUSs ("SER_INJECTION_STATUS")
#endif
#ifndef SER_INSTRUCTION_EOPs
#define SER_INSTRUCTION_EOPs ("SER_INSTRUCTION_EOP")
#endif
#ifndef SER_INSTRUCTION_MMUs
#define SER_INSTRUCTION_MMUs ("SER_INSTRUCTION_MMU")
#endif
#ifndef SER_INSTRUCTION_MOPs
#define SER_INSTRUCTION_MOPs ("SER_INSTRUCTION_MOP")
#endif
#ifndef SER_INSTRUCTION_OTHERs
#define SER_INSTRUCTION_OTHERs ("SER_INSTRUCTION_OTHER")
#endif
#ifndef SER_INSTRUCTION_PORTs
#define SER_INSTRUCTION_PORTs ("SER_INSTRUCTION_PORT")
#endif
#ifndef SER_INSTRUCTION_SBUSs
#define SER_INSTRUCTION_SBUSs ("SER_INSTRUCTION_SBUS")
#endif
#ifndef SER_INSTRUCTION_SOPs
#define SER_INSTRUCTION_SOPs ("SER_INSTRUCTION_SOP")
#endif
#ifndef SER_INSTRUCTION_TYPEs
#define SER_INSTRUCTION_TYPEs ("SER_INSTRUCTION_TYPE")
#endif
#ifndef SER_LOGs
#define SER_LOGs ("SER_LOG")
#endif
#ifndef SER_LOGGINGs
#define SER_LOGGINGs ("SER_LOGGING")
#endif
#ifndef SER_LOG_DEPTHs
#define SER_LOG_DEPTHs ("SER_LOG_DEPTH")
#endif
#ifndef SER_LOG_IDs
#define SER_LOG_IDs ("SER_LOG_ID")
#endif
#ifndef SER_LOG_STATUSs
#define SER_LOG_STATUSs ("SER_LOG_STATUS")
#endif
#ifndef SER_NOTIFICATIONs
#define SER_NOTIFICATIONs ("SER_NOTIFICATION")
#endif
#ifndef SER_NO_CHECKs
#define SER_NO_CHECKs ("SER_NO_CHECK")
#endif
#ifndef SER_NO_VALIDATIONs
#define SER_NO_VALIDATIONs ("SER_NO_VALIDATION")
#endif
#ifndef SER_PARITY_CHECKs
#define SER_PARITY_CHECKs ("SER_PARITY_CHECK")
#endif
#ifndef SER_PT_CONTROLs
#define SER_PT_CONTROLs ("SER_PT_CONTROL")
#endif
#ifndef SER_PT_STATUSs
#define SER_PT_STATUSs ("SER_PT_STATUS")
#endif
#ifndef SER_RECOVERY_ALLs
#define SER_RECOVERY_ALLs ("SER_RECOVERY_ALL")
#endif
#ifndef SER_RECOVERY_CACHE_RESTOREs
#define SER_RECOVERY_CACHE_RESTOREs ("SER_RECOVERY_CACHE_RESTORE")
#endif
#ifndef SER_RECOVERY_ENTRY_CLEARs
#define SER_RECOVERY_ENTRY_CLEARs ("SER_RECOVERY_ENTRY_CLEAR")
#endif
#ifndef SER_RECOVERY_NO_OPERATIONs
#define SER_RECOVERY_NO_OPERATIONs ("SER_RECOVERY_NO_OPERATION")
#endif
#ifndef SER_RECOVERY_TYPEs
#define SER_RECOVERY_TYPEs ("SER_RECOVERY_TYPE")
#endif
#ifndef SER_RECOVERY_TYPE_FOR_DOUBLE_BITs
#define SER_RECOVERY_TYPE_FOR_DOUBLE_BITs ("SER_RECOVERY_TYPE_FOR_DOUBLE_BIT")
#endif
#ifndef SER_RECOVERY_TYPE_FOR_SINGLE_BITs
#define SER_RECOVERY_TYPE_FOR_SINGLE_BITs ("SER_RECOVERY_TYPE_FOR_SINGLE_BIT")
#endif
#ifndef SER_SINGLE_BIT_ERRs
#define SER_SINGLE_BIT_ERRs ("SER_SINGLE_BIT_ERR")
#endif
#ifndef SER_STATSs
#define SER_STATSs ("SER_STATS")
#endif
#ifndef SER_VALIDATIONs
#define SER_VALIDATIONs ("SER_VALIDATION")
#endif
#ifndef SESSION_IDs
#define SESSION_IDs ("SESSION_ID")
#endif
#ifndef SET_IDs
#define SET_IDs ("SET_ID")
#endif
#ifndef SFLOW_EGR_CPU_COSs
#define SFLOW_EGR_CPU_COSs ("SFLOW_EGR_CPU_COS")
#endif
#ifndef SFLOW_EGR_CPU_COS_STRENGTHs
#define SFLOW_EGR_CPU_COS_STRENGTHs ("SFLOW_EGR_CPU_COS_STRENGTH")
#endif
#ifndef SFLOW_EGR_CPU_Q_HI_PRIs
#define SFLOW_EGR_CPU_Q_HI_PRIs ("SFLOW_EGR_CPU_Q_HI_PRI")
#endif
#ifndef SFLOW_EGR_SAMPLEs
#define SFLOW_EGR_SAMPLEs ("SFLOW_EGR_SAMPLE")
#endif
#ifndef SFLOW_EGR_SAMPLE_MASKs
#define SFLOW_EGR_SAMPLE_MASKs ("SFLOW_EGR_SAMPLE_MASK")
#endif
#ifndef SFLOW_EGR_SEEDs
#define SFLOW_EGR_SEEDs ("SFLOW_EGR_SEED")
#endif
#ifndef SFLOW_EGR_TRUNCATE_CPU_COPYs
#define SFLOW_EGR_TRUNCATE_CPU_COPYs ("SFLOW_EGR_TRUNCATE_CPU_COPY")
#endif
#ifndef SFLOW_FLEX_SAMPLEs
#define SFLOW_FLEX_SAMPLEs ("SFLOW_FLEX_SAMPLE")
#endif
#ifndef SFLOW_FLEX_SAMPLE_MASKs
#define SFLOW_FLEX_SAMPLE_MASKs ("SFLOW_FLEX_SAMPLE_MASK")
#endif
#ifndef SFLOW_ING_FLEX_SEEDs
#define SFLOW_ING_FLEX_SEEDs ("SFLOW_ING_FLEX_SEED")
#endif
#ifndef SFLOW_ING_MIRRORs
#define SFLOW_ING_MIRRORs ("SFLOW_ING_MIRROR")
#endif
#ifndef SFLOW_ING_MIRROR_INSTANCE_IDs
#define SFLOW_ING_MIRROR_INSTANCE_IDs ("SFLOW_ING_MIRROR_INSTANCE_ID")
#endif
#ifndef SFLOW_ING_SAMPLEs
#define SFLOW_ING_SAMPLEs ("SFLOW_ING_SAMPLE")
#endif
#ifndef SFLOW_ING_SAMPLE_MASKs
#define SFLOW_ING_SAMPLE_MASKs ("SFLOW_ING_SAMPLE_MASK")
#endif
#ifndef SFLOW_ING_SEEDs
#define SFLOW_ING_SEEDs ("SFLOW_ING_SEED")
#endif
#ifndef SFLOW_VERSIONs
#define SFLOW_VERSIONs ("SFLOW_VERSION")
#endif
#ifndef SHA1_KEYs
#define SHA1_KEYs ("SHA1_KEY")
#endif
#ifndef SHA1_SEQ_NUM_INCREMENTs
#define SHA1_SEQ_NUM_INCREMENTs ("SHA1_SEQ_NUM_INCREMENT")
#endif
#ifndef SHADOW_POOL_IDs
#define SHADOW_POOL_IDs ("SHADOW_POOL_ID")
#endif
#ifndef SHADOW_VALIDs
#define SHADOW_VALIDs ("SHADOW_VALID")
#endif
#ifndef SHAPERs
#define SHAPERs ("SHAPER")
#endif
#ifndef SHAPING_MODEs
#define SHAPING_MODEs ("SHAPING_MODE")
#endif
#ifndef SHARED_CELLSs
#define SHARED_CELLSs ("SHARED_CELLS")
#endif
#ifndef SHARED_LIMITSs
#define SHARED_LIMITSs ("SHARED_LIMITS")
#endif
#ifndef SHARED_LIMIT_CELLSs
#define SHARED_LIMIT_CELLSs ("SHARED_LIMIT_CELLS")
#endif
#ifndef SHARED_LIMIT_CELLS_OPERs
#define SHARED_LIMIT_CELLS_OPERs ("SHARED_LIMIT_CELLS_OPER")
#endif
#ifndef SHARED_LIMIT_CELLS_STATICs
#define SHARED_LIMIT_CELLS_STATICs ("SHARED_LIMIT_CELLS_STATIC")
#endif
#ifndef SHARED_LIMIT_DYNAMICs
#define SHARED_LIMIT_DYNAMICs ("SHARED_LIMIT_DYNAMIC")
#endif
#ifndef SHARED_REPL_RESOURCEs
#define SHARED_REPL_RESOURCEs ("SHARED_REPL_RESOURCE")
#endif
#ifndef SHARED_RESUME_LIMIT_CELLSs
#define SHARED_RESUME_LIMIT_CELLSs ("SHARED_RESUME_LIMIT_CELLS")
#endif
#ifndef SHARED_RESUME_LIMIT_CELLS_OPERs
#define SHARED_RESUME_LIMIT_CELLS_OPERs ("SHARED_RESUME_LIMIT_CELLS_OPER")
#endif
#ifndef SHARED_RESUME_OFFSET_CELLSs
#define SHARED_RESUME_OFFSET_CELLSs ("SHARED_RESUME_OFFSET_CELLS")
#endif
#ifndef SHARED_USAGE_CELLSs
#define SHARED_USAGE_CELLSs ("SHARED_USAGE_CELLS")
#endif
#ifndef SHARE_FRAGMENT_IDs
#define SHARE_FRAGMENT_IDs ("SHARE_FRAGMENT_ID")
#endif
#ifndef SHIFT_1s
#define SHIFT_1s ("SHIFT_1")
#endif
#ifndef SHIFT_2s
#define SHIFT_2s ("SHIFT_2")
#endif
#ifndef SHIFT_3s
#define SHIFT_3s ("SHIFT_3")
#endif
#ifndef SHIFT_4s
#define SHIFT_4s ("SHIFT_4")
#endif
#ifndef SHIFT_5s
#define SHIFT_5s ("SHIFT_5")
#endif
#ifndef SIGN_FROM_TIMESTAMPs
#define SIGN_FROM_TIMESTAMPs ("SIGN_FROM_TIMESTAMP")
#endif
#ifndef SIMPLE_PASSWORDs
#define SIMPLE_PASSWORDs ("SIMPLE_PASSWORD")
#endif
#ifndef SINGLEs
#define SINGLEs ("SINGLE")
#endif
#ifndef SINGLE_HOPs
#define SINGLE_HOPs ("SINGLE_HOP")
#endif
#ifndef SINGLE_OVERLAY_RANDOM_SEEDs
#define SINGLE_OVERLAY_RANDOM_SEEDs ("SINGLE_OVERLAY_RANDOM_SEED")
#endif
#ifndef SINGLE_TAGGEDs
#define SINGLE_TAGGEDs ("SINGLE_TAGGED")
#endif
#ifndef SKIP_ING_EGR_BLOCKs
#define SKIP_ING_EGR_BLOCKs ("SKIP_ING_EGR_BLOCK")
#endif
#ifndef SKIP_L2_MEMBER_PRUNINGs
#define SKIP_L2_MEMBER_PRUNINGs ("SKIP_L2_MEMBER_PRUNING")
#endif
#ifndef SKIP_L3_MEMBER_PRUNINGs
#define SKIP_L3_MEMBER_PRUNINGs ("SKIP_L3_MEMBER_PRUNING")
#endif
#ifndef SKIP_LABEL_HASHs
#define SKIP_LABEL_HASHs ("SKIP_LABEL_HASH")
#endif
#ifndef SKIP_LABEL_LOOKUPs
#define SKIP_LABEL_LOOKUPs ("SKIP_LABEL_LOOKUP")
#endif
#ifndef SKIP_NEXT_LABEL_HASHs
#define SKIP_NEXT_LABEL_HASHs ("SKIP_NEXT_LABEL_HASH")
#endif
#ifndef SKIP_NEXT_LABEL_LOOKUPs
#define SKIP_NEXT_LABEL_LOOKUPs ("SKIP_NEXT_LABEL_LOOKUP")
#endif
#ifndef SKIP_PKT_CHECKSs
#define SKIP_PKT_CHECKSs ("SKIP_PKT_CHECKS")
#endif
#ifndef SKIP_TIMESTAMPs
#define SKIP_TIMESTAMPs ("SKIP_TIMESTAMP")
#endif
#ifndef SKIP_TX_TIMESTAMPs
#define SKIP_TX_TIMESTAMPs ("SKIP_TX_TIMESTAMP")
#endif
#ifndef SKIP_VLAN_ING_EGR_MEMBERSHIP_CHECKs
#define SKIP_VLAN_ING_EGR_MEMBERSHIP_CHECKs ("SKIP_VLAN_ING_EGR_MEMBERSHIP_CHECK")
#endif
#ifndef SKIP_VLAN_ING_EGR_STG_CHECKs
#define SKIP_VLAN_ING_EGR_STG_CHECKs ("SKIP_VLAN_ING_EGR_STG_CHECK")
#endif
#ifndef SLIMs
#define SLIMs ("SLIM")
#endif
#ifndef SLOW_POLLs
#define SLOW_POLLs ("SLOW_POLL")
#endif
#ifndef SMBUS0_ADDRESSRs
#define SMBUS0_ADDRESSRs ("SMBUS0_ADDRESSR")
#endif
#ifndef SMBUS0_BIT_BANG_CONTROLRs
#define SMBUS0_BIT_BANG_CONTROLRs ("SMBUS0_BIT_BANG_CONTROLR")
#endif
#ifndef SMBUS0_CONFIGRs
#define SMBUS0_CONFIGRs ("SMBUS0_CONFIGR")
#endif
#ifndef SMBUS0_EVENT_ENABLERs
#define SMBUS0_EVENT_ENABLERs ("SMBUS0_EVENT_ENABLER")
#endif
#ifndef SMBUS0_EVENT_STATUSRs
#define SMBUS0_EVENT_STATUSRs ("SMBUS0_EVENT_STATUSR")
#endif
#ifndef SMBUS0_MASTER_COMMANDRs
#define SMBUS0_MASTER_COMMANDRs ("SMBUS0_MASTER_COMMANDR")
#endif
#ifndef SMBUS0_MASTER_DATA_READRs
#define SMBUS0_MASTER_DATA_READRs ("SMBUS0_MASTER_DATA_READR")
#endif
#ifndef SMBUS0_MASTER_DATA_WRITERs
#define SMBUS0_MASTER_DATA_WRITERs ("SMBUS0_MASTER_DATA_WRITER")
#endif
#ifndef SMBUS0_MASTER_FIFO_CONTROLRs
#define SMBUS0_MASTER_FIFO_CONTROLRs ("SMBUS0_MASTER_FIFO_CONTROLR")
#endif
#ifndef SMBUS0_SLAVE_COMMANDRs
#define SMBUS0_SLAVE_COMMANDRs ("SMBUS0_SLAVE_COMMANDR")
#endif
#ifndef SMBUS0_SLAVE_DATA_READRs
#define SMBUS0_SLAVE_DATA_READRs ("SMBUS0_SLAVE_DATA_READR")
#endif
#ifndef SMBUS0_SLAVE_DATA_WRITERs
#define SMBUS0_SLAVE_DATA_WRITERs ("SMBUS0_SLAVE_DATA_WRITER")
#endif
#ifndef SMBUS0_SLAVE_FIFO_CONTROLRs
#define SMBUS0_SLAVE_FIFO_CONTROLRs ("SMBUS0_SLAVE_FIFO_CONTROLR")
#endif
#ifndef SMBUS0_TIMING_CONFIGRs
#define SMBUS0_TIMING_CONFIGRs ("SMBUS0_TIMING_CONFIGR")
#endif
#ifndef SMBUS0_TIMING_CONFIG_2Rs
#define SMBUS0_TIMING_CONFIG_2Rs ("SMBUS0_TIMING_CONFIG_2R")
#endif
#ifndef SMBUS1_ADDRESSRs
#define SMBUS1_ADDRESSRs ("SMBUS1_ADDRESSR")
#endif
#ifndef SMBUS1_BIT_BANG_CONTROLRs
#define SMBUS1_BIT_BANG_CONTROLRs ("SMBUS1_BIT_BANG_CONTROLR")
#endif
#ifndef SMBUS1_CONFIGRs
#define SMBUS1_CONFIGRs ("SMBUS1_CONFIGR")
#endif
#ifndef SMBUS1_EVENT_ENABLERs
#define SMBUS1_EVENT_ENABLERs ("SMBUS1_EVENT_ENABLER")
#endif
#ifndef SMBUS1_EVENT_STATUSRs
#define SMBUS1_EVENT_STATUSRs ("SMBUS1_EVENT_STATUSR")
#endif
#ifndef SMBUS1_MASTER_COMMANDRs
#define SMBUS1_MASTER_COMMANDRs ("SMBUS1_MASTER_COMMANDR")
#endif
#ifndef SMBUS1_MASTER_DATA_READRs
#define SMBUS1_MASTER_DATA_READRs ("SMBUS1_MASTER_DATA_READR")
#endif
#ifndef SMBUS1_MASTER_DATA_WRITERs
#define SMBUS1_MASTER_DATA_WRITERs ("SMBUS1_MASTER_DATA_WRITER")
#endif
#ifndef SMBUS1_MASTER_FIFO_CONTROLRs
#define SMBUS1_MASTER_FIFO_CONTROLRs ("SMBUS1_MASTER_FIFO_CONTROLR")
#endif
#ifndef SMBUS1_SLAVE_COMMANDRs
#define SMBUS1_SLAVE_COMMANDRs ("SMBUS1_SLAVE_COMMANDR")
#endif
#ifndef SMBUS1_SLAVE_DATA_READRs
#define SMBUS1_SLAVE_DATA_READRs ("SMBUS1_SLAVE_DATA_READR")
#endif
#ifndef SMBUS1_SLAVE_DATA_WRITERs
#define SMBUS1_SLAVE_DATA_WRITERs ("SMBUS1_SLAVE_DATA_WRITER")
#endif
#ifndef SMBUS1_SLAVE_FIFO_CONTROLRs
#define SMBUS1_SLAVE_FIFO_CONTROLRs ("SMBUS1_SLAVE_FIFO_CONTROLR")
#endif
#ifndef SMBUS1_TIMING_CONFIGRs
#define SMBUS1_TIMING_CONFIGRs ("SMBUS1_TIMING_CONFIGR")
#endif
#ifndef SMBUS1_TIMING_CONFIG_2Rs
#define SMBUS1_TIMING_CONFIG_2Rs ("SMBUS1_TIMING_CONFIG_2R")
#endif
#ifndef SNAPSHOTs
#define SNAPSHOTs ("SNAPSHOT")
#endif
#ifndef SOBMHs
#define SOBMHs ("SOBMH")
#endif
#ifndef SOFTWAREs
#define SOFTWAREs ("SOFTWARE")
#endif
#ifndef SOURCE_MEP_IDENTIFIERs
#define SOURCE_MEP_IDENTIFIERs ("SOURCE_MEP_IDENTIFIER")
#endif
#ifndef SOURCE_MEP_IDENTIFIER_LENGTHs
#define SOURCE_MEP_IDENTIFIER_LENGTHs ("SOURCE_MEP_IDENTIFIER_LENGTH")
#endif
#ifndef SPs
#define SPs ("SP")
#endif
#ifndef SPEEDs
#define SPEEDs ("SPEED")
#endif
#ifndef SPEED_ID_TABLEMs
#define SPEED_ID_TABLEMs ("SPEED_ID_TABLEM")
#endif
#ifndef SPEED_PRIORITY_MAP_TBLMs
#define SPEED_PRIORITY_MAP_TBLMs ("SPEED_PRIORITY_MAP_TBLM")
#endif
#ifndef SPEED_VCO_FREQs
#define SPEED_VCO_FREQs ("SPEED_VCO_FREQ")
#endif
#ifndef SQUASH_DUPLICATED_SER_EVENT_INTERVALs
#define SQUASH_DUPLICATED_SER_EVENT_INTERVALs ("SQUASH_DUPLICATED_SER_EVENT_INTERVAL")
#endif
#ifndef SRAM_ENTRIES_READ_PER_INTERVALs
#define SRAM_ENTRIES_READ_PER_INTERVALs ("SRAM_ENTRIES_READ_PER_INTERVAL")
#endif
#ifndef SRAM_SCANs
#define SRAM_SCANs ("SRAM_SCAN")
#endif
#ifndef SRAM_SCAN_CHUNK_SIZEs
#define SRAM_SCAN_CHUNK_SIZEs ("SRAM_SCAN_CHUNK_SIZE")
#endif
#ifndef SRAM_SCAN_INTERVALs
#define SRAM_SCAN_INTERVALs ("SRAM_SCAN_INTERVAL")
#endif
#ifndef SRC_AND_DST_L4_PORTs
#define SRC_AND_DST_L4_PORTs ("SRC_AND_DST_L4_PORT")
#endif
#ifndef SRC_CTR_EGR_EFLEX_ACTION_PROFILE_IDs
#define SRC_CTR_EGR_EFLEX_ACTION_PROFILE_IDs ("SRC_CTR_EGR_EFLEX_ACTION_PROFILE_ID")
#endif
#ifndef SRC_CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_IDs
#define SRC_CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_IDs ("SRC_CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_ID")
#endif
#ifndef SRC_CTR_ING_EFLEX_ACTION_PROFILE_IDs
#define SRC_CTR_ING_EFLEX_ACTION_PROFILE_IDs ("SRC_CTR_ING_EFLEX_ACTION_PROFILE_ID")
#endif
#ifndef SRC_CTR_ING_EFLEX_GROUP_ACTION_PROFILE_IDs
#define SRC_CTR_ING_EFLEX_GROUP_ACTION_PROFILE_IDs ("SRC_CTR_ING_EFLEX_GROUP_ACTION_PROFILE_ID")
#endif
#ifndef SRC_IPV4s
#define SRC_IPV4s ("SRC_IPV4")
#endif
#ifndef SRC_IPV6s
#define SRC_IPV6s ("SRC_IPV6")
#endif
#ifndef SRC_IPV6_LOWERs
#define SRC_IPV6_LOWERs ("SRC_IPV6_LOWER")
#endif
#ifndef SRC_IPV6_UPPERs
#define SRC_IPV6_UPPERs ("SRC_IPV6_UPPER")
#endif
#ifndef SRC_L4_PORTs
#define SRC_L4_PORTs ("SRC_L4_PORT")
#endif
#ifndef SRC_L4_UDP_PORTs
#define SRC_L4_UDP_PORTs ("SRC_L4_UDP_PORT")
#endif
#ifndef SRC_MACs
#define SRC_MACs ("SRC_MAC")
#endif
#ifndef SRC_NIV_VIFs
#define SRC_NIV_VIFs ("SRC_NIV_VIF")
#endif
#ifndef SRC_OR_DST_L4_PORTs
#define SRC_OR_DST_L4_PORTs ("SRC_OR_DST_L4_PORT")
#endif
#ifndef SRC_PORT_MAX_SPEEDs
#define SRC_PORT_MAX_SPEEDs ("SRC_PORT_MAX_SPEED")
#endif
#ifndef SRP_PROTOCOLs
#define SRP_PROTOCOLs ("SRP_PROTOCOL")
#endif
#ifndef SRP_PROTOCOL_MASKs
#define SRP_PROTOCOL_MASKs ("SRP_PROTOCOL_MASK")
#endif
#ifndef SRTCMs
#define SRTCMs ("SRTCM")
#endif
#ifndef STAGE_0_MODEs
#define STAGE_0_MODEs ("STAGE_0_MODE")
#endif
#ifndef STAGE_1_MODEs
#define STAGE_1_MODEs ("STAGE_1_MODE")
#endif
#ifndef STALL_TXs
#define STALL_TXs ("STALL_TX")
#endif
#ifndef STALL_TX_OPERs
#define STALL_TX_OPERs ("STALL_TX_OPER")
#endif
#ifndef STARTs
#define STARTs ("START")
#endif
#ifndef START_THDs
#define START_THDs ("START_THD")
#endif
#ifndef START_TIME_OFFSETs
#define START_TIME_OFFSETs ("START_TIME_OFFSET")
#endif
#ifndef START_VALUEs
#define START_VALUEs ("START_VALUE")
#endif
#ifndef STATEs
#define STATEs ("STATE")
#endif
#ifndef STATICs
#define STATICs ("STATIC")
#endif
#ifndef STATIC_REMOTE_DISCRIMINATORs
#define STATIC_REMOTE_DISCRIMINATORs ("STATIC_REMOTE_DISCRIMINATOR")
#endif
#ifndef STATIC_REMOTE_DISCRIMINATOR_OPERs
#define STATIC_REMOTE_DISCRIMINATOR_OPERs ("STATIC_REMOTE_DISCRIMINATOR_OPER")
#endif
#ifndef STOPs
#define STOPs ("STOP")
#endif
#ifndef STOP_THDs
#define STOP_THDs ("STOP_THD")
#endif
#ifndef STOP_VALUEs
#define STOP_VALUEs ("STOP_VALUE")
#endif
#ifndef STREAMING_TELEMETRYs
#define STREAMING_TELEMETRYs ("STREAMING_TELEMETRY")
#endif
#ifndef STRENGTHs
#define STRENGTHs ("STRENGTH")
#endif
#ifndef STRICTs
#define STRICTs ("STRICT")
#endif
#ifndef STRICT_MLD_CHECKs
#define STRICT_MLD_CHECKs ("STRICT_MLD_CHECK")
#endif
#ifndef STRICT_PRIORITYs
#define STRICT_PRIORITYs ("STRICT_PRIORITY")
#endif
#ifndef STRICT_PRIORITY_OPERs
#define STRICT_PRIORITY_OPERs ("STRICT_PRIORITY_OPER")
#endif
#ifndef STRIP_ICVs
#define STRIP_ICVs ("STRIP_ICV")
#endif
#ifndef STRIP_NONEs
#define STRIP_NONEs ("STRIP_NONE")
#endif
#ifndef STRIP_SEC_HEADER_ICVs
#define STRIP_SEC_HEADER_ICVs ("STRIP_SEC_HEADER_ICV")
#endif
#ifndef SUBSET_SELECTs
#define SUBSET_SELECTs ("SUBSET_SELECT")
#endif
#ifndef SUBSTRACTs
#define SUBSTRACTs ("SUBSTRACT")
#endif
#ifndef SUCCESSs
#define SUCCESSs ("SUCCESS")
#endif
#ifndef SUSPENDs
#define SUSPENDs ("SUSPEND")
#endif
#ifndef SWITCHs
#define SWITCHs ("SWITCH")
#endif
#ifndef SWITCHED_PKT_TYPEs
#define SWITCHED_PKT_TYPEs ("SWITCHED_PKT_TYPE")
#endif
#ifndef SWITCHED_PKT_TYPE_MASKs
#define SWITCHED_PKT_TYPE_MASKs ("SWITCHED_PKT_TYPE_MASK")
#endif
#ifndef SWITCH_IDs
#define SWITCH_IDs ("SWITCH_ID")
#endif
#ifndef SWITCH_MASKs
#define SWITCH_MASKs ("SWITCH_MASK")
#endif
#ifndef SYMBOLs
#define SYMBOLs ("SYMBOL")
#endif
#ifndef SYMBOL_DEFAULTs
#define SYMBOL_DEFAULTs ("SYMBOL_DEFAULT")
#endif
#ifndef SYSTEM_IDs
#define SYSTEM_IDs ("SYSTEM_ID")
#endif
#ifndef SYSTEM_ID_LENs
#define SYSTEM_ID_LENs ("SYSTEM_ID_LEN")
#endif
#ifndef SYSTEM_PORTs
#define SYSTEM_PORTs ("SYSTEM_PORT")
#endif
#ifndef SYSTEM_PORT_TABLE_IDs
#define SYSTEM_PORT_TABLE_IDs ("SYSTEM_PORT_TABLE_ID")
#endif
#ifndef SYSTEM_RANDOM_SEEDs
#define SYSTEM_RANDOM_SEEDs ("SYSTEM_RANDOM_SEED")
#endif
#ifndef SYSTEM_RESIDENCE_TIMEs
#define SYSTEM_RESIDENCE_TIMEs ("SYSTEM_RESIDENCE_TIME")
#endif
#ifndef TABLE_CONTROLs
#define TABLE_CONTROLs ("TABLE_CONTROL")
#endif
#ifndef TABLE_DELETE_CNTs
#define TABLE_DELETE_CNTs ("TABLE_DELETE_CNT")
#endif
#ifndef TABLE_DELETE_ERROR_CNTs
#define TABLE_DELETE_ERROR_CNTs ("TABLE_DELETE_ERROR_CNT")
#endif
#ifndef TABLE_EM_CONTROLs
#define TABLE_EM_CONTROLs ("TABLE_EM_CONTROL")
#endif
#ifndef TABLE_EM_INFOs
#define TABLE_EM_INFOs ("TABLE_EM_INFO")
#endif
#ifndef TABLE_ERROR_CNTs
#define TABLE_ERROR_CNTs ("TABLE_ERROR_CNT")
#endif
#ifndef TABLE_FIELD_INFOs
#define TABLE_FIELD_INFOs ("TABLE_FIELD_INFO")
#endif
#ifndef TABLE_FIELD_SELECTs
#define TABLE_FIELD_SELECTs ("TABLE_FIELD_SELECT")
#endif
#ifndef TABLE_HANDLER_ERROR_CNTs
#define TABLE_HANDLER_ERROR_CNTs ("TABLE_HANDLER_ERROR_CNT")
#endif
#ifndef TABLE_IDs
#define TABLE_IDs ("TABLE_ID")
#endif
#ifndef TABLE_INFOs
#define TABLE_INFOs ("TABLE_INFO")
#endif
#ifndef TABLE_INSERT_CNTs
#define TABLE_INSERT_CNTs ("TABLE_INSERT_CNT")
#endif
#ifndef TABLE_INSERT_ERROR_CNTs
#define TABLE_INSERT_ERROR_CNTs ("TABLE_INSERT_ERROR_CNT")
#endif
#ifndef TABLE_LOOKUP_CNTs
#define TABLE_LOOKUP_CNTs ("TABLE_LOOKUP_CNT")
#endif
#ifndef TABLE_LOOKUP_ERROR_CNTs
#define TABLE_LOOKUP_ERROR_CNTs ("TABLE_LOOKUP_ERROR_CNT")
#endif
#ifndef TABLE_METADATAs
#define TABLE_METADATAs ("TABLE_METADATA")
#endif
#ifndef TABLE_OP_DOP_INFOs
#define TABLE_OP_DOP_INFOs ("TABLE_OP_DOP_INFO")
#endif
#ifndef TABLE_OP_PT_INFOs
#define TABLE_OP_PT_INFOs ("TABLE_OP_PT_INFO")
#endif
#ifndef TABLE_RESOURCE_INFOs
#define TABLE_RESOURCE_INFOs ("TABLE_RESOURCE_INFO")
#endif
#ifndef TABLE_STATSs
#define TABLE_STATSs ("TABLE_STATS")
#endif
#ifndef TABLE_TRAVERSE_CNTs
#define TABLE_TRAVERSE_CNTs ("TABLE_TRAVERSE_CNT")
#endif
#ifndef TABLE_TRAVERSE_ERROR_CNTs
#define TABLE_TRAVERSE_ERROR_CNTs ("TABLE_TRAVERSE_ERROR_CNT")
#endif
#ifndef TABLE_UPDATE_CNTs
#define TABLE_UPDATE_CNTs ("TABLE_UPDATE_CNT")
#endif
#ifndef TABLE_UPDATE_ERROR_CNTs
#define TABLE_UPDATE_ERROR_CNTs ("TABLE_UPDATE_ERROR_CNT")
#endif
#ifndef TABLE_VXLANs
#define TABLE_VXLANs ("TABLE_VXLAN")
#endif
#ifndef TAG_STRUCTUREs
#define TAG_STRUCTUREs ("TAG_STRUCTURE")
#endif
#ifndef TAG_TYPEs
#define TAG_TYPEs ("TAG_TYPE")
#endif
#ifndef TCAMs
#define TCAMs ("TCAM")
#endif
#ifndef TCAM_ENTRIES_READ_PER_INTERVALs
#define TCAM_ENTRIES_READ_PER_INTERVALs ("TCAM_ENTRIES_READ_PER_INTERVAL")
#endif
#ifndef TCAM_SCANs
#define TCAM_SCANs ("TCAM_SCAN")
#endif
#ifndef TCAM_SCAN_CHUNK_SIZEs
#define TCAM_SCAN_CHUNK_SIZEs ("TCAM_SCAN_CHUNK_SIZE")
#endif
#ifndef TCAM_SCAN_INTERVALs
#define TCAM_SCAN_INTERVALs ("TCAM_SCAN_INTERVAL")
#endif
#ifndef TCAM_SINGLE_BIT_AUTO_CORRECTIONs
#define TCAM_SINGLE_BIT_AUTO_CORRECTIONs ("TCAM_SINGLE_BIT_AUTO_CORRECTION")
#endif
#ifndef TCP_DST_PORT_EQUAL_TO_SRC_PORTs
#define TCP_DST_PORT_EQUAL_TO_SRC_PORTs ("TCP_DST_PORT_EQUAL_TO_SRC_PORT")
#endif
#ifndef TCP_FRAGMENT_OFFSET_ONEs
#define TCP_FRAGMENT_OFFSET_ONEs ("TCP_FRAGMENT_OFFSET_ONE")
#endif
#ifndef TCP_HDR_MIN_SIZEs
#define TCP_HDR_MIN_SIZEs ("TCP_HDR_MIN_SIZE")
#endif
#ifndef TCP_HDR_SIZE_CHECKs
#define TCP_HDR_SIZE_CHECKs ("TCP_HDR_SIZE_CHECK")
#endif
#ifndef TCP_IPV4_DOUBLE_TAGs
#define TCP_IPV4_DOUBLE_TAGs ("TCP_IPV4_DOUBLE_TAG")
#endif
#ifndef TCP_IPV4_SINGLE_TAGs
#define TCP_IPV4_SINGLE_TAGs ("TCP_IPV4_SINGLE_TAG")
#endif
#ifndef TCP_IPV4_UNTAGs
#define TCP_IPV4_UNTAGs ("TCP_IPV4_UNTAG")
#endif
#ifndef TCP_IPV6_DOUBLE_TAGs
#define TCP_IPV6_DOUBLE_TAGs ("TCP_IPV6_DOUBLE_TAG")
#endif
#ifndef TCP_IPV6_SINGLE_TAGs
#define TCP_IPV6_SINGLE_TAGs ("TCP_IPV6_SINGLE_TAG")
#endif
#ifndef TCP_IPV6_UNTAGs
#define TCP_IPV6_UNTAGs ("TCP_IPV6_UNTAG")
#endif
#ifndef TCP_PKT_CTRL_FLAG_SEQ_NUM_ZEROs
#define TCP_PKT_CTRL_FLAG_SEQ_NUM_ZEROs ("TCP_PKT_CTRL_FLAG_SEQ_NUM_ZERO")
#endif
#ifndef TCP_PKT_FIN_URG_PUSH_SEQ_NUM_ZEROs
#define TCP_PKT_FIN_URG_PUSH_SEQ_NUM_ZEROs ("TCP_PKT_FIN_URG_PUSH_SEQ_NUM_ZERO")
#endif
#ifndef TCP_PKT_SYN_FIN_SETs
#define TCP_PKT_SYN_FIN_SETs ("TCP_PKT_SYN_FIN_SET")
#endif
#ifndef TCP_SYN_PKT_FRAGMENTs
#define TCP_SYN_PKT_FRAGMENTs ("TCP_SYN_PKT_FRAGMENT")
#endif
#ifndef TELEMETRY_STATs
#define TELEMETRY_STATs ("TELEMETRY_STAT")
#endif
#ifndef TEMPLATE_IDENTIFIERs
#define TEMPLATE_IDENTIFIERs ("TEMPLATE_IDENTIFIER")
#endif
#ifndef THDI_BST_TRIGGER_STATUS_32Rs
#define THDI_BST_TRIGGER_STATUS_32Rs ("THDI_BST_TRIGGER_STATUS_32R")
#endif
#ifndef THD_MISC_CONTROL1Rs
#define THD_MISC_CONTROL1Rs ("THD_MISC_CONTROL1R")
#endif
#ifndef THD_MISC_CONTROLRs
#define THD_MISC_CONTROLRs ("THD_MISC_CONTROLR")
#endif
#ifndef THRESHOLDs
#define THRESHOLDs ("THRESHOLD")
#endif
#ifndef THRESHOLD_MODEs
#define THRESHOLD_MODEs ("THRESHOLD_MODE")
#endif
#ifndef TILE_MODEs
#define TILE_MODEs ("TILE_MODE")
#endif
#ifndef TIMEs
#define TIMEs ("TIME")
#endif
#ifndef TIMERs
#define TIMERs ("TIMER")
#endif
#ifndef TIMESTAMPs
#define TIMESTAMPs ("TIMESTAMP")
#endif
#ifndef TIMESTAMPING_MODEs
#define TIMESTAMPING_MODEs ("TIMESTAMPING_MODE")
#endif
#ifndef TIMESTAMP_32_MODEs
#define TIMESTAMP_32_MODEs ("TIMESTAMP_32_MODE")
#endif
#ifndef TIMESTAMP_48_MODEs
#define TIMESTAMP_48_MODEs ("TIMESTAMP_48_MODE")
#endif
#ifndef TIMESTAMP_ORIGINs
#define TIMESTAMP_ORIGINs ("TIMESTAMP_ORIGIN")
#endif
#ifndef TIMESTAMP_VALIDs
#define TIMESTAMP_VALIDs ("TIMESTAMP_VALID")
#endif
#ifndef TIME_100USs
#define TIME_100USs ("TIME_100US")
#endif
#ifndef TIME_100_MSs
#define TIME_100_MSs ("TIME_100_MS")
#endif
#ifndef TIME_10MSs
#define TIME_10MSs ("TIME_10MS")
#endif
#ifndef TIME_10_MSs
#define TIME_10_MSs ("TIME_10_MS")
#endif
#ifndef TIME_150USs
#define TIME_150USs ("TIME_150US")
#endif
#ifndef TIME_1MSs
#define TIME_1MSs ("TIME_1MS")
#endif
#ifndef TIME_1_MSs
#define TIME_1_MSs ("TIME_1_MS")
#endif
#ifndef TIME_200USs
#define TIME_200USs ("TIME_200US")
#endif
#ifndef TIME_250USs
#define TIME_250USs ("TIME_250US")
#endif
#ifndef TIME_2MSs
#define TIME_2MSs ("TIME_2MS")
#endif
#ifndef TIME_500USs
#define TIME_500USs ("TIME_500US")
#endif
#ifndef TIME_50USs
#define TIME_50USs ("TIME_50US")
#endif
#ifndef TIME_5MSs
#define TIME_5MSs ("TIME_5MS")
#endif
#ifndef TIME_DOMAINs
#define TIME_DOMAINs ("TIME_DOMAIN")
#endif
#ifndef TIME_DOMAIN_0_5_USs
#define TIME_DOMAIN_0_5_USs ("TIME_DOMAIN_0_5_US")
#endif
#ifndef TIME_DOMAIN_10_5_USs
#define TIME_DOMAIN_10_5_USs ("TIME_DOMAIN_10_5_US")
#endif
#ifndef TIME_DOMAIN_10_USs
#define TIME_DOMAIN_10_USs ("TIME_DOMAIN_10_US")
#endif
#ifndef TIME_DOMAIN_11_5_USs
#define TIME_DOMAIN_11_5_USs ("TIME_DOMAIN_11_5_US")
#endif
#ifndef TIME_DOMAIN_11_USs
#define TIME_DOMAIN_11_USs ("TIME_DOMAIN_11_US")
#endif
#ifndef TIME_DOMAIN_12_5_USs
#define TIME_DOMAIN_12_5_USs ("TIME_DOMAIN_12_5_US")
#endif
#ifndef TIME_DOMAIN_12_USs
#define TIME_DOMAIN_12_USs ("TIME_DOMAIN_12_US")
#endif
#ifndef TIME_DOMAIN_13_5_USs
#define TIME_DOMAIN_13_5_USs ("TIME_DOMAIN_13_5_US")
#endif
#ifndef TIME_DOMAIN_13_USs
#define TIME_DOMAIN_13_USs ("TIME_DOMAIN_13_US")
#endif
#ifndef TIME_DOMAIN_14_5_USs
#define TIME_DOMAIN_14_5_USs ("TIME_DOMAIN_14_5_US")
#endif
#ifndef TIME_DOMAIN_14_USs
#define TIME_DOMAIN_14_USs ("TIME_DOMAIN_14_US")
#endif
#ifndef TIME_DOMAIN_15_5_USs
#define TIME_DOMAIN_15_5_USs ("TIME_DOMAIN_15_5_US")
#endif
#ifndef TIME_DOMAIN_15_USs
#define TIME_DOMAIN_15_USs ("TIME_DOMAIN_15_US")
#endif
#ifndef TIME_DOMAIN_16_5_USs
#define TIME_DOMAIN_16_5_USs ("TIME_DOMAIN_16_5_US")
#endif
#ifndef TIME_DOMAIN_16_USs
#define TIME_DOMAIN_16_USs ("TIME_DOMAIN_16_US")
#endif
#ifndef TIME_DOMAIN_17_5_USs
#define TIME_DOMAIN_17_5_USs ("TIME_DOMAIN_17_5_US")
#endif
#ifndef TIME_DOMAIN_17_USs
#define TIME_DOMAIN_17_USs ("TIME_DOMAIN_17_US")
#endif
#ifndef TIME_DOMAIN_18_5_USs
#define TIME_DOMAIN_18_5_USs ("TIME_DOMAIN_18_5_US")
#endif
#ifndef TIME_DOMAIN_18_USs
#define TIME_DOMAIN_18_USs ("TIME_DOMAIN_18_US")
#endif
#ifndef TIME_DOMAIN_19_5_USs
#define TIME_DOMAIN_19_5_USs ("TIME_DOMAIN_19_5_US")
#endif
#ifndef TIME_DOMAIN_19_USs
#define TIME_DOMAIN_19_USs ("TIME_DOMAIN_19_US")
#endif
#ifndef TIME_DOMAIN_1_5_USs
#define TIME_DOMAIN_1_5_USs ("TIME_DOMAIN_1_5_US")
#endif
#ifndef TIME_DOMAIN_1_USs
#define TIME_DOMAIN_1_USs ("TIME_DOMAIN_1_US")
#endif
#ifndef TIME_DOMAIN_20_5_USs
#define TIME_DOMAIN_20_5_USs ("TIME_DOMAIN_20_5_US")
#endif
#ifndef TIME_DOMAIN_20_USs
#define TIME_DOMAIN_20_USs ("TIME_DOMAIN_20_US")
#endif
#ifndef TIME_DOMAIN_21_5_USs
#define TIME_DOMAIN_21_5_USs ("TIME_DOMAIN_21_5_US")
#endif
#ifndef TIME_DOMAIN_21_USs
#define TIME_DOMAIN_21_USs ("TIME_DOMAIN_21_US")
#endif
#ifndef TIME_DOMAIN_22_5_USs
#define TIME_DOMAIN_22_5_USs ("TIME_DOMAIN_22_5_US")
#endif
#ifndef TIME_DOMAIN_22_USs
#define TIME_DOMAIN_22_USs ("TIME_DOMAIN_22_US")
#endif
#ifndef TIME_DOMAIN_23_5_USs
#define TIME_DOMAIN_23_5_USs ("TIME_DOMAIN_23_5_US")
#endif
#ifndef TIME_DOMAIN_23_USs
#define TIME_DOMAIN_23_USs ("TIME_DOMAIN_23_US")
#endif
#ifndef TIME_DOMAIN_24_5_USs
#define TIME_DOMAIN_24_5_USs ("TIME_DOMAIN_24_5_US")
#endif
#ifndef TIME_DOMAIN_24_USs
#define TIME_DOMAIN_24_USs ("TIME_DOMAIN_24_US")
#endif
#ifndef TIME_DOMAIN_25_5_USs
#define TIME_DOMAIN_25_5_USs ("TIME_DOMAIN_25_5_US")
#endif
#ifndef TIME_DOMAIN_25_USs
#define TIME_DOMAIN_25_USs ("TIME_DOMAIN_25_US")
#endif
#ifndef TIME_DOMAIN_26_5_USs
#define TIME_DOMAIN_26_5_USs ("TIME_DOMAIN_26_5_US")
#endif
#ifndef TIME_DOMAIN_26_USs
#define TIME_DOMAIN_26_USs ("TIME_DOMAIN_26_US")
#endif
#ifndef TIME_DOMAIN_27_5_USs
#define TIME_DOMAIN_27_5_USs ("TIME_DOMAIN_27_5_US")
#endif
#ifndef TIME_DOMAIN_27_USs
#define TIME_DOMAIN_27_USs ("TIME_DOMAIN_27_US")
#endif
#ifndef TIME_DOMAIN_28_5_USs
#define TIME_DOMAIN_28_5_USs ("TIME_DOMAIN_28_5_US")
#endif
#ifndef TIME_DOMAIN_28_USs
#define TIME_DOMAIN_28_USs ("TIME_DOMAIN_28_US")
#endif
#ifndef TIME_DOMAIN_29_5_USs
#define TIME_DOMAIN_29_5_USs ("TIME_DOMAIN_29_5_US")
#endif
#ifndef TIME_DOMAIN_29_USs
#define TIME_DOMAIN_29_USs ("TIME_DOMAIN_29_US")
#endif
#ifndef TIME_DOMAIN_2_5_USs
#define TIME_DOMAIN_2_5_USs ("TIME_DOMAIN_2_5_US")
#endif
#ifndef TIME_DOMAIN_2_USs
#define TIME_DOMAIN_2_USs ("TIME_DOMAIN_2_US")
#endif
#ifndef TIME_DOMAIN_30_5_USs
#define TIME_DOMAIN_30_5_USs ("TIME_DOMAIN_30_5_US")
#endif
#ifndef TIME_DOMAIN_30_USs
#define TIME_DOMAIN_30_USs ("TIME_DOMAIN_30_US")
#endif
#ifndef TIME_DOMAIN_31_5_USs
#define TIME_DOMAIN_31_5_USs ("TIME_DOMAIN_31_5_US")
#endif
#ifndef TIME_DOMAIN_31_USs
#define TIME_DOMAIN_31_USs ("TIME_DOMAIN_31_US")
#endif
#ifndef TIME_DOMAIN_32_USs
#define TIME_DOMAIN_32_USs ("TIME_DOMAIN_32_US")
#endif
#ifndef TIME_DOMAIN_3_5_USs
#define TIME_DOMAIN_3_5_USs ("TIME_DOMAIN_3_5_US")
#endif
#ifndef TIME_DOMAIN_3_USs
#define TIME_DOMAIN_3_USs ("TIME_DOMAIN_3_US")
#endif
#ifndef TIME_DOMAIN_4_5_USs
#define TIME_DOMAIN_4_5_USs ("TIME_DOMAIN_4_5_US")
#endif
#ifndef TIME_DOMAIN_4_USs
#define TIME_DOMAIN_4_USs ("TIME_DOMAIN_4_US")
#endif
#ifndef TIME_DOMAIN_5_5_USs
#define TIME_DOMAIN_5_5_USs ("TIME_DOMAIN_5_5_US")
#endif
#ifndef TIME_DOMAIN_5_USs
#define TIME_DOMAIN_5_USs ("TIME_DOMAIN_5_US")
#endif
#ifndef TIME_DOMAIN_6_5_USs
#define TIME_DOMAIN_6_5_USs ("TIME_DOMAIN_6_5_US")
#endif
#ifndef TIME_DOMAIN_6_USs
#define TIME_DOMAIN_6_USs ("TIME_DOMAIN_6_US")
#endif
#ifndef TIME_DOMAIN_7_5_USs
#define TIME_DOMAIN_7_5_USs ("TIME_DOMAIN_7_5_US")
#endif
#ifndef TIME_DOMAIN_7_USs
#define TIME_DOMAIN_7_USs ("TIME_DOMAIN_7_US")
#endif
#ifndef TIME_DOMAIN_8_5_USs
#define TIME_DOMAIN_8_5_USs ("TIME_DOMAIN_8_5_US")
#endif
#ifndef TIME_DOMAIN_8_USs
#define TIME_DOMAIN_8_USs ("TIME_DOMAIN_8_US")
#endif
#ifndef TIME_DOMAIN_9_5_USs
#define TIME_DOMAIN_9_5_USs ("TIME_DOMAIN_9_5_US")
#endif
#ifndef TIME_DOMAIN_9_USs
#define TIME_DOMAIN_9_USs ("TIME_DOMAIN_9_US")
#endif
#ifndef TIME_ELIGIBILITYs
#define TIME_ELIGIBILITYs ("TIME_ELIGIBILITY")
#endif
#ifndef TIME_SYNCs
#define TIME_SYNCs ("TIME_SYNC")
#endif
#ifndef TIME_SYNC_MASKs
#define TIME_SYNC_MASKs ("TIME_SYNC_MASK")
#endif
#ifndef TIME_TO_WAITs
#define TIME_TO_WAITs ("TIME_TO_WAIT")
#endif
#ifndef TMs
#define TMs ("TM")
#endif
#ifndef TM_BST_CONTROLs
#define TM_BST_CONTROLs ("TM_BST_CONTROL")
#endif
#ifndef TM_BST_DEVICE_THDs
#define TM_BST_DEVICE_THDs ("TM_BST_DEVICE_THD")
#endif
#ifndef TM_BST_EVENT_SOURCE_EGRs
#define TM_BST_EVENT_SOURCE_EGRs ("TM_BST_EVENT_SOURCE_EGR")
#endif
#ifndef TM_BST_EVENT_SOURCE_INGs
#define TM_BST_EVENT_SOURCE_INGs ("TM_BST_EVENT_SOURCE_ING")
#endif
#ifndef TM_BST_EVENT_SOURCE_REPL_Qs
#define TM_BST_EVENT_SOURCE_REPL_Qs ("TM_BST_EVENT_SOURCE_REPL_Q")
#endif
#ifndef TM_BST_EVENT_STATEs
#define TM_BST_EVENT_STATEs ("TM_BST_EVENT_STATE")
#endif
#ifndef TM_BST_EVENT_STATE_CONTROLs
#define TM_BST_EVENT_STATE_CONTROLs ("TM_BST_EVENT_STATE_CONTROL")
#endif
#ifndef TM_BST_REPL_Q_PRI_QUEUE_THDs
#define TM_BST_REPL_Q_PRI_QUEUE_THDs ("TM_BST_REPL_Q_PRI_QUEUE_THD")
#endif
#ifndef TM_BST_REPL_Q_SERVICE_POOL_THDs
#define TM_BST_REPL_Q_SERVICE_POOL_THDs ("TM_BST_REPL_Q_SERVICE_POOL_THD")
#endif
#ifndef TM_BST_SERVICE_POOL_THDs
#define TM_BST_SERVICE_POOL_THDs ("TM_BST_SERVICE_POOL_THD")
#endif
#ifndef TM_BST_SERVICE_POOL_THD_IDs
#define TM_BST_SERVICE_POOL_THD_IDs ("TM_BST_SERVICE_POOL_THD_ID")
#endif
#ifndef TM_COMPACT_GLOBAL_PORTs
#define TM_COMPACT_GLOBAL_PORTs ("TM_COMPACT_GLOBAL_PORT")
#endif
#ifndef TM_CONGESTIONs
#define TM_CONGESTIONs ("TM_CONGESTION")
#endif
#ifndef TM_COS_Q_CPU_MAPs
#define TM_COS_Q_CPU_MAPs ("TM_COS_Q_CPU_MAP")
#endif
#ifndef TM_COS_Q_CPU_STRENGTH_PROFILEs
#define TM_COS_Q_CPU_STRENGTH_PROFILEs ("TM_COS_Q_CPU_STRENGTH_PROFILE")
#endif
#ifndef TM_COS_Q_CPU_STRENGTH_PROFILE_IDs
#define TM_COS_Q_CPU_STRENGTH_PROFILE_IDs ("TM_COS_Q_CPU_STRENGTH_PROFILE_ID")
#endif
#ifndef TM_CPU_COSs
#define TM_CPU_COSs ("TM_CPU_COS")
#endif
#ifndef TM_CPU_COS_OVERRIDEs
#define TM_CPU_COS_OVERRIDEs ("TM_CPU_COS_OVERRIDE")
#endif
#ifndef TM_CUT_THROUGH_PORTs
#define TM_CUT_THROUGH_PORTs ("TM_CUT_THROUGH_PORT")
#endif
#ifndef TM_CUT_THROUGH_PORT_INFOs
#define TM_CUT_THROUGH_PORT_INFOs ("TM_CUT_THROUGH_PORT_INFO")
#endif
#ifndef TM_DEVICE_INFOs
#define TM_DEVICE_INFOs ("TM_DEVICE_INFO")
#endif
#ifndef TM_EBST_CONTROLs
#define TM_EBST_CONTROLs ("TM_EBST_CONTROL")
#endif
#ifndef TM_EBST_DATAs
#define TM_EBST_DATAs ("TM_EBST_DATA")
#endif
#ifndef TM_EBST_DATA_IDs
#define TM_EBST_DATA_IDs ("TM_EBST_DATA_ID")
#endif
#ifndef TM_EBST_MC_Qs
#define TM_EBST_MC_Qs ("TM_EBST_MC_Q")
#endif
#ifndef TM_EBST_PORTs
#define TM_EBST_PORTs ("TM_EBST_PORT")
#endif
#ifndef TM_EBST_PORT_SERVICE_POOLs
#define TM_EBST_PORT_SERVICE_POOLs ("TM_EBST_PORT_SERVICE_POOL")
#endif
#ifndef TM_EBST_PROFILEs
#define TM_EBST_PROFILEs ("TM_EBST_PROFILE")
#endif
#ifndef TM_EBST_PROFILE_IDs
#define TM_EBST_PROFILE_IDs ("TM_EBST_PROFILE_ID")
#endif
#ifndef TM_EBST_STATUSs
#define TM_EBST_STATUSs ("TM_EBST_STATUS")
#endif
#ifndef TM_EBST_UC_Qs
#define TM_EBST_UC_Qs ("TM_EBST_UC_Q")
#endif
#ifndef TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILEs
#define TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILEs ("TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE")
#endif
#ifndef TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE_IDs
#define TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE_IDs ("TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE_ID")
#endif
#ifndef TM_EGR_BST_THD_Q_PROFILEs
#define TM_EGR_BST_THD_Q_PROFILEs ("TM_EGR_BST_THD_Q_PROFILE")
#endif
#ifndef TM_EGR_BST_THD_Q_PROFILE_IDs
#define TM_EGR_BST_THD_Q_PROFILE_IDs ("TM_EGR_BST_THD_Q_PROFILE_ID")
#endif
#ifndef TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILEs
#define TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILEs ("TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE")
#endif
#ifndef TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE_IDs
#define TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE_IDs ("TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE_ID")
#endif
#ifndef TM_EGR_OBJECT_UPDATE_PROFILEs
#define TM_EGR_OBJECT_UPDATE_PROFILEs ("TM_EGR_OBJECT_UPDATE_PROFILE")
#endif
#ifndef TM_EGR_OBJECT_UPDATE_PROFILE_IDs
#define TM_EGR_OBJECT_UPDATE_PROFILE_IDs ("TM_EGR_OBJECT_UPDATE_PROFILE_ID")
#endif
#ifndef TM_EGR_SERVICE_POOLs
#define TM_EGR_SERVICE_POOLs ("TM_EGR_SERVICE_POOL")
#endif
#ifndef TM_EGR_SERVICE_POOL_IDs
#define TM_EGR_SERVICE_POOL_IDs ("TM_EGR_SERVICE_POOL_ID")
#endif
#ifndef TM_EGR_THD_MC_PORT_SERVICE_POOLs
#define TM_EGR_THD_MC_PORT_SERVICE_POOLs ("TM_EGR_THD_MC_PORT_SERVICE_POOL")
#endif
#ifndef TM_EGR_THD_SERVICE_POOLs
#define TM_EGR_THD_SERVICE_POOLs ("TM_EGR_THD_SERVICE_POOL")
#endif
#ifndef TM_EGR_THD_UC_PORT_SERVICE_POOLs
#define TM_EGR_THD_UC_PORT_SERVICE_POOLs ("TM_EGR_THD_UC_PORT_SERVICE_POOL")
#endif
#ifndef TM_HEADROOM_POOL_IDs
#define TM_HEADROOM_POOL_IDs ("TM_HEADROOM_POOL_ID")
#endif
#ifndef TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILEs
#define TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILEs ("TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE")
#endif
#ifndef TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE_IDs
#define TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE_IDs ("TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE_ID")
#endif
#ifndef TM_ING_BST_THD_PRI_GRP_PROFILEs
#define TM_ING_BST_THD_PRI_GRP_PROFILEs ("TM_ING_BST_THD_PRI_GRP_PROFILE")
#endif
#ifndef TM_ING_BST_THD_PRI_GRP_PROFILE_IDs
#define TM_ING_BST_THD_PRI_GRP_PROFILE_IDs ("TM_ING_BST_THD_PRI_GRP_PROFILE_ID")
#endif
#ifndef TM_ING_NONUC_ING_PRI_MAPs
#define TM_ING_NONUC_ING_PRI_MAPs ("TM_ING_NONUC_ING_PRI_MAP")
#endif
#ifndef TM_ING_NONUC_ING_PRI_MAP_IDs
#define TM_ING_NONUC_ING_PRI_MAP_IDs ("TM_ING_NONUC_ING_PRI_MAP_ID")
#endif
#ifndef TM_ING_PORTs
#define TM_ING_PORTs ("TM_ING_PORT")
#endif
#ifndef TM_ING_PORT_PRI_GRPs
#define TM_ING_PORT_PRI_GRPs ("TM_ING_PORT_PRI_GRP")
#endif
#ifndef TM_ING_SERVICE_POOL_IDs
#define TM_ING_SERVICE_POOL_IDs ("TM_ING_SERVICE_POOL_ID")
#endif
#ifndef TM_ING_SERVICE_POOL_INDEXs
#define TM_ING_SERVICE_POOL_INDEXs ("TM_ING_SERVICE_POOL_INDEX")
#endif
#ifndef TM_ING_THD_HEADROOM_POOLs
#define TM_ING_THD_HEADROOM_POOLs ("TM_ING_THD_HEADROOM_POOL")
#endif
#ifndef TM_ING_THD_PORT_PRI_GRPs
#define TM_ING_THD_PORT_PRI_GRPs ("TM_ING_THD_PORT_PRI_GRP")
#endif
#ifndef TM_ING_THD_PORT_SERVICE_POOLs
#define TM_ING_THD_PORT_SERVICE_POOLs ("TM_ING_THD_PORT_SERVICE_POOL")
#endif
#ifndef TM_ING_THD_SERVICE_POOLs
#define TM_ING_THD_SERVICE_POOLs ("TM_ING_THD_SERVICE_POOL")
#endif
#ifndef TM_ING_UC_ING_PRI_MAPs
#define TM_ING_UC_ING_PRI_MAPs ("TM_ING_UC_ING_PRI_MAP")
#endif
#ifndef TM_ING_UC_ING_PRI_MAP_IDs
#define TM_ING_UC_ING_PRI_MAP_IDs ("TM_ING_UC_ING_PRI_MAP_ID")
#endif
#ifndef TM_LOCAL_PORTs
#define TM_LOCAL_PORTs ("TM_LOCAL_PORT")
#endif
#ifndef TM_MC_AGG_LIST_MEMBER_REMAPs
#define TM_MC_AGG_LIST_MEMBER_REMAPs ("TM_MC_AGG_LIST_MEMBER_REMAP")
#endif
#ifndef TM_MC_AGG_LIST_MEMBER_REMAP_IDs
#define TM_MC_AGG_LIST_MEMBER_REMAP_IDs ("TM_MC_AGG_LIST_MEMBER_REMAP_ID")
#endif
#ifndef TM_MC_AGG_LIST_MEMBER_REMAP_RANGEs
#define TM_MC_AGG_LIST_MEMBER_REMAP_RANGEs ("TM_MC_AGG_LIST_MEMBER_REMAP_RANGE")
#endif
#ifndef TM_MC_GROUPs
#define TM_MC_GROUPs ("TM_MC_GROUP")
#endif
#ifndef TM_MC_GROUP_IDs
#define TM_MC_GROUP_IDs ("TM_MC_GROUP_ID")
#endif
#ifndef TM_MC_PORT_AGG_IDs
#define TM_MC_PORT_AGG_IDs ("TM_MC_PORT_AGG_ID")
#endif
#ifndef TM_MC_PORT_AGG_LISTs
#define TM_MC_PORT_AGG_LISTs ("TM_MC_PORT_AGG_LIST")
#endif
#ifndef TM_MC_PORT_AGG_LIST_IDs
#define TM_MC_PORT_AGG_LIST_IDs ("TM_MC_PORT_AGG_LIST_ID")
#endif
#ifndef TM_MC_PORT_AGG_MAPs
#define TM_MC_PORT_AGG_MAPs ("TM_MC_PORT_AGG_MAP")
#endif
#ifndef TM_MC_Q_IDs
#define TM_MC_Q_IDs ("TM_MC_Q_ID")
#endif
#ifndef TM_MIRROR_ON_DROP_CONTROLs
#define TM_MIRROR_ON_DROP_CONTROLs ("TM_MIRROR_ON_DROP_CONTROL")
#endif
#ifndef TM_MIRROR_ON_DROP_DESTINATIONs
#define TM_MIRROR_ON_DROP_DESTINATIONs ("TM_MIRROR_ON_DROP_DESTINATION")
#endif
#ifndef TM_MIRROR_ON_DROP_DESTINATION_IDs
#define TM_MIRROR_ON_DROP_DESTINATION_IDs ("TM_MIRROR_ON_DROP_DESTINATION_ID")
#endif
#ifndef TM_MIRROR_ON_DROP_ENCAP_PROFILEs
#define TM_MIRROR_ON_DROP_ENCAP_PROFILEs ("TM_MIRROR_ON_DROP_ENCAP_PROFILE")
#endif
#ifndef TM_MIRROR_ON_DROP_ENCAP_PROFILE_IDs
#define TM_MIRROR_ON_DROP_ENCAP_PROFILE_IDs ("TM_MIRROR_ON_DROP_ENCAP_PROFILE_ID")
#endif
#ifndef TM_MIRROR_ON_DROP_PROFILEs
#define TM_MIRROR_ON_DROP_PROFILEs ("TM_MIRROR_ON_DROP_PROFILE")
#endif
#ifndef TM_MIRROR_ON_DROP_PROFILE_IDs
#define TM_MIRROR_ON_DROP_PROFILE_IDs ("TM_MIRROR_ON_DROP_PROFILE_ID")
#endif
#ifndef TM_OBM_PC_PM_MAX_USAGE_MODEs
#define TM_OBM_PC_PM_MAX_USAGE_MODEs ("TM_OBM_PC_PM_MAX_USAGE_MODE")
#endif
#ifndef TM_OBM_PC_PM_PKT_PARSEs
#define TM_OBM_PC_PM_PKT_PARSEs ("TM_OBM_PC_PM_PKT_PARSE")
#endif
#ifndef TM_OBM_PORT_FLOW_CTRLs
#define TM_OBM_PORT_FLOW_CTRLs ("TM_OBM_PORT_FLOW_CTRL")
#endif
#ifndef TM_OBM_PORT_PKT_PARSEs
#define TM_OBM_PORT_PKT_PARSEs ("TM_OBM_PORT_PKT_PARSE")
#endif
#ifndef TM_OBM_PORT_PKT_PRI_TC_MAPs
#define TM_OBM_PORT_PKT_PRI_TC_MAPs ("TM_OBM_PORT_PKT_PRI_TC_MAP")
#endif
#ifndef TM_OOBFC_CONTROLs
#define TM_OOBFC_CONTROLs ("TM_OOBFC_CONTROL")
#endif
#ifndef TM_OOBFC_INFOs
#define TM_OOBFC_INFOs ("TM_OOBFC_INFO")
#endif
#ifndef TM_OOBFC_MC_Q_MAP_PROFILEs
#define TM_OOBFC_MC_Q_MAP_PROFILEs ("TM_OOBFC_MC_Q_MAP_PROFILE")
#endif
#ifndef TM_OOBFC_PORTs
#define TM_OOBFC_PORTs ("TM_OOBFC_PORT")
#endif
#ifndef TM_OOBFC_Q_MAP_PROFILE_IDs
#define TM_OOBFC_Q_MAP_PROFILE_IDs ("TM_OOBFC_Q_MAP_PROFILE_ID")
#endif
#ifndef TM_OOBFC_UC_Q_MAP_PROFILEs
#define TM_OOBFC_UC_Q_MAP_PROFILEs ("TM_OOBFC_UC_Q_MAP_PROFILE")
#endif
#ifndef TM_PFC_DEADLOCK_RECOVERYs
#define TM_PFC_DEADLOCK_RECOVERYs ("TM_PFC_DEADLOCK_RECOVERY")
#endif
#ifndef TM_PFC_DEADLOCK_RECOVERY_CONTROLs
#define TM_PFC_DEADLOCK_RECOVERY_CONTROLs ("TM_PFC_DEADLOCK_RECOVERY_CONTROL")
#endif
#ifndef TM_PFC_DEADLOCK_RECOVERY_STATUSs
#define TM_PFC_DEADLOCK_RECOVERY_STATUSs ("TM_PFC_DEADLOCK_RECOVERY_STATUS")
#endif
#ifndef TM_PFC_EGRs
#define TM_PFC_EGRs ("TM_PFC_EGR")
#endif
#ifndef TM_PFC_PRI_PROFILEs
#define TM_PFC_PRI_PROFILEs ("TM_PFC_PRI_PROFILE")
#endif
#ifndef TM_PFC_PRI_PROFILE_IDs
#define TM_PFC_PRI_PROFILE_IDs ("TM_PFC_PRI_PROFILE_ID")
#endif
#ifndef TM_PFC_PRI_TO_PRI_GRP_MAPs
#define TM_PFC_PRI_TO_PRI_GRP_MAPs ("TM_PFC_PRI_TO_PRI_GRP_MAP")
#endif
#ifndef TM_PFC_PRI_TO_PRI_GRP_MAP_IDs
#define TM_PFC_PRI_TO_PRI_GRP_MAP_IDs ("TM_PFC_PRI_TO_PRI_GRP_MAP_ID")
#endif
#ifndef TM_PIPEs
#define TM_PIPEs ("TM_PIPE")
#endif
#ifndef TM_PIPE_MAP_INFOs
#define TM_PIPE_MAP_INFOs ("TM_PIPE_MAP_INFO")
#endif
#ifndef TM_PKT_FWD_TYPE_TABLEs
#define TM_PKT_FWD_TYPE_TABLEs ("TM_PKT_FWD_TYPE_TABLE")
#endif
#ifndef TM_PM_FLEX_CONFIGs
#define TM_PM_FLEX_CONFIGs ("TM_PM_FLEX_CONFIG")
#endif
#ifndef TM_PORT_MAP_INFOs
#define TM_PORT_MAP_INFOs ("TM_PORT_MAP_INFO")
#endif
#ifndef TM_PORT_MC_Q_TO_SERVICE_POOLs
#define TM_PORT_MC_Q_TO_SERVICE_POOLs ("TM_PORT_MC_Q_TO_SERVICE_POOL")
#endif
#ifndef TM_PORT_UC_Q_TO_SERVICE_POOLs
#define TM_PORT_UC_Q_TO_SERVICE_POOLs ("TM_PORT_UC_Q_TO_SERVICE_POOL")
#endif
#ifndef TM_PRI_GRP_IDs
#define TM_PRI_GRP_IDs ("TM_PRI_GRP_ID")
#endif
#ifndef TM_PRI_GRP_POOL_MAPs
#define TM_PRI_GRP_POOL_MAPs ("TM_PRI_GRP_POOL_MAP")
#endif
#ifndef TM_PRI_GRP_POOL_MAP_IDs
#define TM_PRI_GRP_POOL_MAP_IDs ("TM_PRI_GRP_POOL_MAP_ID")
#endif
#ifndef TM_QUEUE_SIZE_QUANTIZATION_THRESHOLDs
#define TM_QUEUE_SIZE_QUANTIZATION_THRESHOLDs ("TM_QUEUE_SIZE_QUANTIZATION_THRESHOLD")
#endif
#ifndef TM_QUEUE_SIZE_SCALING_FACTORs
#define TM_QUEUE_SIZE_SCALING_FACTORs ("TM_QUEUE_SIZE_SCALING_FACTOR")
#endif
#ifndef TM_QUEUE_SIZE_WEIGHTs
#define TM_QUEUE_SIZE_WEIGHTs ("TM_QUEUE_SIZE_WEIGHT")
#endif
#ifndef TM_Q_ASSIGNMENT_PROFILEs
#define TM_Q_ASSIGNMENT_PROFILEs ("TM_Q_ASSIGNMENT_PROFILE")
#endif
#ifndef TM_Q_ASSIGNMENT_PROFILE_IDs
#define TM_Q_ASSIGNMENT_PROFILE_IDs ("TM_Q_ASSIGNMENT_PROFILE_ID")
#endif
#ifndef TM_SCHEDULER_CONFIGs
#define TM_SCHEDULER_CONFIGs ("TM_SCHEDULER_CONFIG")
#endif
#ifndef TM_SCHEDULER_CPU_PORTs
#define TM_SCHEDULER_CPU_PORTs ("TM_SCHEDULER_CPU_PORT")
#endif
#ifndef TM_SCHEDULER_NODEs
#define TM_SCHEDULER_NODEs ("TM_SCHEDULER_NODE")
#endif
#ifndef TM_SCHEDULER_NODE_IDs
#define TM_SCHEDULER_NODE_IDs ("TM_SCHEDULER_NODE_ID")
#endif
#ifndef TM_SCHEDULER_PORT_PROFILEs
#define TM_SCHEDULER_PORT_PROFILEs ("TM_SCHEDULER_PORT_PROFILE")
#endif
#ifndef TM_SCHEDULER_PROFILEs
#define TM_SCHEDULER_PROFILEs ("TM_SCHEDULER_PROFILE")
#endif
#ifndef TM_SCHEDULER_PROFILE_IDs
#define TM_SCHEDULER_PROFILE_IDs ("TM_SCHEDULER_PROFILE_ID")
#endif
#ifndef TM_SCHEDULER_PROFILE_Q_INFOs
#define TM_SCHEDULER_PROFILE_Q_INFOs ("TM_SCHEDULER_PROFILE_Q_INFO")
#endif
#ifndef TM_SCHEDULER_SHAPER_CPU_NODEs
#define TM_SCHEDULER_SHAPER_CPU_NODEs ("TM_SCHEDULER_SHAPER_CPU_NODE")
#endif
#ifndef TM_SCHEDULER_SHAPER_CPU_NODE_IDs
#define TM_SCHEDULER_SHAPER_CPU_NODE_IDs ("TM_SCHEDULER_SHAPER_CPU_NODE_ID")
#endif
#ifndef TM_SCHEDULER_SP_PROFILEs
#define TM_SCHEDULER_SP_PROFILEs ("TM_SCHEDULER_SP_PROFILE")
#endif
#ifndef TM_SERVICE_POOL_OVERRIDEs
#define TM_SERVICE_POOL_OVERRIDEs ("TM_SERVICE_POOL_OVERRIDE")
#endif
#ifndef TM_SHAPER_CONFIGs
#define TM_SHAPER_CONFIGs ("TM_SHAPER_CONFIG")
#endif
#ifndef TM_SHAPER_NODEs
#define TM_SHAPER_NODEs ("TM_SHAPER_NODE")
#endif
#ifndef TM_SHAPER_PORTs
#define TM_SHAPER_PORTs ("TM_SHAPER_PORT")
#endif
#ifndef TM_SPARSE_GLOBAL_PORTs
#define TM_SPARSE_GLOBAL_PORTs ("TM_SPARSE_GLOBAL_PORT")
#endif
#ifndef TM_THD_CONFIGs
#define TM_THD_CONFIGs ("TM_THD_CONFIG")
#endif
#ifndef TM_THD_MC_EGR_SERVICE_POOLs
#define TM_THD_MC_EGR_SERVICE_POOLs ("TM_THD_MC_EGR_SERVICE_POOL")
#endif
#ifndef TM_THD_MC_Qs
#define TM_THD_MC_Qs ("TM_THD_MC_Q")
#endif
#ifndef TM_THD_Q_GRPs
#define TM_THD_Q_GRPs ("TM_THD_Q_GRP")
#endif
#ifndef TM_THD_UC_Qs
#define TM_THD_UC_Qs ("TM_THD_UC_Q")
#endif
#ifndef TM_TS_TODs
#define TM_TS_TODs ("TM_TS_TOD")
#endif
#ifndef TM_UC_Q_IDs
#define TM_UC_Q_IDs ("TM_UC_Q_ID")
#endif
#ifndef TM_WRED_CNG_NOTIFICATION_PROFILEs
#define TM_WRED_CNG_NOTIFICATION_PROFILEs ("TM_WRED_CNG_NOTIFICATION_PROFILE")
#endif
#ifndef TM_WRED_CNG_NOTIFICATION_PROFILE_IDs
#define TM_WRED_CNG_NOTIFICATION_PROFILE_IDs ("TM_WRED_CNG_NOTIFICATION_PROFILE_ID")
#endif
#ifndef TM_WRED_CONTROLs
#define TM_WRED_CONTROLs ("TM_WRED_CONTROL")
#endif
#ifndef TM_WRED_DROP_CURVE_SET_PROFILEs
#define TM_WRED_DROP_CURVE_SET_PROFILEs ("TM_WRED_DROP_CURVE_SET_PROFILE")
#endif
#ifndef TM_WRED_DROP_CURVE_SET_PROFILE_IDs
#define TM_WRED_DROP_CURVE_SET_PROFILE_IDs ("TM_WRED_DROP_CURVE_SET_PROFILE_ID")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_0s
#define TM_WRED_DROP_PERCENTAGE_0s ("TM_WRED_DROP_PERCENTAGE_0")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_1s
#define TM_WRED_DROP_PERCENTAGE_1s ("TM_WRED_DROP_PERCENTAGE_1")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_10s
#define TM_WRED_DROP_PERCENTAGE_10s ("TM_WRED_DROP_PERCENTAGE_10")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_100s
#define TM_WRED_DROP_PERCENTAGE_100s ("TM_WRED_DROP_PERCENTAGE_100")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_2s
#define TM_WRED_DROP_PERCENTAGE_2s ("TM_WRED_DROP_PERCENTAGE_2")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_25s
#define TM_WRED_DROP_PERCENTAGE_25s ("TM_WRED_DROP_PERCENTAGE_25")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_3s
#define TM_WRED_DROP_PERCENTAGE_3s ("TM_WRED_DROP_PERCENTAGE_3")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_4s
#define TM_WRED_DROP_PERCENTAGE_4s ("TM_WRED_DROP_PERCENTAGE_4")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_5s
#define TM_WRED_DROP_PERCENTAGE_5s ("TM_WRED_DROP_PERCENTAGE_5")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_50s
#define TM_WRED_DROP_PERCENTAGE_50s ("TM_WRED_DROP_PERCENTAGE_50")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_6s
#define TM_WRED_DROP_PERCENTAGE_6s ("TM_WRED_DROP_PERCENTAGE_6")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_7s
#define TM_WRED_DROP_PERCENTAGE_7s ("TM_WRED_DROP_PERCENTAGE_7")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_75s
#define TM_WRED_DROP_PERCENTAGE_75s ("TM_WRED_DROP_PERCENTAGE_75")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_8s
#define TM_WRED_DROP_PERCENTAGE_8s ("TM_WRED_DROP_PERCENTAGE_8")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_9s
#define TM_WRED_DROP_PERCENTAGE_9s ("TM_WRED_DROP_PERCENTAGE_9")
#endif
#ifndef TM_WRED_JITTER_RANGE_150NS_0s
#define TM_WRED_JITTER_RANGE_150NS_0s ("TM_WRED_JITTER_RANGE_150NS_0")
#endif
#ifndef TM_WRED_JITTER_RANGE_1550NS_0s
#define TM_WRED_JITTER_RANGE_1550NS_0s ("TM_WRED_JITTER_RANGE_1550NS_0")
#endif
#ifndef TM_WRED_JITTER_RANGE_3150NS_0s
#define TM_WRED_JITTER_RANGE_3150NS_0s ("TM_WRED_JITTER_RANGE_3150NS_0")
#endif
#ifndef TM_WRED_JITTER_RANGE_350NS_0s
#define TM_WRED_JITTER_RANGE_350NS_0s ("TM_WRED_JITTER_RANGE_350NS_0")
#endif
#ifndef TM_WRED_JITTER_RANGE_50NS_0s
#define TM_WRED_JITTER_RANGE_50NS_0s ("TM_WRED_JITTER_RANGE_50NS_0")
#endif
#ifndef TM_WRED_JITTER_RANGE_6350NS_0s
#define TM_WRED_JITTER_RANGE_6350NS_0s ("TM_WRED_JITTER_RANGE_6350NS_0")
#endif
#ifndef TM_WRED_JITTER_RANGE_750NS_0s
#define TM_WRED_JITTER_RANGE_750NS_0s ("TM_WRED_JITTER_RANGE_750NS_0")
#endif
#ifndef TM_WRED_PORT_SERVICE_POOLs
#define TM_WRED_PORT_SERVICE_POOLs ("TM_WRED_PORT_SERVICE_POOL")
#endif
#ifndef TM_WRED_PORT_SERVICE_POOL_IDs
#define TM_WRED_PORT_SERVICE_POOL_IDs ("TM_WRED_PORT_SERVICE_POOL_ID")
#endif
#ifndef TM_WRED_SERVICE_POOLs
#define TM_WRED_SERVICE_POOLs ("TM_WRED_SERVICE_POOL")
#endif
#ifndef TM_WRED_SERVICE_POOL_IDs
#define TM_WRED_SERVICE_POOL_IDs ("TM_WRED_SERVICE_POOL_ID")
#endif
#ifndef TM_WRED_TIME_PROFILEs
#define TM_WRED_TIME_PROFILEs ("TM_WRED_TIME_PROFILE")
#endif
#ifndef TM_WRED_TIME_PROFILE_IDs
#define TM_WRED_TIME_PROFILE_IDs ("TM_WRED_TIME_PROFILE_ID")
#endif
#ifndef TM_WRED_UC_Qs
#define TM_WRED_UC_Qs ("TM_WRED_UC_Q")
#endif
#ifndef TNL_CONTROLs
#define TNL_CONTROLs ("TNL_CONTROL")
#endif
#ifndef TNL_DEFAULT_POLICYs
#define TNL_DEFAULT_POLICYs ("TNL_DEFAULT_POLICY")
#endif
#ifndef TNL_ENCAP_SEQUENCE_NUMBERs
#define TNL_ENCAP_SEQUENCE_NUMBERs ("TNL_ENCAP_SEQUENCE_NUMBER")
#endif
#ifndef TNL_ENCAP_SEQUENCE_NUMBER_IDs
#define TNL_ENCAP_SEQUENCE_NUMBER_IDs ("TNL_ENCAP_SEQUENCE_NUMBER_ID")
#endif
#ifndef TNL_ENCAP_SEQUENCE_PROFILEs
#define TNL_ENCAP_SEQUENCE_PROFILEs ("TNL_ENCAP_SEQUENCE_PROFILE")
#endif
#ifndef TNL_ENCAP_SEQUENCE_PROFILE_IDs
#define TNL_ENCAP_SEQUENCE_PROFILE_IDs ("TNL_ENCAP_SEQUENCE_PROFILE_ID")
#endif
#ifndef TNL_ERRs
#define TNL_ERRs ("TNL_ERR")
#endif
#ifndef TNL_ERR_MASKs
#define TNL_ERR_MASKs ("TNL_ERR_MASK")
#endif
#ifndef TNL_ERR_TO_CPUs
#define TNL_ERR_TO_CPUs ("TNL_ERR_TO_CPU")
#endif
#ifndef TNL_IPV4s
#define TNL_IPV4s ("TNL_IPV4")
#endif
#ifndef TNL_IPV6s
#define TNL_IPV6s ("TNL_IPV6")
#endif
#ifndef TNL_MPLSs
#define TNL_MPLSs ("TNL_MPLS")
#endif
#ifndef TNL_MPLS_CONTROL_PKTs
#define TNL_MPLS_CONTROL_PKTs ("TNL_MPLS_CONTROL_PKT")
#endif
#ifndef TNL_MPLS_CONTROL_PKT_ID_0s
#define TNL_MPLS_CONTROL_PKT_ID_0s ("TNL_MPLS_CONTROL_PKT_ID_0")
#endif
#ifndef TNL_MPLS_CONTROL_PKT_ID_0_MASKs
#define TNL_MPLS_CONTROL_PKT_ID_0_MASKs ("TNL_MPLS_CONTROL_PKT_ID_0_MASK")
#endif
#ifndef TNL_MPLS_CONTROL_PKT_ID_1s
#define TNL_MPLS_CONTROL_PKT_ID_1s ("TNL_MPLS_CONTROL_PKT_ID_1")
#endif
#ifndef TNL_MPLS_CONTROL_PKT_ID_1_MASKs
#define TNL_MPLS_CONTROL_PKT_ID_1_MASKs ("TNL_MPLS_CONTROL_PKT_ID_1_MASK")
#endif
#ifndef TNL_MPLS_CONTROL_PKT_ID_2s
#define TNL_MPLS_CONTROL_PKT_ID_2s ("TNL_MPLS_CONTROL_PKT_ID_2")
#endif
#ifndef TNL_MPLS_CONTROL_PKT_ID_2_MASKs
#define TNL_MPLS_CONTROL_PKT_ID_2_MASKs ("TNL_MPLS_CONTROL_PKT_ID_2_MASK")
#endif
#ifndef TNL_MPLS_CONTROL_PKT_ID_3s
#define TNL_MPLS_CONTROL_PKT_ID_3s ("TNL_MPLS_CONTROL_PKT_ID_3")
#endif
#ifndef TNL_MPLS_CONTROL_PKT_ID_3_MASKs
#define TNL_MPLS_CONTROL_PKT_ID_3_MASKs ("TNL_MPLS_CONTROL_PKT_ID_3_MASK")
#endif
#ifndef TNL_MPLS_CONTROL_PKT_ID_4s
#define TNL_MPLS_CONTROL_PKT_ID_4s ("TNL_MPLS_CONTROL_PKT_ID_4")
#endif
#ifndef TNL_MPLS_CONTROL_PKT_ID_4_MASKs
#define TNL_MPLS_CONTROL_PKT_ID_4_MASKs ("TNL_MPLS_CONTROL_PKT_ID_4_MASK")
#endif
#ifndef TNL_MPLS_CONTROL_PKT_ID_5s
#define TNL_MPLS_CONTROL_PKT_ID_5s ("TNL_MPLS_CONTROL_PKT_ID_5")
#endif
#ifndef TNL_MPLS_CONTROL_PKT_ID_5_MASKs
#define TNL_MPLS_CONTROL_PKT_ID_5_MASKs ("TNL_MPLS_CONTROL_PKT_ID_5_MASK")
#endif
#ifndef TNL_MPLS_EXP_QOS_SELECTIONs
#define TNL_MPLS_EXP_QOS_SELECTIONs ("TNL_MPLS_EXP_QOS_SELECTION")
#endif
#ifndef TNL_MPLS_EXP_QOS_SELECTION_ID_1s
#define TNL_MPLS_EXP_QOS_SELECTION_ID_1s ("TNL_MPLS_EXP_QOS_SELECTION_ID_1")
#endif
#ifndef TNL_MPLS_EXP_QOS_SELECTION_ID_2s
#define TNL_MPLS_EXP_QOS_SELECTION_ID_2s ("TNL_MPLS_EXP_QOS_SELECTION_ID_2")
#endif
#ifndef TNL_MPLS_EXP_QOS_SELECTION_ID_3s
#define TNL_MPLS_EXP_QOS_SELECTION_ID_3s ("TNL_MPLS_EXP_QOS_SELECTION_ID_3")
#endif
#ifndef TNL_MPLS_EXP_REMARK_SELECTIONs
#define TNL_MPLS_EXP_REMARK_SELECTIONs ("TNL_MPLS_EXP_REMARK_SELECTION")
#endif
#ifndef TNL_MPLS_EXP_REMARK_SELECTION_ID_1s
#define TNL_MPLS_EXP_REMARK_SELECTION_ID_1s ("TNL_MPLS_EXP_REMARK_SELECTION_ID_1")
#endif
#ifndef TNL_MPLS_EXP_REMARK_SELECTION_ID_2s
#define TNL_MPLS_EXP_REMARK_SELECTION_ID_2s ("TNL_MPLS_EXP_REMARK_SELECTION_ID_2")
#endif
#ifndef TNL_MPLS_EXP_REMARK_SELECTION_ID_3s
#define TNL_MPLS_EXP_REMARK_SELECTION_ID_3s ("TNL_MPLS_EXP_REMARK_SELECTION_ID_3")
#endif
#ifndef TNL_MPLS_GLOBAL_LABEL_RANGEs
#define TNL_MPLS_GLOBAL_LABEL_RANGEs ("TNL_MPLS_GLOBAL_LABEL_RANGE")
#endif
#ifndef TNL_MPLS_GLOBAL_LABEL_RANGE_IDs
#define TNL_MPLS_GLOBAL_LABEL_RANGE_IDs ("TNL_MPLS_GLOBAL_LABEL_RANGE_ID")
#endif
#ifndef TNL_MPLS_IP_PROTOCOLs
#define TNL_MPLS_IP_PROTOCOLs ("TNL_MPLS_IP_PROTOCOL")
#endif
#ifndef TNL_MPLS_IP_PROTOCOL_IDs
#define TNL_MPLS_IP_PROTOCOL_IDs ("TNL_MPLS_IP_PROTOCOL_ID")
#endif
#ifndef TNL_MPLS_LABEL_DECAP_POLICYs
#define TNL_MPLS_LABEL_DECAP_POLICYs ("TNL_MPLS_LABEL_DECAP_POLICY")
#endif
#ifndef TNL_MPLS_LABEL_DECAP_POLICY_IDs
#define TNL_MPLS_LABEL_DECAP_POLICY_IDs ("TNL_MPLS_LABEL_DECAP_POLICY_ID")
#endif
#ifndef TNL_MPLS_SPECIAL_LABELs
#define TNL_MPLS_SPECIAL_LABELs ("TNL_MPLS_SPECIAL_LABEL")
#endif
#ifndef TNL_MPLS_SPECIAL_LABEL_IDs
#define TNL_MPLS_SPECIAL_LABEL_IDs ("TNL_MPLS_SPECIAL_LABEL_ID")
#endif
#ifndef TNL_PW_DECAP_SEQUENCE_NUMBERs
#define TNL_PW_DECAP_SEQUENCE_NUMBERs ("TNL_PW_DECAP_SEQUENCE_NUMBER")
#endif
#ifndef TNL_PW_DECAP_SEQUENCE_NUMBER_IDs
#define TNL_PW_DECAP_SEQUENCE_NUMBER_IDs ("TNL_PW_DECAP_SEQUENCE_NUMBER_ID")
#endif
#ifndef TOD_NSECs
#define TOD_NSECs ("TOD_NSEC")
#endif
#ifndef TOD_NSEC_OPERs
#define TOD_NSEC_OPERs ("TOD_NSEC_OPER")
#endif
#ifndef TOD_SECs
#define TOD_SECs ("TOD_SEC")
#endif
#ifndef TOD_SEC_OPERs
#define TOD_SEC_OPERs ("TOD_SEC_OPER")
#endif
#ifndef TOO_MANY_ACTIONSs
#define TOO_MANY_ACTIONSs ("TOO_MANY_ACTIONS")
#endif
#ifndef TOP_AVS_CTRLRs
#define TOP_AVS_CTRLRs ("TOP_AVS_CTRLR")
#endif
#ifndef TOP_AVS_INTR_STATUSRs
#define TOP_AVS_INTR_STATUSRs ("TOP_AVS_INTR_STATUSR")
#endif
#ifndef TOP_BS_PLL0_CTRL_0Rs
#define TOP_BS_PLL0_CTRL_0Rs ("TOP_BS_PLL0_CTRL_0R")
#endif
#ifndef TOP_BS_PLL0_CTRL_1Rs
#define TOP_BS_PLL0_CTRL_1Rs ("TOP_BS_PLL0_CTRL_1R")
#endif
#ifndef TOP_BS_PLL0_CTRL_2Rs
#define TOP_BS_PLL0_CTRL_2Rs ("TOP_BS_PLL0_CTRL_2R")
#endif
#ifndef TOP_BS_PLL0_CTRL_3Rs
#define TOP_BS_PLL0_CTRL_3Rs ("TOP_BS_PLL0_CTRL_3R")
#endif
#ifndef TOP_BS_PLL0_CTRL_4Rs
#define TOP_BS_PLL0_CTRL_4Rs ("TOP_BS_PLL0_CTRL_4R")
#endif
#ifndef TOP_BS_PLL0_STATUSRs
#define TOP_BS_PLL0_STATUSRs ("TOP_BS_PLL0_STATUSR")
#endif
#ifndef TOP_BS_PLL1_CTRL_0Rs
#define TOP_BS_PLL1_CTRL_0Rs ("TOP_BS_PLL1_CTRL_0R")
#endif
#ifndef TOP_BS_PLL1_CTRL_1Rs
#define TOP_BS_PLL1_CTRL_1Rs ("TOP_BS_PLL1_CTRL_1R")
#endif
#ifndef TOP_BS_PLL1_CTRL_2Rs
#define TOP_BS_PLL1_CTRL_2Rs ("TOP_BS_PLL1_CTRL_2R")
#endif
#ifndef TOP_BS_PLL1_CTRL_3Rs
#define TOP_BS_PLL1_CTRL_3Rs ("TOP_BS_PLL1_CTRL_3R")
#endif
#ifndef TOP_BS_PLL1_CTRL_4Rs
#define TOP_BS_PLL1_CTRL_4Rs ("TOP_BS_PLL1_CTRL_4R")
#endif
#ifndef TOP_BS_PLL1_STATUSRs
#define TOP_BS_PLL1_STATUSRs ("TOP_BS_PLL1_STATUSR")
#endif
#ifndef TOP_BS_PLL_CTRL_0Rs
#define TOP_BS_PLL_CTRL_0Rs ("TOP_BS_PLL_CTRL_0R")
#endif
#ifndef TOP_BS_PLL_CTRL_1Rs
#define TOP_BS_PLL_CTRL_1Rs ("TOP_BS_PLL_CTRL_1R")
#endif
#ifndef TOP_BS_PLL_CTRL_2Rs
#define TOP_BS_PLL_CTRL_2Rs ("TOP_BS_PLL_CTRL_2R")
#endif
#ifndef TOP_BS_PLL_CTRL_3Rs
#define TOP_BS_PLL_CTRL_3Rs ("TOP_BS_PLL_CTRL_3R")
#endif
#ifndef TOP_BS_PLL_CTRL_4Rs
#define TOP_BS_PLL_CTRL_4Rs ("TOP_BS_PLL_CTRL_4R")
#endif
#ifndef TOP_BS_PLL_STATUSRs
#define TOP_BS_PLL_STATUSRs ("TOP_BS_PLL_STATUSR")
#endif
#ifndef TOP_CLOCKING_ENFORCE_REGRs
#define TOP_CLOCKING_ENFORCE_REGRs ("TOP_CLOCKING_ENFORCE_REGR")
#endif
#ifndef TOP_CORE_PLL_CTRL_0Rs
#define TOP_CORE_PLL_CTRL_0Rs ("TOP_CORE_PLL_CTRL_0R")
#endif
#ifndef TOP_CORE_PLL_CTRL_1Rs
#define TOP_CORE_PLL_CTRL_1Rs ("TOP_CORE_PLL_CTRL_1R")
#endif
#ifndef TOP_CORE_PLL_CTRL_2Rs
#define TOP_CORE_PLL_CTRL_2Rs ("TOP_CORE_PLL_CTRL_2R")
#endif
#ifndef TOP_CORE_PLL_CTRL_3Rs
#define TOP_CORE_PLL_CTRL_3Rs ("TOP_CORE_PLL_CTRL_3R")
#endif
#ifndef TOP_CORE_PLL_CTRL_4Rs
#define TOP_CORE_PLL_CTRL_4Rs ("TOP_CORE_PLL_CTRL_4R")
#endif
#ifndef TOP_CORE_PLL_STATUSRs
#define TOP_CORE_PLL_STATUSRs ("TOP_CORE_PLL_STATUSR")
#endif
#ifndef TOP_CPU2TAP_DMA_CMD_MEMMs
#define TOP_CPU2TAP_DMA_CMD_MEMMs ("TOP_CPU2TAP_DMA_CMD_MEMM")
#endif
#ifndef TOP_CPU2TAP_DMA_CMD_MEM_CONTROLRs
#define TOP_CPU2TAP_DMA_CMD_MEM_CONTROLRs ("TOP_CPU2TAP_DMA_CMD_MEM_CONTROLR")
#endif
#ifndef TOP_CPU2TAP_DMA_CMD_MEM_STATUSRs
#define TOP_CPU2TAP_DMA_CMD_MEM_STATUSRs ("TOP_CPU2TAP_DMA_CMD_MEM_STATUSR")
#endif
#ifndef TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSRs
#define TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSRs ("TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSR")
#endif
#ifndef TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLRs
#define TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLRs ("TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLR")
#endif
#ifndef TOP_CPU2TAP_DMA_RESULT_ERROR_MEMMs
#define TOP_CPU2TAP_DMA_RESULT_ERROR_MEMMs ("TOP_CPU2TAP_DMA_RESULT_ERROR_MEMM")
#endif
#ifndef TOP_CPU2TAP_MEM_TMRs
#define TOP_CPU2TAP_MEM_TMRs ("TOP_CPU2TAP_MEM_TMR")
#endif
#ifndef TOP_DEV_REV_IDRs
#define TOP_DEV_REV_IDRs ("TOP_DEV_REV_IDR")
#endif
#ifndef TOP_FUNC_DEBUG_STATUS_0Rs
#define TOP_FUNC_DEBUG_STATUS_0Rs ("TOP_FUNC_DEBUG_STATUS_0R")
#endif
#ifndef TOP_FUNC_DEBUG_STATUS_1Rs
#define TOP_FUNC_DEBUG_STATUS_1Rs ("TOP_FUNC_DEBUG_STATUS_1R")
#endif
#ifndef TOP_FUNC_DEBUG_STATUS_SELRs
#define TOP_FUNC_DEBUG_STATUS_SELRs ("TOP_FUNC_DEBUG_STATUS_SELR")
#endif
#ifndef TOP_HW_TAP_CONTROLRs
#define TOP_HW_TAP_CONTROLRs ("TOP_HW_TAP_CONTROLR")
#endif
#ifndef TOP_HW_TAP_MEM_DEBUGRs
#define TOP_HW_TAP_MEM_DEBUGRs ("TOP_HW_TAP_MEM_DEBUGR")
#endif
#ifndef TOP_HW_TAP_MEM_ECC_CTRL_0Rs
#define TOP_HW_TAP_MEM_ECC_CTRL_0Rs ("TOP_HW_TAP_MEM_ECC_CTRL_0R")
#endif
#ifndef TOP_HW_TAP_MEM_ECC_CTRL_1Rs
#define TOP_HW_TAP_MEM_ECC_CTRL_1Rs ("TOP_HW_TAP_MEM_ECC_CTRL_1R")
#endif
#ifndef TOP_HW_TAP_MEM_ECC_STATUSRs
#define TOP_HW_TAP_MEM_ECC_STATUSRs ("TOP_HW_TAP_MEM_ECC_STATUSR")
#endif
#ifndef TOP_HW_TAP_READ_VALID_DEBUG_STATUSRs
#define TOP_HW_TAP_READ_VALID_DEBUG_STATUSRs ("TOP_HW_TAP_READ_VALID_DEBUG_STATUSR")
#endif
#ifndef TOP_INDEXs
#define TOP_INDEXs ("TOP_INDEX")
#endif
#ifndef TOP_INT_REV_ID_REGRs
#define TOP_INT_REV_ID_REGRs ("TOP_INT_REV_ID_REGR")
#endif
#ifndef TOP_IPROC_PLL_CTRL_0Rs
#define TOP_IPROC_PLL_CTRL_0Rs ("TOP_IPROC_PLL_CTRL_0R")
#endif
#ifndef TOP_IPROC_PLL_CTRL_1Rs
#define TOP_IPROC_PLL_CTRL_1Rs ("TOP_IPROC_PLL_CTRL_1R")
#endif
#ifndef TOP_IPROC_PLL_CTRL_2Rs
#define TOP_IPROC_PLL_CTRL_2Rs ("TOP_IPROC_PLL_CTRL_2R")
#endif
#ifndef TOP_IPROC_PLL_CTRL_3Rs
#define TOP_IPROC_PLL_CTRL_3Rs ("TOP_IPROC_PLL_CTRL_3R")
#endif
#ifndef TOP_IPROC_PLL_CTRL_4Rs
#define TOP_IPROC_PLL_CTRL_4Rs ("TOP_IPROC_PLL_CTRL_4R")
#endif
#ifndef TOP_IPROC_PLL_CTRL_5Rs
#define TOP_IPROC_PLL_CTRL_5Rs ("TOP_IPROC_PLL_CTRL_5R")
#endif
#ifndef TOP_IPROC_PLL_STATUSRs
#define TOP_IPROC_PLL_STATUSRs ("TOP_IPROC_PLL_STATUSR")
#endif
#ifndef TOP_L1_RCVD_CLK_VALID_STATUS_0Rs
#define TOP_L1_RCVD_CLK_VALID_STATUS_0Rs ("TOP_L1_RCVD_CLK_VALID_STATUS_0R")
#endif
#ifndef TOP_L1_RCVD_CLK_VALID_STATUS_1Rs
#define TOP_L1_RCVD_CLK_VALID_STATUS_1Rs ("TOP_L1_RCVD_CLK_VALID_STATUS_1R")
#endif
#ifndef TOP_L1_RCVD_CLK_VALID_STATUS_2Rs
#define TOP_L1_RCVD_CLK_VALID_STATUS_2Rs ("TOP_L1_RCVD_CLK_VALID_STATUS_2R")
#endif
#ifndef TOP_L1_RCVD_CLK_VALID_STATUS_3Rs
#define TOP_L1_RCVD_CLK_VALID_STATUS_3Rs ("TOP_L1_RCVD_CLK_VALID_STATUS_3R")
#endif
#ifndef TOP_MISC_CONTROLRs
#define TOP_MISC_CONTROLRs ("TOP_MISC_CONTROLR")
#endif
#ifndef TOP_MISC_CONTROL_1Rs
#define TOP_MISC_CONTROL_1Rs ("TOP_MISC_CONTROL_1R")
#endif
#ifndef TOP_MISC_CONTROL_2Rs
#define TOP_MISC_CONTROL_2Rs ("TOP_MISC_CONTROL_2R")
#endif
#ifndef TOP_MISC_STATUSRs
#define TOP_MISC_STATUSRs ("TOP_MISC_STATUSR")
#endif
#ifndef TOP_OSC_COUNT_STATRs
#define TOP_OSC_COUNT_STATRs ("TOP_OSC_COUNT_STATR")
#endif
#ifndef TOP_PLLS_CMN_CTRL_0Rs
#define TOP_PLLS_CMN_CTRL_0Rs ("TOP_PLLS_CMN_CTRL_0R")
#endif
#ifndef TOP_PLLS_CMN_CTRL_1Rs
#define TOP_PLLS_CMN_CTRL_1Rs ("TOP_PLLS_CMN_CTRL_1R")
#endif
#ifndef TOP_PP_PLL_CTRL_0Rs
#define TOP_PP_PLL_CTRL_0Rs ("TOP_PP_PLL_CTRL_0R")
#endif
#ifndef TOP_PP_PLL_CTRL_1Rs
#define TOP_PP_PLL_CTRL_1Rs ("TOP_PP_PLL_CTRL_1R")
#endif
#ifndef TOP_PP_PLL_CTRL_2Rs
#define TOP_PP_PLL_CTRL_2Rs ("TOP_PP_PLL_CTRL_2R")
#endif
#ifndef TOP_PP_PLL_CTRL_3Rs
#define TOP_PP_PLL_CTRL_3Rs ("TOP_PP_PLL_CTRL_3R")
#endif
#ifndef TOP_PP_PLL_CTRL_4Rs
#define TOP_PP_PLL_CTRL_4Rs ("TOP_PP_PLL_CTRL_4R")
#endif
#ifndef TOP_PP_PLL_STATUSRs
#define TOP_PP_PLL_STATUSRs ("TOP_PP_PLL_STATUSR")
#endif
#ifndef TOP_PVTMON_0_CTRL_0Rs
#define TOP_PVTMON_0_CTRL_0Rs ("TOP_PVTMON_0_CTRL_0R")
#endif
#ifndef TOP_PVTMON_0_CTRL_1Rs
#define TOP_PVTMON_0_CTRL_1Rs ("TOP_PVTMON_0_CTRL_1R")
#endif
#ifndef TOP_PVTMON_0_HW_RST_THRESHOLDRs
#define TOP_PVTMON_0_HW_RST_THRESHOLDRs ("TOP_PVTMON_0_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_0_INTR_THRESHOLDRs
#define TOP_PVTMON_0_INTR_THRESHOLDRs ("TOP_PVTMON_0_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_0_RESULT_0Rs
#define TOP_PVTMON_0_RESULT_0Rs ("TOP_PVTMON_0_RESULT_0R")
#endif
#ifndef TOP_PVTMON_0_RESULT_1Rs
#define TOP_PVTMON_0_RESULT_1Rs ("TOP_PVTMON_0_RESULT_1R")
#endif
#ifndef TOP_PVTMON_10_HW_RST_THRESHOLDRs
#define TOP_PVTMON_10_HW_RST_THRESHOLDRs ("TOP_PVTMON_10_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_10_INTR_THRESHOLDRs
#define TOP_PVTMON_10_INTR_THRESHOLDRs ("TOP_PVTMON_10_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_10_RESULT_0Rs
#define TOP_PVTMON_10_RESULT_0Rs ("TOP_PVTMON_10_RESULT_0R")
#endif
#ifndef TOP_PVTMON_10_RESULT_1Rs
#define TOP_PVTMON_10_RESULT_1Rs ("TOP_PVTMON_10_RESULT_1R")
#endif
#ifndef TOP_PVTMON_11_HW_RST_THRESHOLDRs
#define TOP_PVTMON_11_HW_RST_THRESHOLDRs ("TOP_PVTMON_11_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_11_INTR_THRESHOLDRs
#define TOP_PVTMON_11_INTR_THRESHOLDRs ("TOP_PVTMON_11_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_11_RESULT_0Rs
#define TOP_PVTMON_11_RESULT_0Rs ("TOP_PVTMON_11_RESULT_0R")
#endif
#ifndef TOP_PVTMON_11_RESULT_1Rs
#define TOP_PVTMON_11_RESULT_1Rs ("TOP_PVTMON_11_RESULT_1R")
#endif
#ifndef TOP_PVTMON_12_HW_RST_THRESHOLDRs
#define TOP_PVTMON_12_HW_RST_THRESHOLDRs ("TOP_PVTMON_12_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_12_INTR_THRESHOLDRs
#define TOP_PVTMON_12_INTR_THRESHOLDRs ("TOP_PVTMON_12_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_12_RESULT_0Rs
#define TOP_PVTMON_12_RESULT_0Rs ("TOP_PVTMON_12_RESULT_0R")
#endif
#ifndef TOP_PVTMON_12_RESULT_1Rs
#define TOP_PVTMON_12_RESULT_1Rs ("TOP_PVTMON_12_RESULT_1R")
#endif
#ifndef TOP_PVTMON_13_HW_RST_THRESHOLDRs
#define TOP_PVTMON_13_HW_RST_THRESHOLDRs ("TOP_PVTMON_13_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_13_INTR_THRESHOLDRs
#define TOP_PVTMON_13_INTR_THRESHOLDRs ("TOP_PVTMON_13_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_13_RESULT_0Rs
#define TOP_PVTMON_13_RESULT_0Rs ("TOP_PVTMON_13_RESULT_0R")
#endif
#ifndef TOP_PVTMON_13_RESULT_1Rs
#define TOP_PVTMON_13_RESULT_1Rs ("TOP_PVTMON_13_RESULT_1R")
#endif
#ifndef TOP_PVTMON_14_HW_RST_THRESHOLDRs
#define TOP_PVTMON_14_HW_RST_THRESHOLDRs ("TOP_PVTMON_14_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_14_INTR_THRESHOLDRs
#define TOP_PVTMON_14_INTR_THRESHOLDRs ("TOP_PVTMON_14_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_14_RESULT_0Rs
#define TOP_PVTMON_14_RESULT_0Rs ("TOP_PVTMON_14_RESULT_0R")
#endif
#ifndef TOP_PVTMON_14_RESULT_1Rs
#define TOP_PVTMON_14_RESULT_1Rs ("TOP_PVTMON_14_RESULT_1R")
#endif
#ifndef TOP_PVTMON_15_HW_RST_THRESHOLDRs
#define TOP_PVTMON_15_HW_RST_THRESHOLDRs ("TOP_PVTMON_15_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_15_INTR_THRESHOLDRs
#define TOP_PVTMON_15_INTR_THRESHOLDRs ("TOP_PVTMON_15_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_15_RESULT_0Rs
#define TOP_PVTMON_15_RESULT_0Rs ("TOP_PVTMON_15_RESULT_0R")
#endif
#ifndef TOP_PVTMON_15_RESULT_1Rs
#define TOP_PVTMON_15_RESULT_1Rs ("TOP_PVTMON_15_RESULT_1R")
#endif
#ifndef TOP_PVTMON_1_CTRL_0Rs
#define TOP_PVTMON_1_CTRL_0Rs ("TOP_PVTMON_1_CTRL_0R")
#endif
#ifndef TOP_PVTMON_1_CTRL_1Rs
#define TOP_PVTMON_1_CTRL_1Rs ("TOP_PVTMON_1_CTRL_1R")
#endif
#ifndef TOP_PVTMON_1_HW_RST_THRESHOLDRs
#define TOP_PVTMON_1_HW_RST_THRESHOLDRs ("TOP_PVTMON_1_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_1_INTR_THRESHOLDRs
#define TOP_PVTMON_1_INTR_THRESHOLDRs ("TOP_PVTMON_1_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_1_RESULT_0Rs
#define TOP_PVTMON_1_RESULT_0Rs ("TOP_PVTMON_1_RESULT_0R")
#endif
#ifndef TOP_PVTMON_1_RESULT_1Rs
#define TOP_PVTMON_1_RESULT_1Rs ("TOP_PVTMON_1_RESULT_1R")
#endif
#ifndef TOP_PVTMON_2_CTRL_0Rs
#define TOP_PVTMON_2_CTRL_0Rs ("TOP_PVTMON_2_CTRL_0R")
#endif
#ifndef TOP_PVTMON_2_CTRL_1Rs
#define TOP_PVTMON_2_CTRL_1Rs ("TOP_PVTMON_2_CTRL_1R")
#endif
#ifndef TOP_PVTMON_2_HW_RST_THRESHOLDRs
#define TOP_PVTMON_2_HW_RST_THRESHOLDRs ("TOP_PVTMON_2_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_2_INTR_THRESHOLDRs
#define TOP_PVTMON_2_INTR_THRESHOLDRs ("TOP_PVTMON_2_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_2_RESULT_0Rs
#define TOP_PVTMON_2_RESULT_0Rs ("TOP_PVTMON_2_RESULT_0R")
#endif
#ifndef TOP_PVTMON_2_RESULT_1Rs
#define TOP_PVTMON_2_RESULT_1Rs ("TOP_PVTMON_2_RESULT_1R")
#endif
#ifndef TOP_PVTMON_3_CTRL_0Rs
#define TOP_PVTMON_3_CTRL_0Rs ("TOP_PVTMON_3_CTRL_0R")
#endif
#ifndef TOP_PVTMON_3_CTRL_1Rs
#define TOP_PVTMON_3_CTRL_1Rs ("TOP_PVTMON_3_CTRL_1R")
#endif
#ifndef TOP_PVTMON_3_HW_RST_THRESHOLDRs
#define TOP_PVTMON_3_HW_RST_THRESHOLDRs ("TOP_PVTMON_3_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_3_INTR_THRESHOLDRs
#define TOP_PVTMON_3_INTR_THRESHOLDRs ("TOP_PVTMON_3_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_3_RESULT_0Rs
#define TOP_PVTMON_3_RESULT_0Rs ("TOP_PVTMON_3_RESULT_0R")
#endif
#ifndef TOP_PVTMON_3_RESULT_1Rs
#define TOP_PVTMON_3_RESULT_1Rs ("TOP_PVTMON_3_RESULT_1R")
#endif
#ifndef TOP_PVTMON_4_CTRL_0Rs
#define TOP_PVTMON_4_CTRL_0Rs ("TOP_PVTMON_4_CTRL_0R")
#endif
#ifndef TOP_PVTMON_4_CTRL_1Rs
#define TOP_PVTMON_4_CTRL_1Rs ("TOP_PVTMON_4_CTRL_1R")
#endif
#ifndef TOP_PVTMON_4_HW_RST_THRESHOLDRs
#define TOP_PVTMON_4_HW_RST_THRESHOLDRs ("TOP_PVTMON_4_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_4_INTR_THRESHOLDRs
#define TOP_PVTMON_4_INTR_THRESHOLDRs ("TOP_PVTMON_4_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_4_RESULT_0Rs
#define TOP_PVTMON_4_RESULT_0Rs ("TOP_PVTMON_4_RESULT_0R")
#endif
#ifndef TOP_PVTMON_4_RESULT_1Rs
#define TOP_PVTMON_4_RESULT_1Rs ("TOP_PVTMON_4_RESULT_1R")
#endif
#ifndef TOP_PVTMON_5_CTRL_0Rs
#define TOP_PVTMON_5_CTRL_0Rs ("TOP_PVTMON_5_CTRL_0R")
#endif
#ifndef TOP_PVTMON_5_CTRL_1Rs
#define TOP_PVTMON_5_CTRL_1Rs ("TOP_PVTMON_5_CTRL_1R")
#endif
#ifndef TOP_PVTMON_5_HW_RST_THRESHOLDRs
#define TOP_PVTMON_5_HW_RST_THRESHOLDRs ("TOP_PVTMON_5_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_5_INTR_THRESHOLDRs
#define TOP_PVTMON_5_INTR_THRESHOLDRs ("TOP_PVTMON_5_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_5_RESULT_0Rs
#define TOP_PVTMON_5_RESULT_0Rs ("TOP_PVTMON_5_RESULT_0R")
#endif
#ifndef TOP_PVTMON_5_RESULT_1Rs
#define TOP_PVTMON_5_RESULT_1Rs ("TOP_PVTMON_5_RESULT_1R")
#endif
#ifndef TOP_PVTMON_6_HW_RST_THRESHOLDRs
#define TOP_PVTMON_6_HW_RST_THRESHOLDRs ("TOP_PVTMON_6_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_6_INTR_THRESHOLDRs
#define TOP_PVTMON_6_INTR_THRESHOLDRs ("TOP_PVTMON_6_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_6_RESULT_0Rs
#define TOP_PVTMON_6_RESULT_0Rs ("TOP_PVTMON_6_RESULT_0R")
#endif
#ifndef TOP_PVTMON_6_RESULT_1Rs
#define TOP_PVTMON_6_RESULT_1Rs ("TOP_PVTMON_6_RESULT_1R")
#endif
#ifndef TOP_PVTMON_7_HW_RST_THRESHOLDRs
#define TOP_PVTMON_7_HW_RST_THRESHOLDRs ("TOP_PVTMON_7_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_7_INTR_THRESHOLDRs
#define TOP_PVTMON_7_INTR_THRESHOLDRs ("TOP_PVTMON_7_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_7_RESULT_0Rs
#define TOP_PVTMON_7_RESULT_0Rs ("TOP_PVTMON_7_RESULT_0R")
#endif
#ifndef TOP_PVTMON_7_RESULT_1Rs
#define TOP_PVTMON_7_RESULT_1Rs ("TOP_PVTMON_7_RESULT_1R")
#endif
#ifndef TOP_PVTMON_8_HW_RST_THRESHOLDRs
#define TOP_PVTMON_8_HW_RST_THRESHOLDRs ("TOP_PVTMON_8_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_8_INTR_THRESHOLDRs
#define TOP_PVTMON_8_INTR_THRESHOLDRs ("TOP_PVTMON_8_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_8_RESULT_0Rs
#define TOP_PVTMON_8_RESULT_0Rs ("TOP_PVTMON_8_RESULT_0R")
#endif
#ifndef TOP_PVTMON_8_RESULT_1Rs
#define TOP_PVTMON_8_RESULT_1Rs ("TOP_PVTMON_8_RESULT_1R")
#endif
#ifndef TOP_PVTMON_9_HW_RST_THRESHOLDRs
#define TOP_PVTMON_9_HW_RST_THRESHOLDRs ("TOP_PVTMON_9_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_9_INTR_THRESHOLDRs
#define TOP_PVTMON_9_INTR_THRESHOLDRs ("TOP_PVTMON_9_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_9_RESULT_0Rs
#define TOP_PVTMON_9_RESULT_0Rs ("TOP_PVTMON_9_RESULT_0R")
#endif
#ifndef TOP_PVTMON_9_RESULT_1Rs
#define TOP_PVTMON_9_RESULT_1Rs ("TOP_PVTMON_9_RESULT_1R")
#endif
#ifndef TOP_PVTMON_CTRL_0Rs
#define TOP_PVTMON_CTRL_0Rs ("TOP_PVTMON_CTRL_0R")
#endif
#ifndef TOP_PVTMON_CTRL_1Rs
#define TOP_PVTMON_CTRL_1Rs ("TOP_PVTMON_CTRL_1R")
#endif
#ifndef TOP_PVTMON_HW_RST_STATUSRs
#define TOP_PVTMON_HW_RST_STATUSRs ("TOP_PVTMON_HW_RST_STATUSR")
#endif
#ifndef TOP_PVTMON_HW_RST_THRESHOLDRs
#define TOP_PVTMON_HW_RST_THRESHOLDRs ("TOP_PVTMON_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_INTR_MASK_0Rs
#define TOP_PVTMON_INTR_MASK_0Rs ("TOP_PVTMON_INTR_MASK_0R")
#endif
#ifndef TOP_PVTMON_INTR_STATUS_0Rs
#define TOP_PVTMON_INTR_STATUS_0Rs ("TOP_PVTMON_INTR_STATUS_0R")
#endif
#ifndef TOP_PVTMON_INTR_THRESHOLDRs
#define TOP_PVTMON_INTR_THRESHOLDRs ("TOP_PVTMON_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_RESULT_0Rs
#define TOP_PVTMON_RESULT_0Rs ("TOP_PVTMON_RESULT_0R")
#endif
#ifndef TOP_PVTMON_RESULT_1Rs
#define TOP_PVTMON_RESULT_1Rs ("TOP_PVTMON_RESULT_1R")
#endif
#ifndef TOP_RESCAL_0_CONTROLRs
#define TOP_RESCAL_0_CONTROLRs ("TOP_RESCAL_0_CONTROLR")
#endif
#ifndef TOP_RESCAL_0_STATUS_0Rs
#define TOP_RESCAL_0_STATUS_0Rs ("TOP_RESCAL_0_STATUS_0R")
#endif
#ifndef TOP_RESCAL_0_STATUS_1Rs
#define TOP_RESCAL_0_STATUS_1Rs ("TOP_RESCAL_0_STATUS_1R")
#endif
#ifndef TOP_RESCAL_1_CONTROLRs
#define TOP_RESCAL_1_CONTROLRs ("TOP_RESCAL_1_CONTROLR")
#endif
#ifndef TOP_RESCAL_1_STATUS_0Rs
#define TOP_RESCAL_1_STATUS_0Rs ("TOP_RESCAL_1_STATUS_0R")
#endif
#ifndef TOP_RESCAL_1_STATUS_1Rs
#define TOP_RESCAL_1_STATUS_1Rs ("TOP_RESCAL_1_STATUS_1R")
#endif
#ifndef TOP_RESCAL_2_CONTROLRs
#define TOP_RESCAL_2_CONTROLRs ("TOP_RESCAL_2_CONTROLR")
#endif
#ifndef TOP_RESCAL_2_STATUS_0Rs
#define TOP_RESCAL_2_STATUS_0Rs ("TOP_RESCAL_2_STATUS_0R")
#endif
#ifndef TOP_RESCAL_2_STATUS_1Rs
#define TOP_RESCAL_2_STATUS_1Rs ("TOP_RESCAL_2_STATUS_1R")
#endif
#ifndef TOP_RESCAL_3_CONTROLRs
#define TOP_RESCAL_3_CONTROLRs ("TOP_RESCAL_3_CONTROLR")
#endif
#ifndef TOP_RESCAL_3_STATUS_0Rs
#define TOP_RESCAL_3_STATUS_0Rs ("TOP_RESCAL_3_STATUS_0R")
#endif
#ifndef TOP_RESCAL_3_STATUS_1Rs
#define TOP_RESCAL_3_STATUS_1Rs ("TOP_RESCAL_3_STATUS_1R")
#endif
#ifndef TOP_RESCAL_4_CONTROLRs
#define TOP_RESCAL_4_CONTROLRs ("TOP_RESCAL_4_CONTROLR")
#endif
#ifndef TOP_RESCAL_4_STATUS_0Rs
#define TOP_RESCAL_4_STATUS_0Rs ("TOP_RESCAL_4_STATUS_0R")
#endif
#ifndef TOP_RESCAL_4_STATUS_1Rs
#define TOP_RESCAL_4_STATUS_1Rs ("TOP_RESCAL_4_STATUS_1R")
#endif
#ifndef TOP_RESCAL_CONTROLRs
#define TOP_RESCAL_CONTROLRs ("TOP_RESCAL_CONTROLR")
#endif
#ifndef TOP_RING_OSC_CTRLRs
#define TOP_RING_OSC_CTRLRs ("TOP_RING_OSC_CTRLR")
#endif
#ifndef TOP_SOFT_RESET_REGRs
#define TOP_SOFT_RESET_REGRs ("TOP_SOFT_RESET_REGR")
#endif
#ifndef TOP_SOFT_RESET_REG_2Rs
#define TOP_SOFT_RESET_REG_2Rs ("TOP_SOFT_RESET_REG_2R")
#endif
#ifndef TOP_SOFT_RESET_REG_3Rs
#define TOP_SOFT_RESET_REG_3Rs ("TOP_SOFT_RESET_REG_3R")
#endif
#ifndef TOP_SWITCH_FEATURE_ENABLERs
#define TOP_SWITCH_FEATURE_ENABLERs ("TOP_SWITCH_FEATURE_ENABLER")
#endif
#ifndef TOP_SYNCE_CTRLRs
#define TOP_SYNCE_CTRLRs ("TOP_SYNCE_CTRLR")
#endif
#ifndef TOP_TAP_CONTROLRs
#define TOP_TAP_CONTROLRs ("TOP_TAP_CONTROLR")
#endif
#ifndef TOP_TMON_CHANNELS_CTRL_0Rs
#define TOP_TMON_CHANNELS_CTRL_0Rs ("TOP_TMON_CHANNELS_CTRL_0R")
#endif
#ifndef TOP_TMON_CHANNELS_CTRL_1Rs
#define TOP_TMON_CHANNELS_CTRL_1Rs ("TOP_TMON_CHANNELS_CTRL_1R")
#endif
#ifndef TOP_TSC_DISABLE_STATUSRs
#define TOP_TSC_DISABLE_STATUSRs ("TOP_TSC_DISABLE_STATUSR")
#endif
#ifndef TOP_TSC_ENABLERs
#define TOP_TSC_ENABLERs ("TOP_TSC_ENABLER")
#endif
#ifndef TOP_TSC_ENABLE_1Rs
#define TOP_TSC_ENABLE_1Rs ("TOP_TSC_ENABLE_1R")
#endif
#ifndef TOP_TS_PLL_CTRL_0Rs
#define TOP_TS_PLL_CTRL_0Rs ("TOP_TS_PLL_CTRL_0R")
#endif
#ifndef TOP_TS_PLL_CTRL_1Rs
#define TOP_TS_PLL_CTRL_1Rs ("TOP_TS_PLL_CTRL_1R")
#endif
#ifndef TOP_TS_PLL_CTRL_2Rs
#define TOP_TS_PLL_CTRL_2Rs ("TOP_TS_PLL_CTRL_2R")
#endif
#ifndef TOP_TS_PLL_CTRL_3Rs
#define TOP_TS_PLL_CTRL_3Rs ("TOP_TS_PLL_CTRL_3R")
#endif
#ifndef TOP_TS_PLL_CTRL_4Rs
#define TOP_TS_PLL_CTRL_4Rs ("TOP_TS_PLL_CTRL_4R")
#endif
#ifndef TOP_TS_PLL_CTRL_5Rs
#define TOP_TS_PLL_CTRL_5Rs ("TOP_TS_PLL_CTRL_5R")
#endif
#ifndef TOP_TS_PLL_STATUSRs
#define TOP_TS_PLL_STATUSRs ("TOP_TS_PLL_STATUSR")
#endif
#ifndef TOP_UC_TAP_CONTROLRs
#define TOP_UC_TAP_CONTROLRs ("TOP_UC_TAP_CONTROLR")
#endif
#ifndef TOP_UC_TAP_READ_DATARs
#define TOP_UC_TAP_READ_DATARs ("TOP_UC_TAP_READ_DATAR")
#endif
#ifndef TOP_UC_TAP_WRITE_DATARs
#define TOP_UC_TAP_WRITE_DATARs ("TOP_UC_TAP_WRITE_DATAR")
#endif
#ifndef TOP_UPI_CTRL_0Rs
#define TOP_UPI_CTRL_0Rs ("TOP_UPI_CTRL_0R")
#endif
#ifndef TOP_UPI_CTRL_1Rs
#define TOP_UPI_CTRL_1Rs ("TOP_UPI_CTRL_1R")
#endif
#ifndef TOP_UPI_STATUS_0Rs
#define TOP_UPI_STATUS_0Rs ("TOP_UPI_STATUS_0R")
#endif
#ifndef TOP_UPI_STATUS_10Rs
#define TOP_UPI_STATUS_10Rs ("TOP_UPI_STATUS_10R")
#endif
#ifndef TOP_UPI_STATUS_11Rs
#define TOP_UPI_STATUS_11Rs ("TOP_UPI_STATUS_11R")
#endif
#ifndef TOP_UPI_STATUS_12Rs
#define TOP_UPI_STATUS_12Rs ("TOP_UPI_STATUS_12R")
#endif
#ifndef TOP_UPI_STATUS_13Rs
#define TOP_UPI_STATUS_13Rs ("TOP_UPI_STATUS_13R")
#endif
#ifndef TOP_UPI_STATUS_14Rs
#define TOP_UPI_STATUS_14Rs ("TOP_UPI_STATUS_14R")
#endif
#ifndef TOP_UPI_STATUS_15Rs
#define TOP_UPI_STATUS_15Rs ("TOP_UPI_STATUS_15R")
#endif
#ifndef TOP_UPI_STATUS_16Rs
#define TOP_UPI_STATUS_16Rs ("TOP_UPI_STATUS_16R")
#endif
#ifndef TOP_UPI_STATUS_17Rs
#define TOP_UPI_STATUS_17Rs ("TOP_UPI_STATUS_17R")
#endif
#ifndef TOP_UPI_STATUS_18Rs
#define TOP_UPI_STATUS_18Rs ("TOP_UPI_STATUS_18R")
#endif
#ifndef TOP_UPI_STATUS_19Rs
#define TOP_UPI_STATUS_19Rs ("TOP_UPI_STATUS_19R")
#endif
#ifndef TOP_UPI_STATUS_1Rs
#define TOP_UPI_STATUS_1Rs ("TOP_UPI_STATUS_1R")
#endif
#ifndef TOP_UPI_STATUS_20Rs
#define TOP_UPI_STATUS_20Rs ("TOP_UPI_STATUS_20R")
#endif
#ifndef TOP_UPI_STATUS_21Rs
#define TOP_UPI_STATUS_21Rs ("TOP_UPI_STATUS_21R")
#endif
#ifndef TOP_UPI_STATUS_22Rs
#define TOP_UPI_STATUS_22Rs ("TOP_UPI_STATUS_22R")
#endif
#ifndef TOP_UPI_STATUS_2Rs
#define TOP_UPI_STATUS_2Rs ("TOP_UPI_STATUS_2R")
#endif
#ifndef TOP_UPI_STATUS_3Rs
#define TOP_UPI_STATUS_3Rs ("TOP_UPI_STATUS_3R")
#endif
#ifndef TOP_UPI_STATUS_4Rs
#define TOP_UPI_STATUS_4Rs ("TOP_UPI_STATUS_4R")
#endif
#ifndef TOP_UPI_STATUS_5Rs
#define TOP_UPI_STATUS_5Rs ("TOP_UPI_STATUS_5R")
#endif
#ifndef TOP_UPI_STATUS_6Rs
#define TOP_UPI_STATUS_6Rs ("TOP_UPI_STATUS_6R")
#endif
#ifndef TOP_UPI_STATUS_7Rs
#define TOP_UPI_STATUS_7Rs ("TOP_UPI_STATUS_7R")
#endif
#ifndef TOP_UPI_STATUS_8Rs
#define TOP_UPI_STATUS_8Rs ("TOP_UPI_STATUS_8R")
#endif
#ifndef TOP_UPI_STATUS_9Rs
#define TOP_UPI_STATUS_9Rs ("TOP_UPI_STATUS_9R")
#endif
#ifndef TOSs
#define TOSs ("TOS")
#endif
#ifndef TOTAL_ERR_CNTs
#define TOTAL_ERR_CNTs ("TOTAL_ERR_CNT")
#endif
#ifndef TOTAL_MC_USAGE_CELLSs
#define TOTAL_MC_USAGE_CELLSs ("TOTAL_MC_USAGE_CELLS")
#endif
#ifndef TOTAL_USAGE_CELLSs
#define TOTAL_USAGE_CELLSs ("TOTAL_USAGE_CELLS")
#endif
#ifndef TPIDs
#define TPIDs ("TPID")
#endif
#ifndef TRACEs
#define TRACEs ("TRACE")
#endif
#ifndef TRACE_CNTs
#define TRACE_CNTs ("TRACE_CNT")
#endif
#ifndef TRACE_MIRROR_INSTANCE_ID_0s
#define TRACE_MIRROR_INSTANCE_ID_0s ("TRACE_MIRROR_INSTANCE_ID_0")
#endif
#ifndef TRACE_MIRROR_INSTANCE_ID_1s
#define TRACE_MIRROR_INSTANCE_ID_1s ("TRACE_MIRROR_INSTANCE_ID_1")
#endif
#ifndef TRACE_MIRROR_INSTANCE_ID_2s
#define TRACE_MIRROR_INSTANCE_ID_2s ("TRACE_MIRROR_INSTANCE_ID_2")
#endif
#ifndef TRACE_MIRROR_INSTANCE_ID_3s
#define TRACE_MIRROR_INSTANCE_ID_3s ("TRACE_MIRROR_INSTANCE_ID_3")
#endif
#ifndef TRACE_MIRROR_INSTANCE_ID_4s
#define TRACE_MIRROR_INSTANCE_ID_4s ("TRACE_MIRROR_INSTANCE_ID_4")
#endif
#ifndef TRACE_MIRROR_INSTANCE_ID_5s
#define TRACE_MIRROR_INSTANCE_ID_5s ("TRACE_MIRROR_INSTANCE_ID_5")
#endif
#ifndef TRACE_MIRROR_INSTANCE_ID_6s
#define TRACE_MIRROR_INSTANCE_ID_6s ("TRACE_MIRROR_INSTANCE_ID_6")
#endif
#ifndef TRACE_MIRROR_INSTANCE_ID_7s
#define TRACE_MIRROR_INSTANCE_ID_7s ("TRACE_MIRROR_INSTANCE_ID_7")
#endif
#ifndef TRACKING_MODEs
#define TRACKING_MODEs ("TRACKING_MODE")
#endif
#ifndef TRACKING_PARAMETERS_TYPEs
#define TRACKING_PARAMETERS_TYPEs ("TRACKING_PARAMETERS_TYPE")
#endif
#ifndef TRACKING_PARAMETERS_UDF_POLICY_IDs
#define TRACKING_PARAMETERS_UDF_POLICY_IDs ("TRACKING_PARAMETERS_UDF_POLICY_ID")
#endif
#ifndef TRAFFIC_CLASSs
#define TRAFFIC_CLASSs ("TRAFFIC_CLASS")
#endif
#ifndef TRANSFORM_ERROR_CNTs
#define TRANSFORM_ERROR_CNTs ("TRANSFORM_ERROR_CNT")
#endif
#ifndef TRANSMITs
#define TRANSMITs ("TRANSMIT")
#endif
#ifndef TRANSMIT_INTERVALs
#define TRANSMIT_INTERVALs ("TRANSMIT_INTERVAL")
#endif
#ifndef TRAVERSE_OPCODEs
#define TRAVERSE_OPCODEs ("TRAVERSE_OPCODE")
#endif
#ifndef TRIGGERs
#define TRIGGERs ("TRIGGER")
#endif
#ifndef TRIGGEREDs
#define TRIGGEREDs ("TRIGGERED")
#endif
#ifndef TRTCMs
#define TRTCMs ("TRTCM")
#endif
#ifndef TRUNCATEs
#define TRUNCATEs ("TRUNCATE")
#endif
#ifndef TRUNCATE_ACTIONs
#define TRUNCATE_ACTIONs ("TRUNCATE_ACTION")
#endif
#ifndef TRUNCATE_ADJUSTs
#define TRUNCATE_ADJUSTs ("TRUNCATE_ADJUST")
#endif
#ifndef TRUNCATE_CPU_COPYs
#define TRUNCATE_CPU_COPYs ("TRUNCATE_CPU_COPY")
#endif
#ifndef TRUNCATE_LENGTHs
#define TRUNCATE_LENGTHs ("TRUNCATE_LENGTH")
#endif
#ifndef TRUNCATE_ZONEs
#define TRUNCATE_ZONEs ("TRUNCATE_ZONE")
#endif
#ifndef TRUNKs
#define TRUNKs ("TRUNK")
#endif
#ifndef TRUNK_CONTROLs
#define TRUNK_CONTROLs ("TRUNK_CONTROL")
#endif
#ifndef TRUNK_FAILOVERs
#define TRUNK_FAILOVERs ("TRUNK_FAILOVER")
#endif
#ifndef TRUNK_HASH_OUTPUT_SELECTION_PROFILEs
#define TRUNK_HASH_OUTPUT_SELECTION_PROFILEs ("TRUNK_HASH_OUTPUT_SELECTION_PROFILE")
#endif
#ifndef TRUNK_HASH_OUTPUT_SELECTION_PROFILE_IDs
#define TRUNK_HASH_OUTPUT_SELECTION_PROFILE_IDs ("TRUNK_HASH_OUTPUT_SELECTION_PROFILE_ID")
#endif
#ifndef TRUNK_IDs
#define TRUNK_IDs ("TRUNK_ID")
#endif
#ifndef TRUNK_SYSTEMs
#define TRUNK_SYSTEMs ("TRUNK_SYSTEM")
#endif
#ifndef TRUNK_SYSTEM_FAILOVERs
#define TRUNK_SYSTEM_FAILOVERs ("TRUNK_SYSTEM_FAILOVER")
#endif
#ifndef TRUNK_SYSTEM_FAILOVER_PORTs
#define TRUNK_SYSTEM_FAILOVER_PORTs ("TRUNK_SYSTEM_FAILOVER_PORT")
#endif
#ifndef TRUNK_SYSTEM_IDs
#define TRUNK_SYSTEM_IDs ("TRUNK_SYSTEM_ID")
#endif
#ifndef TRUST_EGR_OBJ_TABLE_SEL_0s
#define TRUST_EGR_OBJ_TABLE_SEL_0s ("TRUST_EGR_OBJ_TABLE_SEL_0")
#endif
#ifndef TRUST_EGR_OBJ_TABLE_SEL_1s
#define TRUST_EGR_OBJ_TABLE_SEL_1s ("TRUST_EGR_OBJ_TABLE_SEL_1")
#endif
#ifndef TRUST_FWD_POLICYs
#define TRUST_FWD_POLICYs ("TRUST_FWD_POLICY")
#endif
#ifndef TRUST_INCOMING_VIDs
#define TRUST_INCOMING_VIDs ("TRUST_INCOMING_VID")
#endif
#ifndef TS_COMP_MODEs
#define TS_COMP_MODEs ("TS_COMP_MODE")
#endif
#ifndef TS_DELAY_REQs
#define TS_DELAY_REQs ("TS_DELAY_REQ")
#endif
#ifndef TS_PDELAY_REQs
#define TS_PDELAY_REQs ("TS_PDELAY_REQ")
#endif
#ifndef TS_PDELAY_RESPs
#define TS_PDELAY_RESPs ("TS_PDELAY_RESP")
#endif
#ifndef TS_PLL_CLK_SELs
#define TS_PLL_CLK_SELs ("TS_PLL_CLK_SEL")
#endif
#ifndef TS_SYNCs
#define TS_SYNCs ("TS_SYNC")
#endif
#ifndef TTLs
#define TTLs ("TTL")
#endif
#ifndef TTL_1s
#define TTL_1s ("TTL_1")
#endif
#ifndef TTL_1_MASKs
#define TTL_1_MASKs ("TTL_1_MASK")
#endif
#ifndef TTL_1_TO_CPUs
#define TTL_1_TO_CPUs ("TTL_1_TO_CPU")
#endif
#ifndef TTL_ERROR_TO_CPUs
#define TTL_ERROR_TO_CPUs ("TTL_ERROR_TO_CPU")
#endif
#ifndef TVCO_SOURCE_INDEXs
#define TVCO_SOURCE_INDEXs ("TVCO_SOURCE_INDEX")
#endif
#ifndef TXs
#define TXs ("TX")
#endif
#ifndef TXFIR_TAP_MODEs
#define TXFIR_TAP_MODEs ("TXFIR_TAP_MODE")
#endif
#ifndef TXFIR_TAP_MODE_AUTOs
#define TXFIR_TAP_MODE_AUTOs ("TXFIR_TAP_MODE_AUTO")
#endif
#ifndef TX_1023B_PKTs
#define TX_1023B_PKTs ("TX_1023B_PKT")
#endif
#ifndef TX_127B_PKTs
#define TX_127B_PKTs ("TX_127B_PKT")
#endif
#ifndef TX_1518B_PKTs
#define TX_1518B_PKTs ("TX_1518B_PKT")
#endif
#ifndef TX_16383B_PKTs
#define TX_16383B_PKTs ("TX_16383B_PKT")
#endif
#ifndef TX_2047B_PKTs
#define TX_2047B_PKTs ("TX_2047B_PKT")
#endif
#ifndef TX_255B_PKTs
#define TX_255B_PKTs ("TX_255B_PKT")
#endif
#ifndef TX_4095B_PKTs
#define TX_4095B_PKTs ("TX_4095B_PKT")
#endif
#ifndef TX_511B_PKTs
#define TX_511B_PKTs ("TX_511B_PKT")
#endif
#ifndef TX_64B_PKTs
#define TX_64B_PKTs ("TX_64B_PKT")
#endif
#ifndef TX_9216B_PKTs
#define TX_9216B_PKTs ("TX_9216B_PKT")
#endif
#ifndef TX_AMPs
#define TX_AMPs ("TX_AMP")
#endif
#ifndef TX_AMP_AUTOs
#define TX_AMP_AUTOs ("TX_AMP_AUTO")
#endif
#ifndef TX_AMP_SIGNs
#define TX_AMP_SIGNs ("TX_AMP_SIGN")
#endif
#ifndef TX_BC_PKTs
#define TX_BC_PKTs ("TX_BC_PKT")
#endif
#ifndef TX_BYTESs
#define TX_BYTESs ("TX_BYTES")
#endif
#ifndef TX_CTL_PKTs
#define TX_CTL_PKTs ("TX_CTL_PKT")
#endif
#ifndef TX_DCBs
#define TX_DCBs ("TX_DCB")
#endif
#ifndef TX_DOUBLE_VLAN_PKTs
#define TX_DOUBLE_VLAN_PKTs ("TX_DOUBLE_VLAN_PKT")
#endif
#ifndef TX_DRV_MODEs
#define TX_DRV_MODEs ("TX_DRV_MODE")
#endif
#ifndef TX_DRV_MODE_AUTOs
#define TX_DRV_MODE_AUTOs ("TX_DRV_MODE_AUTO")
#endif
#ifndef TX_DRV_MODE_SIGNs
#define TX_DRV_MODE_SIGNs ("TX_DRV_MODE_SIGN")
#endif
#ifndef TX_ENABLEs
#define TX_ENABLEs ("TX_ENABLE")
#endif
#ifndef TX_ENABLE_AUTOs
#define TX_ENABLE_AUTOs ("TX_ENABLE_AUTO")
#endif
#ifndef TX_ENABLE_OPERs
#define TX_ENABLE_OPERs ("TX_ENABLE_OPER")
#endif
#ifndef TX_ERR_PKTs
#define TX_ERR_PKTs ("TX_ERR_PKT")
#endif
#ifndef TX_EXCESS_COLLISION_PKTs
#define TX_EXCESS_COLLISION_PKTs ("TX_EXCESS_COLLISION_PKT")
#endif
#ifndef TX_FCS_ERR_PKTs
#define TX_FCS_ERR_PKTs ("TX_FCS_ERR_PKT")
#endif
#ifndef TX_FIFO_UNDER_RUN_PKTs
#define TX_FIFO_UNDER_RUN_PKTs ("TX_FIFO_UNDER_RUN_PKT")
#endif
#ifndef TX_FRAGMENT_PKTs
#define TX_FRAGMENT_PKTs ("TX_FRAGMENT_PKT")
#endif
#ifndef TX_HCFC_MSGs
#define TX_HCFC_MSGs ("TX_HCFC_MSG")
#endif
#ifndef TX_HOL_BLOCK_PKTs
#define TX_HOL_BLOCK_PKTs ("TX_HOL_BLOCK_PKT")
#endif
#ifndef TX_INTERVALs
#define TX_INTERVALs ("TX_INTERVAL")
#endif
#ifndef TX_JABBER_PKTs
#define TX_JABBER_PKTs ("TX_JABBER_PKT")
#endif
#ifndef TX_LANE_MAPs
#define TX_LANE_MAPs ("TX_LANE_MAP")
#endif
#ifndef TX_LANE_MAP_AUTOs
#define TX_LANE_MAP_AUTOs ("TX_LANE_MAP_AUTO")
#endif
#ifndef TX_LANE_MAP_OPERs
#define TX_LANE_MAP_OPERs ("TX_LANE_MAP_OPER")
#endif
#ifndef TX_LATE_COLLISION_PKTs
#define TX_LATE_COLLISION_PKTs ("TX_LATE_COLLISION_PKT")
#endif
#ifndef TX_LKUP_1588_MEM_MPP0Ms
#define TX_LKUP_1588_MEM_MPP0Ms ("TX_LKUP_1588_MEM_MPP0M")
#endif
#ifndef TX_LKUP_1588_MEM_MPP1Ms
#define TX_LKUP_1588_MEM_MPP1Ms ("TX_LKUP_1588_MEM_MPP1M")
#endif
#ifndef TX_LLFC_LOGICAL_MSGs
#define TX_LLFC_LOGICAL_MSGs ("TX_LLFC_LOGICAL_MSG")
#endif
#ifndef TX_LLFC_PHYSICAL_MSGs
#define TX_LLFC_PHYSICAL_MSGs ("TX_LLFC_PHYSICAL_MSG")
#endif
#ifndef TX_LO_PWR_IDLE_DURATIONs
#define TX_LO_PWR_IDLE_DURATIONs ("TX_LO_PWR_IDLE_DURATION")
#endif
#ifndef TX_LO_PWR_IDLE_EVENTs
#define TX_LO_PWR_IDLE_EVENTs ("TX_LO_PWR_IDLE_EVENT")
#endif
#ifndef TX_MAINs
#define TX_MAINs ("TX_MAIN")
#endif
#ifndef TX_MAIN_AUTOs
#define TX_MAIN_AUTOs ("TX_MAIN_AUTO")
#endif
#ifndef TX_MAIN_SIGNs
#define TX_MAIN_SIGNs ("TX_MAIN_SIGN")
#endif
#ifndef TX_MC_PKTs
#define TX_MC_PKTs ("TX_MC_PKT")
#endif
#ifndef TX_MODEs
#define TX_MODEs ("TX_MODE")
#endif
#ifndef TX_MULTI_COLLISION_PKTs
#define TX_MULTI_COLLISION_PKTs ("TX_MULTI_COLLISION_PKT")
#endif
#ifndef TX_MULTI_DEFERED_PKTs
#define TX_MULTI_DEFERED_PKTs ("TX_MULTI_DEFERED_PKT")
#endif
#ifndef TX_OK_PKTs
#define TX_OK_PKTs ("TX_OK_PKT")
#endif
#ifndef TX_ONs
#define TX_ONs ("TX_ON")
#endif
#ifndef TX_OVER_SIZE_PKTs
#define TX_OVER_SIZE_PKTs ("TX_OVER_SIZE_PKT")
#endif
#ifndef TX_PAUSE_CTL_PKTs
#define TX_PAUSE_CTL_PKTs ("TX_PAUSE_CTL_PKT")
#endif
#ifndef TX_PER_PRI_PAUSE_CTL_PKTs
#define TX_PER_PRI_PAUSE_CTL_PKTs ("TX_PER_PRI_PAUSE_CTL_PKT")
#endif
#ifndef TX_PFC_OFF_PKT_PRI0s
#define TX_PFC_OFF_PKT_PRI0s ("TX_PFC_OFF_PKT_PRI0")
#endif
#ifndef TX_PFC_OFF_PKT_PRI1s
#define TX_PFC_OFF_PKT_PRI1s ("TX_PFC_OFF_PKT_PRI1")
#endif
#ifndef TX_PFC_OFF_PKT_PRI2s
#define TX_PFC_OFF_PKT_PRI2s ("TX_PFC_OFF_PKT_PRI2")
#endif
#ifndef TX_PFC_OFF_PKT_PRI3s
#define TX_PFC_OFF_PKT_PRI3s ("TX_PFC_OFF_PKT_PRI3")
#endif
#ifndef TX_PFC_OFF_PKT_PRI4s
#define TX_PFC_OFF_PKT_PRI4s ("TX_PFC_OFF_PKT_PRI4")
#endif
#ifndef TX_PFC_OFF_PKT_PRI5s
#define TX_PFC_OFF_PKT_PRI5s ("TX_PFC_OFF_PKT_PRI5")
#endif
#ifndef TX_PFC_OFF_PKT_PRI6s
#define TX_PFC_OFF_PKT_PRI6s ("TX_PFC_OFF_PKT_PRI6")
#endif
#ifndef TX_PFC_OFF_PKT_PRI7s
#define TX_PFC_OFF_PKT_PRI7s ("TX_PFC_OFF_PKT_PRI7")
#endif
#ifndef TX_PFC_PKT_PRI0s
#define TX_PFC_PKT_PRI0s ("TX_PFC_PKT_PRI0")
#endif
#ifndef TX_PFC_PKT_PRI1s
#define TX_PFC_PKT_PRI1s ("TX_PFC_PKT_PRI1")
#endif
#ifndef TX_PFC_PKT_PRI2s
#define TX_PFC_PKT_PRI2s ("TX_PFC_PKT_PRI2")
#endif
#ifndef TX_PFC_PKT_PRI3s
#define TX_PFC_PKT_PRI3s ("TX_PFC_PKT_PRI3")
#endif
#ifndef TX_PFC_PKT_PRI4s
#define TX_PFC_PKT_PRI4s ("TX_PFC_PKT_PRI4")
#endif
#ifndef TX_PFC_PKT_PRI5s
#define TX_PFC_PKT_PRI5s ("TX_PFC_PKT_PRI5")
#endif
#ifndef TX_PFC_PKT_PRI6s
#define TX_PFC_PKT_PRI6s ("TX_PFC_PKT_PRI6")
#endif
#ifndef TX_PFC_PKT_PRI7s
#define TX_PFC_PKT_PRI7s ("TX_PFC_PKT_PRI7")
#endif
#ifndef TX_PI_FREQ_OVERRIDEs
#define TX_PI_FREQ_OVERRIDEs ("TX_PI_FREQ_OVERRIDE")
#endif
#ifndef TX_PI_FREQ_OVERRIDE_AUTOs
#define TX_PI_FREQ_OVERRIDE_AUTOs ("TX_PI_FREQ_OVERRIDE_AUTO")
#endif
#ifndef TX_PI_FREQ_OVERRIDE_SIGNs
#define TX_PI_FREQ_OVERRIDE_SIGNs ("TX_PI_FREQ_OVERRIDE_SIGN")
#endif
#ifndef TX_PKTs
#define TX_PKTs ("TX_PKT")
#endif
#ifndef TX_PKTSs
#define TX_PKTSs ("TX_PKTS")
#endif
#ifndef TX_PKT_CNTs
#define TX_PKT_CNTs ("TX_PKT_CNT")
#endif
#ifndef TX_PKT_FAILSs
#define TX_PKT_FAILSs ("TX_PKT_FAILS")
#endif
#ifndef TX_PKT_FAILURE_CNTs
#define TX_PKT_FAILURE_CNTs ("TX_PKT_FAILURE_CNT")
#endif
#ifndef TX_POLARITY_FLIPs
#define TX_POLARITY_FLIPs ("TX_POLARITY_FLIP")
#endif
#ifndef TX_POLARITY_FLIP_AUTOs
#define TX_POLARITY_FLIP_AUTOs ("TX_POLARITY_FLIP_AUTO")
#endif
#ifndef TX_POLARITY_FLIP_OPERs
#define TX_POLARITY_FLIP_OPERs ("TX_POLARITY_FLIP_OPER")
#endif
#ifndef TX_POSTs
#define TX_POSTs ("TX_POST")
#endif
#ifndef TX_POST2s
#define TX_POST2s ("TX_POST2")
#endif
#ifndef TX_POST2_AUTOs
#define TX_POST2_AUTOs ("TX_POST2_AUTO")
#endif
#ifndef TX_POST2_SIGNs
#define TX_POST2_SIGNs ("TX_POST2_SIGN")
#endif
#ifndef TX_POST3s
#define TX_POST3s ("TX_POST3")
#endif
#ifndef TX_POST3_AUTOs
#define TX_POST3_AUTOs ("TX_POST3_AUTO")
#endif
#ifndef TX_POST3_SIGNs
#define TX_POST3_SIGNs ("TX_POST3_SIGN")
#endif
#ifndef TX_POST_AUTOs
#define TX_POST_AUTOs ("TX_POST_AUTO")
#endif
#ifndef TX_POST_SIGNs
#define TX_POST_SIGNs ("TX_POST_SIGN")
#endif
#ifndef TX_PREs
#define TX_PREs ("TX_PRE")
#endif
#ifndef TX_PRE2s
#define TX_PRE2s ("TX_PRE2")
#endif
#ifndef TX_PRE2_AUTOs
#define TX_PRE2_AUTOs ("TX_PRE2_AUTO")
#endif
#ifndef TX_PRE2_SIGNs
#define TX_PRE2_SIGNs ("TX_PRE2_SIGN")
#endif
#ifndef TX_PRE_AUTOs
#define TX_PRE_AUTOs ("TX_PRE_AUTO")
#endif
#ifndef TX_PRE_SIGNs
#define TX_PRE_SIGNs ("TX_PRE_SIGN")
#endif
#ifndef TX_RECORD_CNTs
#define TX_RECORD_CNTs ("TX_RECORD_CNT")
#endif
#ifndef TX_RPARAs
#define TX_RPARAs ("TX_RPARA")
#endif
#ifndef TX_RPARA_AUTOs
#define TX_RPARA_AUTOs ("TX_RPARA_AUTO")
#endif
#ifndef TX_RPARA_SIGNs
#define TX_RPARA_SIGNs ("TX_RPARA_SIGN")
#endif
#ifndef TX_RUNT_PKTs
#define TX_RUNT_PKTs ("TX_RUNT_PKT")
#endif
#ifndef TX_RX_OFFs
#define TX_RX_OFFs ("TX_RX_OFF")
#endif
#ifndef TX_RX_ONs
#define TX_RX_ONs ("TX_RX_ON")
#endif
#ifndef TX_SIG_MODEs
#define TX_SIG_MODEs ("TX_SIG_MODE")
#endif
#ifndef TX_SIG_MODE_AUTOs
#define TX_SIG_MODE_AUTOs ("TX_SIG_MODE_AUTO")
#endif
#ifndef TX_SINGLE_COLLISION_PKTs
#define TX_SINGLE_COLLISION_PKTs ("TX_SINGLE_COLLISION_PKT")
#endif
#ifndef TX_SINGLE_DEFERED_PKTs
#define TX_SINGLE_DEFERED_PKTs ("TX_SINGLE_DEFERED_PKT")
#endif
#ifndef TX_SQUELCHs
#define TX_SQUELCHs ("TX_SQUELCH")
#endif
#ifndef TX_SQUELCH_AUTOs
#define TX_SQUELCH_AUTOs ("TX_SQUELCH_AUTO")
#endif
#ifndef TX_TIMESTAMPs
#define TX_TIMESTAMPs ("TX_TIMESTAMP")
#endif
#ifndef TX_TOTAL_COLLISIONs
#define TX_TOTAL_COLLISIONs ("TX_TOTAL_COLLISION")
#endif
#ifndef TX_TWOSTEP_1588_TSMs
#define TX_TWOSTEP_1588_TSMs ("TX_TWOSTEP_1588_TSM")
#endif
#ifndef TX_UC_PKTs
#define TX_UC_PKTs ("TX_UC_PKT")
#endif
#ifndef TX_VLAN_PKTs
#define TX_VLAN_PKTs ("TX_VLAN_PKT")
#endif
#ifndef TX_VLAN_TAG_PKTs
#define TX_VLAN_TAG_PKTs ("TX_VLAN_TAG_PKT")
#endif
#ifndef TYPEs
#define TYPEs ("TYPE")
#endif
#ifndef U0_LED_ACCU_CTRLRs
#define U0_LED_ACCU_CTRLRs ("U0_LED_ACCU_CTRLR")
#endif
#ifndef U0_LED_ACCU_STATUSRs
#define U0_LED_ACCU_STATUSRs ("U0_LED_ACCU_STATUSR")
#endif
#ifndef U0_LED_CLK_DIV_CTRLRs
#define U0_LED_CLK_DIV_CTRLRs ("U0_LED_CLK_DIV_CTRLR")
#endif
#ifndef U0_LED_INTR_ENABLERs
#define U0_LED_INTR_ENABLERs ("U0_LED_INTR_ENABLER")
#endif
#ifndef U0_LED_REFRESH_CTRLRs
#define U0_LED_REFRESH_CTRLRs ("U0_LED_REFRESH_CTRLR")
#endif
#ifndef U0_LED_SEND_CTRLRs
#define U0_LED_SEND_CTRLRs ("U0_LED_SEND_CTRLR")
#endif
#ifndef U0_LED_SEND_CTRL_0Rs
#define U0_LED_SEND_CTRL_0Rs ("U0_LED_SEND_CTRL_0R")
#endif
#ifndef U0_LED_SEND_CTRL_1Rs
#define U0_LED_SEND_CTRL_1Rs ("U0_LED_SEND_CTRL_1R")
#endif
#ifndef U0_LED_SEND_CTRL_2Rs
#define U0_LED_SEND_CTRL_2Rs ("U0_LED_SEND_CTRL_2R")
#endif
#ifndef U0_LED_SEND_CTRL_3Rs
#define U0_LED_SEND_CTRL_3Rs ("U0_LED_SEND_CTRL_3R")
#endif
#ifndef U0_LED_SEND_CTRL_4Rs
#define U0_LED_SEND_CTRL_4Rs ("U0_LED_SEND_CTRL_4R")
#endif
#ifndef U0_LED_SEND_STATUSRs
#define U0_LED_SEND_STATUSRs ("U0_LED_SEND_STATUSR")
#endif
#ifndef U0_LED_SRAM_CTRLRs
#define U0_LED_SRAM_CTRLRs ("U0_LED_SRAM_CTRLR")
#endif
#ifndef U0_LED_SRAM_ECC_CTRLRs
#define U0_LED_SRAM_ECC_CTRLRs ("U0_LED_SRAM_ECC_CTRLR")
#endif
#ifndef U0_LED_SRAM_ECC_STATUSRs
#define U0_LED_SRAM_ECC_STATUSRs ("U0_LED_SRAM_ECC_STATUSR")
#endif
#ifndef U0_LED_SW_CNFG_LINKRs
#define U0_LED_SW_CNFG_LINKRs ("U0_LED_SW_CNFG_LINKR")
#endif
#ifndef U0_LED_SW_CNFG_LINK_1023_992Rs
#define U0_LED_SW_CNFG_LINK_1023_992Rs ("U0_LED_SW_CNFG_LINK_1023_992R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_127_96Rs
#define U0_LED_SW_CNFG_LINK_127_96Rs ("U0_LED_SW_CNFG_LINK_127_96R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_159_128Rs
#define U0_LED_SW_CNFG_LINK_159_128Rs ("U0_LED_SW_CNFG_LINK_159_128R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_191_160Rs
#define U0_LED_SW_CNFG_LINK_191_160Rs ("U0_LED_SW_CNFG_LINK_191_160R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_223_192Rs
#define U0_LED_SW_CNFG_LINK_223_192Rs ("U0_LED_SW_CNFG_LINK_223_192R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_255_224Rs
#define U0_LED_SW_CNFG_LINK_255_224Rs ("U0_LED_SW_CNFG_LINK_255_224R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_287_256Rs
#define U0_LED_SW_CNFG_LINK_287_256Rs ("U0_LED_SW_CNFG_LINK_287_256R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_319_288Rs
#define U0_LED_SW_CNFG_LINK_319_288Rs ("U0_LED_SW_CNFG_LINK_319_288R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_31_0Rs
#define U0_LED_SW_CNFG_LINK_31_0Rs ("U0_LED_SW_CNFG_LINK_31_0R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_351_320Rs
#define U0_LED_SW_CNFG_LINK_351_320Rs ("U0_LED_SW_CNFG_LINK_351_320R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_383_352Rs
#define U0_LED_SW_CNFG_LINK_383_352Rs ("U0_LED_SW_CNFG_LINK_383_352R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_415_384Rs
#define U0_LED_SW_CNFG_LINK_415_384Rs ("U0_LED_SW_CNFG_LINK_415_384R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_447_416Rs
#define U0_LED_SW_CNFG_LINK_447_416Rs ("U0_LED_SW_CNFG_LINK_447_416R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_479_448Rs
#define U0_LED_SW_CNFG_LINK_479_448Rs ("U0_LED_SW_CNFG_LINK_479_448R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_511_480Rs
#define U0_LED_SW_CNFG_LINK_511_480Rs ("U0_LED_SW_CNFG_LINK_511_480R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_543_512Rs
#define U0_LED_SW_CNFG_LINK_543_512Rs ("U0_LED_SW_CNFG_LINK_543_512R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_575_544Rs
#define U0_LED_SW_CNFG_LINK_575_544Rs ("U0_LED_SW_CNFG_LINK_575_544R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_607_576Rs
#define U0_LED_SW_CNFG_LINK_607_576Rs ("U0_LED_SW_CNFG_LINK_607_576R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_639_608Rs
#define U0_LED_SW_CNFG_LINK_639_608Rs ("U0_LED_SW_CNFG_LINK_639_608R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_63_32Rs
#define U0_LED_SW_CNFG_LINK_63_32Rs ("U0_LED_SW_CNFG_LINK_63_32R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_671_640Rs
#define U0_LED_SW_CNFG_LINK_671_640Rs ("U0_LED_SW_CNFG_LINK_671_640R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_703_672Rs
#define U0_LED_SW_CNFG_LINK_703_672Rs ("U0_LED_SW_CNFG_LINK_703_672R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_735_704Rs
#define U0_LED_SW_CNFG_LINK_735_704Rs ("U0_LED_SW_CNFG_LINK_735_704R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_767_736Rs
#define U0_LED_SW_CNFG_LINK_767_736Rs ("U0_LED_SW_CNFG_LINK_767_736R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_799_768Rs
#define U0_LED_SW_CNFG_LINK_799_768Rs ("U0_LED_SW_CNFG_LINK_799_768R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_831_800Rs
#define U0_LED_SW_CNFG_LINK_831_800Rs ("U0_LED_SW_CNFG_LINK_831_800R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_863_832Rs
#define U0_LED_SW_CNFG_LINK_863_832Rs ("U0_LED_SW_CNFG_LINK_863_832R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_895_864Rs
#define U0_LED_SW_CNFG_LINK_895_864Rs ("U0_LED_SW_CNFG_LINK_895_864R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_927_896Rs
#define U0_LED_SW_CNFG_LINK_927_896Rs ("U0_LED_SW_CNFG_LINK_927_896R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_959_928Rs
#define U0_LED_SW_CNFG_LINK_959_928Rs ("U0_LED_SW_CNFG_LINK_959_928R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_95_64Rs
#define U0_LED_SW_CNFG_LINK_95_64Rs ("U0_LED_SW_CNFG_LINK_95_64R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_991_960Rs
#define U0_LED_SW_CNFG_LINK_991_960Rs ("U0_LED_SW_CNFG_LINK_991_960R")
#endif
#ifndef U0_M0SSQ_1KB_FLOP_BASED_SRAMRs
#define U0_M0SSQ_1KB_FLOP_BASED_SRAMRs ("U0_M0SSQ_1KB_FLOP_BASED_SRAMR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBR")
#endif
#ifndef U0_M0SSQ_CTRLRs
#define U0_M0SSQ_CTRLRs ("U0_M0SSQ_CTRLR")
#endif
#ifndef U0_M0SSQ_DBGRs
#define U0_M0SSQ_DBGRs ("U0_M0SSQ_DBGR")
#endif
#ifndef U0_M0SSQ_DBG_CTRLRs
#define U0_M0SSQ_DBG_CTRLRs ("U0_M0SSQ_DBG_CTRLR")
#endif
#ifndef U0_M0SSQ_FAS_CTRLRs
#define U0_M0SSQ_FAS_CTRLRs ("U0_M0SSQ_FAS_CTRLR")
#endif
#ifndef U0_M0SSQ_FAS_GENERICRs
#define U0_M0SSQ_FAS_GENERICRs ("U0_M0SSQ_FAS_GENERICR")
#endif
#ifndef U0_M0SSQ_FAS_STATUSRs
#define U0_M0SSQ_FAS_STATUSRs ("U0_M0SSQ_FAS_STATUSR")
#endif
#ifndef U0_M0SSQ_SRAMRs
#define U0_M0SSQ_SRAMRs ("U0_M0SSQ_SRAMR")
#endif
#ifndef U0_M0SS_CONTROLRs
#define U0_M0SS_CONTROLRs ("U0_M0SS_CONTROLR")
#endif
#ifndef U0_M0SS_DEBUG_CONTROLRs
#define U0_M0SS_DEBUG_CONTROLRs ("U0_M0SS_DEBUG_CONTROLR")
#endif
#ifndef U0_M0SS_ECC_CTRLRs
#define U0_M0SS_ECC_CTRLRs ("U0_M0SS_ECC_CTRLR")
#endif
#ifndef U0_M0SS_ECC_STATUSRs
#define U0_M0SS_ECC_STATUSRs ("U0_M0SS_ECC_STATUSR")
#endif
#ifndef U0_M0SS_ECORs
#define U0_M0SS_ECORs ("U0_M0SS_ECOR")
#endif
#ifndef U0_M0SS_INTR_127_96Rs
#define U0_M0SS_INTR_127_96Rs ("U0_M0SS_INTR_127_96R")
#endif
#ifndef U0_M0SS_INTR_159_128Rs
#define U0_M0SS_INTR_159_128Rs ("U0_M0SS_INTR_159_128R")
#endif
#ifndef U0_M0SS_INTR_191_160Rs
#define U0_M0SS_INTR_191_160Rs ("U0_M0SS_INTR_191_160R")
#endif
#ifndef U0_M0SS_INTR_223_192Rs
#define U0_M0SS_INTR_223_192Rs ("U0_M0SS_INTR_223_192R")
#endif
#ifndef U0_M0SS_INTR_255_224Rs
#define U0_M0SS_INTR_255_224Rs ("U0_M0SS_INTR_255_224R")
#endif
#ifndef U0_M0SS_INTR_31_0Rs
#define U0_M0SS_INTR_31_0Rs ("U0_M0SS_INTR_31_0R")
#endif
#ifndef U0_M0SS_INTR_63_32Rs
#define U0_M0SS_INTR_63_32Rs ("U0_M0SS_INTR_63_32R")
#endif
#ifndef U0_M0SS_INTR_95_64Rs
#define U0_M0SS_INTR_95_64Rs ("U0_M0SS_INTR_95_64R")
#endif
#ifndef U0_M0SS_INTR_CONTROLRs
#define U0_M0SS_INTR_CONTROLRs ("U0_M0SS_INTR_CONTROLR")
#endif
#ifndef U0_M0SS_INTR_ENABLERs
#define U0_M0SS_INTR_ENABLERs ("U0_M0SS_INTR_ENABLER")
#endif
#ifndef U0_M0SS_INTR_MASK_127_96Rs
#define U0_M0SS_INTR_MASK_127_96Rs ("U0_M0SS_INTR_MASK_127_96R")
#endif
#ifndef U0_M0SS_INTR_MASK_159_128Rs
#define U0_M0SS_INTR_MASK_159_128Rs ("U0_M0SS_INTR_MASK_159_128R")
#endif
#ifndef U0_M0SS_INTR_MASK_191_160Rs
#define U0_M0SS_INTR_MASK_191_160Rs ("U0_M0SS_INTR_MASK_191_160R")
#endif
#ifndef U0_M0SS_INTR_MASK_223_192Rs
#define U0_M0SS_INTR_MASK_223_192Rs ("U0_M0SS_INTR_MASK_223_192R")
#endif
#ifndef U0_M0SS_INTR_MASK_255_224Rs
#define U0_M0SS_INTR_MASK_255_224Rs ("U0_M0SS_INTR_MASK_255_224R")
#endif
#ifndef U0_M0SS_INTR_MASK_31_0Rs
#define U0_M0SS_INTR_MASK_31_0Rs ("U0_M0SS_INTR_MASK_31_0R")
#endif
#ifndef U0_M0SS_INTR_MASK_63_32Rs
#define U0_M0SS_INTR_MASK_63_32Rs ("U0_M0SS_INTR_MASK_63_32R")
#endif
#ifndef U0_M0SS_INTR_MASK_95_64Rs
#define U0_M0SS_INTR_MASK_95_64Rs ("U0_M0SS_INTR_MASK_95_64R")
#endif
#ifndef U0_M0SS_RAW_INTR_127_96Rs
#define U0_M0SS_RAW_INTR_127_96Rs ("U0_M0SS_RAW_INTR_127_96R")
#endif
#ifndef U0_M0SS_RAW_INTR_159_128Rs
#define U0_M0SS_RAW_INTR_159_128Rs ("U0_M0SS_RAW_INTR_159_128R")
#endif
#ifndef U0_M0SS_RAW_INTR_191_160Rs
#define U0_M0SS_RAW_INTR_191_160Rs ("U0_M0SS_RAW_INTR_191_160R")
#endif
#ifndef U0_M0SS_RAW_INTR_223_192Rs
#define U0_M0SS_RAW_INTR_223_192Rs ("U0_M0SS_RAW_INTR_223_192R")
#endif
#ifndef U0_M0SS_RAW_INTR_255_224Rs
#define U0_M0SS_RAW_INTR_255_224Rs ("U0_M0SS_RAW_INTR_255_224R")
#endif
#ifndef U0_M0SS_RAW_INTR_31_0Rs
#define U0_M0SS_RAW_INTR_31_0Rs ("U0_M0SS_RAW_INTR_31_0R")
#endif
#ifndef U0_M0SS_RAW_INTR_63_32Rs
#define U0_M0SS_RAW_INTR_63_32Rs ("U0_M0SS_RAW_INTR_63_32R")
#endif
#ifndef U0_M0SS_RAW_INTR_95_64Rs
#define U0_M0SS_RAW_INTR_95_64Rs ("U0_M0SS_RAW_INTR_95_64R")
#endif
#ifndef U0_M0SS_STATUSRs
#define U0_M0SS_STATUSRs ("U0_M0SS_STATUSR")
#endif
#ifndef U0_M0SS_TCM_CTRLRs
#define U0_M0SS_TCM_CTRLRs ("U0_M0SS_TCM_CTRLR")
#endif
#ifndef U0_SW_PROG_INTR_CLRRs
#define U0_SW_PROG_INTR_CLRRs ("U0_SW_PROG_INTR_CLRR")
#endif
#ifndef U0_SW_PROG_INTR_ENABLERs
#define U0_SW_PROG_INTR_ENABLERs ("U0_SW_PROG_INTR_ENABLER")
#endif
#ifndef U0_SW_PROG_INTR_RAW_STATUSRs
#define U0_SW_PROG_INTR_RAW_STATUSRs ("U0_SW_PROG_INTR_RAW_STATUSR")
#endif
#ifndef U0_SW_PROG_INTR_SETRs
#define U0_SW_PROG_INTR_SETRs ("U0_SW_PROG_INTR_SETR")
#endif
#ifndef U0_SW_PROG_INTR_STATUSRs
#define U0_SW_PROG_INTR_STATUSRs ("U0_SW_PROG_INTR_STATUSR")
#endif
#ifndef U1_M0SS_CONTROLRs
#define U1_M0SS_CONTROLRs ("U1_M0SS_CONTROLR")
#endif
#ifndef U1_M0SS_DEBUG_CONTROLRs
#define U1_M0SS_DEBUG_CONTROLRs ("U1_M0SS_DEBUG_CONTROLR")
#endif
#ifndef U1_M0SS_ECC_CTRLRs
#define U1_M0SS_ECC_CTRLRs ("U1_M0SS_ECC_CTRLR")
#endif
#ifndef U1_M0SS_ECC_STATUSRs
#define U1_M0SS_ECC_STATUSRs ("U1_M0SS_ECC_STATUSR")
#endif
#ifndef U1_M0SS_ECORs
#define U1_M0SS_ECORs ("U1_M0SS_ECOR")
#endif
#ifndef U1_M0SS_INTR_127_96Rs
#define U1_M0SS_INTR_127_96Rs ("U1_M0SS_INTR_127_96R")
#endif
#ifndef U1_M0SS_INTR_159_128Rs
#define U1_M0SS_INTR_159_128Rs ("U1_M0SS_INTR_159_128R")
#endif
#ifndef U1_M0SS_INTR_191_160Rs
#define U1_M0SS_INTR_191_160Rs ("U1_M0SS_INTR_191_160R")
#endif
#ifndef U1_M0SS_INTR_223_192Rs
#define U1_M0SS_INTR_223_192Rs ("U1_M0SS_INTR_223_192R")
#endif
#ifndef U1_M0SS_INTR_255_224Rs
#define U1_M0SS_INTR_255_224Rs ("U1_M0SS_INTR_255_224R")
#endif
#ifndef U1_M0SS_INTR_31_0Rs
#define U1_M0SS_INTR_31_0Rs ("U1_M0SS_INTR_31_0R")
#endif
#ifndef U1_M0SS_INTR_63_32Rs
#define U1_M0SS_INTR_63_32Rs ("U1_M0SS_INTR_63_32R")
#endif
#ifndef U1_M0SS_INTR_95_64Rs
#define U1_M0SS_INTR_95_64Rs ("U1_M0SS_INTR_95_64R")
#endif
#ifndef U1_M0SS_INTR_CONTROLRs
#define U1_M0SS_INTR_CONTROLRs ("U1_M0SS_INTR_CONTROLR")
#endif
#ifndef U1_M0SS_INTR_ENABLERs
#define U1_M0SS_INTR_ENABLERs ("U1_M0SS_INTR_ENABLER")
#endif
#ifndef U1_M0SS_INTR_MASK_127_96Rs
#define U1_M0SS_INTR_MASK_127_96Rs ("U1_M0SS_INTR_MASK_127_96R")
#endif
#ifndef U1_M0SS_INTR_MASK_159_128Rs
#define U1_M0SS_INTR_MASK_159_128Rs ("U1_M0SS_INTR_MASK_159_128R")
#endif
#ifndef U1_M0SS_INTR_MASK_191_160Rs
#define U1_M0SS_INTR_MASK_191_160Rs ("U1_M0SS_INTR_MASK_191_160R")
#endif
#ifndef U1_M0SS_INTR_MASK_223_192Rs
#define U1_M0SS_INTR_MASK_223_192Rs ("U1_M0SS_INTR_MASK_223_192R")
#endif
#ifndef U1_M0SS_INTR_MASK_255_224Rs
#define U1_M0SS_INTR_MASK_255_224Rs ("U1_M0SS_INTR_MASK_255_224R")
#endif
#ifndef U1_M0SS_INTR_MASK_31_0Rs
#define U1_M0SS_INTR_MASK_31_0Rs ("U1_M0SS_INTR_MASK_31_0R")
#endif
#ifndef U1_M0SS_INTR_MASK_63_32Rs
#define U1_M0SS_INTR_MASK_63_32Rs ("U1_M0SS_INTR_MASK_63_32R")
#endif
#ifndef U1_M0SS_INTR_MASK_95_64Rs
#define U1_M0SS_INTR_MASK_95_64Rs ("U1_M0SS_INTR_MASK_95_64R")
#endif
#ifndef U1_M0SS_RAW_INTR_127_96Rs
#define U1_M0SS_RAW_INTR_127_96Rs ("U1_M0SS_RAW_INTR_127_96R")
#endif
#ifndef U1_M0SS_RAW_INTR_159_128Rs
#define U1_M0SS_RAW_INTR_159_128Rs ("U1_M0SS_RAW_INTR_159_128R")
#endif
#ifndef U1_M0SS_RAW_INTR_191_160Rs
#define U1_M0SS_RAW_INTR_191_160Rs ("U1_M0SS_RAW_INTR_191_160R")
#endif
#ifndef U1_M0SS_RAW_INTR_223_192Rs
#define U1_M0SS_RAW_INTR_223_192Rs ("U1_M0SS_RAW_INTR_223_192R")
#endif
#ifndef U1_M0SS_RAW_INTR_255_224Rs
#define U1_M0SS_RAW_INTR_255_224Rs ("U1_M0SS_RAW_INTR_255_224R")
#endif
#ifndef U1_M0SS_RAW_INTR_31_0Rs
#define U1_M0SS_RAW_INTR_31_0Rs ("U1_M0SS_RAW_INTR_31_0R")
#endif
#ifndef U1_M0SS_RAW_INTR_63_32Rs
#define U1_M0SS_RAW_INTR_63_32Rs ("U1_M0SS_RAW_INTR_63_32R")
#endif
#ifndef U1_M0SS_RAW_INTR_95_64Rs
#define U1_M0SS_RAW_INTR_95_64Rs ("U1_M0SS_RAW_INTR_95_64R")
#endif
#ifndef U1_M0SS_STATUSRs
#define U1_M0SS_STATUSRs ("U1_M0SS_STATUSR")
#endif
#ifndef U1_M0SS_TCM_CTRLRs
#define U1_M0SS_TCM_CTRLRs ("U1_M0SS_TCM_CTRLR")
#endif
#ifndef U1_SW_PROG_INTR_CLRRs
#define U1_SW_PROG_INTR_CLRRs ("U1_SW_PROG_INTR_CLRR")
#endif
#ifndef U1_SW_PROG_INTR_ENABLERs
#define U1_SW_PROG_INTR_ENABLERs ("U1_SW_PROG_INTR_ENABLER")
#endif
#ifndef U1_SW_PROG_INTR_RAW_STATUSRs
#define U1_SW_PROG_INTR_RAW_STATUSRs ("U1_SW_PROG_INTR_RAW_STATUSR")
#endif
#ifndef U1_SW_PROG_INTR_SETRs
#define U1_SW_PROG_INTR_SETRs ("U1_SW_PROG_INTR_SETR")
#endif
#ifndef U1_SW_PROG_INTR_STATUSRs
#define U1_SW_PROG_INTR_STATUSRs ("U1_SW_PROG_INTR_STATUSR")
#endif
#ifndef U2_M0SS_CONTROLRs
#define U2_M0SS_CONTROLRs ("U2_M0SS_CONTROLR")
#endif
#ifndef U2_M0SS_DEBUG_CONTROLRs
#define U2_M0SS_DEBUG_CONTROLRs ("U2_M0SS_DEBUG_CONTROLR")
#endif
#ifndef U2_M0SS_ECC_CTRLRs
#define U2_M0SS_ECC_CTRLRs ("U2_M0SS_ECC_CTRLR")
#endif
#ifndef U2_M0SS_ECC_STATUSRs
#define U2_M0SS_ECC_STATUSRs ("U2_M0SS_ECC_STATUSR")
#endif
#ifndef U2_M0SS_ECORs
#define U2_M0SS_ECORs ("U2_M0SS_ECOR")
#endif
#ifndef U2_M0SS_INTR_127_96Rs
#define U2_M0SS_INTR_127_96Rs ("U2_M0SS_INTR_127_96R")
#endif
#ifndef U2_M0SS_INTR_159_128Rs
#define U2_M0SS_INTR_159_128Rs ("U2_M0SS_INTR_159_128R")
#endif
#ifndef U2_M0SS_INTR_191_160Rs
#define U2_M0SS_INTR_191_160Rs ("U2_M0SS_INTR_191_160R")
#endif
#ifndef U2_M0SS_INTR_223_192Rs
#define U2_M0SS_INTR_223_192Rs ("U2_M0SS_INTR_223_192R")
#endif
#ifndef U2_M0SS_INTR_255_224Rs
#define U2_M0SS_INTR_255_224Rs ("U2_M0SS_INTR_255_224R")
#endif
#ifndef U2_M0SS_INTR_31_0Rs
#define U2_M0SS_INTR_31_0Rs ("U2_M0SS_INTR_31_0R")
#endif
#ifndef U2_M0SS_INTR_63_32Rs
#define U2_M0SS_INTR_63_32Rs ("U2_M0SS_INTR_63_32R")
#endif
#ifndef U2_M0SS_INTR_95_64Rs
#define U2_M0SS_INTR_95_64Rs ("U2_M0SS_INTR_95_64R")
#endif
#ifndef U2_M0SS_INTR_CONTROLRs
#define U2_M0SS_INTR_CONTROLRs ("U2_M0SS_INTR_CONTROLR")
#endif
#ifndef U2_M0SS_INTR_ENABLERs
#define U2_M0SS_INTR_ENABLERs ("U2_M0SS_INTR_ENABLER")
#endif
#ifndef U2_M0SS_INTR_MASK_127_96Rs
#define U2_M0SS_INTR_MASK_127_96Rs ("U2_M0SS_INTR_MASK_127_96R")
#endif
#ifndef U2_M0SS_INTR_MASK_159_128Rs
#define U2_M0SS_INTR_MASK_159_128Rs ("U2_M0SS_INTR_MASK_159_128R")
#endif
#ifndef U2_M0SS_INTR_MASK_191_160Rs
#define U2_M0SS_INTR_MASK_191_160Rs ("U2_M0SS_INTR_MASK_191_160R")
#endif
#ifndef U2_M0SS_INTR_MASK_223_192Rs
#define U2_M0SS_INTR_MASK_223_192Rs ("U2_M0SS_INTR_MASK_223_192R")
#endif
#ifndef U2_M0SS_INTR_MASK_255_224Rs
#define U2_M0SS_INTR_MASK_255_224Rs ("U2_M0SS_INTR_MASK_255_224R")
#endif
#ifndef U2_M0SS_INTR_MASK_31_0Rs
#define U2_M0SS_INTR_MASK_31_0Rs ("U2_M0SS_INTR_MASK_31_0R")
#endif
#ifndef U2_M0SS_INTR_MASK_63_32Rs
#define U2_M0SS_INTR_MASK_63_32Rs ("U2_M0SS_INTR_MASK_63_32R")
#endif
#ifndef U2_M0SS_INTR_MASK_95_64Rs
#define U2_M0SS_INTR_MASK_95_64Rs ("U2_M0SS_INTR_MASK_95_64R")
#endif
#ifndef U2_M0SS_RAW_INTR_127_96Rs
#define U2_M0SS_RAW_INTR_127_96Rs ("U2_M0SS_RAW_INTR_127_96R")
#endif
#ifndef U2_M0SS_RAW_INTR_159_128Rs
#define U2_M0SS_RAW_INTR_159_128Rs ("U2_M0SS_RAW_INTR_159_128R")
#endif
#ifndef U2_M0SS_RAW_INTR_191_160Rs
#define U2_M0SS_RAW_INTR_191_160Rs ("U2_M0SS_RAW_INTR_191_160R")
#endif
#ifndef U2_M0SS_RAW_INTR_223_192Rs
#define U2_M0SS_RAW_INTR_223_192Rs ("U2_M0SS_RAW_INTR_223_192R")
#endif
#ifndef U2_M0SS_RAW_INTR_255_224Rs
#define U2_M0SS_RAW_INTR_255_224Rs ("U2_M0SS_RAW_INTR_255_224R")
#endif
#ifndef U2_M0SS_RAW_INTR_31_0Rs
#define U2_M0SS_RAW_INTR_31_0Rs ("U2_M0SS_RAW_INTR_31_0R")
#endif
#ifndef U2_M0SS_RAW_INTR_63_32Rs
#define U2_M0SS_RAW_INTR_63_32Rs ("U2_M0SS_RAW_INTR_63_32R")
#endif
#ifndef U2_M0SS_RAW_INTR_95_64Rs
#define U2_M0SS_RAW_INTR_95_64Rs ("U2_M0SS_RAW_INTR_95_64R")
#endif
#ifndef U2_M0SS_STATUSRs
#define U2_M0SS_STATUSRs ("U2_M0SS_STATUSR")
#endif
#ifndef U2_M0SS_TCM_CTRLRs
#define U2_M0SS_TCM_CTRLRs ("U2_M0SS_TCM_CTRLR")
#endif
#ifndef U2_SW_PROG_INTR_CLRRs
#define U2_SW_PROG_INTR_CLRRs ("U2_SW_PROG_INTR_CLRR")
#endif
#ifndef U2_SW_PROG_INTR_ENABLERs
#define U2_SW_PROG_INTR_ENABLERs ("U2_SW_PROG_INTR_ENABLER")
#endif
#ifndef U2_SW_PROG_INTR_RAW_STATUSRs
#define U2_SW_PROG_INTR_RAW_STATUSRs ("U2_SW_PROG_INTR_RAW_STATUSR")
#endif
#ifndef U2_SW_PROG_INTR_SETRs
#define U2_SW_PROG_INTR_SETRs ("U2_SW_PROG_INTR_SETR")
#endif
#ifndef U2_SW_PROG_INTR_STATUSRs
#define U2_SW_PROG_INTR_STATUSRs ("U2_SW_PROG_INTR_STATUSR")
#endif
#ifndef U3_M0SS_CONTROLRs
#define U3_M0SS_CONTROLRs ("U3_M0SS_CONTROLR")
#endif
#ifndef U3_M0SS_DEBUG_CONTROLRs
#define U3_M0SS_DEBUG_CONTROLRs ("U3_M0SS_DEBUG_CONTROLR")
#endif
#ifndef U3_M0SS_ECC_CTRLRs
#define U3_M0SS_ECC_CTRLRs ("U3_M0SS_ECC_CTRLR")
#endif
#ifndef U3_M0SS_ECC_STATUSRs
#define U3_M0SS_ECC_STATUSRs ("U3_M0SS_ECC_STATUSR")
#endif
#ifndef U3_M0SS_ECORs
#define U3_M0SS_ECORs ("U3_M0SS_ECOR")
#endif
#ifndef U3_M0SS_INTR_127_96Rs
#define U3_M0SS_INTR_127_96Rs ("U3_M0SS_INTR_127_96R")
#endif
#ifndef U3_M0SS_INTR_159_128Rs
#define U3_M0SS_INTR_159_128Rs ("U3_M0SS_INTR_159_128R")
#endif
#ifndef U3_M0SS_INTR_191_160Rs
#define U3_M0SS_INTR_191_160Rs ("U3_M0SS_INTR_191_160R")
#endif
#ifndef U3_M0SS_INTR_223_192Rs
#define U3_M0SS_INTR_223_192Rs ("U3_M0SS_INTR_223_192R")
#endif
#ifndef U3_M0SS_INTR_255_224Rs
#define U3_M0SS_INTR_255_224Rs ("U3_M0SS_INTR_255_224R")
#endif
#ifndef U3_M0SS_INTR_31_0Rs
#define U3_M0SS_INTR_31_0Rs ("U3_M0SS_INTR_31_0R")
#endif
#ifndef U3_M0SS_INTR_63_32Rs
#define U3_M0SS_INTR_63_32Rs ("U3_M0SS_INTR_63_32R")
#endif
#ifndef U3_M0SS_INTR_95_64Rs
#define U3_M0SS_INTR_95_64Rs ("U3_M0SS_INTR_95_64R")
#endif
#ifndef U3_M0SS_INTR_CONTROLRs
#define U3_M0SS_INTR_CONTROLRs ("U3_M0SS_INTR_CONTROLR")
#endif
#ifndef U3_M0SS_INTR_ENABLERs
#define U3_M0SS_INTR_ENABLERs ("U3_M0SS_INTR_ENABLER")
#endif
#ifndef U3_M0SS_INTR_MASK_127_96Rs
#define U3_M0SS_INTR_MASK_127_96Rs ("U3_M0SS_INTR_MASK_127_96R")
#endif
#ifndef U3_M0SS_INTR_MASK_159_128Rs
#define U3_M0SS_INTR_MASK_159_128Rs ("U3_M0SS_INTR_MASK_159_128R")
#endif
#ifndef U3_M0SS_INTR_MASK_191_160Rs
#define U3_M0SS_INTR_MASK_191_160Rs ("U3_M0SS_INTR_MASK_191_160R")
#endif
#ifndef U3_M0SS_INTR_MASK_223_192Rs
#define U3_M0SS_INTR_MASK_223_192Rs ("U3_M0SS_INTR_MASK_223_192R")
#endif
#ifndef U3_M0SS_INTR_MASK_255_224Rs
#define U3_M0SS_INTR_MASK_255_224Rs ("U3_M0SS_INTR_MASK_255_224R")
#endif
#ifndef U3_M0SS_INTR_MASK_31_0Rs
#define U3_M0SS_INTR_MASK_31_0Rs ("U3_M0SS_INTR_MASK_31_0R")
#endif
#ifndef U3_M0SS_INTR_MASK_63_32Rs
#define U3_M0SS_INTR_MASK_63_32Rs ("U3_M0SS_INTR_MASK_63_32R")
#endif
#ifndef U3_M0SS_INTR_MASK_95_64Rs
#define U3_M0SS_INTR_MASK_95_64Rs ("U3_M0SS_INTR_MASK_95_64R")
#endif
#ifndef U3_M0SS_RAW_INTR_127_96Rs
#define U3_M0SS_RAW_INTR_127_96Rs ("U3_M0SS_RAW_INTR_127_96R")
#endif
#ifndef U3_M0SS_RAW_INTR_159_128Rs
#define U3_M0SS_RAW_INTR_159_128Rs ("U3_M0SS_RAW_INTR_159_128R")
#endif
#ifndef U3_M0SS_RAW_INTR_191_160Rs
#define U3_M0SS_RAW_INTR_191_160Rs ("U3_M0SS_RAW_INTR_191_160R")
#endif
#ifndef U3_M0SS_RAW_INTR_223_192Rs
#define U3_M0SS_RAW_INTR_223_192Rs ("U3_M0SS_RAW_INTR_223_192R")
#endif
#ifndef U3_M0SS_RAW_INTR_255_224Rs
#define U3_M0SS_RAW_INTR_255_224Rs ("U3_M0SS_RAW_INTR_255_224R")
#endif
#ifndef U3_M0SS_RAW_INTR_31_0Rs
#define U3_M0SS_RAW_INTR_31_0Rs ("U3_M0SS_RAW_INTR_31_0R")
#endif
#ifndef U3_M0SS_RAW_INTR_63_32Rs
#define U3_M0SS_RAW_INTR_63_32Rs ("U3_M0SS_RAW_INTR_63_32R")
#endif
#ifndef U3_M0SS_RAW_INTR_95_64Rs
#define U3_M0SS_RAW_INTR_95_64Rs ("U3_M0SS_RAW_INTR_95_64R")
#endif
#ifndef U3_M0SS_STATUSRs
#define U3_M0SS_STATUSRs ("U3_M0SS_STATUSR")
#endif
#ifndef U3_M0SS_TCM_CTRLRs
#define U3_M0SS_TCM_CTRLRs ("U3_M0SS_TCM_CTRLR")
#endif
#ifndef U3_SW_PROG_INTR_CLRRs
#define U3_SW_PROG_INTR_CLRRs ("U3_SW_PROG_INTR_CLRR")
#endif
#ifndef U3_SW_PROG_INTR_ENABLERs
#define U3_SW_PROG_INTR_ENABLERs ("U3_SW_PROG_INTR_ENABLER")
#endif
#ifndef U3_SW_PROG_INTR_RAW_STATUSRs
#define U3_SW_PROG_INTR_RAW_STATUSRs ("U3_SW_PROG_INTR_RAW_STATUSR")
#endif
#ifndef U3_SW_PROG_INTR_SETRs
#define U3_SW_PROG_INTR_SETRs ("U3_SW_PROG_INTR_SETR")
#endif
#ifndef U3_SW_PROG_INTR_STATUSRs
#define U3_SW_PROG_INTR_STATUSRs ("U3_SW_PROG_INTR_STATUSR")
#endif
#ifndef UC_BASE_INDEXs
#define UC_BASE_INDEXs ("UC_BASE_INDEX")
#endif
#ifndef UC_CELLSs
#define UC_CELLSs ("UC_CELLS")
#endif
#ifndef UC_COSs
#define UC_COSs ("UC_COS")
#endif
#ifndef UC_COS_STRENGTHs
#define UC_COS_STRENGTHs ("UC_COS_STRENGTH")
#endif
#ifndef UC_EGR_BLOCKs
#define UC_EGR_BLOCKs ("UC_EGR_BLOCK")
#endif
#ifndef UC_ELEPHANT_COSs
#define UC_ELEPHANT_COSs ("UC_ELEPHANT_COS")
#endif
#ifndef UC_GREEN_PKTs
#define UC_GREEN_PKTs ("UC_GREEN_PKT")
#endif
#ifndef UC_HASH_USE_SRC_PORTs
#define UC_HASH_USE_SRC_PORTs ("UC_HASH_USE_SRC_PORT")
#endif
#ifndef UC_MAX_MEMBERSs
#define UC_MAX_MEMBERSs ("UC_MAX_MEMBERS")
#endif
#ifndef UC_MEMBER_CNTs
#define UC_MEMBER_CNTs ("UC_MEMBER_CNT")
#endif
#ifndef UC_MEMBER_MODIDs
#define UC_MEMBER_MODIDs ("UC_MEMBER_MODID")
#endif
#ifndef UC_MEMBER_MODPORTs
#define UC_MEMBER_MODPORTs ("UC_MEMBER_MODPORT")
#endif
#ifndef UC_MEMBER_PORT_SYSTEMs
#define UC_MEMBER_PORT_SYSTEMs ("UC_MEMBER_PORT_SYSTEM")
#endif
#ifndef UC_MIN_USAGE_CELLSs
#define UC_MIN_USAGE_CELLSs ("UC_MIN_USAGE_CELLS")
#endif
#ifndef UC_NUM_ENTRIESs
#define UC_NUM_ENTRIESs ("UC_NUM_ENTRIES")
#endif
#ifndef UC_PKTs
#define UC_PKTs ("UC_PKT")
#endif
#ifndef UC_PKT_MC_COSs
#define UC_PKT_MC_COSs ("UC_PKT_MC_COS")
#endif
#ifndef UC_PKT_MC_COS_OVERRIDEs
#define UC_PKT_MC_COS_OVERRIDEs ("UC_PKT_MC_COS_OVERRIDE")
#endif
#ifndef UC_PORT_SERVICE_POOLs
#define UC_PORT_SERVICE_POOLs ("UC_PORT_SERVICE_POOL")
#endif
#ifndef UC_Qs
#define UC_Qs ("UC_Q")
#endif
#ifndef UC_QUEUE_LIMIT_EXCEEDSs
#define UC_QUEUE_LIMIT_EXCEEDSs ("UC_QUEUE_LIMIT_EXCEEDS")
#endif
#ifndef UC_Q_CELLSs
#define UC_Q_CELLSs ("UC_Q_CELLS")
#endif
#ifndef UC_Q_GRP_MIN_GUARANTEE_CELLSs
#define UC_Q_GRP_MIN_GUARANTEE_CELLSs ("UC_Q_GRP_MIN_GUARANTEE_CELLS")
#endif
#ifndef UC_Q_GRP_MIN_GUARANTEE_CELLS_OPERs
#define UC_Q_GRP_MIN_GUARANTEE_CELLS_OPERs ("UC_Q_GRP_MIN_GUARANTEE_CELLS_OPER")
#endif
#ifndef UC_Q_INVALIDs
#define UC_Q_INVALIDs ("UC_Q_INVALID")
#endif
#ifndef UC_Q_LIMIT_EXCEEDSs
#define UC_Q_LIMIT_EXCEEDSs ("UC_Q_LIMIT_EXCEEDS")
#endif
#ifndef UC_Q_PORTs
#define UC_Q_PORTs ("UC_Q_PORT")
#endif
#ifndef UC_RED_PKTs
#define UC_RED_PKTs ("UC_RED_PKT")
#endif
#ifndef UC_RTAGs
#define UC_RTAGs ("UC_RTAG")
#endif
#ifndef UC_SHARED_USAGE_CELLSs
#define UC_SHARED_USAGE_CELLSs ("UC_SHARED_USAGE_CELLS")
#endif
#ifndef UC_TM_EBST_DATA_IDs
#define UC_TM_EBST_DATA_IDs ("UC_TM_EBST_DATA_ID")
#endif
#ifndef UC_TOTAL_USAGE_CELLSs
#define UC_TOTAL_USAGE_CELLSs ("UC_TOTAL_USAGE_CELLS")
#endif
#ifndef UC_YELLOW_PKTs
#define UC_YELLOW_PKTs ("UC_YELLOW_PKT")
#endif
#ifndef UDF_FIELD_MUX_SELECTs
#define UDF_FIELD_MUX_SELECTs ("UDF_FIELD_MUX_SELECT")
#endif
#ifndef UDF_FIELD_MUX_SELECT_IDs
#define UDF_FIELD_MUX_SELECT_IDs ("UDF_FIELD_MUX_SELECT_ID")
#endif
#ifndef UDF_POLICYs
#define UDF_POLICYs ("UDF_POLICY")
#endif
#ifndef UDF_POLICY_IDs
#define UDF_POLICY_IDs ("UDF_POLICY_ID")
#endif
#ifndef UDF_POLICY_ID_NOT_EXISTSs
#define UDF_POLICY_ID_NOT_EXISTSs ("UDF_POLICY_ID_NOT_EXISTS")
#endif
#ifndef UDF_POLICY_INFOs
#define UDF_POLICY_INFOs ("UDF_POLICY_INFO")
#endif
#ifndef UDF_POLICY_INFO_IDs
#define UDF_POLICY_INFO_IDs ("UDF_POLICY_INFO_ID")
#endif
#ifndef UDP_CHKSUMs
#define UDP_CHKSUMs ("UDP_CHKSUM")
#endif
#ifndef UDP_DST_PORT_EQUAL_TO_SRC_PORTs
#define UDP_DST_PORT_EQUAL_TO_SRC_PORTs ("UDP_DST_PORT_EQUAL_TO_SRC_PORT")
#endif
#ifndef UDP_IPV4_DOUBLE_TAGs
#define UDP_IPV4_DOUBLE_TAGs ("UDP_IPV4_DOUBLE_TAG")
#endif
#ifndef UDP_IPV4_SINGLE_TAGs
#define UDP_IPV4_SINGLE_TAGs ("UDP_IPV4_SINGLE_TAG")
#endif
#ifndef UDP_IPV4_UNTAGs
#define UDP_IPV4_UNTAGs ("UDP_IPV4_UNTAG")
#endif
#ifndef UDP_IPV6_DOUBLE_TAGs
#define UDP_IPV6_DOUBLE_TAGs ("UDP_IPV6_DOUBLE_TAG")
#endif
#ifndef UDP_IPV6_SINGLE_TAGs
#define UDP_IPV6_SINGLE_TAGs ("UDP_IPV6_SINGLE_TAG")
#endif
#ifndef UDP_IPV6_UNTAGs
#define UDP_IPV6_UNTAGs ("UDP_IPV6_UNTAG")
#endif
#ifndef UDP_SRC_PORTs
#define UDP_SRC_PORTs ("UDP_SRC_PORT")
#endif
#ifndef UM_TABLEMs
#define UM_TABLEMs ("UM_TABLEM")
#endif
#ifndef UNDERLAY_RANDOM_SEEDs
#define UNDERLAY_RANDOM_SEEDs ("UNDERLAY_RANDOM_SEED")
#endif
#ifndef UNEXPECTED_MEG_DEFECTs
#define UNEXPECTED_MEG_DEFECTs ("UNEXPECTED_MEG_DEFECT")
#endif
#ifndef UNEXPECTED_MEG_DEFECT_CLEARs
#define UNEXPECTED_MEG_DEFECT_CLEARs ("UNEXPECTED_MEG_DEFECT_CLEAR")
#endif
#ifndef UNKNOWN_VLANs
#define UNKNOWN_VLANs ("UNKNOWN_VLAN")
#endif
#ifndef UNKNOWN_VLAN_MASKs
#define UNKNOWN_VLAN_MASKs ("UNKNOWN_VLAN_MASK")
#endif
#ifndef UNMARKEDs
#define UNMARKEDs ("UNMARKED")
#endif
#ifndef UNRELIABLE_LOSs
#define UNRELIABLE_LOSs ("UNRELIABLE_LOS")
#endif
#ifndef UNRELIABLE_LOS_AUTOs
#define UNRELIABLE_LOS_AUTOs ("UNRELIABLE_LOS_AUTO")
#endif
#ifndef UNSECURED_DATA_PKTs
#define UNSECURED_DATA_PKTs ("UNSECURED_DATA_PKT")
#endif
#ifndef UNSUPPORTED_WIRE_FORMATs
#define UNSUPPORTED_WIRE_FORMATs ("UNSUPPORTED_WIRE_FORMAT")
#endif
#ifndef UNTAGs
#define UNTAGs ("UNTAG")
#endif
#ifndef UNTAGGEDs
#define UNTAGGEDs ("UNTAGGED")
#endif
#ifndef UPs
#define UPs ("UP")
#endif
#ifndef UPDATE_DEST_PORTs
#define UPDATE_DEST_PORTs ("UPDATE_DEST_PORT")
#endif
#ifndef UPDATE_L3_L4s
#define UPDATE_L3_L4s ("UPDATE_L3_L4")
#endif
#ifndef UPDATE_LENGTHs
#define UPDATE_LENGTHs ("UPDATE_LENGTH")
#endif
#ifndef UPDATE_NONEs
#define UPDATE_NONEs ("UPDATE_NONE")
#endif
#ifndef UPDATE_OPCODEs
#define UPDATE_OPCODEs ("UPDATE_OPCODE")
#endif
#ifndef URPF_AUX_BOTP_PROFILEMs
#define URPF_AUX_BOTP_PROFILEMs ("URPF_AUX_BOTP_PROFILEM")
#endif
#ifndef URPF_BITP_PROFILEMs
#define URPF_BITP_PROFILEMs ("URPF_BITP_PROFILEM")
#endif
#ifndef URPF_BOTP_PROFILEMs
#define URPF_BOTP_PROFILEMs ("URPF_BOTP_PROFILEM")
#endif
#ifndef URPF_DEFAULT_ROUTE_CHECKs
#define URPF_DEFAULT_ROUTE_CHECKs ("URPF_DEFAULT_ROUTE_CHECK")
#endif
#ifndef URPF_DROPs
#define URPF_DROPs ("URPF_DROP")
#endif
#ifndef URPF_FAILs
#define URPF_FAILs ("URPF_FAIL")
#endif
#ifndef URPF_FAIL_MASKs
#define URPF_FAIL_MASKs ("URPF_FAIL_MASK")
#endif
#ifndef URPF_MODEs
#define URPF_MODEs ("URPF_MODE")
#endif
#ifndef USAGE_CELLSs
#define USAGE_CELLSs ("USAGE_CELLS")
#endif
#ifndef USER_DEFINED_PROTOCOL_DST_MACs
#define USER_DEFINED_PROTOCOL_DST_MACs ("USER_DEFINED_PROTOCOL_DST_MAC")
#endif
#ifndef USER_DEFINED_PROTOCOL_DST_MAC_MASKs
#define USER_DEFINED_PROTOCOL_DST_MAC_MASKs ("USER_DEFINED_PROTOCOL_DST_MAC_MASK")
#endif
#ifndef USER_DEFINED_PROTOCOL_ETHERTYPEs
#define USER_DEFINED_PROTOCOL_ETHERTYPEs ("USER_DEFINED_PROTOCOL_ETHERTYPE")
#endif
#ifndef USER_DEFINED_PROTOCOL_ETHERTYPE_MASKs
#define USER_DEFINED_PROTOCOL_ETHERTYPE_MASKs ("USER_DEFINED_PROTOCOL_ETHERTYPE_MASK")
#endif
#ifndef USER_DEFINED_PROTOCOL_MATCHs
#define USER_DEFINED_PROTOCOL_MATCHs ("USER_DEFINED_PROTOCOL_MATCH")
#endif
#ifndef USER_DEFINED_PROTOCOL_TRAFFIC_CLASSs
#define USER_DEFINED_PROTOCOL_TRAFFIC_CLASSs ("USER_DEFINED_PROTOCOL_TRAFFIC_CLASS")
#endif
#ifndef USER_DEFINED_VALUEs
#define USER_DEFINED_VALUEs ("USER_DEFINED_VALUE")
#endif
#ifndef USE_0s
#define USE_0s ("USE_0")
#endif
#ifndef USE_0_0s
#define USE_0_0s ("USE_0_0")
#endif
#ifndef USE_0_1s
#define USE_0_1s ("USE_0_1")
#endif
#ifndef USE_0_2s
#define USE_0_2s ("USE_0_2")
#endif
#ifndef USE_0_3s
#define USE_0_3s ("USE_0_3")
#endif
#ifndef USE_1s
#define USE_1s ("USE_1")
#endif
#ifndef USE_1_0s
#define USE_1_0s ("USE_1_0")
#endif
#ifndef USE_1_1s
#define USE_1_1s ("USE_1_1")
#endif
#ifndef USE_1_2s
#define USE_1_2s ("USE_1_2")
#endif
#ifndef USE_1_3s
#define USE_1_3s ("USE_1_3")
#endif
#ifndef USE_DIP_IN_HASH_CALCs
#define USE_DIP_IN_HASH_CALCs ("USE_DIP_IN_HASH_CALC")
#endif
#ifndef USE_IVID_AS_OVIDs
#define USE_IVID_AS_OVIDs ("USE_IVID_AS_OVID")
#endif
#ifndef USE_MAX_USAGE_CELLSs
#define USE_MAX_USAGE_CELLSs ("USE_MAX_USAGE_CELLS")
#endif
#ifndef USE_OBJ_1s
#define USE_OBJ_1s ("USE_OBJ_1")
#endif
#ifndef USE_OBJ_2s
#define USE_OBJ_2s ("USE_OBJ_2")
#endif
#ifndef USE_OBJ_3s
#define USE_OBJ_3s ("USE_OBJ_3")
#endif
#ifndef USE_OBJ_4s
#define USE_OBJ_4s ("USE_OBJ_4")
#endif
#ifndef USE_PAIRED_COUNTERs
#define USE_PAIRED_COUNTERs ("USE_PAIRED_COUNTER")
#endif
#ifndef USE_PKTLENs
#define USE_PKTLENs ("USE_PKTLEN")
#endif
#ifndef USE_PORT_SERVICE_POOL_MINs
#define USE_PORT_SERVICE_POOL_MINs ("USE_PORT_SERVICE_POOL_MIN")
#endif
#ifndef USE_PRI_GRP_MINs
#define USE_PRI_GRP_MINs ("USE_PRI_GRP_MIN")
#endif
#ifndef USE_QGROUP_MINs
#define USE_QGROUP_MINs ("USE_QGROUP_MIN")
#endif
#ifndef USE_RANGE_CHK_1s
#define USE_RANGE_CHK_1s ("USE_RANGE_CHK_1")
#endif
#ifndef USE_RANGE_CHK_2s
#define USE_RANGE_CHK_2s ("USE_RANGE_CHK_2")
#endif
#ifndef USE_RANGE_CHK_3s
#define USE_RANGE_CHK_3s ("USE_RANGE_CHK_3")
#endif
#ifndef USE_RANGE_CHK_4s
#define USE_RANGE_CHK_4s ("USE_RANGE_CHK_4")
#endif
#ifndef USE_TABLE_VLAN_OUTER_TPID_IDs
#define USE_TABLE_VLAN_OUTER_TPID_IDs ("USE_TABLE_VLAN_OUTER_TPID_ID")
#endif
#ifndef USE_TRIG_INTERVALs
#define USE_TRIG_INTERVALs ("USE_TRIG_INTERVAL")
#endif
#ifndef USING_HW_SCANs
#define USING_HW_SCANs ("USING_HW_SCAN")
#endif
#ifndef USING_SW_SCANs
#define USING_SW_SCANs ("USING_SW_SCAN")
#endif
#ifndef V4IPMCs
#define V4IPMCs ("V4IPMC")
#endif
#ifndef V4L3s
#define V4L3s ("V4L3")
#endif
#ifndef V6IPMCs
#define V6IPMCs ("V6IPMC")
#endif
#ifndef V6L3s
#define V6L3s ("V6L3")
#endif
#ifndef VALIDs
#define VALIDs ("VALID")
#endif
#ifndef VALIDATE_ERROR_CNTs
#define VALIDATE_ERROR_CNTs ("VALIDATE_ERROR_CNT")
#endif
#ifndef VALID_AND_HARD_EXPIREDs
#define VALID_AND_HARD_EXPIREDs ("VALID_AND_HARD_EXPIRED")
#endif
#ifndef VALID_AND_REPLAY_THDs
#define VALID_AND_REPLAY_THDs ("VALID_AND_REPLAY_THD")
#endif
#ifndef VALID_AND_SOFT_EXPIREDs
#define VALID_AND_SOFT_EXPIREDs ("VALID_AND_SOFT_EXPIRED")
#endif
#ifndef VALUEs
#define VALUEs ("VALUE")
#endif
#ifndef VALUE_LOWERs
#define VALUE_LOWERs ("VALUE_LOWER")
#endif
#ifndef VALUE_UPPERs
#define VALUE_UPPERs ("VALUE_UPPER")
#endif
#ifndef VARIABLE_FLAGs
#define VARIABLE_FLAGs ("VARIABLE_FLAG")
#endif
#ifndef VARIANTs
#define VARIANTs ("VARIANT")
#endif
#ifndef VCO_RATEs
#define VCO_RATEs ("VCO_RATE")
#endif
#ifndef VECTOR_TYPEs
#define VECTOR_TYPEs ("VECTOR_TYPE")
#endif
#ifndef VENDOR_IDs
#define VENDOR_IDs ("VENDOR_ID")
#endif
#ifndef VER_EQ_2s
#define VER_EQ_2s ("VER_EQ_2")
#endif
#ifndef VER_GT_OR_EQ_2s
#define VER_GT_OR_EQ_2s ("VER_GT_OR_EQ_2")
#endif
#ifndef VFI_EGR_ADAPT_PORT_GRPs
#define VFI_EGR_ADAPT_PORT_GRPs ("VFI_EGR_ADAPT_PORT_GRP")
#endif
#ifndef VFI_EGR_ADAPT_PORT_GRP_LOOKUPs
#define VFI_EGR_ADAPT_PORT_GRP_LOOKUPs ("VFI_EGR_ADAPT_PORT_GRP_LOOKUP")
#endif
#ifndef VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROPs
#define VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROPs ("VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROP")
#endif
#ifndef VFPs
#define VFPs ("VFP")
#endif
#ifndef VFP_MASKs
#define VFP_MASKs ("VFP_MASK")
#endif
#ifndef VLAN_ASSIGNMENT_BASED_IPV4s
#define VLAN_ASSIGNMENT_BASED_IPV4s ("VLAN_ASSIGNMENT_BASED_IPV4")
#endif
#ifndef VLAN_ASSIGNMENT_BASED_MACs
#define VLAN_ASSIGNMENT_BASED_MACs ("VLAN_ASSIGNMENT_BASED_MAC")
#endif
#ifndef VLAN_ASSIGNMENT_INNER_VLAN_RANGEs
#define VLAN_ASSIGNMENT_INNER_VLAN_RANGEs ("VLAN_ASSIGNMENT_INNER_VLAN_RANGE")
#endif
#ifndef VLAN_ASSIGNMENT_INNER_VLAN_RANGE_IDs
#define VLAN_ASSIGNMENT_INNER_VLAN_RANGE_IDs ("VLAN_ASSIGNMENT_INNER_VLAN_RANGE_ID")
#endif
#ifndef VLAN_ASSIGNMENT_OUTER_VLAN_RANGEs
#define VLAN_ASSIGNMENT_OUTER_VLAN_RANGEs ("VLAN_ASSIGNMENT_OUTER_VLAN_RANGE")
#endif
#ifndef VLAN_ASSIGNMENT_OUTER_VLAN_RANGE_IDs
#define VLAN_ASSIGNMENT_OUTER_VLAN_RANGE_IDs ("VLAN_ASSIGNMENT_OUTER_VLAN_RANGE_ID")
#endif
#ifndef VLAN_ASSIGNMENT_PROTOCOL_IDs
#define VLAN_ASSIGNMENT_PROTOCOL_IDs ("VLAN_ASSIGNMENT_PROTOCOL_ID")
#endif
#ifndef VLAN_EGR_MEMBER_PROFILEs
#define VLAN_EGR_MEMBER_PROFILEs ("VLAN_EGR_MEMBER_PROFILE")
#endif
#ifndef VLAN_EGR_MEMBER_PROFILE_IDs
#define VLAN_EGR_MEMBER_PROFILE_IDs ("VLAN_EGR_MEMBER_PROFILE_ID")
#endif
#ifndef VLAN_EGR_STG_PROFILEs
#define VLAN_EGR_STG_PROFILEs ("VLAN_EGR_STG_PROFILE")
#endif
#ifndef VLAN_EGR_STG_PROFILE_IDs
#define VLAN_EGR_STG_PROFILE_IDs ("VLAN_EGR_STG_PROFILE_ID")
#endif
#ifndef VLAN_EGR_TAG_ACTION_PROFILE_IDs
#define VLAN_EGR_TAG_ACTION_PROFILE_IDs ("VLAN_EGR_TAG_ACTION_PROFILE_ID")
#endif
#ifndef VLAN_EGR_UNTAG_PROFILEs
#define VLAN_EGR_UNTAG_PROFILEs ("VLAN_EGR_UNTAG_PROFILE")
#endif
#ifndef VLAN_EGR_UNTAG_PROFILE_IDs
#define VLAN_EGR_UNTAG_PROFILE_IDs ("VLAN_EGR_UNTAG_PROFILE_ID")
#endif
#ifndef VLAN_IDs
#define VLAN_IDs ("VLAN_ID")
#endif
#ifndef VLAN_ID_MAXs
#define VLAN_ID_MAXs ("VLAN_ID_MAX")
#endif
#ifndef VLAN_ID_MINs
#define VLAN_ID_MINs ("VLAN_ID_MIN")
#endif
#ifndef VLAN_ING_EGR_MEMBER_PORTS_PROFILEs
#define VLAN_ING_EGR_MEMBER_PORTS_PROFILEs ("VLAN_ING_EGR_MEMBER_PORTS_PROFILE")
#endif
#ifndef VLAN_ING_EGR_MEMBER_PORTS_PROFILE_IDs
#define VLAN_ING_EGR_MEMBER_PORTS_PROFILE_IDs ("VLAN_ING_EGR_MEMBER_PORTS_PROFILE_ID")
#endif
#ifndef VLAN_ING_EGR_STG_MEMBER_PROFILEs
#define VLAN_ING_EGR_STG_MEMBER_PROFILEs ("VLAN_ING_EGR_STG_MEMBER_PROFILE")
#endif
#ifndef VLAN_ING_EGR_STG_MEMBER_PROFILE_IDs
#define VLAN_ING_EGR_STG_MEMBER_PROFILE_IDs ("VLAN_ING_EGR_STG_MEMBER_PROFILE_ID")
#endif
#ifndef VLAN_ING_MEMBER_PROFILEs
#define VLAN_ING_MEMBER_PROFILEs ("VLAN_ING_MEMBER_PROFILE")
#endif
#ifndef VLAN_ING_MEMBER_PROFILE_IDs
#define VLAN_ING_MEMBER_PROFILE_IDs ("VLAN_ING_MEMBER_PROFILE_ID")
#endif
#ifndef VLAN_ING_STG_PROFILEs
#define VLAN_ING_STG_PROFILEs ("VLAN_ING_STG_PROFILE")
#endif
#ifndef VLAN_ING_STG_PROFILE_IDs
#define VLAN_ING_STG_PROFILE_IDs ("VLAN_ING_STG_PROFILE_ID")
#endif
#ifndef VLAN_ING_TAG_ACTION_PROFILE_IDs
#define VLAN_ING_TAG_ACTION_PROFILE_IDs ("VLAN_ING_TAG_ACTION_PROFILE_ID")
#endif
#ifndef VLAN_NONEs
#define VLAN_NONEs ("VLAN_NONE")
#endif
#ifndef VLAN_OUTER_TPID_IDs
#define VLAN_OUTER_TPID_IDs ("VLAN_OUTER_TPID_ID")
#endif
#ifndef VLAN_PRECEDENCEs
#define VLAN_PRECEDENCEs ("VLAN_PRECEDENCE")
#endif
#ifndef VLAN_PRIs
#define VLAN_PRIs ("VLAN_PRI")
#endif
#ifndef VLAN_XLATE_MISSs
#define VLAN_XLATE_MISSs ("VLAN_XLATE_MISS")
#endif
#ifndef VLAN_XLATE_MISS_MASKs
#define VLAN_XLATE_MISS_MASKs ("VLAN_XLATE_MISS_MASK")
#endif
#ifndef VNIDs
#define VNIDs ("VNID")
#endif
#ifndef VNTAGs
#define VNTAGs ("VNTAG")
#endif
#ifndef VNTAG_ETHERTYPEs
#define VNTAG_ETHERTYPEs ("VNTAG_ETHERTYPE")
#endif
#ifndef VNTAG_PARSEs
#define VNTAG_PARSEs ("VNTAG_PARSE")
#endif
#ifndef VXLAN_TYPEs
#define VXLAN_TYPEs ("VXLAN_TYPE")
#endif
#ifndef VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUPs
#define VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUPs ("VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP")
#endif
#ifndef VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROPs
#define VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROPs ("VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROP")
#endif
#ifndef VXLAN_VNIDs
#define VXLAN_VNIDs ("VXLAN_VNID")
#endif
#ifndef WAL_DEPTH_MULTIPLIERs
#define WAL_DEPTH_MULTIPLIERs ("WAL_DEPTH_MULTIPLIER")
#endif
#ifndef WAL_READER_USE_FIFO_CHANNEL_OP_THRESHOLDs
#define WAL_READER_USE_FIFO_CHANNEL_OP_THRESHOLDs ("WAL_READER_USE_FIFO_CHANNEL_OP_THRESHOLD")
#endif
#ifndef WDRR_CREDITSs
#define WDRR_CREDITSs ("WDRR_CREDITS")
#endif
#ifndef WDRR_MODE_16K_BYTESs
#define WDRR_MODE_16K_BYTESs ("WDRR_MODE_16K_BYTES")
#endif
#ifndef WDRR_MODE_32K_BYTESs
#define WDRR_MODE_32K_BYTESs ("WDRR_MODE_32K_BYTES")
#endif
#ifndef WDRR_MODE_4K_BYTESs
#define WDRR_MODE_4K_BYTESs ("WDRR_MODE_4K_BYTES")
#endif
#ifndef WDRR_MODE_8K_BYTESs
#define WDRR_MODE_8K_BYTESs ("WDRR_MODE_8K_BYTES")
#endif
#ifndef WECMPs
#define WECMPs ("WECMP")
#endif
#ifndef WEIGHTs
#define WEIGHTs ("WEIGHT")
#endif
#ifndef WIDEs
#define WIDEs ("WIDE")
#endif
#ifndef WIRE_FORMATs
#define WIRE_FORMATs ("WIRE_FORMAT")
#endif
#ifndef WREDs
#define WREDs ("WRED")
#endif
#ifndef WRED_GREEN_PKTs
#define WRED_GREEN_PKTs ("WRED_GREEN_PKT")
#endif
#ifndef WRED_PKTs
#define WRED_PKTs ("WRED_PKT")
#endif
#ifndef WRED_RED_PKTs
#define WRED_RED_PKTs ("WRED_RED_PKT")
#endif
#ifndef WRED_YELLOW_PKTs
#define WRED_YELLOW_PKTs ("WRED_YELLOW_PKT")
#endif
#ifndef WRRs
#define WRRs ("WRR")
#endif
#ifndef WRR_CREDITSs
#define WRR_CREDITSs ("WRR_CREDITS")
#endif
#ifndef WRR_MODE_16_PKTs
#define WRR_MODE_16_PKTs ("WRR_MODE_16_PKT")
#endif
#ifndef WRR_MODE_2_PKTs
#define WRR_MODE_2_PKTs ("WRR_MODE_2_PKT")
#endif
#ifndef WRR_MODE_4_PKTs
#define WRR_MODE_4_PKTs ("WRR_MODE_4_PKT")
#endif
#ifndef WRR_MODE_8_PKTs
#define WRR_MODE_8_PKTs ("WRR_MODE_8_PKT")
#endif
#ifndef XLMAC_CLEAR_ECC_STATUSRs
#define XLMAC_CLEAR_ECC_STATUSRs ("XLMAC_CLEAR_ECC_STATUSR")
#endif
#ifndef XLMAC_CLEAR_FIFO_STATUSRs
#define XLMAC_CLEAR_FIFO_STATUSRs ("XLMAC_CLEAR_FIFO_STATUSR")
#endif
#ifndef XLMAC_CLEAR_RX_LSS_STATUSRs
#define XLMAC_CLEAR_RX_LSS_STATUSRs ("XLMAC_CLEAR_RX_LSS_STATUSR")
#endif
#ifndef XLMAC_CTRLRs
#define XLMAC_CTRLRs ("XLMAC_CTRLR")
#endif
#ifndef XLMAC_E2ECC_DATA_HDR_0Rs
#define XLMAC_E2ECC_DATA_HDR_0Rs ("XLMAC_E2ECC_DATA_HDR_0R")
#endif
#ifndef XLMAC_E2ECC_DATA_HDR_1Rs
#define XLMAC_E2ECC_DATA_HDR_1Rs ("XLMAC_E2ECC_DATA_HDR_1R")
#endif
#ifndef XLMAC_E2ECC_MODULE_HDR_0Rs
#define XLMAC_E2ECC_MODULE_HDR_0Rs ("XLMAC_E2ECC_MODULE_HDR_0R")
#endif
#ifndef XLMAC_E2ECC_MODULE_HDR_1Rs
#define XLMAC_E2ECC_MODULE_HDR_1Rs ("XLMAC_E2ECC_MODULE_HDR_1R")
#endif
#ifndef XLMAC_E2EFC_DATA_HDR_0Rs
#define XLMAC_E2EFC_DATA_HDR_0Rs ("XLMAC_E2EFC_DATA_HDR_0R")
#endif
#ifndef XLMAC_E2EFC_DATA_HDR_1Rs
#define XLMAC_E2EFC_DATA_HDR_1Rs ("XLMAC_E2EFC_DATA_HDR_1R")
#endif
#ifndef XLMAC_E2EFC_MODULE_HDR_0Rs
#define XLMAC_E2EFC_MODULE_HDR_0Rs ("XLMAC_E2EFC_MODULE_HDR_0R")
#endif
#ifndef XLMAC_E2EFC_MODULE_HDR_1Rs
#define XLMAC_E2EFC_MODULE_HDR_1Rs ("XLMAC_E2EFC_MODULE_HDR_1R")
#endif
#ifndef XLMAC_E2E_CTRLRs
#define XLMAC_E2E_CTRLRs ("XLMAC_E2E_CTRLR")
#endif
#ifndef XLMAC_ECC_CTRLRs
#define XLMAC_ECC_CTRLRs ("XLMAC_ECC_CTRLR")
#endif
#ifndef XLMAC_ECC_FORCE_DOUBLE_BIT_ERRRs
#define XLMAC_ECC_FORCE_DOUBLE_BIT_ERRRs ("XLMAC_ECC_FORCE_DOUBLE_BIT_ERRR")
#endif
#ifndef XLMAC_ECC_FORCE_SINGLE_BIT_ERRRs
#define XLMAC_ECC_FORCE_SINGLE_BIT_ERRRs ("XLMAC_ECC_FORCE_SINGLE_BIT_ERRR")
#endif
#ifndef XLMAC_EEE_1_SEC_LINK_STATUS_TIMERRs
#define XLMAC_EEE_1_SEC_LINK_STATUS_TIMERRs ("XLMAC_EEE_1_SEC_LINK_STATUS_TIMERR")
#endif
#ifndef XLMAC_EEE_CTRLRs
#define XLMAC_EEE_CTRLRs ("XLMAC_EEE_CTRLR")
#endif
#ifndef XLMAC_EEE_TIMERSRs
#define XLMAC_EEE_TIMERSRs ("XLMAC_EEE_TIMERSR")
#endif
#ifndef XLMAC_FIFO_STATUSRs
#define XLMAC_FIFO_STATUSRs ("XLMAC_FIFO_STATUSR")
#endif
#ifndef XLMAC_GMII_EEE_CTRLRs
#define XLMAC_GMII_EEE_CTRLRs ("XLMAC_GMII_EEE_CTRLR")
#endif
#ifndef XLMAC_HIGIG_HDR_0Rs
#define XLMAC_HIGIG_HDR_0Rs ("XLMAC_HIGIG_HDR_0R")
#endif
#ifndef XLMAC_HIGIG_HDR_1Rs
#define XLMAC_HIGIG_HDR_1Rs ("XLMAC_HIGIG_HDR_1R")
#endif
#ifndef XLMAC_INTR_ENABLERs
#define XLMAC_INTR_ENABLERs ("XLMAC_INTR_ENABLER")
#endif
#ifndef XLMAC_INTR_STATUSRs
#define XLMAC_INTR_STATUSRs ("XLMAC_INTR_STATUSR")
#endif
#ifndef XLMAC_LAG_FAILOVER_STATUSRs
#define XLMAC_LAG_FAILOVER_STATUSRs ("XLMAC_LAG_FAILOVER_STATUSR")
#endif
#ifndef XLMAC_LLFC_CTRLRs
#define XLMAC_LLFC_CTRLRs ("XLMAC_LLFC_CTRLR")
#endif
#ifndef XLMAC_MEM_CTRLRs
#define XLMAC_MEM_CTRLRs ("XLMAC_MEM_CTRLR")
#endif
#ifndef XLMAC_MODERs
#define XLMAC_MODERs ("XLMAC_MODER")
#endif
#ifndef XLMAC_PAUSE_CTRLRs
#define XLMAC_PAUSE_CTRLRs ("XLMAC_PAUSE_CTRLR")
#endif
#ifndef XLMAC_PFC_CTRLRs
#define XLMAC_PFC_CTRLRs ("XLMAC_PFC_CTRLR")
#endif
#ifndef XLMAC_PFC_DARs
#define XLMAC_PFC_DARs ("XLMAC_PFC_DAR")
#endif
#ifndef XLMAC_PFC_OPCODERs
#define XLMAC_PFC_OPCODERs ("XLMAC_PFC_OPCODER")
#endif
#ifndef XLMAC_PFC_TYPERs
#define XLMAC_PFC_TYPERs ("XLMAC_PFC_TYPER")
#endif
#ifndef XLMAC_RX_CDC_ECC_STATUSRs
#define XLMAC_RX_CDC_ECC_STATUSRs ("XLMAC_RX_CDC_ECC_STATUSR")
#endif
#ifndef XLMAC_RX_CTRLRs
#define XLMAC_RX_CTRLRs ("XLMAC_RX_CTRLR")
#endif
#ifndef XLMAC_RX_LLFC_MSG_FIELDSRs
#define XLMAC_RX_LLFC_MSG_FIELDSRs ("XLMAC_RX_LLFC_MSG_FIELDSR")
#endif
#ifndef XLMAC_RX_LSS_CTRLRs
#define XLMAC_RX_LSS_CTRLRs ("XLMAC_RX_LSS_CTRLR")
#endif
#ifndef XLMAC_RX_LSS_STATUSRs
#define XLMAC_RX_LSS_STATUSRs ("XLMAC_RX_LSS_STATUSR")
#endif
#ifndef XLMAC_RX_MAC_SARs
#define XLMAC_RX_MAC_SARs ("XLMAC_RX_MAC_SAR")
#endif
#ifndef XLMAC_RX_MAX_SIZERs
#define XLMAC_RX_MAX_SIZERs ("XLMAC_RX_MAX_SIZER")
#endif
#ifndef XLMAC_RX_VLAN_TAGRs
#define XLMAC_RX_VLAN_TAGRs ("XLMAC_RX_VLAN_TAGR")
#endif
#ifndef XLMAC_SPARE0Rs
#define XLMAC_SPARE0Rs ("XLMAC_SPARE0R")
#endif
#ifndef XLMAC_SPARE1Rs
#define XLMAC_SPARE1Rs ("XLMAC_SPARE1R")
#endif
#ifndef XLMAC_TIMESTAMP_ADJUSTRs
#define XLMAC_TIMESTAMP_ADJUSTRs ("XLMAC_TIMESTAMP_ADJUSTR")
#endif
#ifndef XLMAC_TIMESTAMP_BYTE_ADJUSTRs
#define XLMAC_TIMESTAMP_BYTE_ADJUSTRs ("XLMAC_TIMESTAMP_BYTE_ADJUSTR")
#endif
#ifndef XLMAC_TXFIFO_CELL_CNTRs
#define XLMAC_TXFIFO_CELL_CNTRs ("XLMAC_TXFIFO_CELL_CNTR")
#endif
#ifndef XLMAC_TXFIFO_CELL_REQ_CNTRs
#define XLMAC_TXFIFO_CELL_REQ_CNTRs ("XLMAC_TXFIFO_CELL_REQ_CNTR")
#endif
#ifndef XLMAC_TX_CDC_ECC_STATUSRs
#define XLMAC_TX_CDC_ECC_STATUSRs ("XLMAC_TX_CDC_ECC_STATUSR")
#endif
#ifndef XLMAC_TX_CRC_CORRUPT_CTRLRs
#define XLMAC_TX_CRC_CORRUPT_CTRLRs ("XLMAC_TX_CRC_CORRUPT_CTRLR")
#endif
#ifndef XLMAC_TX_CTRLRs
#define XLMAC_TX_CTRLRs ("XLMAC_TX_CTRLR")
#endif
#ifndef XLMAC_TX_LLFC_MSG_FIELDSRs
#define XLMAC_TX_LLFC_MSG_FIELDSRs ("XLMAC_TX_LLFC_MSG_FIELDSR")
#endif
#ifndef XLMAC_TX_MAC_SARs
#define XLMAC_TX_MAC_SARs ("XLMAC_TX_MAC_SAR")
#endif
#ifndef XLMAC_TX_TIMESTAMP_FIFO_DATARs
#define XLMAC_TX_TIMESTAMP_FIFO_DATARs ("XLMAC_TX_TIMESTAMP_FIFO_DATAR")
#endif
#ifndef XLMAC_TX_TIMESTAMP_FIFO_STATUSRs
#define XLMAC_TX_TIMESTAMP_FIFO_STATUSRs ("XLMAC_TX_TIMESTAMP_FIFO_STATUSR")
#endif
#ifndef XLMAC_VERSION_IDRs
#define XLMAC_VERSION_IDRs ("XLMAC_VERSION_IDR")
#endif
#ifndef XLMIB_R1023Rs
#define XLMIB_R1023Rs ("XLMIB_R1023R")
#endif
#ifndef XLMIB_R127Rs
#define XLMIB_R127Rs ("XLMIB_R127R")
#endif
#ifndef XLMIB_R1518Rs
#define XLMIB_R1518Rs ("XLMIB_R1518R")
#endif
#ifndef XLMIB_R16383Rs
#define XLMIB_R16383Rs ("XLMIB_R16383R")
#endif
#ifndef XLMIB_R2047Rs
#define XLMIB_R2047Rs ("XLMIB_R2047R")
#endif
#ifndef XLMIB_R255Rs
#define XLMIB_R255Rs ("XLMIB_R255R")
#endif
#ifndef XLMIB_R4095Rs
#define XLMIB_R4095Rs ("XLMIB_R4095R")
#endif
#ifndef XLMIB_R511Rs
#define XLMIB_R511Rs ("XLMIB_R511R")
#endif
#ifndef XLMIB_R64Rs
#define XLMIB_R64Rs ("XLMIB_R64R")
#endif
#ifndef XLMIB_R9216Rs
#define XLMIB_R9216Rs ("XLMIB_R9216R")
#endif
#ifndef XLMIB_RALNRs
#define XLMIB_RALNRs ("XLMIB_RALNR")
#endif
#ifndef XLMIB_RBCARs
#define XLMIB_RBCARs ("XLMIB_RBCAR")
#endif
#ifndef XLMIB_RBYTRs
#define XLMIB_RBYTRs ("XLMIB_RBYTR")
#endif
#ifndef XLMIB_RDVLNRs
#define XLMIB_RDVLNRs ("XLMIB_RDVLNR")
#endif
#ifndef XLMIB_RERPKTRs
#define XLMIB_RERPKTRs ("XLMIB_RERPKTR")
#endif
#ifndef XLMIB_RFCRRs
#define XLMIB_RFCRRs ("XLMIB_RFCRR")
#endif
#ifndef XLMIB_RFCSRs
#define XLMIB_RFCSRs ("XLMIB_RFCSR")
#endif
#ifndef XLMIB_RFLRRs
#define XLMIB_RFLRRs ("XLMIB_RFLRR")
#endif
#ifndef XLMIB_RFRGRs
#define XLMIB_RFRGRs ("XLMIB_RFRGR")
#endif
#ifndef XLMIB_RJBRRs
#define XLMIB_RJBRRs ("XLMIB_RJBRR")
#endif
#ifndef XLMIB_RMCARs
#define XLMIB_RMCARs ("XLMIB_RMCAR")
#endif
#ifndef XLMIB_RMCRCRs
#define XLMIB_RMCRCRs ("XLMIB_RMCRCR")
#endif
#ifndef XLMIB_RMGVRs
#define XLMIB_RMGVRs ("XLMIB_RMGVR")
#endif
#ifndef XLMIB_RMTUERs
#define XLMIB_RMTUERs ("XLMIB_RMTUER")
#endif
#ifndef XLMIB_ROVRRs
#define XLMIB_ROVRRs ("XLMIB_ROVRR")
#endif
#ifndef XLMIB_RPFC0Rs
#define XLMIB_RPFC0Rs ("XLMIB_RPFC0R")
#endif
#ifndef XLMIB_RPFC1Rs
#define XLMIB_RPFC1Rs ("XLMIB_RPFC1R")
#endif
#ifndef XLMIB_RPFC2Rs
#define XLMIB_RPFC2Rs ("XLMIB_RPFC2R")
#endif
#ifndef XLMIB_RPFC3Rs
#define XLMIB_RPFC3Rs ("XLMIB_RPFC3R")
#endif
#ifndef XLMIB_RPFC4Rs
#define XLMIB_RPFC4Rs ("XLMIB_RPFC4R")
#endif
#ifndef XLMIB_RPFC5Rs
#define XLMIB_RPFC5Rs ("XLMIB_RPFC5R")
#endif
#ifndef XLMIB_RPFC6Rs
#define XLMIB_RPFC6Rs ("XLMIB_RPFC6R")
#endif
#ifndef XLMIB_RPFC7Rs
#define XLMIB_RPFC7Rs ("XLMIB_RPFC7R")
#endif
#ifndef XLMIB_RPFCOFF0Rs
#define XLMIB_RPFCOFF0Rs ("XLMIB_RPFCOFF0R")
#endif
#ifndef XLMIB_RPFCOFF1Rs
#define XLMIB_RPFCOFF1Rs ("XLMIB_RPFCOFF1R")
#endif
#ifndef XLMIB_RPFCOFF2Rs
#define XLMIB_RPFCOFF2Rs ("XLMIB_RPFCOFF2R")
#endif
#ifndef XLMIB_RPFCOFF3Rs
#define XLMIB_RPFCOFF3Rs ("XLMIB_RPFCOFF3R")
#endif
#ifndef XLMIB_RPFCOFF4Rs
#define XLMIB_RPFCOFF4Rs ("XLMIB_RPFCOFF4R")
#endif
#ifndef XLMIB_RPFCOFF5Rs
#define XLMIB_RPFCOFF5Rs ("XLMIB_RPFCOFF5R")
#endif
#ifndef XLMIB_RPFCOFF6Rs
#define XLMIB_RPFCOFF6Rs ("XLMIB_RPFCOFF6R")
#endif
#ifndef XLMIB_RPFCOFF7Rs
#define XLMIB_RPFCOFF7Rs ("XLMIB_RPFCOFF7R")
#endif
#ifndef XLMIB_RPKTRs
#define XLMIB_RPKTRs ("XLMIB_RPKTR")
#endif
#ifndef XLMIB_RPOKRs
#define XLMIB_RPOKRs ("XLMIB_RPOKR")
#endif
#ifndef XLMIB_RPRMRs
#define XLMIB_RPRMRs ("XLMIB_RPRMR")
#endif
#ifndef XLMIB_RPROG0Rs
#define XLMIB_RPROG0Rs ("XLMIB_RPROG0R")
#endif
#ifndef XLMIB_RPROG1Rs
#define XLMIB_RPROG1Rs ("XLMIB_RPROG1R")
#endif
#ifndef XLMIB_RPROG2Rs
#define XLMIB_RPROG2Rs ("XLMIB_RPROG2R")
#endif
#ifndef XLMIB_RPROG3Rs
#define XLMIB_RPROG3Rs ("XLMIB_RPROG3R")
#endif
#ifndef XLMIB_RRBYTRs
#define XLMIB_RRBYTRs ("XLMIB_RRBYTR")
#endif
#ifndef XLMIB_RRPKTRs
#define XLMIB_RRPKTRs ("XLMIB_RRPKTR")
#endif
#ifndef XLMIB_RSCHCRCRs
#define XLMIB_RSCHCRCRs ("XLMIB_RSCHCRCR")
#endif
#ifndef XLMIB_RTRFURs
#define XLMIB_RTRFURs ("XLMIB_RTRFUR")
#endif
#ifndef XLMIB_RUCARs
#define XLMIB_RUCARs ("XLMIB_RUCAR")
#endif
#ifndef XLMIB_RUNDRs
#define XLMIB_RUNDRs ("XLMIB_RUNDR")
#endif
#ifndef XLMIB_RVLNRs
#define XLMIB_RVLNRs ("XLMIB_RVLNR")
#endif
#ifndef XLMIB_RXCFRs
#define XLMIB_RXCFRs ("XLMIB_RXCFR")
#endif
#ifndef XLMIB_RXPFRs
#define XLMIB_RXPFRs ("XLMIB_RXPFR")
#endif
#ifndef XLMIB_RXPPRs
#define XLMIB_RXPPRs ("XLMIB_RXPPR")
#endif
#ifndef XLMIB_RXUDARs
#define XLMIB_RXUDARs ("XLMIB_RXUDAR")
#endif
#ifndef XLMIB_RXUORs
#define XLMIB_RXUORs ("XLMIB_RXUOR")
#endif
#ifndef XLMIB_RXWSARs
#define XLMIB_RXWSARs ("XLMIB_RXWSAR")
#endif
#ifndef XLMIB_RX_EEE_LPI_DURATION_COUNTERRs
#define XLMIB_RX_EEE_LPI_DURATION_COUNTERRs ("XLMIB_RX_EEE_LPI_DURATION_COUNTERR")
#endif
#ifndef XLMIB_RX_EEE_LPI_EVENT_COUNTERRs
#define XLMIB_RX_EEE_LPI_EVENT_COUNTERRs ("XLMIB_RX_EEE_LPI_EVENT_COUNTERR")
#endif
#ifndef XLMIB_RX_HCFC_COUNTERRs
#define XLMIB_RX_HCFC_COUNTERRs ("XLMIB_RX_HCFC_COUNTERR")
#endif
#ifndef XLMIB_RX_HCFC_CRC_COUNTERRs
#define XLMIB_RX_HCFC_CRC_COUNTERRs ("XLMIB_RX_HCFC_CRC_COUNTERR")
#endif
#ifndef XLMIB_RX_LLFC_CRC_COUNTERRs
#define XLMIB_RX_LLFC_CRC_COUNTERRs ("XLMIB_RX_LLFC_CRC_COUNTERR")
#endif
#ifndef XLMIB_RX_LLFC_LOG_COUNTERRs
#define XLMIB_RX_LLFC_LOG_COUNTERRs ("XLMIB_RX_LLFC_LOG_COUNTERR")
#endif
#ifndef XLMIB_RX_LLFC_PHY_COUNTERRs
#define XLMIB_RX_LLFC_PHY_COUNTERRs ("XLMIB_RX_LLFC_PHY_COUNTERR")
#endif
#ifndef XLMIB_T1023Rs
#define XLMIB_T1023Rs ("XLMIB_T1023R")
#endif
#ifndef XLMIB_T127Rs
#define XLMIB_T127Rs ("XLMIB_T127R")
#endif
#ifndef XLMIB_T1518Rs
#define XLMIB_T1518Rs ("XLMIB_T1518R")
#endif
#ifndef XLMIB_T16383Rs
#define XLMIB_T16383Rs ("XLMIB_T16383R")
#endif
#ifndef XLMIB_T2047Rs
#define XLMIB_T2047Rs ("XLMIB_T2047R")
#endif
#ifndef XLMIB_T255Rs
#define XLMIB_T255Rs ("XLMIB_T255R")
#endif
#ifndef XLMIB_T4095Rs
#define XLMIB_T4095Rs ("XLMIB_T4095R")
#endif
#ifndef XLMIB_T511Rs
#define XLMIB_T511Rs ("XLMIB_T511R")
#endif
#ifndef XLMIB_T64Rs
#define XLMIB_T64Rs ("XLMIB_T64R")
#endif
#ifndef XLMIB_T9216Rs
#define XLMIB_T9216Rs ("XLMIB_T9216R")
#endif
#ifndef XLMIB_TBCARs
#define XLMIB_TBCARs ("XLMIB_TBCAR")
#endif
#ifndef XLMIB_TBYTRs
#define XLMIB_TBYTRs ("XLMIB_TBYTR")
#endif
#ifndef XLMIB_TDFRRs
#define XLMIB_TDFRRs ("XLMIB_TDFRR")
#endif
#ifndef XLMIB_TDVLNRs
#define XLMIB_TDVLNRs ("XLMIB_TDVLNR")
#endif
#ifndef XLMIB_TEDFRs
#define XLMIB_TEDFRs ("XLMIB_TEDFR")
#endif
#ifndef XLMIB_TERRRs
#define XLMIB_TERRRs ("XLMIB_TERRR")
#endif
#ifndef XLMIB_TFCSRs
#define XLMIB_TFCSRs ("XLMIB_TFCSR")
#endif
#ifndef XLMIB_TFRGRs
#define XLMIB_TFRGRs ("XLMIB_TFRGR")
#endif
#ifndef XLMIB_TJBRRs
#define XLMIB_TJBRRs ("XLMIB_TJBRR")
#endif
#ifndef XLMIB_TLCLRs
#define XLMIB_TLCLRs ("XLMIB_TLCLR")
#endif
#ifndef XLMIB_TMCARs
#define XLMIB_TMCARs ("XLMIB_TMCAR")
#endif
#ifndef XLMIB_TMCLRs
#define XLMIB_TMCLRs ("XLMIB_TMCLR")
#endif
#ifndef XLMIB_TMGVRs
#define XLMIB_TMGVRs ("XLMIB_TMGVR")
#endif
#ifndef XLMIB_TNCLRs
#define XLMIB_TNCLRs ("XLMIB_TNCLR")
#endif
#ifndef XLMIB_TOVRRs
#define XLMIB_TOVRRs ("XLMIB_TOVRR")
#endif
#ifndef XLMIB_TPFC0Rs
#define XLMIB_TPFC0Rs ("XLMIB_TPFC0R")
#endif
#ifndef XLMIB_TPFC1Rs
#define XLMIB_TPFC1Rs ("XLMIB_TPFC1R")
#endif
#ifndef XLMIB_TPFC2Rs
#define XLMIB_TPFC2Rs ("XLMIB_TPFC2R")
#endif
#ifndef XLMIB_TPFC3Rs
#define XLMIB_TPFC3Rs ("XLMIB_TPFC3R")
#endif
#ifndef XLMIB_TPFC4Rs
#define XLMIB_TPFC4Rs ("XLMIB_TPFC4R")
#endif
#ifndef XLMIB_TPFC5Rs
#define XLMIB_TPFC5Rs ("XLMIB_TPFC5R")
#endif
#ifndef XLMIB_TPFC6Rs
#define XLMIB_TPFC6Rs ("XLMIB_TPFC6R")
#endif
#ifndef XLMIB_TPFC7Rs
#define XLMIB_TPFC7Rs ("XLMIB_TPFC7R")
#endif
#ifndef XLMIB_TPFCOFF0Rs
#define XLMIB_TPFCOFF0Rs ("XLMIB_TPFCOFF0R")
#endif
#ifndef XLMIB_TPFCOFF1Rs
#define XLMIB_TPFCOFF1Rs ("XLMIB_TPFCOFF1R")
#endif
#ifndef XLMIB_TPFCOFF2Rs
#define XLMIB_TPFCOFF2Rs ("XLMIB_TPFCOFF2R")
#endif
#ifndef XLMIB_TPFCOFF3Rs
#define XLMIB_TPFCOFF3Rs ("XLMIB_TPFCOFF3R")
#endif
#ifndef XLMIB_TPFCOFF4Rs
#define XLMIB_TPFCOFF4Rs ("XLMIB_TPFCOFF4R")
#endif
#ifndef XLMIB_TPFCOFF5Rs
#define XLMIB_TPFCOFF5Rs ("XLMIB_TPFCOFF5R")
#endif
#ifndef XLMIB_TPFCOFF6Rs
#define XLMIB_TPFCOFF6Rs ("XLMIB_TPFCOFF6R")
#endif
#ifndef XLMIB_TPFCOFF7Rs
#define XLMIB_TPFCOFF7Rs ("XLMIB_TPFCOFF7R")
#endif
#ifndef XLMIB_TPKTRs
#define XLMIB_TPKTRs ("XLMIB_TPKTR")
#endif
#ifndef XLMIB_TPOKRs
#define XLMIB_TPOKRs ("XLMIB_TPOKR")
#endif
#ifndef XLMIB_TRPKTRs
#define XLMIB_TRPKTRs ("XLMIB_TRPKTR")
#endif
#ifndef XLMIB_TSCLRs
#define XLMIB_TSCLRs ("XLMIB_TSCLR")
#endif
#ifndef XLMIB_TSPARE0Rs
#define XLMIB_TSPARE0Rs ("XLMIB_TSPARE0R")
#endif
#ifndef XLMIB_TSPARE1Rs
#define XLMIB_TSPARE1Rs ("XLMIB_TSPARE1R")
#endif
#ifndef XLMIB_TSPARE2Rs
#define XLMIB_TSPARE2Rs ("XLMIB_TSPARE2R")
#endif
#ifndef XLMIB_TSPARE3Rs
#define XLMIB_TSPARE3Rs ("XLMIB_TSPARE3R")
#endif
#ifndef XLMIB_TUCARs
#define XLMIB_TUCARs ("XLMIB_TUCAR")
#endif
#ifndef XLMIB_TUFLRs
#define XLMIB_TUFLRs ("XLMIB_TUFLR")
#endif
#ifndef XLMIB_TVLNRs
#define XLMIB_TVLNRs ("XLMIB_TVLNR")
#endif
#ifndef XLMIB_TXCFRs
#define XLMIB_TXCFRs ("XLMIB_TXCFR")
#endif
#ifndef XLMIB_TXCLRs
#define XLMIB_TXCLRs ("XLMIB_TXCLR")
#endif
#ifndef XLMIB_TXPFRs
#define XLMIB_TXPFRs ("XLMIB_TXPFR")
#endif
#ifndef XLMIB_TXPPRs
#define XLMIB_TXPPRs ("XLMIB_TXPPR")
#endif
#ifndef XLMIB_TX_EEE_LPI_DURATION_COUNTERRs
#define XLMIB_TX_EEE_LPI_DURATION_COUNTERRs ("XLMIB_TX_EEE_LPI_DURATION_COUNTERR")
#endif
#ifndef XLMIB_TX_EEE_LPI_EVENT_COUNTERRs
#define XLMIB_TX_EEE_LPI_EVENT_COUNTERRs ("XLMIB_TX_EEE_LPI_EVENT_COUNTERR")
#endif
#ifndef XLMIB_TX_HCFC_COUNTERRs
#define XLMIB_TX_HCFC_COUNTERRs ("XLMIB_TX_HCFC_COUNTERR")
#endif
#ifndef XLMIB_TX_LLFC_LOG_COUNTERRs
#define XLMIB_TX_LLFC_LOG_COUNTERRs ("XLMIB_TX_LLFC_LOG_COUNTERR")
#endif
#ifndef XLMIB_XTHOLRs
#define XLMIB_XTHOLRs ("XLMIB_XTHOLR")
#endif
#ifndef XLPORT_CNTMAXSIZERs
#define XLPORT_CNTMAXSIZERs ("XLPORT_CNTMAXSIZER")
#endif
#ifndef XLPORT_CONFIGRs
#define XLPORT_CONFIGRs ("XLPORT_CONFIGR")
#endif
#ifndef XLPORT_ECC_CONTROLRs
#define XLPORT_ECC_CONTROLRs ("XLPORT_ECC_CONTROLR")
#endif
#ifndef XLPORT_EEE_CLOCK_GATERs
#define XLPORT_EEE_CLOCK_GATERs ("XLPORT_EEE_CLOCK_GATER")
#endif
#ifndef XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERRs
#define XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERRs ("XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERR")
#endif
#ifndef XLPORT_EEE_COUNTER_MODERs
#define XLPORT_EEE_COUNTER_MODERs ("XLPORT_EEE_COUNTER_MODER")
#endif
#ifndef XLPORT_EEE_DURATION_TIMER_PULSERs
#define XLPORT_EEE_DURATION_TIMER_PULSERs ("XLPORT_EEE_DURATION_TIMER_PULSER")
#endif
#ifndef XLPORT_ENABLE_REGRs
#define XLPORT_ENABLE_REGRs ("XLPORT_ENABLE_REGR")
#endif
#ifndef XLPORT_FAULT_LINK_STATUSRs
#define XLPORT_FAULT_LINK_STATUSRs ("XLPORT_FAULT_LINK_STATUSR")
#endif
#ifndef XLPORT_FLOW_CONTROL_CONFIGRs
#define XLPORT_FLOW_CONTROL_CONFIGRs ("XLPORT_FLOW_CONTROL_CONFIGR")
#endif
#ifndef XLPORT_FORCE_DOUBLE_BIT_ERRORRs
#define XLPORT_FORCE_DOUBLE_BIT_ERRORRs ("XLPORT_FORCE_DOUBLE_BIT_ERRORR")
#endif
#ifndef XLPORT_FORCE_SINGLE_BIT_ERRORRs
#define XLPORT_FORCE_SINGLE_BIT_ERRORRs ("XLPORT_FORCE_SINGLE_BIT_ERRORR")
#endif
#ifndef XLPORT_GENERAL_SPARE1_REGRs
#define XLPORT_GENERAL_SPARE1_REGRs ("XLPORT_GENERAL_SPARE1_REGR")
#endif
#ifndef XLPORT_GENERAL_SPARE2_REGRs
#define XLPORT_GENERAL_SPARE2_REGRs ("XLPORT_GENERAL_SPARE2_REGR")
#endif
#ifndef XLPORT_GENERAL_SPARE3_REGRs
#define XLPORT_GENERAL_SPARE3_REGRs ("XLPORT_GENERAL_SPARE3_REGR")
#endif
#ifndef XLPORT_INTR_ENABLERs
#define XLPORT_INTR_ENABLERs ("XLPORT_INTR_ENABLER")
#endif
#ifndef XLPORT_INTR_STATUSRs
#define XLPORT_INTR_STATUSRs ("XLPORT_INTR_STATUSR")
#endif
#ifndef XLPORT_LAG_FAILOVER_CONFIGRs
#define XLPORT_LAG_FAILOVER_CONFIGRs ("XLPORT_LAG_FAILOVER_CONFIGR")
#endif
#ifndef XLPORT_LED_CHAIN_CONFIGRs
#define XLPORT_LED_CHAIN_CONFIGRs ("XLPORT_LED_CHAIN_CONFIGR")
#endif
#ifndef XLPORT_LINKSTATUS_DOWNRs
#define XLPORT_LINKSTATUS_DOWNRs ("XLPORT_LINKSTATUS_DOWNR")
#endif
#ifndef XLPORT_LINKSTATUS_DOWN_CLEARRs
#define XLPORT_LINKSTATUS_DOWN_CLEARRs ("XLPORT_LINKSTATUS_DOWN_CLEARR")
#endif
#ifndef XLPORT_MAC_CONTROLRs
#define XLPORT_MAC_CONTROLRs ("XLPORT_MAC_CONTROLR")
#endif
#ifndef XLPORT_MAC_RSV_MASKRs
#define XLPORT_MAC_RSV_MASKRs ("XLPORT_MAC_RSV_MASKR")
#endif
#ifndef XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGRs
#define XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGRs ("XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGR")
#endif
#ifndef XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGRs
#define XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGRs ("XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGR")
#endif
#ifndef XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGRs
#define XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGRs ("XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGR")
#endif
#ifndef XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGRs
#define XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGRs ("XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGR")
#endif
#ifndef XLPORT_MIB_RESETRs
#define XLPORT_MIB_RESETRs ("XLPORT_MIB_RESETR")
#endif
#ifndef XLPORT_MIB_RSC0_ECC_STATUSRs
#define XLPORT_MIB_RSC0_ECC_STATUSRs ("XLPORT_MIB_RSC0_ECC_STATUSR")
#endif
#ifndef XLPORT_MIB_RSC1_ECC_STATUSRs
#define XLPORT_MIB_RSC1_ECC_STATUSRs ("XLPORT_MIB_RSC1_ECC_STATUSR")
#endif
#ifndef XLPORT_MIB_RSC_ECC_STATUSRs
#define XLPORT_MIB_RSC_ECC_STATUSRs ("XLPORT_MIB_RSC_ECC_STATUSR")
#endif
#ifndef XLPORT_MIB_RSC_RAM_CONTROLRs
#define XLPORT_MIB_RSC_RAM_CONTROLRs ("XLPORT_MIB_RSC_RAM_CONTROLR")
#endif
#ifndef XLPORT_MIB_TSC0_ECC_STATUSRs
#define XLPORT_MIB_TSC0_ECC_STATUSRs ("XLPORT_MIB_TSC0_ECC_STATUSR")
#endif
#ifndef XLPORT_MIB_TSC1_ECC_STATUSRs
#define XLPORT_MIB_TSC1_ECC_STATUSRs ("XLPORT_MIB_TSC1_ECC_STATUSR")
#endif
#ifndef XLPORT_MIB_TSC_ECC_STATUSRs
#define XLPORT_MIB_TSC_ECC_STATUSRs ("XLPORT_MIB_TSC_ECC_STATUSR")
#endif
#ifndef XLPORT_MIB_TSC_RAM_CONTROLRs
#define XLPORT_MIB_TSC_RAM_CONTROLRs ("XLPORT_MIB_TSC_RAM_CONTROLR")
#endif
#ifndef XLPORT_MODE_REGRs
#define XLPORT_MODE_REGRs ("XLPORT_MODE_REGR")
#endif
#ifndef XLPORT_PMD_PLL_CTRL_CONFIGRs
#define XLPORT_PMD_PLL_CTRL_CONFIGRs ("XLPORT_PMD_PLL_CTRL_CONFIGR")
#endif
#ifndef XLPORT_PM_VERSION_IDRs
#define XLPORT_PM_VERSION_IDRs ("XLPORT_PM_VERSION_IDR")
#endif
#ifndef XLPORT_POWER_SAVERs
#define XLPORT_POWER_SAVERs ("XLPORT_POWER_SAVER")
#endif
#ifndef XLPORT_SBUS_CONTROLRs
#define XLPORT_SBUS_CONTROLRs ("XLPORT_SBUS_CONTROLR")
#endif
#ifndef XLPORT_SGNDET_EARLYCRSRs
#define XLPORT_SGNDET_EARLYCRSRs ("XLPORT_SGNDET_EARLYCRSR")
#endif
#ifndef XLPORT_SOFT_RESETRs
#define XLPORT_SOFT_RESETRs ("XLPORT_SOFT_RESETR")
#endif
#ifndef XLPORT_SPARE0_REGRs
#define XLPORT_SPARE0_REGRs ("XLPORT_SPARE0_REGR")
#endif
#ifndef XLPORT_SW_FLOW_CONTROLRs
#define XLPORT_SW_FLOW_CONTROLRs ("XLPORT_SW_FLOW_CONTROLR")
#endif
#ifndef XLPORT_TSC_PLL_LOCK_STATUSRs
#define XLPORT_TSC_PLL_LOCK_STATUSRs ("XLPORT_TSC_PLL_LOCK_STATUSR")
#endif
#ifndef XLPORT_TS_TIMER_31_0_REGRs
#define XLPORT_TS_TIMER_31_0_REGRs ("XLPORT_TS_TIMER_31_0_REGR")
#endif
#ifndef XLPORT_TS_TIMER_47_32_REGRs
#define XLPORT_TS_TIMER_47_32_REGRs ("XLPORT_TS_TIMER_47_32_REGR")
#endif
#ifndef XLPORT_WC_UCMEM_CTRLRs
#define XLPORT_WC_UCMEM_CTRLRs ("XLPORT_WC_UCMEM_CTRLR")
#endif
#ifndef XLPORT_WC_UCMEM_DATAMs
#define XLPORT_WC_UCMEM_DATAMs ("XLPORT_WC_UCMEM_DATAM")
#endif
#ifndef XLPORT_XGXS0_CTRL_REGRs
#define XLPORT_XGXS0_CTRL_REGRs ("XLPORT_XGXS0_CTRL_REGR")
#endif
#ifndef XLPORT_XGXS0_LN0_STATUS0_REGRs
#define XLPORT_XGXS0_LN0_STATUS0_REGRs ("XLPORT_XGXS0_LN0_STATUS0_REGR")
#endif
#ifndef XLPORT_XGXS0_LN1_STATUS0_REGRs
#define XLPORT_XGXS0_LN1_STATUS0_REGRs ("XLPORT_XGXS0_LN1_STATUS0_REGR")
#endif
#ifndef XLPORT_XGXS0_LN2_STATUS0_REGRs
#define XLPORT_XGXS0_LN2_STATUS0_REGRs ("XLPORT_XGXS0_LN2_STATUS0_REGR")
#endif
#ifndef XLPORT_XGXS0_LN3_STATUS0_REGRs
#define XLPORT_XGXS0_LN3_STATUS0_REGRs ("XLPORT_XGXS0_LN3_STATUS0_REGR")
#endif
#ifndef XLPORT_XGXS0_STATUS0_REGRs
#define XLPORT_XGXS0_STATUS0_REGRs ("XLPORT_XGXS0_STATUS0_REGR")
#endif
#ifndef XLPORT_XGXS_COUNTER_MODERs
#define XLPORT_XGXS_COUNTER_MODERs ("XLPORT_XGXS_COUNTER_MODER")
#endif
#ifndef XOFF_TIMERs
#define XOFF_TIMERs ("XOFF_TIMER")
#endif
#ifndef XOR16s
#define XOR16s ("XOR16")
#endif
#ifndef XOR_BANKs
#define XOR_BANKs ("XOR_BANK")
#endif
#ifndef XOR_SALT_BIN_As
#define XOR_SALT_BIN_As ("XOR_SALT_BIN_A")
#endif
#ifndef XOR_SALT_BIN_Bs
#define XOR_SALT_BIN_Bs ("XOR_SALT_BIN_B")
#endif
#ifndef XOR_SALT_BIN_Cs
#define XOR_SALT_BIN_Cs ("XOR_SALT_BIN_C")
#endif
#ifndef YELLOW_DROPs
#define YELLOW_DROPs ("YELLOW_DROP")
#endif
#ifndef YELLOW_LIMIT_CELLS_STATICs
#define YELLOW_LIMIT_CELLS_STATICs ("YELLOW_LIMIT_CELLS_STATIC")
#endif
#ifndef YELLOW_LIMIT_CELLS_STATIC_OPERs
#define YELLOW_LIMIT_CELLS_STATIC_OPERs ("YELLOW_LIMIT_CELLS_STATIC_OPER")
#endif
#ifndef YELLOW_LIMIT_DYNAMICs
#define YELLOW_LIMIT_DYNAMICs ("YELLOW_LIMIT_DYNAMIC")
#endif
#ifndef YELLOW_OFFSET_CELLSs
#define YELLOW_OFFSET_CELLSs ("YELLOW_OFFSET_CELLS")
#endif
#ifndef YELLOW_OFFSET_EGRs
#define YELLOW_OFFSET_EGRs ("YELLOW_OFFSET_EGR")
#endif
#ifndef YELLOW_OFFSET_INGs
#define YELLOW_OFFSET_INGs ("YELLOW_OFFSET_ING")
#endif
#ifndef YELLOW_PKTs
#define YELLOW_PKTs ("YELLOW_PKT")
#endif
#ifndef YELLOW_SHARED_LIMIT_CELLSs
#define YELLOW_SHARED_LIMIT_CELLSs ("YELLOW_SHARED_LIMIT_CELLS")
#endif
#ifndef YELLOW_SHARED_LIMIT_CELLS_OPERs
#define YELLOW_SHARED_LIMIT_CELLS_OPERs ("YELLOW_SHARED_LIMIT_CELLS_OPER")
#endif
#ifndef YELLOW_SHARED_RESUME_LIMIT_CELLSs
#define YELLOW_SHARED_RESUME_LIMIT_CELLSs ("YELLOW_SHARED_RESUME_LIMIT_CELLS")
#endif
#ifndef YELLOW_SHARED_RESUME_LIMIT_CELLS_OPERs
#define YELLOW_SHARED_RESUME_LIMIT_CELLS_OPERs ("YELLOW_SHARED_RESUME_LIMIT_CELLS_OPER")
#endif
#ifndef ZEROESs
#define ZEROESs ("ZEROES")
#endif
#endif /* DOXYGEN_IGNORE_AUTOGEN */
#endif /* BCM56880_A0_LTD_STR_H */
