name: DAC
description: DAC
groupName: DAC
registers:
  - name: DAC_CR
    displayName: DAC_CR
    description: DAC control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN1
        description: "DAC channel1 enable\nThis bit is set and cleared by software to enable/disable DAC channel1."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 disabled
            value: 0
          - name: B_0x1
            description: DAC channel1 enabled
            value: 1
      - name: TEN1
        description: "DAC channel1 trigger enable\nThis bit is set and cleared by software to enable/disable DAC channel1 trigger.\nNote: When software trigger is selected, the transfer from the DAC_DHR1 register to the DAC_DOR1 register takes only one dac_pclk clock cycle."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 trigger disabled and data written into the DAC_DHR1 register are transferred one dac_pclk clock cycle later to the DAC_DOR1 register
            value: 0
          - name: B_0x1
            description: DAC channel1 trigger enabled and data from the DAC_DHR1 register are transferred three dac_pclk clock cycles later to the DAC_DOR1 register
            value: 1
      - name: TSEL1
        description: "DAC channel1 trigger selection\nThese bits select the external event used to trigger DAC channel1\n...\nRefer to the trigger selection tables in  for details on trigger configuration and mapping.\nNote: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled)."
        bitOffset: 2
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SWTRIG1
            value: 0
          - name: B_0x1
            description: dac_ch1_trg1
            value: 1
          - name: B_0x2
            description: dac_ch1_trg2
            value: 2
          - name: B_0xF
            description: dac_ch1_trg15
            value: 15
      - name: WAVE1
        description: "DAC channel1 noise/triangle wave generation enable\nThese bits are set and cleared by software.\n1x: Triangle wave generation enabled\nOnly used if bit TEN1 = 1 (DAC channel1 trigger enabled)."
        bitOffset: 6
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wave generation disabled
            value: 0
          - name: B_0x1
            description: Noise wave generation enabled
            value: 1
      - name: MAMP1
        description: "DAC channel1 mask/amplitude selector\nThese bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode.\nbigger or equal to 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095"
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Unmask bit0 of LFSR/ triangle amplitude equal to 1
            value: 0
          - name: B_0x1
            description: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3
            value: 1
          - name: B_0x2
            description: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7
            value: 2
          - name: B_0x3
            description: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15
            value: 3
          - name: B_0x4
            description: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31
            value: 4
          - name: B_0x5
            description: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63
            value: 5
          - name: B_0x6
            description: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127
            value: 6
          - name: B_0x7
            description: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255
            value: 7
          - name: B_0x8
            description: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511
            value: 8
          - name: B_0x9
            description: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023
            value: 9
          - name: B_0xA
            description: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047
            value: 10
      - name: DMAEN1
        description: "DAC channel1 DMA enable\nThis bit is set and cleared by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 DMA mode disabled
            value: 0
          - name: B_0x1
            description: DAC channel1 DMA mode enabled
            value: 1
      - name: DMAUDRIE1
        description: "DAC channel1 DMA Underrun Interrupt enable\nThis bit is set and cleared by software."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 DMA Underrun Interrupt disabled
            value: 0
          - name: B_0x1
            description: DAC channel1 DMA Underrun Interrupt enabled
            value: 1
      - name: CEN1
        description: "DAC channel1 calibration enable\nThis bit is set and cleared by software to enable/disable DAC channel1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 in Normal operating mode
            value: 0
          - name: B_0x1
            description: DAC channel1 in calibration mode
            value: 1
      - name: EN2
        description: "DAC channel2 enable\nThis bit is set and cleared by software to enable/disable DAC channel2.\nNote: These bits are available only on dual-channel DACs. Refer to implementation."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 disabled
            value: 0
          - name: B_0x1
            description: DAC channel2 enabled
            value: 1
      - name: TEN2
        description: "DAC channel2 trigger enable\nThis bit is set and cleared by software to enable/disable DAC channel2 trigger\nNote: When software trigger is selected, the transfer from the DAC_DHR2 register to the DAC_DOR2 register takes only one dac_pclk clock cycle.\nThese bits are available only on dual-channel DACs. Refer to implementation."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 trigger disabled and data written into the DAC_DHR2 register are transferred one dac_pclk clock cycle later to the DAC_DOR2 register
            value: 0
          - name: B_0x1
            description: DAC channel2 trigger enabled and data from the DAC_DHR2 register are transferred three dac_pclk clock cycles later to the DAC_DOR2 register
            value: 1
      - name: TSEL2
        description: "DAC channel2 trigger selection\nThese bits select the external event used to trigger DAC channel2\n...\nRefer to the trigger selection tables in  for details on trigger configuration and mapping.\nNote: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled).\nThese bits are available only on dual-channel DACs. Refer to implementation."
        bitOffset: 18
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SWTRIG2
            value: 0
          - name: B_0x1
            description: dac_ch2_trg1
            value: 1
          - name: B_0x2
            description: dac_ch2_trg2
            value: 2
          - name: B_0xF
            description: dac_ch2_trg15
            value: 15
      - name: WAVE2
        description: "DAC channel2 noise/triangle wave generation enable\nThese bits are set/reset by software.\n1x: Triangle wave generation enabled\nNote: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)\nThese bits are available only on dual-channel DACs. Refer to implementation."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wave generation disabled
            value: 0
          - name: B_0x1
            description: Noise wave generation enabled
            value: 1
      - name: MAMP2
        description: "DAC channel2 mask/amplitude selector\nThese bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode.\nbigger or equal to 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095\nNote: These bits are available only on dual-channel DACs. Refer to implementation."
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Unmask bit0 of LFSR/ triangle amplitude equal to 1
            value: 0
          - name: B_0x1
            description: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3
            value: 1
          - name: B_0x2
            description: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7
            value: 2
          - name: B_0x3
            description: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15
            value: 3
          - name: B_0x4
            description: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31
            value: 4
          - name: B_0x5
            description: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63
            value: 5
          - name: B_0x6
            description: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127
            value: 6
          - name: B_0x7
            description: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255
            value: 7
          - name: B_0x8
            description: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511
            value: 8
          - name: B_0x9
            description: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023
            value: 9
          - name: B_0xA
            description: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047
            value: 10
      - name: DMAEN2
        description: "DAC channel2 DMA enable\nThis bit is set and cleared by software.\nNote: This bit is available only on dual-channel DACs. Refer to implementation."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 DMA mode disabled
            value: 0
          - name: B_0x1
            description: DAC channel2 DMA mode enabled
            value: 1
      - name: DMAUDRIE2
        description: "DAC channel2 DMA underrun interrupt enable\nThis bit is set and cleared by software.\nNote: This bit is available only on dual-channel DACs. Refer to implementation."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 DMA underrun interrupt disabled
            value: 0
          - name: B_0x1
            description: DAC channel2 DMA underrun interrupt enabled
            value: 1
      - name: CEN2
        description: "DAC channel2 calibration enable\nThis bit is set and cleared by software to enable/disable DAC channel2 calibration, it can be written only if EN2 bit is set to 0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.\nNote: This bit is available only on dual-channel DACs. Refer to implementation."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 in Normal operating mode
            value: 0
          - name: B_0x1
            description: DAC channel2 in calibration mode
            value: 1
  - name: DAC_SWTRGR
    displayName: DAC_SWTRGR
    description: DAC software trigger register
    addressOffset: 4
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: SWTRIG1
        description: "DAC channel1 software trigger\nThis bit is set by software to trigger the DAC in software trigger mode.\nNote: This bit is cleared by hardware (one dac_pclk clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register."
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No trigger
            value: 0
          - name: B_0x1
            description: Trigger
            value: 1
      - name: SWTRIG2
        description: "DAC channel2 software trigger\nThis bit is set by software to trigger the DAC in software trigger mode.\nNote: This bit is cleared by hardware (one dac_pclk clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.\nThis bit is available only on dual-channel DACs. Refer to implementation."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No trigger
            value: 0
          - name: B_0x1
            description: Trigger
            value: 1
  - name: DAC_DHR12R1
    displayName: DAC_DHR12R1
    description: "DAC channel1 12-bit right-aligned data\n          holding register"
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC1DHR
        description: "DAC channel1 12-bit right-aligned data\nThese bits are written by software. They specify 12-bit data for DAC channel1."
        bitOffset: 0
        bitWidth: 12
        access: read-write
  - name: DAC_DHR12L1
    displayName: DAC_DHR12L1
    description: "DAC channel1 12-bit left aligned data\n          holding register"
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC1DHR
        description: "DAC channel1 12-bit left-aligned data\nThese bits are written by software.\nThey specify 12-bit data for DAC channel1."
        bitOffset: 4
        bitWidth: 12
        access: read-write
  - name: DAC_DHR8R1
    displayName: DAC_DHR8R1
    description: "DAC channel1 8-bit right aligned data\n          holding register"
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC1DHR
        description: "DAC channel1 8-bit right-aligned data\nThese bits are written by software. They specify 8-bit data for DAC channel1."
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: DAC_DHR12R2
    displayName: DAC_DHR12R2
    description: "DAC channel2 12-bit right aligned data\n          holding register"
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC2DHR
        description: "DAC channel2 12-bit right-aligned data\nThese bits are written by software. They specify 12-bit data for DAC channel2."
        bitOffset: 0
        bitWidth: 12
        access: read-write
  - name: DAC_DHR12L2
    displayName: DAC_DHR12L2
    description: "DAC channel2 12-bit left aligned data\n          holding register"
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC2DHR
        description: "DAC channel2 12-bit left-aligned data\nThese bits are written by software which specify 12-bit data for DAC channel2."
        bitOffset: 4
        bitWidth: 12
        access: read-write
  - name: DAC_DHR8R2
    displayName: DAC_DHR8R2
    description: "DAC channel2 8-bit right-aligned data\n          holding register"
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC2DHR
        description: "DAC channel2 8-bit right-aligned data\nThese bits are written by software which specifies 8-bit data for DAC channel2."
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: DAC_DHR12RD
    displayName: DAC_DHR12RD
    description: "Dual DAC 12-bit right-aligned data holding\n          register"
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC1DHR
        description: "DAC channel1 12-bit right-aligned data\nThese bits are written by software which specifies 12-bit data for DAC channel1."
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: DACC2DHR
        description: "DAC channel2 12-bit right-aligned data\nThese bits are written by software which specifies 12-bit data for DAC channel2."
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: DAC_DHR12LD
    displayName: DAC_DHR12LD
    description: "DUAL DAC 12-bit left aligned data holding\n          register"
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC1DHR
        description: "DAC channel1 12-bit left-aligned data\nThese bits are written by software which specifies 12-bit data for DAC channel1."
        bitOffset: 4
        bitWidth: 12
        access: read-write
      - name: DACC2DHR
        description: "DAC channel2 12-bit left-aligned data\nThese bits are written by software which specifies 12-bit data for DAC channel2."
        bitOffset: 20
        bitWidth: 12
        access: read-write
  - name: DAC_DHR8RD
    displayName: DAC_DHR8RD
    description: "DUAL DAC 8-bit right aligned data holding\n          register"
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC1DHR
        description: "DAC channel1 8-bit right-aligned data\nThese bits are written by software which specifies 8-bit data for DAC channel1."
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: DACC2DHR
        description: "DAC channel2 8-bit right-aligned data\nThese bits are written by software which specifies 8-bit data for DAC channel2."
        bitOffset: 8
        bitWidth: 8
        access: read-write
  - name: DAC_DOR1
    displayName: DAC_DOR1
    description: "DAC channel1 data output\n          register"
    addressOffset: 44
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: DACC1DOR
        description: "DAC channel1 data output\nThese bits are read-only, they contain data output for DAC channel1."
        bitOffset: 0
        bitWidth: 12
        access: read-only
  - name: DAC_DOR2
    displayName: DAC_DOR2
    description: "DAC channel2 data output\n          register"
    addressOffset: 48
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: DACC2DOR
        description: "DAC channel2 data output\nThese bits are read-only, they contain data output for DAC channel2."
        bitOffset: 0
        bitWidth: 12
        access: read-only
  - name: DAC_SR
    displayName: DAC_SR
    description: DAC status register
    addressOffset: 52
    size: 32
    resetValue: 0
    fields:
      - name: DMAUDR1
        description: "DAC channel1 DMA underrun flag\nThis bit is set by hardware and cleared by software (by writing it to 1)."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No DMA underrun error condition occurred for DAC channel1
            value: 0
          - name: B_0x1
            description: DMA underrun error condition occurred for DAC channel1 (the currently selected trigger is driving DAC channel1 conversion at a frequency higher than the DMA service capability rate)
            value: 1
      - name: CAL_FLAG1
        description: "DAC channel1 calibration offset status\nThis bit is set and cleared by hardware"
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: calibration trimming value is lower than the offset correction value
            value: 0
          - name: B_0x1
            description: calibration trimming value is equal or greater than the offset correction value
            value: 1
      - name: BWST1
        description: "DAC channel1 busy writing sample time flag\nThis bit is systematically set just after Sample and hold mode enable and is set each time the software writes the register DAC_SHSR1, It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3 LSI periods of synchronization)."
        bitOffset: 15
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 'There is no write operation of DAC_SHSR1 ongoing: DAC_SHSR1 can be written'
            value: 0
          - name: B_0x1
            description: 'There is a write operation of DAC_SHSR1 ongoing: DAC_SHSR1 cannot be written'
            value: 1
      - name: DMAUDR2
        description: "DAC channel2 DMA underrun flag\nThis bit is set by hardware and cleared by software (by writing it to 1).\nNote: This bit is available only on dual-channel DACs. Refer to implementation."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No DMA underrun error condition occurred for DAC channel2
            value: 0
          - name: B_0x1
            description: DMA underrun error condition occurred for DAC channel2 (the currently selected trigger is driving DAC channel2 conversion at a frequency higher than the DMA service capability rate).
            value: 1
      - name: CAL_FLAG2
        description: "DAC channel2 calibration offset status\nThis bit is set and cleared by hardware\nNote: This bit is available only on dual-channel DACs. Refer to implementation."
        bitOffset: 30
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: calibration trimming value is lower than the offset correction value
            value: 0
          - name: B_0x1
            description: calibration trimming value is equal or greater than the offset correction value
            value: 1
      - name: BWST2
        description: "DAC channel2 busy writing sample time flag\nThis bit is systematically set just after Sample and hold mode enable. It is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI periods of synchronization).\nNote: This bit is available only on dual-channel DACs. Refer to implementation."
        bitOffset: 31
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 'There is no write operation of DAC_SHSR2 ongoing: DAC_SHSR2 can be written'
            value: 0
          - name: B_0x1
            description: 'There is a write operation of DAC_SHSR2 ongoing: DAC_SHSR2 cannot be written'
            value: 1
  - name: DAC_CCR
    displayName: DAC_CCR
    description: "DAC calibration control\n          register"
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OTRIM1
        description: DAC channel1 offset trimming value
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: OTRIM2
        description: "DAC channel2 offset trimming value\nThese bits are available only on dual-channel DACs. Refer to implementation."
        bitOffset: 16
        bitWidth: 5
        access: read-write
  - name: DAC_MCR
    displayName: DAC_MCR
    description: DAC mode control register
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MODE1
        description: "DAC channel1 mode\nThese bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored.\nThey can be set and cleared by software to select the DAC channel1 mode:\nDAC channel1 in Normal mode\nDAC channel1 in sample & hold mode\nNote: This register can be modified only when EN1=0."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 is connected to external pin with Buffer enabled
            value: 0
          - name: B_0x1
            description: DAC channel1 is connected to external pin and to on chip peripherals with Buffer enabled
            value: 1
          - name: B_0x2
            description: DAC channel1 is connected to external pin with Buffer disabled
            value: 2
          - name: B_0x3
            description: DAC channel1 is connected to on chip peripherals with Buffer disabled
            value: 3
          - name: B_0x4
            description: DAC channel1 is connected to external pin with Buffer enabled
            value: 4
          - name: B_0x5
            description: DAC channel1 is connected to external pin and to on chip peripherals with Buffer enabled
            value: 5
          - name: B_0x6
            description: DAC channel1 is connected to external pin and to on chip peripherals with Buffer disabled
            value: 6
          - name: B_0x7
            description: DAC channel1 is connected to on chip peripherals with Buffer disabled
            value: 7
      - name: MODE2
        description: "DAC channel2 mode\nThese bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored.\nThey can be set and cleared by software to select the DAC channel2 mode:\nDAC channel2 in Normal mode\nDAC channel2 in Sample and hold mode\nNote: This register can be modified only when EN2=0.\nRefer to  for the availability of DAC channel2."
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 is connected to external pin with Buffer enabled
            value: 0
          - name: B_0x1
            description: DAC channel2 is connected to external pin and to on chip peripherals with buffer enabled
            value: 1
          - name: B_0x2
            description: DAC channel2 is connected to external pin with buffer disabled
            value: 2
          - name: B_0x3
            description: DAC channel2 is connected to on chip peripherals with Buffer disabled
            value: 3
          - name: B_0x4
            description: DAC channel2 is connected to external pin with Buffer enabled
            value: 4
          - name: B_0x5
            description: DAC channel2 is connected to external pin and to on chip peripherals with Buffer enabled
            value: 5
          - name: B_0x6
            description: DAC channel2 is connected to external pin and to on chip peripherals with Buffer disabled
            value: 6
          - name: B_0x7
            description: DAC channel2 is connected to on chip peripherals with Buffer disabled
            value: 7
  - name: DAC_SHSR1
    displayName: DAC_SHSR1
    description: "DAC Sample and Hold sample time register\n          1"
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TSAMPLE1
        description: "DAC channel1 sample time (only valid in Sample and hold mode)\nThese bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWST1 of DAC_SR register is low, If BWST1=1, the write operation is ignored."
        bitOffset: 0
        bitWidth: 10
        access: read-write
  - name: DAC_SHSR2
    displayName: DAC_SHSR2
    description: "DAC Sample and Hold sample time register\n          2"
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TSAMPLE2
        description: "DAC channel2 sample time (only valid in Sample and hold mode)\nThese bits can be written when the DAC channel2 is disabled or also during normal operation. in the latter case, the write can be done only when BWST2 of DAC_SR register is low, if BWST2=1, the write operation is ignored."
        bitOffset: 0
        bitWidth: 10
        access: read-write
  - name: DAC_SHHR
    displayName: DAC_SHHR
    description: "DAC Sample and Hold hold time\n          register"
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 65537
    fields:
      - name: THOLD1
        description: "DAC channel1 hold time (only valid in Sample and hold mode)\nHold time= (THOLD[9:0]) x LSI clock period\nNote: This register can be modified only when EN1=0."
        bitOffset: 0
        bitWidth: 10
        access: read-write
      - name: THOLD2
        description: "DAC channel2 hold time (only valid in Sample and hold mode).\nHold time= (THOLD[9:0]) x LSI clock period\nNote: This register can be modified only when EN2=0.\nThese bits are available only on dual-channel DACs. Refer to implementation."
        bitOffset: 16
        bitWidth: 10
        access: read-write
  - name: DAC_SHRR
    displayName: DAC_SHRR
    description: "DAC Sample and Hold refresh time\n          register"
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 65537
    fields:
      - name: TREFRESH1
        description: "DAC channel1 refresh time (only valid in Sample and hold mode)\nRefresh time= (TREFRESH[7:0]) x LSI clock period\nNote: This register can be modified only when EN1=0."
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: TREFRESH2
        description: "DAC channel2 refresh time (only valid in Sample and hold mode)\nRefresh time= (TREFRESH[7:0]) x LSI clock period\nNote: This register can be modified only when EN2=0.\nThese bits are available only on dual-channel DACs. Refer to implementation."
        bitOffset: 16
        bitWidth: 8
        access: read-write
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: TIM6, LPTIM1 and DAC global interrupt
