
bin/BareMetal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000c44  00000000  00000000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  20000000  20000000  00001c44  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  20000000  00000c44  00000000  2**0
                  ALLOC
  3 Heap          00002e00  20000000  00000c44  00002000  2**0
                  ALLOC
  4 Stack         00000200  20002e00  00000c44  00001e00  2**0
                  ALLOC
  5 .debug_info   000016ba  00000000  00000000  00001c44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_abbrev 000006ef  00000000  00000000  000032fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_aranges 000000c0  00000000  00000000  000039ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_line   00000cee  00000000  00000000  00003aad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_str    00000c3f  00000000  00000000  0000479b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .comment      00000044  00000000  00000000  000053da  2**0
                  CONTENTS, READONLY
 11 .ARM.attributes 0000002c  00000000  00000000  0000541e  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00000528  00000000  00000000  0000544c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 000000c9  00000000  00000000  00005974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

00000000 <vector>:
   0:	00 40 00 20 23 0a 00 00 b9 0a 00 00 c1 0a 00 00     .@. #...........
	...
  2c:	b9 0a 00 00 00 00 00 00 00 00 00 00 b9 0a 00 00     ................
  3c:	b9 0a 00 00 b9 0a 00 00 b9 0a 00 00 b9 0a 00 00     ................
  4c:	b9 0a 00 00 b9 0a 00 00 b9 0a 00 00 b9 0a 00 00     ................
  5c:	b9 0a 00 00 b9 0a 00 00 b9 0a 00 00 b9 0a 00 00     ................
  6c:	b9 0a 00 00 b9 0a 00 00 b9 0a 00 00 b9 0a 00 00     ................
  7c:	b9 0a 00 00 b9 0a 00 00 b9 0a 00 00 b9 0a 00 00     ................
  8c:	b9 0a 00 00 b9 0a 00 00 b9 0a 00 00 b9 0a 00 00     ................
  9c:	b9 0a 00 00 b9 0a 00 00 b9 0a 00 00 b9 0a 00 00     ................
  ac:	b9 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
  bc:	00 00 00 00                                         ....

000000c0 <main>:
    .driveMode = 0x06UL,
    .intEdge = 0x00UL,
};

int main()
{  
  c0:	b580      	push	{r7, lr}
  c2:	af00      	add	r7, sp, #0
    /* HF CLOCK divider init*/
    Cy_SysClk_ClkHfSetDivider(0u); //0 - No Divider, 1 - DIV by 2, 2 = DIV by 4, 3 = DIV by 8
  c4:	2000      	movs	r0, #0
  c6:	f000 fa35 	bl	534 <Cy_SysClk_ClkHfSetDivider>

    /*GPIO pin init*/
    // *((uint32_t *)0x40040100) = (1 << 4); // Set default output value of P1.4 to 1 in GPIO_PRT1_DR
    // *((uint32_t *)0x40040108) = (6 << 12); // Set drive mode of P1.4 to Digital OP Push Pull in GPIO_PRT1_PC

    GPIO_Pin_Init(1, 2u, &LED8_P1_6_config, HSIOM_SEL_ACT_0);
  ca:	4a0f      	ldr	r2, [pc, #60]	@ (108 <main+0x48>)
  cc:	2308      	movs	r3, #8
  ce:	2102      	movs	r1, #2
  d0:	2001      	movs	r0, #1
  d2:	f000 f94f 	bl	374 <GPIO_Pin_Init>

    /* Peripheral clock initializatio*/
    init_peri_Clock_Config();
  d6:	f000 f81b 	bl	110 <init_peri_Clock_Config>

    NVIC_SetPriority(19u, 1u);
  da:	2101      	movs	r1, #1
  dc:	2013      	movs	r0, #19
  de:	f000 fc25 	bl	92c <NVIC_SetPriority>
    NVIC_ClearPendingIRQ(19u);
  e2:	2013      	movs	r0, #19
  e4:	f000 fc52 	bl	98c <NVIC_ClearPendingIRQ>
    NVIC_EnableIRQ(19u);
  e8:	2013      	movs	r0, #19
  ea:	f000 fc65 	bl	9b8 <NVIC_EnableIRQ>
	// *((uint32_t *)0xE000E410) = (1 << 30); //Timer 2 IRQn=19 Priority  1 set
	// *((uint32_t *)0xE000E280) = 0xFFFFFFFF; //NVIC Clear Pending IRQs
	// *((uint32_t *)0xE000E100) = (1 << 19); //NVIC_EnableIRQ 19 


	TCPWM_Init(3, (TCPWM_Config_t *)&tcpwm3_config);
  ee:	4b07      	ldr	r3, [pc, #28]	@ (10c <main+0x4c>)
  f0:	0019      	movs	r1, r3
  f2:	2003      	movs	r0, #3
  f4:	f000 fae0 	bl	6b8 <TCPWM_Init>
    TCPWM_Start(3);
  f8:	2003      	movs	r0, #3
  fa:	f000 fb77 	bl	7ec <TCPWM_Start>
    // *((uint32_t *)0x40200000) |= (1<< 2); //Enable Timer 2  in TCPWM_CTRL Register

    // *((uint32_t *)0x40200008) = (1 << 26); //Triger start Timer 2  in TCPWM_CTRL Register
    /* Enable Interrupts at CPU level */
    // enable_irq();
    IRQ_EnableGlobal();
  fe:	f000 fc09 	bl	914 <IRQ_EnableGlobal>
    // GPIO_Clr(1, 4u);
     for(;;)
 102:	46c0      	nop			@ (mov r8, r8)
 104:	e7fd      	b.n	102 <main+0x42>
 106:	46c0      	nop			@ (mov r8, r8)
 108:	00000c38 	.word	0x00000c38
 10c:	00000c28 	.word	0x00000c28

00000110 <init_peri_Clock_Config>:
//     /* Toggle the LED */
//     // *((uint32_t *)0x40040148) |= (1<<4); //Toggle the LED on P1.4 by inverting in GPIO_PRT1_DR_INV Register 
// }
/*Peripheral clock initilizations*/
void init_peri_Clock_Config()
{
 110:	b580      	push	{r7, lr}
 112:	af00      	add	r7, sp, #0
    //TIMER 3 PWM- CLOCK
    *((uint32_t *)0x40010000) = (1<<30); // Disable the Divider using PERI_DIV_CMD 
 114:	4b09      	ldr	r3, [pc, #36]	@ (13c <init_peri_Clock_Config+0x2c>)
 116:	2280      	movs	r2, #128	@ 0x80
 118:	05d2      	lsls	r2, r2, #23
 11a:	601a      	str	r2, [r3, #0]

    *((uint32_t *)0x40010300) = (240 - 1) << 8 ; //Set the divider value in PERI_DIV_16_CTL0, We are configuring Divider 0 
 11c:	4b08      	ldr	r3, [pc, #32]	@ (140 <init_peri_Clock_Config+0x30>)
 11e:	22ef      	movs	r2, #239	@ 0xef
 120:	0212      	lsls	r2, r2, #8
 122:	601a      	str	r2, [r3, #0]

    *((uint32_t *)0x40010000) |= (1<<31) |(3<<14) |(63<<8) |(1<<6) ; //PERI_DIV_CMD 
 124:	4b05      	ldr	r3, [pc, #20]	@ (13c <init_peri_Clock_Config+0x2c>)
 126:	681a      	ldr	r2, [r3, #0]
 128:	4b04      	ldr	r3, [pc, #16]	@ (13c <init_peri_Clock_Config+0x2c>)
 12a:	4906      	ldr	r1, [pc, #24]	@ (144 <init_peri_Clock_Config+0x34>)
 12c:	430a      	orrs	r2, r1
 12e:	601a      	str	r2, [r3, #0]
    //Enable the divder 31:bit, Keep 3 at 15:14 and 63 13:8 this selects the HFCLK as reference , Select 16 bit divider 7:6, and Select the divider no 0 using 5:0 so not writing 0 bit

    *((uint32_t *)0x40010124) = (1<<6); // Specify Divider type 7:6 and Selected Divider 3:0 (Divider 0) in register PERI_PCLK_CTL9 TCPWM2 is PERIPHERAL 9
 130:	4b05      	ldr	r3, [pc, #20]	@ (148 <init_peri_Clock_Config+0x38>)
 132:	2240      	movs	r2, #64	@ 0x40
 134:	601a      	str	r2, [r3, #0]

 136:	46c0      	nop			@ (mov r8, r8)
 138:	46bd      	mov	sp, r7
 13a:	bd80      	pop	{r7, pc}
 13c:	40010000 	.word	0x40010000
 140:	40010300 	.word	0x40010300
 144:	8000ff40 	.word	0x8000ff40
 148:	40010124 	.word	0x40010124

0000014c <GPIO_Set>:
#include <stdint.h>
#include "gpio.h"

void GPIO_Set(uint8_t portNum, uint32_t pinNum)
{
 14c:	b580      	push	{r7, lr}
 14e:	b084      	sub	sp, #16
 150:	af00      	add	r7, sp, #0
 152:	0002      	movs	r2, r0
 154:	6039      	str	r1, [r7, #0]
 156:	1dfb      	adds	r3, r7, #7
 158:	701a      	strb	r2, [r3, #0]
    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 15a:	1dfb      	adds	r3, r7, #7
 15c:	781b      	ldrb	r3, [r3, #0]
 15e:	4a07      	ldr	r2, [pc, #28]	@ (17c <GPIO_Set+0x30>)
 160:	4694      	mov	ip, r2
 162:	4463      	add	r3, ip
 164:	021b      	lsls	r3, r3, #8
 166:	60fb      	str	r3, [r7, #12]
    GPIO_PRT_OUT_SET(base) = GPIO_DR_MASK << pinNum;
 168:	2201      	movs	r2, #1
 16a:	683b      	ldr	r3, [r7, #0]
 16c:	409a      	lsls	r2, r3
 16e:	68fb      	ldr	r3, [r7, #12]
 170:	641a      	str	r2, [r3, #64]	@ 0x40
}
 172:	46c0      	nop			@ (mov r8, r8)
 174:	46bd      	mov	sp, r7
 176:	b004      	add	sp, #16
 178:	bd80      	pop	{r7, pc}
 17a:	46c0      	nop			@ (mov r8, r8)
 17c:	00400400 	.word	0x00400400

00000180 <GPIO_Clr>:

void GPIO_Clr(uint8_t portNum, uint32_t pinNum)
{
 180:	b580      	push	{r7, lr}
 182:	b084      	sub	sp, #16
 184:	af00      	add	r7, sp, #0
 186:	0002      	movs	r2, r0
 188:	6039      	str	r1, [r7, #0]
 18a:	1dfb      	adds	r3, r7, #7
 18c:	701a      	strb	r2, [r3, #0]
    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 18e:	1dfb      	adds	r3, r7, #7
 190:	781b      	ldrb	r3, [r3, #0]
 192:	4a07      	ldr	r2, [pc, #28]	@ (1b0 <GPIO_Clr+0x30>)
 194:	4694      	mov	ip, r2
 196:	4463      	add	r3, ip
 198:	021b      	lsls	r3, r3, #8
 19a:	60fb      	str	r3, [r7, #12]
    GPIO_PRT_OUT_CLR(base) = GPIO_DR_MASK << pinNum;
 19c:	2201      	movs	r2, #1
 19e:	683b      	ldr	r3, [r7, #0]
 1a0:	409a      	lsls	r2, r3
 1a2:	68fb      	ldr	r3, [r7, #12]
 1a4:	645a      	str	r2, [r3, #68]	@ 0x44
}
 1a6:	46c0      	nop			@ (mov r8, r8)
 1a8:	46bd      	mov	sp, r7
 1aa:	b004      	add	sp, #16
 1ac:	bd80      	pop	{r7, pc}
 1ae:	46c0      	nop			@ (mov r8, r8)
 1b0:	00400400 	.word	0x00400400

000001b4 <GPIO_Inv>:

void GPIO_Inv(uint8_t portNum, uint32_t pinNum)
{
 1b4:	b580      	push	{r7, lr}
 1b6:	b084      	sub	sp, #16
 1b8:	af00      	add	r7, sp, #0
 1ba:	0002      	movs	r2, r0
 1bc:	6039      	str	r1, [r7, #0]
 1be:	1dfb      	adds	r3, r7, #7
 1c0:	701a      	strb	r2, [r3, #0]
    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 1c2:	1dfb      	adds	r3, r7, #7
 1c4:	781b      	ldrb	r3, [r3, #0]
 1c6:	4a07      	ldr	r2, [pc, #28]	@ (1e4 <GPIO_Inv+0x30>)
 1c8:	4694      	mov	ip, r2
 1ca:	4463      	add	r3, ip
 1cc:	021b      	lsls	r3, r3, #8
 1ce:	60fb      	str	r3, [r7, #12]
    GPIO_PRT_OUT_INV(base) = GPIO_DR_MASK << pinNum;
 1d0:	2201      	movs	r2, #1
 1d2:	683b      	ldr	r3, [r7, #0]
 1d4:	409a      	lsls	r2, r3
 1d6:	68fb      	ldr	r3, [r7, #12]
 1d8:	649a      	str	r2, [r3, #72]	@ 0x48
}
 1da:	46c0      	nop			@ (mov r8, r8)
 1dc:	46bd      	mov	sp, r7
 1de:	b004      	add	sp, #16
 1e0:	bd80      	pop	{r7, pc}
 1e2:	46c0      	nop			@ (mov r8, r8)
 1e4:	00400400 	.word	0x00400400

000001e8 <GPIO_Read>:

uint32_t GPIO_Read(uint8_t portNum, uint32_t pinNum)
{
 1e8:	b580      	push	{r7, lr}
 1ea:	b084      	sub	sp, #16
 1ec:	af00      	add	r7, sp, #0
 1ee:	0002      	movs	r2, r0
 1f0:	6039      	str	r1, [r7, #0]
 1f2:	1dfb      	adds	r3, r7, #7
 1f4:	701a      	strb	r2, [r3, #0]
    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 1f6:	1dfb      	adds	r3, r7, #7
 1f8:	781b      	ldrb	r3, [r3, #0]
 1fa:	4a08      	ldr	r2, [pc, #32]	@ (21c <__HEAP_SIZE+0x1c>)
 1fc:	4694      	mov	ip, r2
 1fe:	4463      	add	r3, ip
 200:	021b      	lsls	r3, r3, #8
 202:	60fb      	str	r3, [r7, #12]
    return (GPIO_PRT_IN(base) >> (pinNum)) & GPIO_PS_MASK;
 204:	68fb      	ldr	r3, [r7, #12]
 206:	685a      	ldr	r2, [r3, #4]
 208:	683b      	ldr	r3, [r7, #0]
 20a:	40da      	lsrs	r2, r3
 20c:	0013      	movs	r3, r2
 20e:	2201      	movs	r2, #1
 210:	4013      	ands	r3, r2
}
 212:	0018      	movs	r0, r3
 214:	46bd      	mov	sp, r7
 216:	b004      	add	sp, #16
 218:	bd80      	pop	{r7, pc}
 21a:	46c0      	nop			@ (mov r8, r8)
 21c:	00400400 	.word	0x00400400

00000220 <GPIO_SetDrivemode>:

void GPIO_SetDrivemode(uint8_t portNum, uint32_t pinNum, uint32_t value)
{
 220:	b580      	push	{r7, lr}
 222:	b088      	sub	sp, #32
 224:	af00      	add	r7, sp, #0
 226:	60b9      	str	r1, [r7, #8]
 228:	607a      	str	r2, [r7, #4]
 22a:	210f      	movs	r1, #15
 22c:	187b      	adds	r3, r7, r1
 22e:	1c02      	adds	r2, r0, #0
 230:	701a      	strb	r2, [r3, #0]
    uint32_t tempReg;
    uint32_t pinLoc;

    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 232:	187b      	adds	r3, r7, r1
 234:	781b      	ldrb	r3, [r3, #0]
 236:	4a19      	ldr	r2, [pc, #100]	@ (29c <GPIO_SetDrivemode+0x7c>)
 238:	4694      	mov	ip, r2
 23a:	4463      	add	r3, ip
 23c:	021b      	lsls	r3, r3, #8
 23e:	61fb      	str	r3, [r7, #28]

    pinLoc = pinNum * GPIO_DRIVE_MODE_OFFSET;
 240:	68ba      	ldr	r2, [r7, #8]
 242:	0013      	movs	r3, r2
 244:	005b      	lsls	r3, r3, #1
 246:	189b      	adds	r3, r3, r2
 248:	61bb      	str	r3, [r7, #24]
    tempReg = ((((GPIO_PRT_Type*)(base))->PC) & ~(GPIO_PC_DM_MASK << pinLoc));
 24a:	69fb      	ldr	r3, [r7, #28]
 24c:	689b      	ldr	r3, [r3, #8]
 24e:	2107      	movs	r1, #7
 250:	69ba      	ldr	r2, [r7, #24]
 252:	4091      	lsls	r1, r2
 254:	000a      	movs	r2, r1
 256:	43d2      	mvns	r2, r2
 258:	4013      	ands	r3, r2
 25a:	617b      	str	r3, [r7, #20]
    (((GPIO_PRT_Type*)(base))->PC) = tempReg | ((value & GPIO_PC_DM_MASK) << pinLoc);
 25c:	687b      	ldr	r3, [r7, #4]
 25e:	2207      	movs	r2, #7
 260:	401a      	ands	r2, r3
 262:	69bb      	ldr	r3, [r7, #24]
 264:	409a      	lsls	r2, r3
 266:	697b      	ldr	r3, [r7, #20]
 268:	431a      	orrs	r2, r3
 26a:	69fb      	ldr	r3, [r7, #28]
 26c:	609a      	str	r2, [r3, #8]

    tempReg = ((((GPIO_PRT_Type*)(base))->PC2) & ~(GPIO_PC_DM_IBUF_MASK << pinNum));
 26e:	69fb      	ldr	r3, [r7, #28]
 270:	699b      	ldr	r3, [r3, #24]
 272:	2101      	movs	r1, #1
 274:	68ba      	ldr	r2, [r7, #8]
 276:	4091      	lsls	r1, r2
 278:	000a      	movs	r2, r1
 27a:	43d2      	mvns	r2, r2
 27c:	4013      	ands	r3, r2
 27e:	617b      	str	r3, [r7, #20]
    (((GPIO_PRT_Type*)(base))->PC2) = tempReg | (((value & GPIO_DM_VAL_IBUF_DISABLE_MASK) >> GPIO_DRIVE_MODE_OFFSET) << pinNum);
 280:	687b      	ldr	r3, [r7, #4]
 282:	08db      	lsrs	r3, r3, #3
 284:	2201      	movs	r2, #1
 286:	401a      	ands	r2, r3
 288:	68bb      	ldr	r3, [r7, #8]
 28a:	409a      	lsls	r2, r3
 28c:	697b      	ldr	r3, [r7, #20]
 28e:	431a      	orrs	r2, r3
 290:	69fb      	ldr	r3, [r7, #28]
 292:	619a      	str	r2, [r3, #24]
}
 294:	46c0      	nop			@ (mov r8, r8)
 296:	46bd      	mov	sp, r7
 298:	b008      	add	sp, #32
 29a:	bd80      	pop	{r7, pc}
 29c:	00400400 	.word	0x00400400

000002a0 <GPIO_SetHSIOM>:


void GPIO_SetHSIOM(uint8_t portNum, uint32_t pinNum, uint8_t value)
{
 2a0:	b580      	push	{r7, lr}
 2a2:	b086      	sub	sp, #24
 2a4:	af00      	add	r7, sp, #0
 2a6:	6039      	str	r1, [r7, #0]
 2a8:	0011      	movs	r1, r2
 2aa:	1dfb      	adds	r3, r7, #7
 2ac:	1c02      	adds	r2, r0, #0
 2ae:	701a      	strb	r2, [r3, #0]
 2b0:	1dbb      	adds	r3, r7, #6
 2b2:	1c0a      	adds	r2, r1, #0
 2b4:	701a      	strb	r2, [r3, #0]
    uint32_t HSIOM_portNum;
    uint32_t tempReg;
    HSIOM_PRT_Type* portAddrHSIOM;
    
    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 2b6:	1dfb      	adds	r3, r7, #7
 2b8:	781b      	ldrb	r3, [r3, #0]
 2ba:	4a15      	ldr	r2, [pc, #84]	@ (310 <GPIO_SetHSIOM+0x70>)
 2bc:	4694      	mov	ip, r2
 2be:	4463      	add	r3, ip
 2c0:	021b      	lsls	r3, r3, #8
 2c2:	617b      	str	r3, [r7, #20]

    HSIOM_portNum = ((uint32_t)(base) - 0x40040000UL) / 0x00000100UL;
 2c4:	697b      	ldr	r3, [r7, #20]
 2c6:	4a13      	ldr	r2, [pc, #76]	@ (314 <GPIO_SetHSIOM+0x74>)
 2c8:	4694      	mov	ip, r2
 2ca:	4463      	add	r3, ip
 2cc:	0a1b      	lsrs	r3, r3, #8
 2ce:	613b      	str	r3, [r7, #16]
    portAddrHSIOM = (HSIOM_PRT_Type*)(0x40020000UL + (0x00000100UL * HSIOM_portNum));
 2d0:	693b      	ldr	r3, [r7, #16]
 2d2:	4a11      	ldr	r2, [pc, #68]	@ (318 <GPIO_SetHSIOM+0x78>)
 2d4:	4694      	mov	ip, r2
 2d6:	4463      	add	r3, ip
 2d8:	021b      	lsls	r3, r3, #8
 2da:	60fb      	str	r3, [r7, #12]

    tempReg = (((HSIOM_PRT_Type *)(portAddrHSIOM))->PORT_SEL) & ~(GPIO_HSIOM_MASK << (pinNum << GPIO_HSIOM_OFFSET));
 2dc:	68fb      	ldr	r3, [r7, #12]
 2de:	681b      	ldr	r3, [r3, #0]
 2e0:	683a      	ldr	r2, [r7, #0]
 2e2:	0092      	lsls	r2, r2, #2
 2e4:	210f      	movs	r1, #15
 2e6:	4091      	lsls	r1, r2
 2e8:	000a      	movs	r2, r1
 2ea:	43d2      	mvns	r2, r2
 2ec:	4013      	ands	r3, r2
 2ee:	60bb      	str	r3, [r7, #8]
    (((HSIOM_PRT_Type *)(portAddrHSIOM))->PORT_SEL) = tempReg | (( (uint32_t) value & GPIO_HSIOM_MASK) << (pinNum << GPIO_HSIOM_OFFSET));
 2f0:	1dbb      	adds	r3, r7, #6
 2f2:	781b      	ldrb	r3, [r3, #0]
 2f4:	220f      	movs	r2, #15
 2f6:	401a      	ands	r2, r3
 2f8:	683b      	ldr	r3, [r7, #0]
 2fa:	009b      	lsls	r3, r3, #2
 2fc:	409a      	lsls	r2, r3
 2fe:	68bb      	ldr	r3, [r7, #8]
 300:	431a      	orrs	r2, r3
 302:	68fb      	ldr	r3, [r7, #12]
 304:	601a      	str	r2, [r3, #0]
}
 306:	46c0      	nop			@ (mov r8, r8)
 308:	46bd      	mov	sp, r7
 30a:	b006      	add	sp, #24
 30c:	bd80      	pop	{r7, pc}
 30e:	46c0      	nop			@ (mov r8, r8)
 310:	00400400 	.word	0x00400400
 314:	bffc0000 	.word	0xbffc0000
 318:	00400200 	.word	0x00400200

0000031c <GPIO_SetInterruptEdge>:

void GPIO_SetInterruptEdge(uint8_t portNum, uint32_t pinNum, uint32_t value)
{
 31c:	b580      	push	{r7, lr}
 31e:	b088      	sub	sp, #32
 320:	af00      	add	r7, sp, #0
 322:	60b9      	str	r1, [r7, #8]
 324:	607a      	str	r2, [r7, #4]
 326:	210f      	movs	r1, #15
 328:	187b      	adds	r3, r7, r1
 32a:	1c02      	adds	r2, r0, #0
 32c:	701a      	strb	r2, [r3, #0]
    uint32_t tempReg;
    uint32_t pinLoc;

    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 32e:	187b      	adds	r3, r7, r1
 330:	781b      	ldrb	r3, [r3, #0]
 332:	4a0f      	ldr	r2, [pc, #60]	@ (370 <GPIO_SetInterruptEdge+0x54>)
 334:	4694      	mov	ip, r2
 336:	4463      	add	r3, ip
 338:	021b      	lsls	r3, r3, #8
 33a:	61fb      	str	r3, [r7, #28]

    pinLoc = pinNum << 0x1u;
 33c:	68bb      	ldr	r3, [r7, #8]
 33e:	005b      	lsls	r3, r3, #1
 340:	61bb      	str	r3, [r7, #24]
    tempReg = (((GPIO_PRT_Type*)(base))->INTR_CFG) & ~(0x3u << pinLoc);
 342:	69fb      	ldr	r3, [r7, #28]
 344:	68db      	ldr	r3, [r3, #12]
 346:	2103      	movs	r1, #3
 348:	69ba      	ldr	r2, [r7, #24]
 34a:	4091      	lsls	r1, r2
 34c:	000a      	movs	r2, r1
 34e:	43d2      	mvns	r2, r2
 350:	4013      	ands	r3, r2
 352:	617b      	str	r3, [r7, #20]
    (((GPIO_PRT_Type*)(base))->INTR_CFG) = tempReg | ((value & 0x3u) << pinLoc);
 354:	687b      	ldr	r3, [r7, #4]
 356:	2203      	movs	r2, #3
 358:	401a      	ands	r2, r3
 35a:	69bb      	ldr	r3, [r7, #24]
 35c:	409a      	lsls	r2, r3
 35e:	697b      	ldr	r3, [r7, #20]
 360:	431a      	orrs	r2, r3
 362:	69fb      	ldr	r3, [r7, #28]
 364:	60da      	str	r2, [r3, #12]
}
 366:	46c0      	nop			@ (mov r8, r8)
 368:	46bd      	mov	sp, r7
 36a:	b008      	add	sp, #32
 36c:	bd80      	pop	{r7, pc}
 36e:	46c0      	nop			@ (mov r8, r8)
 370:	00400400 	.word	0x00400400

00000374 <GPIO_Pin_Init>:

void GPIO_Pin_Init(uint8_t portNum, uint32_t pinNum, const gpio_pin_config_t *config, uint8_t hsiom)
{
 374:	b590      	push	{r4, r7, lr}
 376:	b085      	sub	sp, #20
 378:	af00      	add	r7, sp, #0
 37a:	60b9      	str	r1, [r7, #8]
 37c:	607a      	str	r2, [r7, #4]
 37e:	0019      	movs	r1, r3
 380:	240f      	movs	r4, #15
 382:	193b      	adds	r3, r7, r4
 384:	1c02      	adds	r2, r0, #0
 386:	701a      	strb	r2, [r3, #0]
 388:	230e      	movs	r3, #14
 38a:	18fb      	adds	r3, r7, r3
 38c:	1c0a      	adds	r2, r1, #0
 38e:	701a      	strb	r2, [r3, #0]
    ((config -> outVal) == 0) ? GPIO_Clr(portNum, pinNum) : GPIO_Set(portNum,pinNum);
 390:	687b      	ldr	r3, [r7, #4]
 392:	681b      	ldr	r3, [r3, #0]
 394:	2b00      	cmp	r3, #0
 396:	d107      	bne.n	3a8 <GPIO_Pin_Init+0x34>
 398:	68ba      	ldr	r2, [r7, #8]
 39a:	193b      	adds	r3, r7, r4
 39c:	781b      	ldrb	r3, [r3, #0]
 39e:	0011      	movs	r1, r2
 3a0:	0018      	movs	r0, r3
 3a2:	f7ff feed 	bl	180 <GPIO_Clr>
 3a6:	e007      	b.n	3b8 <GPIO_Pin_Init+0x44>
 3a8:	68ba      	ldr	r2, [r7, #8]
 3aa:	230f      	movs	r3, #15
 3ac:	18fb      	adds	r3, r7, r3
 3ae:	781b      	ldrb	r3, [r3, #0]
 3b0:	0011      	movs	r1, r2
 3b2:	0018      	movs	r0, r3
 3b4:	f7ff feca 	bl	14c <GPIO_Set>
    GPIO_SetDrivemode(portNum, pinNum, config->driveMode);
 3b8:	687b      	ldr	r3, [r7, #4]
 3ba:	685a      	ldr	r2, [r3, #4]
 3bc:	68b9      	ldr	r1, [r7, #8]
 3be:	240f      	movs	r4, #15
 3c0:	193b      	adds	r3, r7, r4
 3c2:	781b      	ldrb	r3, [r3, #0]
 3c4:	0018      	movs	r0, r3
 3c6:	f7ff ff2b 	bl	220 <GPIO_SetDrivemode>
    GPIO_SetHSIOM(portNum, pinNum, hsiom);
 3ca:	230e      	movs	r3, #14
 3cc:	18fb      	adds	r3, r7, r3
 3ce:	781a      	ldrb	r2, [r3, #0]
 3d0:	68b9      	ldr	r1, [r7, #8]
 3d2:	193b      	adds	r3, r7, r4
 3d4:	781b      	ldrb	r3, [r3, #0]
 3d6:	0018      	movs	r0, r3
 3d8:	f7ff ff62 	bl	2a0 <GPIO_SetHSIOM>
    GPIO_SetInterruptEdge(portNum, pinNum, config->intEdge);
 3dc:	687b      	ldr	r3, [r7, #4]
 3de:	689a      	ldr	r2, [r3, #8]
 3e0:	68b9      	ldr	r1, [r7, #8]
 3e2:	193b      	adds	r3, r7, r4
 3e4:	781b      	ldrb	r3, [r3, #0]
 3e6:	0018      	movs	r0, r3
 3e8:	f7ff ff98 	bl	31c <GPIO_SetInterruptEdge>
}
 3ec:	46c0      	nop			@ (mov r8, r8)
 3ee:	46bd      	mov	sp, r7
 3f0:	b005      	add	sp, #20
 3f2:	bd90      	pop	{r4, r7, pc}

000003f4 <GPIO_ClearInterrupt>:

void GPIO_ClearInterrupt(uint8_t portNum, uint32_t pinNum)
{
 3f4:	b580      	push	{r7, lr}
 3f6:	b084      	sub	sp, #16
 3f8:	af00      	add	r7, sp, #0
 3fa:	0002      	movs	r2, r0
 3fc:	6039      	str	r1, [r7, #0]
 3fe:	1dfb      	adds	r3, r7, #7
 400:	701a      	strb	r2, [r3, #0]
    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 402:	1dfb      	adds	r3, r7, #7
 404:	781b      	ldrb	r3, [r3, #0]
 406:	4a09      	ldr	r2, [pc, #36]	@ (42c <GPIO_ClearInterrupt+0x38>)
 408:	4694      	mov	ip, r2
 40a:	4463      	add	r3, ip
 40c:	021b      	lsls	r3, r3, #8
 40e:	60fb      	str	r3, [r7, #12]
    /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
    (void)(((GPIO_PRT_Type*)(base))->INTR);
 410:	68fb      	ldr	r3, [r7, #12]
 412:	691b      	ldr	r3, [r3, #16]

    (((GPIO_PRT_Type*)(base))->INTR) = (0x01UL) << pinNum;
 414:	2201      	movs	r2, #1
 416:	683b      	ldr	r3, [r7, #0]
 418:	409a      	lsls	r2, r3
 41a:	68fb      	ldr	r3, [r7, #12]
 41c:	611a      	str	r2, [r3, #16]

    /* This read ensures that the initial write has been flushed out to the hardware */
    (void)(((GPIO_PRT_Type*)(base))->INTR);
 41e:	68fb      	ldr	r3, [r7, #12]
 420:	691b      	ldr	r3, [r3, #16]
 422:	46c0      	nop			@ (mov r8, r8)
 424:	46bd      	mov	sp, r7
 426:	b004      	add	sp, #16
 428:	bd80      	pop	{r7, pc}
 42a:	46c0      	nop			@ (mov r8, r8)
 42c:	00400400 	.word	0x00400400

00000430 <SysClk_PeriphDisableDivider>:
#include <stdint.h>
#include "Sys_Clock.h"

void SysClk_PeriphDisableDivider(cy_en_sysclk_divider_types_t dividerType, uint32_t dividerNum)
{
 430:	b580      	push	{r7, lr}
 432:	b082      	sub	sp, #8
 434:	af00      	add	r7, sp, #0
 436:	0002      	movs	r2, r0
 438:	6039      	str	r1, [r7, #0]
 43a:	1dfb      	adds	r3, r7, #7
 43c:	701a      	strb	r2, [r3, #0]
        /* specify the divider and disable it */
        PERI_DIV_CMD = PERI_DIV_CMD_DISABLE_Msk            |
              (((uint32_t)(dividerType) << PERI_DIV_CMD_SEL_TYPE_Pos) & PERI_DIV_CMD_SEL_TYPE_Msk) |
 43e:	1dfb      	adds	r3, r7, #7
 440:	781b      	ldrb	r3, [r3, #0]
 442:	019b      	lsls	r3, r3, #6
 444:	22ff      	movs	r2, #255	@ 0xff
 446:	401a      	ands	r2, r3
              (((uint32_t)(dividerNum) << PERI_DIV_CMD_SEL_DIV_Pos) & PERI_DIV_CMD_SEL_DIV_Msk);
 448:	683b      	ldr	r3, [r7, #0]
 44a:	213f      	movs	r1, #63	@ 0x3f
 44c:	400b      	ands	r3, r1
              (((uint32_t)(dividerType) << PERI_DIV_CMD_SEL_TYPE_Pos) & PERI_DIV_CMD_SEL_TYPE_Msk) |
 44e:	431a      	orrs	r2, r3
        PERI_DIV_CMD = PERI_DIV_CMD_DISABLE_Msk            |
 450:	4b04      	ldr	r3, [pc, #16]	@ (464 <SysClk_PeriphDisableDivider+0x34>)
              (((uint32_t)(dividerType) << PERI_DIV_CMD_SEL_TYPE_Pos) & PERI_DIV_CMD_SEL_TYPE_Msk) |
 452:	2180      	movs	r1, #128	@ 0x80
 454:	05c9      	lsls	r1, r1, #23
 456:	430a      	orrs	r2, r1
        PERI_DIV_CMD = PERI_DIV_CMD_DISABLE_Msk            |
 458:	601a      	str	r2, [r3, #0]
}
 45a:	46c0      	nop			@ (mov r8, r8)
 45c:	46bd      	mov	sp, r7
 45e:	b002      	add	sp, #8
 460:	bd80      	pop	{r7, pc}
 462:	46c0      	nop			@ (mov r8, r8)
 464:	40010000 	.word	0x40010000

00000468 <SysClk_PeriphSetDivider>:

void SysClk_PeriphSetDivider(cy_en_sysclk_divider_types_t dividerType, uint32_t dividerNum, uint32_t dividerValue)
{
 468:	b580      	push	{r7, lr}
 46a:	b084      	sub	sp, #16
 46c:	af00      	add	r7, sp, #0
 46e:	60b9      	str	r1, [r7, #8]
 470:	607a      	str	r2, [r7, #4]
 472:	210f      	movs	r1, #15
 474:	187b      	adds	r3, r7, r1
 476:	1c02      	adds	r2, r0, #0
 478:	701a      	strb	r2, [r3, #0]
        dividerType = dividerType;
 47a:	187b      	adds	r3, r7, r1
 47c:	187a      	adds	r2, r7, r1
 47e:	7812      	ldrb	r2, [r2, #0]
 480:	701a      	strb	r2, [r3, #0]
        PERI_DIV_16_CTL[dividerNum] =  ((((PERI_DIV_16_CTL[dividerNum])) & 
 482:	4a0a      	ldr	r2, [pc, #40]	@ (4ac <SysClk_PeriphSetDivider+0x44>)
 484:	68bb      	ldr	r3, [r7, #8]
 486:	33c0      	adds	r3, #192	@ 0xc0
 488:	009b      	lsls	r3, r3, #2
 48a:	589b      	ldr	r3, [r3, r2]
 48c:	4a08      	ldr	r2, [pc, #32]	@ (4b0 <SysClk_PeriphSetDivider+0x48>)
 48e:	401a      	ands	r2, r3
                                        ((uint32_t)(~(PERI_DIV_16_CTL_INT16_DIV_Msk)))) | 
                                        ((((uint32_t)(dividerValue) << PERI_DIV_16_CTL_INT16_DIV_Pos) & 
 490:	687b      	ldr	r3, [r7, #4]
 492:	021b      	lsls	r3, r3, #8
 494:	4907      	ldr	r1, [pc, #28]	@ (4b4 <SysClk_PeriphSetDivider+0x4c>)
 496:	400b      	ands	r3, r1
        PERI_DIV_16_CTL[dividerNum] =  ((((PERI_DIV_16_CTL[dividerNum])) & 
 498:	4904      	ldr	r1, [pc, #16]	@ (4ac <SysClk_PeriphSetDivider+0x44>)
                                        ((uint32_t)(~(PERI_DIV_16_CTL_INT16_DIV_Msk)))) | 
 49a:	431a      	orrs	r2, r3
        PERI_DIV_16_CTL[dividerNum] =  ((((PERI_DIV_16_CTL[dividerNum])) & 
 49c:	68bb      	ldr	r3, [r7, #8]
 49e:	33c0      	adds	r3, #192	@ 0xc0
 4a0:	009b      	lsls	r3, r3, #2
 4a2:	505a      	str	r2, [r3, r1]
                                        PERI_DIV_16_CTL_INT16_DIV_Msk)));

}
 4a4:	46c0      	nop			@ (mov r8, r8)
 4a6:	46bd      	mov	sp, r7
 4a8:	b004      	add	sp, #16
 4aa:	bd80      	pop	{r7, pc}
 4ac:	40010000 	.word	0x40010000
 4b0:	ff0000ff 	.word	0xff0000ff
 4b4:	00ffff00 	.word	0x00ffff00

000004b8 <SysClk_PeriphEnableDivider>:

void SysClk_PeriphEnableDivider(cy_en_sysclk_divider_types_t dividerType, uint32_t dividerNum)
{
 4b8:	b580      	push	{r7, lr}
 4ba:	b082      	sub	sp, #8
 4bc:	af00      	add	r7, sp, #0
 4be:	0002      	movs	r2, r0
 4c0:	6039      	str	r1, [r7, #0]
 4c2:	1dfb      	adds	r3, r7, #7
 4c4:	701a      	strb	r2, [r3, #0]
        /* specify the divider, make the reference = clk_peri, and enable the divider */
        PERI_DIV_CMD = PERI_DIV_CMD_ENABLE_Msk             |
                       PERI_DIV_CMD_PA_SEL_TYPE_Msk        |
                       PERI_DIV_CMD_PA_SEL_DIV_Msk         |
              (((uint32_t)(dividerType) << PERI_DIV_CMD_SEL_TYPE_Pos) & PERI_DIV_CMD_SEL_TYPE_Msk) |
 4c6:	1dfb      	adds	r3, r7, #7
 4c8:	781b      	ldrb	r3, [r3, #0]
 4ca:	019b      	lsls	r3, r3, #6
 4cc:	22ff      	movs	r2, #255	@ 0xff
 4ce:	401a      	ands	r2, r3
              (((uint32_t)(dividerNum) << PERI_DIV_CMD_SEL_DIV_Pos) & PERI_DIV_CMD_SEL_DIV_Msk);
 4d0:	683b      	ldr	r3, [r7, #0]
 4d2:	213f      	movs	r1, #63	@ 0x3f
 4d4:	400b      	ands	r3, r1
              (((uint32_t)(dividerType) << PERI_DIV_CMD_SEL_TYPE_Pos) & PERI_DIV_CMD_SEL_TYPE_Msk) |
 4d6:	431a      	orrs	r2, r3
        PERI_DIV_CMD = PERI_DIV_CMD_ENABLE_Msk             |
 4d8:	4b04      	ldr	r3, [pc, #16]	@ (4ec <SysClk_PeriphEnableDivider+0x34>)
              (((uint32_t)(dividerType) << PERI_DIV_CMD_SEL_TYPE_Pos) & PERI_DIV_CMD_SEL_TYPE_Msk) |
 4da:	4905      	ldr	r1, [pc, #20]	@ (4f0 <SysClk_PeriphEnableDivider+0x38>)
 4dc:	430a      	orrs	r2, r1
        PERI_DIV_CMD = PERI_DIV_CMD_ENABLE_Msk             |
 4de:	601a      	str	r2, [r3, #0]
        
        (void)PERI_DIV_CMD; /* dummy read to handle buffered writes */
 4e0:	4b02      	ldr	r3, [pc, #8]	@ (4ec <SysClk_PeriphEnableDivider+0x34>)
 4e2:	681b      	ldr	r3, [r3, #0]
}
 4e4:	46c0      	nop			@ (mov r8, r8)
 4e6:	46bd      	mov	sp, r7
 4e8:	b002      	add	sp, #8
 4ea:	bd80      	pop	{r7, pc}
 4ec:	40010000 	.word	0x40010000
 4f0:	8000ff00 	.word	0x8000ff00

000004f4 <SysClk_PeriphAssignDivider>:

void SysClk_PeriphAssignDivider(en_clk_dst_t periphNum, cy_en_sysclk_divider_types_t dividerType, uint32_t dividerNum)
{
 4f4:	b580      	push	{r7, lr}
 4f6:	b082      	sub	sp, #8
 4f8:	af00      	add	r7, sp, #0
 4fa:	603a      	str	r2, [r7, #0]
 4fc:	1dfb      	adds	r3, r7, #7
 4fe:	1c02      	adds	r2, r0, #0
 500:	701a      	strb	r2, [r3, #0]
 502:	1dbb      	adds	r3, r7, #6
 504:	1c0a      	adds	r2, r1, #0
 506:	701a      	strb	r2, [r3, #0]

        PERI_PCLK_CTL[periphNum] = (((uint32_t)(dividerType) << PERI_PCLK_CTL_SEL_TYPE_Pos) & PERI_PCLK_CTL_SEL_TYPE_Msk) | (((uint32_t)(dividerNum) << PERI_PCLK_CTL_SEL_DIV_Pos) & PERI_PCLK_CTL_SEL_DIV_Msk);
 508:	1dbb      	adds	r3, r7, #6
 50a:	781b      	ldrb	r3, [r3, #0]
 50c:	019b      	lsls	r3, r3, #6
 50e:	22ff      	movs	r2, #255	@ 0xff
 510:	4013      	ands	r3, r2
 512:	0019      	movs	r1, r3
 514:	683b      	ldr	r3, [r7, #0]
 516:	223f      	movs	r2, #63	@ 0x3f
 518:	401a      	ands	r2, r3
 51a:	4805      	ldr	r0, [pc, #20]	@ (530 <SysClk_PeriphAssignDivider+0x3c>)
 51c:	1dfb      	adds	r3, r7, #7
 51e:	781b      	ldrb	r3, [r3, #0]
 520:	430a      	orrs	r2, r1
 522:	3340      	adds	r3, #64	@ 0x40
 524:	009b      	lsls	r3, r3, #2
 526:	501a      	str	r2, [r3, r0]
}
 528:	46c0      	nop			@ (mov r8, r8)
 52a:	46bd      	mov	sp, r7
 52c:	b002      	add	sp, #8
 52e:	bd80      	pop	{r7, pc}
 530:	40010000 	.word	0x40010000

00000534 <Cy_SysClk_ClkHfSetDivider>:

void Cy_SysClk_ClkHfSetDivider(uint8_t divider)
{
 534:	b580      	push	{r7, lr}
 536:	b082      	sub	sp, #8
 538:	af00      	add	r7, sp, #0
 53a:	0002      	movs	r2, r0
 53c:	1dfb      	adds	r3, r7, #7
 53e:	701a      	strb	r2, [r3, #0]
        CY_REG32_CLR_SET(SRSSLT_CLK_SELECT, SRSSLT_CLK_SELECT_HFCLK_DIV, divider);
 540:	4b08      	ldr	r3, [pc, #32]	@ (564 <Cy_SysClk_ClkHfSetDivider+0x30>)
 542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 544:	220c      	movs	r2, #12
 546:	4393      	bics	r3, r2
 548:	0019      	movs	r1, r3
 54a:	1dfb      	adds	r3, r7, #7
 54c:	781b      	ldrb	r3, [r3, #0]
 54e:	009b      	lsls	r3, r3, #2
 550:	220c      	movs	r2, #12
 552:	401a      	ands	r2, r3
 554:	4b03      	ldr	r3, [pc, #12]	@ (564 <Cy_SysClk_ClkHfSetDivider+0x30>)
 556:	430a      	orrs	r2, r1
 558:	629a      	str	r2, [r3, #40]	@ 0x28
}
 55a:	46c0      	nop			@ (mov r8, r8)
 55c:	46bd      	mov	sp, r7
 55e:	b002      	add	sp, #8
 560:	bd80      	pop	{r7, pc}
 562:	46c0      	nop			@ (mov r8, r8)
 564:	40030000 	.word	0x40030000

00000568 <Cy_SysClk_ImoEnable>:

void Cy_SysClk_ImoEnable(void)
{
 568:	b580      	push	{r7, lr}
 56a:	af00      	add	r7, sp, #0
   SRSSLT_CLK_IMO_CONFIG = SRSSLT_CLK_IMO_CONFIG_ENABLE_Msk;
 56c:	4b03      	ldr	r3, [pc, #12]	@ (57c <Cy_SysClk_ImoEnable+0x14>)
 56e:	2280      	movs	r2, #128	@ 0x80
 570:	0612      	lsls	r2, r2, #24
 572:	631a      	str	r2, [r3, #48]	@ 0x30
}
 574:	46c0      	nop			@ (mov r8, r8)
 576:	46bd      	mov	sp, r7
 578:	bd80      	pop	{r7, pc}
 57a:	46c0      	nop			@ (mov r8, r8)
 57c:	40030000 	.word	0x40030000

00000580 <Cy_SysClk_ImoGetFrequency>:

uint32_t Cy_SysClk_ImoGetFrequency(void)
{
 580:	b580      	push	{r7, lr}
 582:	af00      	add	r7, sp, #0
    return ((((((uint32_t)(SRSSLT_CLK_IMO_SELECT) & SRSSLT_CLK_IMO_SELECT_FREQ_Msk) >> SRSSLT_CLK_IMO_SELECT_FREQ_Pos) << 2UL) * 1000000UL) + (uint32_t)24000000UL);
 584:	4a0a      	ldr	r2, [pc, #40]	@ (5b0 <Cy_SysClk_ImoGetFrequency+0x30>)
 586:	4b0b      	ldr	r3, [pc, #44]	@ (5b4 <Cy_SysClk_ImoGetFrequency+0x34>)
 588:	58d3      	ldr	r3, [r2, r3]
 58a:	009b      	lsls	r3, r3, #2
 58c:	221c      	movs	r2, #28
 58e:	4013      	ands	r3, r2
 590:	0019      	movs	r1, r3
 592:	000a      	movs	r2, r1
 594:	0152      	lsls	r2, r2, #5
 596:	1a52      	subs	r2, r2, r1
 598:	0193      	lsls	r3, r2, #6
 59a:	1a9b      	subs	r3, r3, r2
 59c:	00db      	lsls	r3, r3, #3
 59e:	185b      	adds	r3, r3, r1
 5a0:	019b      	lsls	r3, r3, #6
 5a2:	4a05      	ldr	r2, [pc, #20]	@ (5b8 <Cy_SysClk_ImoGetFrequency+0x38>)
 5a4:	4694      	mov	ip, r2
 5a6:	4463      	add	r3, ip
}
 5a8:	0018      	movs	r0, r3
 5aa:	46bd      	mov	sp, r7
 5ac:	bd80      	pop	{r7, pc}
 5ae:	46c0      	nop			@ (mov r8, r8)
 5b0:	40030000 	.word	0x40030000
 5b4:	00000f08 	.word	0x00000f08
 5b8:	016e3600 	.word	0x016e3600

000005bc <Cy_SysClk_ImoSetFrequency>:

void Cy_SysClk_ImoSetFrequency(cy_en_sysclk_imo_freq_t freq)
{
 5bc:	b580      	push	{r7, lr}
 5be:	b086      	sub	sp, #24
 5c0:	af00      	add	r7, sp, #0
 5c2:	6078      	str	r0, [r7, #4]

        if ((uint32_t) freq != Cy_SysClk_ImoGetFrequency())
 5c4:	f7ff ffdc 	bl	580 <Cy_SysClk_ImoGetFrequency>
 5c8:	0002      	movs	r2, r0
 5ca:	687b      	ldr	r3, [r7, #4]
 5cc:	4293      	cmp	r3, r2
 5ce:	d05f      	beq.n	690 <Cy_SysClk_ImoSetFrequency+0xd4>
        {
        /* Convert the frequency value in Hz into the SFLASH.IMO_TRIM register index */
        uint32_t locFreq = ((uint32_t)freq - (uint32_t)24000000UL) / 1000000UL;
 5d0:	687b      	ldr	r3, [r7, #4]
 5d2:	4a31      	ldr	r2, [pc, #196]	@ (698 <Cy_SysClk_ImoSetFrequency+0xdc>)
 5d4:	4694      	mov	ip, r2
 5d6:	4463      	add	r3, ip
 5d8:	4930      	ldr	r1, [pc, #192]	@ (69c <Cy_SysClk_ImoSetFrequency+0xe0>)
 5da:	0018      	movs	r0, r3
 5dc:	f000 fa74 	bl	ac8 <__udivsi3>
 5e0:	0003      	movs	r3, r0
 5e2:	60fb      	str	r3, [r7, #12]

        /* Set IMO to 24 MHz */
        SRSSLT_CLK_IMO_SELECT = 0UL;
 5e4:	4a2e      	ldr	r2, [pc, #184]	@ (6a0 <Cy_SysClk_ImoSetFrequency+0xe4>)
 5e6:	4b2f      	ldr	r3, [pc, #188]	@ (6a4 <Cy_SysClk_ImoSetFrequency+0xe8>)
 5e8:	2100      	movs	r1, #0
 5ea:	50d1      	str	r1, [r2, r3]

        /* Apply coarse trim */
        SRSSLT_CLK_IMO_TRIM1 = SFLASH_IMO_TRIM_LT(locFreq);
 5ec:	492e      	ldr	r1, [pc, #184]	@ (6a8 <Cy_SysClk_ImoSetFrequency+0xec>)
 5ee:	23e6      	movs	r3, #230	@ 0xe6
 5f0:	33ff      	adds	r3, #255	@ 0xff
 5f2:	68fa      	ldr	r2, [r7, #12]
 5f4:	188a      	adds	r2, r1, r2
 5f6:	18d3      	adds	r3, r2, r3
 5f8:	781b      	ldrb	r3, [r3, #0]
 5fa:	b2db      	uxtb	r3, r3
 5fc:	4a28      	ldr	r2, [pc, #160]	@ (6a0 <Cy_SysClk_ImoSetFrequency+0xe4>)
 5fe:	0019      	movs	r1, r3
 600:	4b2a      	ldr	r3, [pc, #168]	@ (6ac <Cy_SysClk_ImoSetFrequency+0xf0>)
 602:	50d1      	str	r1, [r2, r3]

        /* Zero out fine trim */
        SRSSLT_CLK_IMO_TRIM2 = 0UL;
 604:	4a26      	ldr	r2, [pc, #152]	@ (6a0 <Cy_SysClk_ImoSetFrequency+0xe4>)
 606:	23f1      	movs	r3, #241	@ 0xf1
 608:	011b      	lsls	r3, r3, #4
 60a:	2100      	movs	r1, #0
 60c:	50d1      	str	r1, [r2, r3]

        /* Apply TC trim */
        SRSSLT_CLK_IMO_TRIM3 = SFLASH_IMO_TCTRIM_LT(locFreq);
 60e:	4926      	ldr	r1, [pc, #152]	@ (6a8 <Cy_SysClk_ImoSetFrequency+0xec>)
 610:	23e6      	movs	r3, #230	@ 0xe6
 612:	005b      	lsls	r3, r3, #1
 614:	68fa      	ldr	r2, [r7, #12]
 616:	188a      	adds	r2, r1, r2
 618:	18d3      	adds	r3, r2, r3
 61a:	781b      	ldrb	r3, [r3, #0]
 61c:	b2db      	uxtb	r3, r3
 61e:	4a20      	ldr	r2, [pc, #128]	@ (6a0 <Cy_SysClk_ImoSetFrequency+0xe4>)
 620:	0019      	movs	r1, r3
 622:	4b23      	ldr	r3, [pc, #140]	@ (6b0 <Cy_SysClk_ImoSetFrequency+0xf4>)
 624:	50d1      	str	r1, [r2, r3]

        /* Convert the SFLASH.IMO_TRIM register index into the frequency bitfield value */
        locFreq >>= 2UL;
 626:	68fb      	ldr	r3, [r7, #12]
 628:	089b      	lsrs	r3, r3, #2
 62a:	60fb      	str	r3, [r7, #12]

        for(int i=0; i<50000; i++); //short delay
 62c:	2300      	movs	r3, #0
 62e:	617b      	str	r3, [r7, #20]
 630:	e002      	b.n	638 <Cy_SysClk_ImoSetFrequency+0x7c>
 632:	697b      	ldr	r3, [r7, #20]
 634:	3301      	adds	r3, #1
 636:	617b      	str	r3, [r7, #20]
 638:	697b      	ldr	r3, [r7, #20]
 63a:	4a1e      	ldr	r2, [pc, #120]	@ (6b4 <Cy_SysClk_ImoSetFrequency+0xf8>)
 63c:	4293      	cmp	r3, r2
 63e:	ddf8      	ble.n	632 <Cy_SysClk_ImoSetFrequency+0x76>

        if (0UL != locFreq)
 640:	68fb      	ldr	r3, [r7, #12]
 642:	2b00      	cmp	r3, #0
 644:	d024      	beq.n	690 <Cy_SysClk_ImoSetFrequency+0xd4>
        {
                /* Select nearby intermediate frequency */
                CY_REG32_CLR_SET(SRSSLT_CLK_IMO_SELECT, SRSSLT_CLK_IMO_SELECT_FREQ, locFreq - 1UL);
 646:	4a16      	ldr	r2, [pc, #88]	@ (6a0 <Cy_SysClk_ImoSetFrequency+0xe4>)
 648:	4b16      	ldr	r3, [pc, #88]	@ (6a4 <Cy_SysClk_ImoSetFrequency+0xe8>)
 64a:	58d3      	ldr	r3, [r2, r3]
 64c:	2207      	movs	r2, #7
 64e:	4393      	bics	r3, r2
 650:	001a      	movs	r2, r3
 652:	68fb      	ldr	r3, [r7, #12]
 654:	3b01      	subs	r3, #1
 656:	2107      	movs	r1, #7
 658:	400b      	ands	r3, r1
 65a:	4911      	ldr	r1, [pc, #68]	@ (6a0 <Cy_SysClk_ImoSetFrequency+0xe4>)
 65c:	4313      	orrs	r3, r2
 65e:	4a11      	ldr	r2, [pc, #68]	@ (6a4 <Cy_SysClk_ImoSetFrequency+0xe8>)
 660:	508b      	str	r3, [r1, r2]
                for(int i=0; i<50000; i++); //short delay
 662:	2300      	movs	r3, #0
 664:	613b      	str	r3, [r7, #16]
 666:	e002      	b.n	66e <Cy_SysClk_ImoSetFrequency+0xb2>
 668:	693b      	ldr	r3, [r7, #16]
 66a:	3301      	adds	r3, #1
 66c:	613b      	str	r3, [r7, #16]
 66e:	693b      	ldr	r3, [r7, #16]
 670:	4a10      	ldr	r2, [pc, #64]	@ (6b4 <Cy_SysClk_ImoSetFrequency+0xf8>)
 672:	4293      	cmp	r3, r2
 674:	ddf8      	ble.n	668 <Cy_SysClk_ImoSetFrequency+0xac>
                CY_REG32_CLR_SET(SRSSLT_CLK_IMO_SELECT, SRSSLT_CLK_IMO_SELECT_FREQ, locFreq);
 676:	4a0a      	ldr	r2, [pc, #40]	@ (6a0 <Cy_SysClk_ImoSetFrequency+0xe4>)
 678:	4b0a      	ldr	r3, [pc, #40]	@ (6a4 <Cy_SysClk_ImoSetFrequency+0xe8>)
 67a:	58d3      	ldr	r3, [r2, r3]
 67c:	2207      	movs	r2, #7
 67e:	4393      	bics	r3, r2
 680:	001a      	movs	r2, r3
 682:	68fb      	ldr	r3, [r7, #12]
 684:	2107      	movs	r1, #7
 686:	400b      	ands	r3, r1
 688:	4905      	ldr	r1, [pc, #20]	@ (6a0 <Cy_SysClk_ImoSetFrequency+0xe4>)
 68a:	4313      	orrs	r3, r2
 68c:	4a05      	ldr	r2, [pc, #20]	@ (6a4 <Cy_SysClk_ImoSetFrequency+0xe8>)
 68e:	508b      	str	r3, [r1, r2]
        }
        }

 690:	46c0      	nop			@ (mov r8, r8)
 692:	46bd      	mov	sp, r7
 694:	b006      	add	sp, #24
 696:	bd80      	pop	{r7, pc}
 698:	fe91ca00 	.word	0xfe91ca00
 69c:	000f4240 	.word	0x000f4240
 6a0:	40030000 	.word	0x40030000
 6a4:	00000f08 	.word	0x00000f08
 6a8:	0ffff000 	.word	0x0ffff000
 6ac:	00000f0c 	.word	0x00000f0c
 6b0:	00000f18 	.word	0x00000f18
 6b4:	0000c34f 	.word	0x0000c34f

000006b8 <TCPWM_Init>:
#include <stdint.h>
#include "tcpwm.h"

void TCPWM_Init(uint8_t tcpwm_Num, TCPWM_Config_t *config)
{
 6b8:	b580      	push	{r7, lr}
 6ba:	b084      	sub	sp, #16
 6bc:	af00      	add	r7, sp, #0
 6be:	0002      	movs	r2, r0
 6c0:	6039      	str	r1, [r7, #0]
 6c2:	1dfb      	adds	r3, r7, #7
 6c4:	701a      	strb	r2, [r3, #0]
    uint32_t mask;
    if(tcpwm_Num > 7){
 6c6:	1dfb      	adds	r3, r7, #7
 6c8:	781b      	ldrb	r3, [r3, #0]
 6ca:	2b07      	cmp	r3, #7
 6cc:	d84e      	bhi.n	76c <TCPWM_Init+0xb4>
        return;
    }
    TCPWM_CNT_Type* tcpwm;
    tcpwm = GET_TCPWM_NUM(tcpwm_Num);
 6ce:	1dfb      	adds	r3, r7, #7
 6d0:	781b      	ldrb	r3, [r3, #0]
 6d2:	019b      	lsls	r3, r3, #6
 6d4:	4a27      	ldr	r2, [pc, #156]	@ (774 <TCPWM_Init+0xbc>)
 6d6:	4694      	mov	ip, r2
 6d8:	4463      	add	r3, ip
 6da:	60fb      	str	r3, [r7, #12]
    
    TCPWM_Disable(tcpwm_Num);
 6dc:	1dfb      	adds	r3, r7, #7
 6de:	781b      	ldrb	r3, [r3, #0]
 6e0:	0018      	movs	r0, r3
 6e2:	f000 f867 	bl	7b4 <TCPWM_Disable>
    TCPWM_SetCounter(tcpwm_Num, 0u);
 6e6:	1dfb      	adds	r3, r7, #7
 6e8:	781b      	ldrb	r3, [r3, #0]
 6ea:	2100      	movs	r1, #0
 6ec:	0018      	movs	r0, r3
 6ee:	f000 f8d3 	bl	898 <TCPWM_SetCounter>
    
    mask = (0x7u << 24u) | (0x7u << 8u);
 6f2:	4b21      	ldr	r3, [pc, #132]	@ (778 <TCPWM_Init+0xc0>)
 6f4:	60bb      	str	r3, [r7, #8]
    tcpwm->CTRL = (tcpwm->CTRL & ~mask) | ((config->mode & 0x07u) << 24u) | ((config->prescaler & 0x07u) << 8u);
 6f6:	68fb      	ldr	r3, [r7, #12]
 6f8:	681b      	ldr	r3, [r3, #0]
 6fa:	68ba      	ldr	r2, [r7, #8]
 6fc:	43d2      	mvns	r2, r2
 6fe:	401a      	ands	r2, r3
 700:	683b      	ldr	r3, [r7, #0]
 702:	781b      	ldrb	r3, [r3, #0]
 704:	0619      	lsls	r1, r3, #24
 706:	23e0      	movs	r3, #224	@ 0xe0
 708:	04db      	lsls	r3, r3, #19
 70a:	400b      	ands	r3, r1
 70c:	431a      	orrs	r2, r3
 70e:	683b      	ldr	r3, [r7, #0]
 710:	7b5b      	ldrb	r3, [r3, #13]
 712:	0219      	lsls	r1, r3, #8
 714:	23e0      	movs	r3, #224	@ 0xe0
 716:	00db      	lsls	r3, r3, #3
 718:	400b      	ands	r3, r1
 71a:	431a      	orrs	r2, r3
 71c:	68fb      	ldr	r3, [r7, #12]
 71e:	601a      	str	r2, [r3, #0]
    if(config->mode == 4u){
 720:	683b      	ldr	r3, [r7, #0]
 722:	781b      	ldrb	r3, [r3, #0]
 724:	2b04      	cmp	r3, #4
 726:	d102      	bne.n	72e <TCPWM_Init+0x76>
        tcpwm->TR_CTRL2 = 0x31; 
 728:	68fb      	ldr	r3, [r7, #12]
 72a:	2231      	movs	r2, #49	@ 0x31
 72c:	629a      	str	r2, [r3, #40]	@ 0x28
    }
    tcpwm->PERIOD = config->period - 1u;
 72e:	683b      	ldr	r3, [r7, #0]
 730:	685b      	ldr	r3, [r3, #4]
 732:	1e5a      	subs	r2, r3, #1
 734:	68fb      	ldr	r3, [r7, #12]
 736:	615a      	str	r2, [r3, #20]
    if (config->compare == 0u) {
 738:	683b      	ldr	r3, [r7, #0]
 73a:	689b      	ldr	r3, [r3, #8]
 73c:	2b00      	cmp	r3, #0
 73e:	d103      	bne.n	748 <TCPWM_Init+0x90>
        tcpwm->CC = 0xFFFFu;
 740:	68fb      	ldr	r3, [r7, #12]
 742:	4a0e      	ldr	r2, [pc, #56]	@ (77c <TCPWM_Init+0xc4>)
 744:	60da      	str	r2, [r3, #12]
 746:	e004      	b.n	752 <TCPWM_Init+0x9a>
    } else {
        tcpwm->CC = config->compare - 1u;
 748:	683b      	ldr	r3, [r7, #0]
 74a:	689b      	ldr	r3, [r3, #8]
 74c:	1e5a      	subs	r2, r3, #1
 74e:	68fb      	ldr	r3, [r7, #12]
 750:	60da      	str	r2, [r3, #12]
    }
    tcpwm->INTR_MASK = config->intrMask & 0x03;
 752:	683b      	ldr	r3, [r7, #0]
 754:	7b1b      	ldrb	r3, [r3, #12]
 756:	001a      	movs	r2, r3
 758:	2303      	movs	r3, #3
 75a:	401a      	ands	r2, r3
 75c:	68fb      	ldr	r3, [r7, #12]
 75e:	639a      	str	r2, [r3, #56]	@ 0x38
    TCPWM_Enable(tcpwm_Num);
 760:	1dfb      	adds	r3, r7, #7
 762:	781b      	ldrb	r3, [r3, #0]
 764:	0018      	movs	r0, r3
 766:	f000 f80b 	bl	780 <TCPWM_Enable>
 76a:	e000      	b.n	76e <TCPWM_Init+0xb6>
        return;
 76c:	46c0      	nop			@ (mov r8, r8)
}
 76e:	46bd      	mov	sp, r7
 770:	b004      	add	sp, #16
 772:	bd80      	pop	{r7, pc}
 774:	40200100 	.word	0x40200100
 778:	07000700 	.word	0x07000700
 77c:	0000ffff 	.word	0x0000ffff

00000780 <TCPWM_Enable>:

void TCPWM_Enable(uint8_t tcpwm_Num)
{
 780:	b580      	push	{r7, lr}
 782:	b082      	sub	sp, #8
 784:	af00      	add	r7, sp, #0
 786:	0002      	movs	r2, r0
 788:	1dfb      	adds	r3, r7, #7
 78a:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 78c:	1dfb      	adds	r3, r7, #7
 78e:	781b      	ldrb	r3, [r3, #0]
 790:	2b07      	cmp	r3, #7
 792:	d809      	bhi.n	7a8 <TCPWM_Enable+0x28>
        return;
    }
    TCPWM->CTRL |= (1u << tcpwm_Num);
 794:	4b06      	ldr	r3, [pc, #24]	@ (7b0 <TCPWM_Enable+0x30>)
 796:	6819      	ldr	r1, [r3, #0]
 798:	1dfb      	adds	r3, r7, #7
 79a:	781b      	ldrb	r3, [r3, #0]
 79c:	2201      	movs	r2, #1
 79e:	409a      	lsls	r2, r3
 7a0:	4b03      	ldr	r3, [pc, #12]	@ (7b0 <TCPWM_Enable+0x30>)
 7a2:	430a      	orrs	r2, r1
 7a4:	601a      	str	r2, [r3, #0]
 7a6:	e000      	b.n	7aa <TCPWM_Enable+0x2a>
        return;
 7a8:	46c0      	nop			@ (mov r8, r8)
}
 7aa:	46bd      	mov	sp, r7
 7ac:	b002      	add	sp, #8
 7ae:	bd80      	pop	{r7, pc}
 7b0:	40200000 	.word	0x40200000

000007b4 <TCPWM_Disable>:

void TCPWM_Disable(uint8_t tcpwm_Num)
{
 7b4:	b580      	push	{r7, lr}
 7b6:	b082      	sub	sp, #8
 7b8:	af00      	add	r7, sp, #0
 7ba:	0002      	movs	r2, r0
 7bc:	1dfb      	adds	r3, r7, #7
 7be:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 7c0:	1dfb      	adds	r3, r7, #7
 7c2:	781b      	ldrb	r3, [r3, #0]
 7c4:	2b07      	cmp	r3, #7
 7c6:	d80b      	bhi.n	7e0 <TCPWM_Disable+0x2c>
        return;
    }
    TCPWM->CTRL &= ~(1u << tcpwm_Num);
 7c8:	4b07      	ldr	r3, [pc, #28]	@ (7e8 <TCPWM_Disable+0x34>)
 7ca:	681a      	ldr	r2, [r3, #0]
 7cc:	1dfb      	adds	r3, r7, #7
 7ce:	781b      	ldrb	r3, [r3, #0]
 7d0:	2101      	movs	r1, #1
 7d2:	4099      	lsls	r1, r3
 7d4:	000b      	movs	r3, r1
 7d6:	43d9      	mvns	r1, r3
 7d8:	4b03      	ldr	r3, [pc, #12]	@ (7e8 <TCPWM_Disable+0x34>)
 7da:	400a      	ands	r2, r1
 7dc:	601a      	str	r2, [r3, #0]
 7de:	e000      	b.n	7e2 <TCPWM_Disable+0x2e>
        return;
 7e0:	46c0      	nop			@ (mov r8, r8)
}
 7e2:	46bd      	mov	sp, r7
 7e4:	b002      	add	sp, #8
 7e6:	bd80      	pop	{r7, pc}
 7e8:	40200000 	.word	0x40200000

000007ec <TCPWM_Start>:

void TCPWM_Start(uint8_t tcpwm_Num)
{
 7ec:	b580      	push	{r7, lr}
 7ee:	b082      	sub	sp, #8
 7f0:	af00      	add	r7, sp, #0
 7f2:	0002      	movs	r2, r0
 7f4:	1dfb      	adds	r3, r7, #7
 7f6:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 7f8:	1dfb      	adds	r3, r7, #7
 7fa:	781b      	ldrb	r3, [r3, #0]
 7fc:	2b07      	cmp	r3, #7
 7fe:	d80a      	bhi.n	816 <TCPWM_Start+0x2a>
        return;
    }
    TCPWM->CMD |= (1u << (24u + tcpwm_Num));
 800:	4b07      	ldr	r3, [pc, #28]	@ (820 <TCPWM_Start+0x34>)
 802:	6899      	ldr	r1, [r3, #8]
 804:	1dfb      	adds	r3, r7, #7
 806:	781b      	ldrb	r3, [r3, #0]
 808:	3318      	adds	r3, #24
 80a:	2201      	movs	r2, #1
 80c:	409a      	lsls	r2, r3
 80e:	4b04      	ldr	r3, [pc, #16]	@ (820 <TCPWM_Start+0x34>)
 810:	430a      	orrs	r2, r1
 812:	609a      	str	r2, [r3, #8]
 814:	e000      	b.n	818 <TCPWM_Start+0x2c>
        return;
 816:	46c0      	nop			@ (mov r8, r8)
}
 818:	46bd      	mov	sp, r7
 81a:	b002      	add	sp, #8
 81c:	bd80      	pop	{r7, pc}
 81e:	46c0      	nop			@ (mov r8, r8)
 820:	40200000 	.word	0x40200000

00000824 <TCPWM_Stop>:

void TCPWM_Stop(uint8_t tcpwm_Num)
{
 824:	b580      	push	{r7, lr}
 826:	b082      	sub	sp, #8
 828:	af00      	add	r7, sp, #0
 82a:	0002      	movs	r2, r0
 82c:	1dfb      	adds	r3, r7, #7
 82e:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 830:	1dfb      	adds	r3, r7, #7
 832:	781b      	ldrb	r3, [r3, #0]
 834:	2b07      	cmp	r3, #7
 836:	d80a      	bhi.n	84e <TCPWM_Stop+0x2a>
        return;
    }
    TCPWM->CMD |= (1u << (16u + tcpwm_Num));
 838:	4b07      	ldr	r3, [pc, #28]	@ (858 <TCPWM_Stop+0x34>)
 83a:	6899      	ldr	r1, [r3, #8]
 83c:	1dfb      	adds	r3, r7, #7
 83e:	781b      	ldrb	r3, [r3, #0]
 840:	3310      	adds	r3, #16
 842:	2201      	movs	r2, #1
 844:	409a      	lsls	r2, r3
 846:	4b04      	ldr	r3, [pc, #16]	@ (858 <TCPWM_Stop+0x34>)
 848:	430a      	orrs	r2, r1
 84a:	609a      	str	r2, [r3, #8]
 84c:	e000      	b.n	850 <TCPWM_Stop+0x2c>
        return;
 84e:	46c0      	nop			@ (mov r8, r8)
}
 850:	46bd      	mov	sp, r7
 852:	b002      	add	sp, #8
 854:	bd80      	pop	{r7, pc}
 856:	46c0      	nop			@ (mov r8, r8)
 858:	40200000 	.word	0x40200000

0000085c <TCPWM_GetCounter>:

uint32_t TCPWM_GetCounter(uint8_t tcpwm_Num)
{
 85c:	b580      	push	{r7, lr}
 85e:	b084      	sub	sp, #16
 860:	af00      	add	r7, sp, #0
 862:	0002      	movs	r2, r0
 864:	1dfb      	adds	r3, r7, #7
 866:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 868:	1dfb      	adds	r3, r7, #7
 86a:	781b      	ldrb	r3, [r3, #0]
 86c:	2b07      	cmp	r3, #7
 86e:	d901      	bls.n	874 <TCPWM_GetCounter+0x18>
        return 0;
 870:	2300      	movs	r3, #0
 872:	e00a      	b.n	88a <TCPWM_GetCounter+0x2e>
    }
    TCPWM_CNT_Type* tcpwm;
    tcpwm = GET_TCPWM_NUM(tcpwm_Num);
 874:	1dfb      	adds	r3, r7, #7
 876:	781b      	ldrb	r3, [r3, #0]
 878:	019b      	lsls	r3, r3, #6
 87a:	4a06      	ldr	r2, [pc, #24]	@ (894 <TCPWM_GetCounter+0x38>)
 87c:	4694      	mov	ip, r2
 87e:	4463      	add	r3, ip
 880:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(tcpwm->COUNTER & 0x0000FFFFu);
 882:	68fb      	ldr	r3, [r7, #12]
 884:	689b      	ldr	r3, [r3, #8]
 886:	041b      	lsls	r3, r3, #16
 888:	0c1b      	lsrs	r3, r3, #16
}
 88a:	0018      	movs	r0, r3
 88c:	46bd      	mov	sp, r7
 88e:	b004      	add	sp, #16
 890:	bd80      	pop	{r7, pc}
 892:	46c0      	nop			@ (mov r8, r8)
 894:	40200100 	.word	0x40200100

00000898 <TCPWM_SetCounter>:

void TCPWM_SetCounter(uint8_t tcpwm_Num, uint32_t count)
{
 898:	b580      	push	{r7, lr}
 89a:	b084      	sub	sp, #16
 89c:	af00      	add	r7, sp, #0
 89e:	0002      	movs	r2, r0
 8a0:	6039      	str	r1, [r7, #0]
 8a2:	1dfb      	adds	r3, r7, #7
 8a4:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 8a6:	1dfb      	adds	r3, r7, #7
 8a8:	781b      	ldrb	r3, [r3, #0]
 8aa:	2b07      	cmp	r3, #7
 8ac:	d80a      	bhi.n	8c4 <TCPWM_SetCounter+0x2c>
        return;
    }
    TCPWM_CNT_Type* tcpwm;
    tcpwm = GET_TCPWM_NUM(tcpwm_Num);
 8ae:	1dfb      	adds	r3, r7, #7
 8b0:	781b      	ldrb	r3, [r3, #0]
 8b2:	019b      	lsls	r3, r3, #6
 8b4:	4a05      	ldr	r2, [pc, #20]	@ (8cc <TCPWM_SetCounter+0x34>)
 8b6:	4694      	mov	ip, r2
 8b8:	4463      	add	r3, ip
 8ba:	60fb      	str	r3, [r7, #12]
    tcpwm->COUNTER = count;
 8bc:	68fb      	ldr	r3, [r7, #12]
 8be:	683a      	ldr	r2, [r7, #0]
 8c0:	609a      	str	r2, [r3, #8]
 8c2:	e000      	b.n	8c6 <TCPWM_SetCounter+0x2e>
        return;
 8c4:	46c0      	nop			@ (mov r8, r8)
}
 8c6:	46bd      	mov	sp, r7
 8c8:	b004      	add	sp, #16
 8ca:	bd80      	pop	{r7, pc}
 8cc:	40200100 	.word	0x40200100

000008d0 <TCPWM_ClearInterrupt>:

void TCPWM_ClearInterrupt(uint8_t tcpwm_Num, uint8_t intrMask)
{
 8d0:	b580      	push	{r7, lr}
 8d2:	b084      	sub	sp, #16
 8d4:	af00      	add	r7, sp, #0
 8d6:	0002      	movs	r2, r0
 8d8:	1dfb      	adds	r3, r7, #7
 8da:	701a      	strb	r2, [r3, #0]
 8dc:	1dbb      	adds	r3, r7, #6
 8de:	1c0a      	adds	r2, r1, #0
 8e0:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 8e2:	1dfb      	adds	r3, r7, #7
 8e4:	781b      	ldrb	r3, [r3, #0]
 8e6:	2b07      	cmp	r3, #7
 8e8:	d80d      	bhi.n	906 <TCPWM_ClearInterrupt+0x36>
        return;
    }
    TCPWM_CNT_Type* tcpwm;
    tcpwm = GET_TCPWM_NUM(tcpwm_Num);
 8ea:	1dfb      	adds	r3, r7, #7
 8ec:	781b      	ldrb	r3, [r3, #0]
 8ee:	019b      	lsls	r3, r3, #6
 8f0:	4a07      	ldr	r2, [pc, #28]	@ (910 <TCPWM_ClearInterrupt+0x40>)
 8f2:	4694      	mov	ip, r2
 8f4:	4463      	add	r3, ip
 8f6:	60fb      	str	r3, [r7, #12]
    tcpwm->INTR = intrMask & 0x03;
 8f8:	1dbb      	adds	r3, r7, #6
 8fa:	781b      	ldrb	r3, [r3, #0]
 8fc:	2203      	movs	r2, #3
 8fe:	401a      	ands	r2, r3
 900:	68fb      	ldr	r3, [r7, #12]
 902:	631a      	str	r2, [r3, #48]	@ 0x30
 904:	e000      	b.n	908 <TCPWM_ClearInterrupt+0x38>
        return;
 906:	46c0      	nop			@ (mov r8, r8)
}
 908:	46bd      	mov	sp, r7
 90a:	b004      	add	sp, #16
 90c:	bd80      	pop	{r7, pc}
 90e:	46c0      	nop			@ (mov r8, r8)
 910:	40200100 	.word	0x40200100

00000914 <IRQ_EnableGlobal>:
#include <stdint.h>

/*
 * Uses the Thumb-2 "CPSIE i" instruction.
 */
void IRQ_EnableGlobal(void) {
 914:	b580      	push	{r7, lr}
 916:	af00      	add	r7, sp, #0
    __asm volatile ("cpsie i" : : : "memory");
 918:	b662      	cpsie	i
}
 91a:	46c0      	nop			@ (mov r8, r8)
 91c:	46bd      	mov	sp, r7
 91e:	bd80      	pop	{r7, pc}

00000920 <IRQ_DisableGlobal>:

/*
 * Uses the Thumb-2 "CPSID i" instruction.
 */
void IRQ_DisableGlobal(void) {
 920:	b580      	push	{r7, lr}
 922:	af00      	add	r7, sp, #0
    __asm volatile ("cpsid i" : : : "memory");
 924:	b672      	cpsid	i
}
 926:	46c0      	nop			@ (mov r8, r8)
 928:	46bd      	mov	sp, r7
 92a:	bd80      	pop	{r7, pc}

0000092c <NVIC_SetPriority>:

void NVIC_SetPriority(uint32_t IRQn, uint32_t priority)
{
 92c:	b580      	push	{r7, lr}
 92e:	b084      	sub	sp, #16
 930:	af00      	add	r7, sp, #0
 932:	6078      	str	r0, [r7, #4]
 934:	6039      	str	r1, [r7, #0]
    if ((int32_t)(IRQn) >= 0){
 936:	687b      	ldr	r3, [r7, #4]
 938:	2b00      	cmp	r3, #0
 93a:	db20      	blt.n	97e <NVIC_SetPriority+0x52>
        uint32_t IRQ_LDX = IRQn >> 2u;
 93c:	687b      	ldr	r3, [r7, #4]
 93e:	089b      	lsrs	r3, r3, #2
 940:	60fb      	str	r3, [r7, #12]
        NVIC->IPR[IRQ_LDX] = (NVIC->IPR[IRQ_LDX] & ~(0xFFUL << ((IRQn & 0x03) << 3))) | (((priority & 0x03) << 6) << ((IRQn & 0x03) << 3));
 942:	4a11      	ldr	r2, [pc, #68]	@ (988 <NVIC_SetPriority+0x5c>)
 944:	68fb      	ldr	r3, [r7, #12]
 946:	33c0      	adds	r3, #192	@ 0xc0
 948:	009b      	lsls	r3, r3, #2
 94a:	589b      	ldr	r3, [r3, r2]
 94c:	687a      	ldr	r2, [r7, #4]
 94e:	00d2      	lsls	r2, r2, #3
 950:	2118      	movs	r1, #24
 952:	400a      	ands	r2, r1
 954:	21ff      	movs	r1, #255	@ 0xff
 956:	4091      	lsls	r1, r2
 958:	000a      	movs	r2, r1
 95a:	43d2      	mvns	r2, r2
 95c:	401a      	ands	r2, r3
 95e:	683b      	ldr	r3, [r7, #0]
 960:	019b      	lsls	r3, r3, #6
 962:	21ff      	movs	r1, #255	@ 0xff
 964:	4019      	ands	r1, r3
 966:	687b      	ldr	r3, [r7, #4]
 968:	00db      	lsls	r3, r3, #3
 96a:	2018      	movs	r0, #24
 96c:	4003      	ands	r3, r0
 96e:	4099      	lsls	r1, r3
 970:	000b      	movs	r3, r1
 972:	4905      	ldr	r1, [pc, #20]	@ (988 <NVIC_SetPriority+0x5c>)
 974:	431a      	orrs	r2, r3
 976:	68fb      	ldr	r3, [r7, #12]
 978:	33c0      	adds	r3, #192	@ 0xc0
 97a:	009b      	lsls	r3, r3, #2
 97c:	505a      	str	r2, [r3, r1]
    }
}
 97e:	46c0      	nop			@ (mov r8, r8)
 980:	46bd      	mov	sp, r7
 982:	b004      	add	sp, #16
 984:	bd80      	pop	{r7, pc}
 986:	46c0      	nop			@ (mov r8, r8)
 988:	e000e100 	.word	0xe000e100

0000098c <NVIC_ClearPendingIRQ>:

void NVIC_ClearPendingIRQ(uint32_t IRQn)
{
 98c:	b580      	push	{r7, lr}
 98e:	b082      	sub	sp, #8
 990:	af00      	add	r7, sp, #0
 992:	6078      	str	r0, [r7, #4]
  if ((int32_t)(IRQn) >= 0)
 994:	687b      	ldr	r3, [r7, #4]
 996:	2b00      	cmp	r3, #0
 998:	db08      	blt.n	9ac <NVIC_ClearPendingIRQ+0x20>
  {
    NVIC->ICPR = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 99a:	687b      	ldr	r3, [r7, #4]
 99c:	221f      	movs	r2, #31
 99e:	4013      	ands	r3, r2
 9a0:	4904      	ldr	r1, [pc, #16]	@ (9b4 <NVIC_ClearPendingIRQ+0x28>)
 9a2:	2201      	movs	r2, #1
 9a4:	409a      	lsls	r2, r3
 9a6:	23c0      	movs	r3, #192	@ 0xc0
 9a8:	005b      	lsls	r3, r3, #1
 9aa:	50ca      	str	r2, [r1, r3]
  }
}
 9ac:	46c0      	nop			@ (mov r8, r8)
 9ae:	46bd      	mov	sp, r7
 9b0:	b002      	add	sp, #8
 9b2:	bd80      	pop	{r7, pc}
 9b4:	e000e100 	.word	0xe000e100

000009b8 <NVIC_EnableIRQ>:

void NVIC_EnableIRQ(uint32_t IRQn)
{
 9b8:	b580      	push	{r7, lr}
 9ba:	b082      	sub	sp, #8
 9bc:	af00      	add	r7, sp, #0
 9be:	6078      	str	r0, [r7, #4]
  if ((int32_t)(IRQn) >= 0)
 9c0:	687b      	ldr	r3, [r7, #4]
 9c2:	2b00      	cmp	r3, #0
 9c4:	db07      	blt.n	9d6 <NVIC_EnableIRQ+0x1e>
  {
    __asm volatile("":::"memory");
    NVIC->ISER = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 9c6:	687b      	ldr	r3, [r7, #4]
 9c8:	221f      	movs	r2, #31
 9ca:	401a      	ands	r2, r3
 9cc:	4b04      	ldr	r3, [pc, #16]	@ (9e0 <NVIC_EnableIRQ+0x28>)
 9ce:	2101      	movs	r1, #1
 9d0:	4091      	lsls	r1, r2
 9d2:	000a      	movs	r2, r1
 9d4:	601a      	str	r2, [r3, #0]
    __asm volatile("":::"memory");
  }
}
 9d6:	46c0      	nop			@ (mov r8, r8)
 9d8:	46bd      	mov	sp, r7
 9da:	b002      	add	sp, #8
 9dc:	bd80      	pop	{r7, pc}
 9de:	46c0      	nop			@ (mov r8, r8)
 9e0:	e000e100 	.word	0xe000e100

000009e4 <NVIC_DisableIRQ>:

void NVIC_DisableIRQ(uint32_t IRQn)
{
 9e4:	b580      	push	{r7, lr}
 9e6:	b082      	sub	sp, #8
 9e8:	af00      	add	r7, sp, #0
 9ea:	6078      	str	r0, [r7, #4]
  if ((int32_t)(IRQn) >= 0)
 9ec:	687b      	ldr	r3, [r7, #4]
 9ee:	2b00      	cmp	r3, #0
 9f0:	db0c      	blt.n	a0c <NVIC_DisableIRQ+0x28>
  {
    NVIC->ICER = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 9f2:	687b      	ldr	r3, [r7, #4]
 9f4:	221f      	movs	r2, #31
 9f6:	4013      	ands	r3, r2
 9f8:	4906      	ldr	r1, [pc, #24]	@ (a14 <NVIC_DisableIRQ+0x30>)
 9fa:	2201      	movs	r2, #1
 9fc:	409a      	lsls	r2, r3
 9fe:	0013      	movs	r3, r2
 a00:	2280      	movs	r2, #128	@ 0x80
 a02:	508b      	str	r3, [r1, r2]
    __asm volatile ("dsb 0xF":::"memory");
 a04:	f3bf 8f4f 	dsb	sy
    __asm volatile ("isb 0xF":::"memory");
 a08:	f3bf 8f6f 	isb	sy
  }
}
 a0c:	46c0      	nop			@ (mov r8, r8)
 a0e:	46bd      	mov	sp, r7
 a10:	b002      	add	sp, #8
 a12:	bd80      	pop	{r7, pc}
 a14:	e000e100 	.word	0xe000e100

00000a18 <_init>:
extern uint32_t __bss_start__;
extern uint32_t __bss_end__;

extern uint32_t __STACK_START;
extern uint32_t __STACK_END;
extern void _init(void) {;}
 a18:	b580      	push	{r7, lr}
 a1a:	af00      	add	r7, sp, #0
 a1c:	46c0      	nop			@ (mov r8, r8)
 a1e:	46bd      	mov	sp, r7
 a20:	bd80      	pop	{r7, pc}

00000a22 <Reset_handler>:
    (uint32_t)can_interrupt_can_IRQHandler,             /*  26 CAN Interrupt */
    (uint32_t)crypto_interrupt_IRQHandler               /*  27 Crypto Interrupt */
};

void Reset_handler(void)
{
 a22:	b580      	push	{r7, lr}
 a24:	b086      	sub	sp, #24
 a26:	af00      	add	r7, sp, #0
    //disable watchdog
    (*(uint32_t *) CYREG_WDT_DISABLE_KEY) = CY_SYS_WDT_KEY;
 a28:	4b1c      	ldr	r3, [pc, #112]	@ (a9c <Reset_handler+0x7a>)
 a2a:	4a1d      	ldr	r2, [pc, #116]	@ (aa0 <Reset_handler+0x7e>)
 a2c:	601a      	str	r2, [r3, #0]

    //copy .data section to SRAM
    uint32_t size = &__data_end - &__data_start;
 a2e:	4a1d      	ldr	r2, [pc, #116]	@ (aa4 <Reset_handler+0x82>)
 a30:	4b1d      	ldr	r3, [pc, #116]	@ (aa8 <Reset_handler+0x86>)
 a32:	1ad3      	subs	r3, r2, r3
 a34:	109b      	asrs	r3, r3, #2
 a36:	607b      	str	r3, [r7, #4]
    uint32_t *pDst = (uint32_t*)&__data_start;
 a38:	4b1b      	ldr	r3, [pc, #108]	@ (aa8 <Reset_handler+0x86>)
 a3a:	617b      	str	r3, [r7, #20]
    uint32_t *pSrc = (uint32_t*)&_la_data;
 a3c:	4b1b      	ldr	r3, [pc, #108]	@ (aac <Reset_handler+0x8a>)
 a3e:	613b      	str	r3, [r7, #16]

    for(uint32_t i = 0; i< size; i++)
 a40:	2300      	movs	r3, #0
 a42:	60fb      	str	r3, [r7, #12]
 a44:	e00a      	b.n	a5c <Reset_handler+0x3a>
    {
        *pDst++ = *pSrc++;
 a46:	693a      	ldr	r2, [r7, #16]
 a48:	1d13      	adds	r3, r2, #4
 a4a:	613b      	str	r3, [r7, #16]
 a4c:	697b      	ldr	r3, [r7, #20]
 a4e:	1d19      	adds	r1, r3, #4
 a50:	6179      	str	r1, [r7, #20]
 a52:	6812      	ldr	r2, [r2, #0]
 a54:	601a      	str	r2, [r3, #0]
    for(uint32_t i = 0; i< size; i++)
 a56:	68fb      	ldr	r3, [r7, #12]
 a58:	3301      	adds	r3, #1
 a5a:	60fb      	str	r3, [r7, #12]
 a5c:	68fa      	ldr	r2, [r7, #12]
 a5e:	687b      	ldr	r3, [r7, #4]
 a60:	429a      	cmp	r2, r3
 a62:	d3f0      	bcc.n	a46 <Reset_handler+0x24>
    }
    //int the .bss section to zero in SRAM
    size = &__bss_end__ - &__bss_start__;
 a64:	4a12      	ldr	r2, [pc, #72]	@ (ab0 <Reset_handler+0x8e>)
 a66:	4b13      	ldr	r3, [pc, #76]	@ (ab4 <Reset_handler+0x92>)
 a68:	1ad3      	subs	r3, r2, r3
 a6a:	109b      	asrs	r3, r3, #2
 a6c:	607b      	str	r3, [r7, #4]
    pDst = (uint32_t*)&__bss_start__;
 a6e:	4b11      	ldr	r3, [pc, #68]	@ (ab4 <Reset_handler+0x92>)
 a70:	617b      	str	r3, [r7, #20]

    for(uint32_t i = 0; i< size; i++)
 a72:	2300      	movs	r3, #0
 a74:	60bb      	str	r3, [r7, #8]
 a76:	e007      	b.n	a88 <Reset_handler+0x66>
    {
        *pDst++ = 0;
 a78:	697b      	ldr	r3, [r7, #20]
 a7a:	1d1a      	adds	r2, r3, #4
 a7c:	617a      	str	r2, [r7, #20]
 a7e:	2200      	movs	r2, #0
 a80:	601a      	str	r2, [r3, #0]
    for(uint32_t i = 0; i< size; i++)
 a82:	68bb      	ldr	r3, [r7, #8]
 a84:	3301      	adds	r3, #1
 a86:	60bb      	str	r3, [r7, #8]
 a88:	68ba      	ldr	r2, [r7, #8]
 a8a:	687b      	ldr	r3, [r7, #4]
 a8c:	429a      	cmp	r2, r3
 a8e:	d3f3      	bcc.n	a78 <Reset_handler+0x56>
    }

    // Init C std libs
    __libc_init_array();
 a90:	f000 f8a6 	bl	be0 <__libc_init_array>
    

    //call main()
    main();
 a94:	f7ff fb14 	bl	c0 <main>

    while (1)
 a98:	46c0      	nop			@ (mov r8, r8)
 a9a:	e7fd      	b.n	a98 <Reset_handler+0x76>
 a9c:	40030038 	.word	0x40030038
 aa0:	aced8865 	.word	0xaced8865
 aa4:	20000000 	.word	0x20000000
 aa8:	20000000 	.word	0x20000000
 aac:	00000c44 	.word	0x00000c44
 ab0:	20000000 	.word	0x20000000
 ab4:	20000000 	.word	0x20000000

00000ab8 <Default_Handler>:

/*----------------------------------------------------------------------------
  Default Handler for Exceptions / Interrupts
 *----------------------------------------------------------------------------*/
void Default_Handler(void)
{
 ab8:	b580      	push	{r7, lr}
 aba:	af00      	add	r7, sp, #0
    while(1);
 abc:	46c0      	nop			@ (mov r8, r8)
 abe:	e7fd      	b.n	abc <Default_Handler+0x4>

00000ac0 <HRDFLT_Handler>:

/*----------------------------------------------------------------------------
  Default Handler for Hard Fault
 *----------------------------------------------------------------------------*/
void HRDFLT_Handler(void)
{
 ac0:	b580      	push	{r7, lr}
 ac2:	af00      	add	r7, sp, #0
    while(1);
 ac4:	46c0      	nop			@ (mov r8, r8)
 ac6:	e7fd      	b.n	ac4 <HRDFLT_Handler+0x4>

00000ac8 <__udivsi3>:
 ac8:	2200      	movs	r2, #0
 aca:	0843      	lsrs	r3, r0, #1
 acc:	428b      	cmp	r3, r1
 ace:	d374      	bcc.n	bba <__udivsi3+0xf2>
 ad0:	0903      	lsrs	r3, r0, #4
 ad2:	428b      	cmp	r3, r1
 ad4:	d35f      	bcc.n	b96 <__udivsi3+0xce>
 ad6:	0a03      	lsrs	r3, r0, #8
 ad8:	428b      	cmp	r3, r1
 ada:	d344      	bcc.n	b66 <__udivsi3+0x9e>
 adc:	0b03      	lsrs	r3, r0, #12
 ade:	428b      	cmp	r3, r1
 ae0:	d328      	bcc.n	b34 <__udivsi3+0x6c>
 ae2:	0c03      	lsrs	r3, r0, #16
 ae4:	428b      	cmp	r3, r1
 ae6:	d30d      	bcc.n	b04 <__udivsi3+0x3c>
 ae8:	22ff      	movs	r2, #255	@ 0xff
 aea:	0209      	lsls	r1, r1, #8
 aec:	ba12      	rev	r2, r2
 aee:	0c03      	lsrs	r3, r0, #16
 af0:	428b      	cmp	r3, r1
 af2:	d302      	bcc.n	afa <__udivsi3+0x32>
 af4:	1212      	asrs	r2, r2, #8
 af6:	0209      	lsls	r1, r1, #8
 af8:	d065      	beq.n	bc6 <__udivsi3+0xfe>
 afa:	0b03      	lsrs	r3, r0, #12
 afc:	428b      	cmp	r3, r1
 afe:	d319      	bcc.n	b34 <__udivsi3+0x6c>
 b00:	e000      	b.n	b04 <__udivsi3+0x3c>
 b02:	0a09      	lsrs	r1, r1, #8
 b04:	0bc3      	lsrs	r3, r0, #15
 b06:	428b      	cmp	r3, r1
 b08:	d301      	bcc.n	b0e <__udivsi3+0x46>
 b0a:	03cb      	lsls	r3, r1, #15
 b0c:	1ac0      	subs	r0, r0, r3
 b0e:	4152      	adcs	r2, r2
 b10:	0b83      	lsrs	r3, r0, #14
 b12:	428b      	cmp	r3, r1
 b14:	d301      	bcc.n	b1a <__udivsi3+0x52>
 b16:	038b      	lsls	r3, r1, #14
 b18:	1ac0      	subs	r0, r0, r3
 b1a:	4152      	adcs	r2, r2
 b1c:	0b43      	lsrs	r3, r0, #13
 b1e:	428b      	cmp	r3, r1
 b20:	d301      	bcc.n	b26 <__udivsi3+0x5e>
 b22:	034b      	lsls	r3, r1, #13
 b24:	1ac0      	subs	r0, r0, r3
 b26:	4152      	adcs	r2, r2
 b28:	0b03      	lsrs	r3, r0, #12
 b2a:	428b      	cmp	r3, r1
 b2c:	d301      	bcc.n	b32 <__udivsi3+0x6a>
 b2e:	030b      	lsls	r3, r1, #12
 b30:	1ac0      	subs	r0, r0, r3
 b32:	4152      	adcs	r2, r2
 b34:	0ac3      	lsrs	r3, r0, #11
 b36:	428b      	cmp	r3, r1
 b38:	d301      	bcc.n	b3e <__udivsi3+0x76>
 b3a:	02cb      	lsls	r3, r1, #11
 b3c:	1ac0      	subs	r0, r0, r3
 b3e:	4152      	adcs	r2, r2
 b40:	0a83      	lsrs	r3, r0, #10
 b42:	428b      	cmp	r3, r1
 b44:	d301      	bcc.n	b4a <__udivsi3+0x82>
 b46:	028b      	lsls	r3, r1, #10
 b48:	1ac0      	subs	r0, r0, r3
 b4a:	4152      	adcs	r2, r2
 b4c:	0a43      	lsrs	r3, r0, #9
 b4e:	428b      	cmp	r3, r1
 b50:	d301      	bcc.n	b56 <__udivsi3+0x8e>
 b52:	024b      	lsls	r3, r1, #9
 b54:	1ac0      	subs	r0, r0, r3
 b56:	4152      	adcs	r2, r2
 b58:	0a03      	lsrs	r3, r0, #8
 b5a:	428b      	cmp	r3, r1
 b5c:	d301      	bcc.n	b62 <__udivsi3+0x9a>
 b5e:	020b      	lsls	r3, r1, #8
 b60:	1ac0      	subs	r0, r0, r3
 b62:	4152      	adcs	r2, r2
 b64:	d2cd      	bcs.n	b02 <__udivsi3+0x3a>
 b66:	09c3      	lsrs	r3, r0, #7
 b68:	428b      	cmp	r3, r1
 b6a:	d301      	bcc.n	b70 <__udivsi3+0xa8>
 b6c:	01cb      	lsls	r3, r1, #7
 b6e:	1ac0      	subs	r0, r0, r3
 b70:	4152      	adcs	r2, r2
 b72:	0983      	lsrs	r3, r0, #6
 b74:	428b      	cmp	r3, r1
 b76:	d301      	bcc.n	b7c <__udivsi3+0xb4>
 b78:	018b      	lsls	r3, r1, #6
 b7a:	1ac0      	subs	r0, r0, r3
 b7c:	4152      	adcs	r2, r2
 b7e:	0943      	lsrs	r3, r0, #5
 b80:	428b      	cmp	r3, r1
 b82:	d301      	bcc.n	b88 <__udivsi3+0xc0>
 b84:	014b      	lsls	r3, r1, #5
 b86:	1ac0      	subs	r0, r0, r3
 b88:	4152      	adcs	r2, r2
 b8a:	0903      	lsrs	r3, r0, #4
 b8c:	428b      	cmp	r3, r1
 b8e:	d301      	bcc.n	b94 <__udivsi3+0xcc>
 b90:	010b      	lsls	r3, r1, #4
 b92:	1ac0      	subs	r0, r0, r3
 b94:	4152      	adcs	r2, r2
 b96:	08c3      	lsrs	r3, r0, #3
 b98:	428b      	cmp	r3, r1
 b9a:	d301      	bcc.n	ba0 <__udivsi3+0xd8>
 b9c:	00cb      	lsls	r3, r1, #3
 b9e:	1ac0      	subs	r0, r0, r3
 ba0:	4152      	adcs	r2, r2
 ba2:	0883      	lsrs	r3, r0, #2
 ba4:	428b      	cmp	r3, r1
 ba6:	d301      	bcc.n	bac <__udivsi3+0xe4>
 ba8:	008b      	lsls	r3, r1, #2
 baa:	1ac0      	subs	r0, r0, r3
 bac:	4152      	adcs	r2, r2
 bae:	0843      	lsrs	r3, r0, #1
 bb0:	428b      	cmp	r3, r1
 bb2:	d301      	bcc.n	bb8 <__udivsi3+0xf0>
 bb4:	004b      	lsls	r3, r1, #1
 bb6:	1ac0      	subs	r0, r0, r3
 bb8:	4152      	adcs	r2, r2
 bba:	1a41      	subs	r1, r0, r1
 bbc:	d200      	bcs.n	bc0 <__udivsi3+0xf8>
 bbe:	4601      	mov	r1, r0
 bc0:	4152      	adcs	r2, r2
 bc2:	4610      	mov	r0, r2
 bc4:	4770      	bx	lr
 bc6:	e7ff      	b.n	bc8 <__udivsi3+0x100>
 bc8:	b501      	push	{r0, lr}
 bca:	2000      	movs	r0, #0
 bcc:	f000 f806 	bl	bdc <__aeabi_idiv0>
 bd0:	bd02      	pop	{r1, pc}
 bd2:	46c0      	nop			@ (mov r8, r8)

00000bd4 <__aeabi_uidivmod>:
 bd4:	2900      	cmp	r1, #0
 bd6:	d0f7      	beq.n	bc8 <__udivsi3+0x100>
 bd8:	e776      	b.n	ac8 <__udivsi3>
 bda:	4770      	bx	lr

00000bdc <__aeabi_idiv0>:
 bdc:	4770      	bx	lr
 bde:	46c0      	nop			@ (mov r8, r8)

00000be0 <__libc_init_array>:
 be0:	b570      	push	{r4, r5, r6, lr}
 be2:	2600      	movs	r6, #0
 be4:	4c0c      	ldr	r4, [pc, #48]	@ (c18 <__libc_init_array+0x38>)
 be6:	4d0d      	ldr	r5, [pc, #52]	@ (c1c <__libc_init_array+0x3c>)
 be8:	1b64      	subs	r4, r4, r5
 bea:	10a4      	asrs	r4, r4, #2
 bec:	42a6      	cmp	r6, r4
 bee:	d109      	bne.n	c04 <__libc_init_array+0x24>
 bf0:	2600      	movs	r6, #0
 bf2:	f7ff ff11 	bl	a18 <_init>
 bf6:	4c0a      	ldr	r4, [pc, #40]	@ (c20 <__libc_init_array+0x40>)
 bf8:	4d0a      	ldr	r5, [pc, #40]	@ (c24 <__libc_init_array+0x44>)
 bfa:	1b64      	subs	r4, r4, r5
 bfc:	10a4      	asrs	r4, r4, #2
 bfe:	42a6      	cmp	r6, r4
 c00:	d105      	bne.n	c0e <__libc_init_array+0x2e>
 c02:	bd70      	pop	{r4, r5, r6, pc}
 c04:	00b3      	lsls	r3, r6, #2
 c06:	58eb      	ldr	r3, [r5, r3]
 c08:	4798      	blx	r3
 c0a:	3601      	adds	r6, #1
 c0c:	e7ee      	b.n	bec <__libc_init_array+0xc>
 c0e:	00b3      	lsls	r3, r6, #2
 c10:	58eb      	ldr	r3, [r5, r3]
 c12:	4798      	blx	r3
 c14:	3601      	adds	r6, #1
 c16:	e7f2      	b.n	bfe <__libc_init_array+0x1e>
	...

00000c28 <tcpwm3_config>:
 c28:	0004 0000 2710 0000 1388 0000 0000 0000     .....'..........

00000c38 <LED8_P1_6_config>:
 c38:	0001 0000 0006 0000 0000 0000               ............
