<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='rs232_interface.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: rs232_interface
    <br/>
    Created: Aug 29, 2010
    <br/>
    Updated: Apr 29, 2015
    <br/>
    SVN Updated: Jul  3, 2012
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This is a small UART to byte uPC interface (compliant with RS232 and RS3232 CI's).
     <br/>
     Ideal to use with soft/hard processors in a FPGA project.
     <br/>
     Designed to sync internal clock of RX path. Independent clock sources (TX/RX).
    </p>
   </div>
   <div id="d_uPC Interface">
    <h2>
     
     
     uPC Interface
    </h2>
    <p id="p_uPC Interface">
     TX:
     <br/>
     - TX data;
     <br/>
     - TX request;
     <br/>
     - TX end of send;
     <br/>
     RX:
     <br/>
     - RX data;
     <br/>
     - RX data ready (data valid);
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
