#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 10 12:53:53 2021
# Process ID: 8772
# Current directory: E:/Vivado workplace/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7480 E:\Vivado workplace\project_2\project_2.xpr
# Log file: E:/Vivado workplace/project_2/vivado.log
# Journal file: E:/Vivado workplace/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Vivado workplace/project_2/project_2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 771.996 ; gain = 153.605
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado workplace/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado workplace/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado workplace/project_2/project_2.sim/sim_1/behav/xsim/scdatamem.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado workplace/project_2/project_2.sim/sim_1/behav/xsim/datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado workplace/project_2/project_2.sim/sim_1/behav/xsim/instmem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado workplace/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/ip/scdatamem/sim/scdatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scdatamem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/sccpu_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_dataflow
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wmem' is not allowed [E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/sccpu_dataflow.v:34]
WARNING: [VRFC 10-3380] identifier 'imm' is used before its declaration [E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/sccpu_dataflow.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/sccu_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccu_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/scinstmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scinstmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sh' is not allowed [E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/shift.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado workplace/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 5b0ca305d9f844d392cc12eb63c02924 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b0ca305d9f844d392cc12eb63c02924 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sccu_dataflow
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sccpu_dataflow
Compiling module xil_defaultlib.scinstmem
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.scdatamem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Vivado -notrace
couldn't read file "E:/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon May 10 12:55:19 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 780.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado workplace/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 788.191 ; gain = 8.434
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 10 12:55:45 2021...
