[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-28T19:30:45+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j0g38h/taking_a_risc_hong_kong_puts_weight_behind_chinas/\"> <img src=\"https://external-preview.redd.it/M8iS9uRcalZkmpgq6ynZjsWyCe9q3V5RunS1s9t0IG0.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=1921d2b953e767dd2049cc1a2c276f953ccb27ab\" alt=\"Taking a RISC: Hong Kong puts weight behind China\u2019s open-source chips bet\" title=\"Taking a RISC: Hong Kong puts weight behind China\u2019s open-source chips bet\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/omniwrench9000\"> /u/omniwrench9000 </a> <br/> <span><a href=\"https://www.scmp.com/tech/tech-war/article/3300391/hong-kong-embraces-risc-v-open-source-chip-design-secure-spot-china-semiconductors\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j0g38h/taking_a_risc_hong_kong_puts_weight_behind_chinas/\">[comments]</a></span> </td></tr></table>",
        "id": 2219887,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j0g38h/taking_a_risc_hong_kong_puts_weight_behind_chinas",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/M8iS9uRcalZkmpgq6ynZjsWyCe9q3V5RunS1s9t0IG0.jpg?width=640&crop=smart&auto=webp&s=1921d2b953e767dd2049cc1a2c276f953ccb27ab",
        "title": "Taking a RISC: Hong Kong puts weight behind China\u2019s open-source chips bet",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-28T08:13:38+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j02vdy/found_riscv_a_week_ago_decided_to_write_a_small/\"> <img src=\"https://external-preview.redd.it/UTWq-KXGfLe8eg7GfEPa-hR33HmtwPVU95yWWRhIJMM.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=6652b45635adb4d411cdc672c3f4b0b5a71639c5\" alt=\"Found RISC-V a week ago, decided to write a small rv32e emulator for fun!\" title=\"Found RISC-V a week ago, decided to write a small rv32e emulator for fun!\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>can&#39;t say it&#39;s free of emulation bugs but it can run the stuff i compiled for it!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/KaliTheCatgirl\"> /u/KaliTheCatgirl </a> <br/> <span><a href=\"https://github.com/Cerulity32K/rv32e_emulator\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j02vdy/found_riscv_a_week_ago_decided_to_write_a_small/\">[comments]</a></span> </td></tr></table>",
        "id": 2214837,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j02vdy/found_riscv_a_week_ago_decided_to_write_a_small",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/UTWq-KXGfLe8eg7GfEPa-hR33HmtwPVU95yWWRhIJMM.jpg?width=640&crop=smart&auto=webp&s=6652b45635adb4d411cdc672c3f4b0b5a71639c5",
        "title": "Found RISC-V a week ago, decided to write a small rv32e emulator for fun!",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-28T05:37:46+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j00muc/first_serverlevel_riscv_processor_c930_to_be/\"> <img src=\"https://external-preview.redd.it/HsiunX3z5Tp2K1Py6g_AIwwE4B4MmJWy_nrcue5tS6M.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=d66c76214ff2172add2fd438b0beb293070dbd4f\" alt=\"First server-level RISC-V processor C930 to be delivered starting next month\" title=\"First server-level RISC-V processor C930 to be delivered starting next month\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://www.binance.com/en/square/post/20899399805338\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j00muc/first_serverlevel_riscv_processor_c930_to_be/\">[comments]</a></span> </td></tr></table>",
        "id": 2214327,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j00muc/first_serverlevel_riscv_processor_c930_to_be",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/HsiunX3z5Tp2K1Py6g_AIwwE4B4MmJWy_nrcue5tS6M.jpg?width=640&crop=smart&auto=webp&s=d66c76214ff2172add2fd438b0beb293070dbd4f",
        "title": "First server-level RISC-V processor C930 to be delivered starting next month",
        "vote": 0
    }
]