Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Fri Nov 13 01:06:10 2015
| Host         : Julian-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ov7670_top_timing_summary_routed.rpt -rpx ov7670_top_timing_summary_routed.rpx
| Design       : ov7670_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 237 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: synchronize/valid_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2933 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.052        0.000                      0                 2653        0.135        0.000                      0                 2653        3.000        0.000                       0                   384  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk100      {0.000 5.000}      10.000          100.000         
  clkfbout  {0.000 5.000}      10.000          100.000         
  clkout0   {0.000 10.000}     20.000          50.000          
  clkout1   {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0          13.765        0.000                      0                   74        0.185        0.000                      0                   74        9.500        0.000                       0                   155  
  clkout1          31.195        0.000                      0                  576        0.140        0.000                      0                  576       19.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0             9.052        0.000                      0                 2034        0.135        0.000                      0                 2034  
clkout0       clkout1            11.425        0.000                      0                   29        0.227        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    your_instance_name/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       13.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.765ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 0.642ns (11.544%)  route 4.919ns (88.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 18.504 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.727    -0.885    framebuffer/fb0/CLK_50
    SLICE_X66Y10         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.367 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/Q
                         net (fo=12, routed)          3.876     3.510    framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_sig_70
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.634 r  framebuffer/fb0/RAM_reg_6_5_ENBWREN_cooolgate_en_gate_153/O
                         net (fo=1, routed)           1.043     4.677    framebuffer/fb0/RAM_reg_6_5_ENBWREN_cooolgate_en_sig_79
    RAMB36_X3Y12         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.578    18.504    framebuffer/fb0/CLK_50
    RAMB36_X3Y12         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_5/CLKBWRCLK
                         clock pessimism              0.462    18.967    
                         clock uncertainty           -0.082    18.885    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.442    framebuffer/fb0/RAM_reg_6_5
  -------------------------------------------------------------------
                         required time                         18.442    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                 13.765    

Slack (MET) :             14.008ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_10/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.642ns (12.062%)  route 4.680ns (87.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.727    -0.885    framebuffer/fb0/CLK_50
    SLICE_X66Y10         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.367 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/Q
                         net (fo=12, routed)          3.945     3.579    framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_sig_70
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.703 r  framebuffer/fb0/RAM_reg_6_10_ENBWREN_cooolgate_en_gate_143/O
                         net (fo=1, routed)           0.735     4.438    framebuffer/fb0/RAM_reg_6_10_ENBWREN_cooolgate_en_sig_74
    RAMB36_X3Y10         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_10/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.582    18.508    framebuffer/fb0/CLK_50
    RAMB36_X3Y10         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_10/CLKBWRCLK
                         clock pessimism              0.462    18.971    
                         clock uncertainty           -0.082    18.889    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.446    framebuffer/fb0/RAM_reg_6_10
  -------------------------------------------------------------------
                         required time                         18.446    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                 14.008    

Slack (MET) :             14.071ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 0.642ns (12.343%)  route 4.559ns (87.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.727    -0.885    framebuffer/fb0/CLK_50
    SLICE_X66Y10         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.367 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/Q
                         net (fo=12, routed)          3.473     3.106    framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_sig_70
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.124     3.230 r  framebuffer/fb0/RAM_reg_6_6_ENBWREN_cooolgate_en_gate_155/O
                         net (fo=1, routed)           1.086     4.317    framebuffer/fb0/RAM_reg_6_6_ENBWREN_cooolgate_en_sig_80
    RAMB36_X2Y11         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.524    18.450    framebuffer/fb0/CLK_50
    RAMB36_X2Y11         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_6/CLKBWRCLK
                         clock pessimism              0.462    18.913    
                         clock uncertainty           -0.082    18.831    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.388    framebuffer/fb0/RAM_reg_6_6
  -------------------------------------------------------------------
                         required time                         18.388    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                 14.071    

Slack (MET) :             14.090ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.642ns (11.857%)  route 4.773ns (88.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.727    -0.885    framebuffer/fb0/CLK_50
    SLICE_X66Y10         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.367 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/Q
                         net (fo=12, routed)          1.721     1.354    framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_sig_57
    SLICE_X54Y34         LUT3 (Prop_lut3_I0_O)        0.124     1.478 r  framebuffer/fb0/RAM_reg_4_5_ENBWREN_cooolgate_en_gate_128/O
                         net (fo=1, routed)           3.052     4.530    framebuffer/fb0/RAM_reg_4_5_ENBWREN_cooolgate_en_sig_66
    RAMB36_X3Y20         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.757    18.683    framebuffer/fb0/CLK_50
    RAMB36_X3Y20         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_5/CLKBWRCLK
                         clock pessimism              0.462    19.145    
                         clock uncertainty           -0.082    19.063    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.620    framebuffer/fb0/RAM_reg_4_5
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                 14.090    

Slack (MET) :             14.179ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.642ns (12.302%)  route 4.577ns (87.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.727    -0.885    framebuffer/fb0/CLK_50
    SLICE_X66Y10         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.367 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/Q
                         net (fo=12, routed)          2.068     1.701    framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_sig_57
    SLICE_X90Y34         LUT3 (Prop_lut3_I0_O)        0.124     1.825 r  framebuffer/fb0/RAM_reg_4_3_ENBWREN_cooolgate_en_gate_124/O
                         net (fo=1, routed)           2.509     4.334    framebuffer/fb0/RAM_reg_4_3_ENBWREN_cooolgate_en_sig_64
    RAMB36_X5Y17         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.649    18.575    framebuffer/fb0/CLK_50
    RAMB36_X5Y17         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_3/CLKBWRCLK
                         clock pessimism              0.462    19.038    
                         clock uncertainty           -0.082    18.956    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.513    framebuffer/fb0/RAM_reg_4_3
  -------------------------------------------------------------------
                         required time                         18.513    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                 14.179    

Slack (MET) :             14.222ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_9/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.642ns (12.712%)  route 4.408ns (87.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.727    -0.885    framebuffer/fb0/CLK_50
    SLICE_X66Y10         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.367 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/Q
                         net (fo=12, routed)          2.385     2.018    framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_sig_57
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.142 r  framebuffer/fb0/RAM_reg_4_9_ENBWREN_cooolgate_en_gate_122/O
                         net (fo=1, routed)           2.024     4.166    framebuffer/fb0/RAM_reg_4_9_ENBWREN_cooolgate_en_sig_63
    RAMB36_X2Y19         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.524    18.450    framebuffer/fb0/CLK_50
    RAMB36_X2Y19         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_9/CLKBWRCLK
                         clock pessimism              0.462    18.913    
                         clock uncertainty           -0.082    18.831    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.388    framebuffer/fb0/RAM_reg_4_9
  -------------------------------------------------------------------
                         required time                         18.388    
                         arrival time                          -4.166    
  -------------------------------------------------------------------
                         slack                                 14.222    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_2_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 0.642ns (12.916%)  route 4.329ns (87.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.727    -0.885    framebuffer/fb0/CLK_50
    SLICE_X66Y10         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.367 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/Q
                         net (fo=12, routed)          2.047     1.680    framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_sig_44
    SLICE_X50Y42         LUT3 (Prop_lut3_I1_O)        0.124     1.804 r  framebuffer/fb0/RAM_reg_2_1_ENBWREN_cooolgate_en_gate_89/O
                         net (fo=1, routed)           2.282     4.086    framebuffer/fb0/RAM_reg_2_1_ENBWREN_cooolgate_en_sig_46
    RAMB36_X2Y17         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.519    18.445    framebuffer/fb0/CLK_50
    RAMB36_X2Y17         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_1/CLKBWRCLK
                         clock pessimism              0.462    18.908    
                         clock uncertainty           -0.082    18.826    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.383    framebuffer/fb0/RAM_reg_2_1
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.342ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_2_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.642ns (12.873%)  route 4.345ns (87.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.727    -0.885    framebuffer/fb0/CLK_50
    SLICE_X66Y10         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.367 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/Q
                         net (fo=12, routed)          1.625     1.259    framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_sig_44
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.124     1.383 r  framebuffer/fb0/RAM_reg_2_5_ENBWREN_cooolgate_en_gate_103/O
                         net (fo=1, routed)           2.720     4.102    framebuffer/fb0/RAM_reg_2_5_ENBWREN_cooolgate_en_sig_53
    RAMB36_X3Y18         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.580    18.506    framebuffer/fb0/CLK_50
    RAMB36_X3Y18         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_5/CLKBWRCLK
                         clock pessimism              0.462    18.969    
                         clock uncertainty           -0.082    18.887    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.444    framebuffer/fb0/RAM_reg_2_5
  -------------------------------------------------------------------
                         required time                         18.444    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 14.342    

Slack (MET) :             14.382ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.642ns (12.800%)  route 4.374ns (87.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.727    -0.885    framebuffer/fb0/CLK_50
    SLICE_X66Y10         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.367 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/Q
                         net (fo=12, routed)          2.530     2.164    framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_sig_70
    SLICE_X90Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.288 r  framebuffer/fb0/RAM_reg_6_3_ENBWREN_cooolgate_en_gate_149/O
                         net (fo=1, routed)           1.843     4.131    framebuffer/fb0/RAM_reg_6_3_ENBWREN_cooolgate_en_sig_77
    RAMB36_X4Y18         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.649    18.575    framebuffer/fb0/CLK_50
    RAMB36_X4Y18         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_3/CLKBWRCLK
                         clock pessimism              0.462    19.038    
                         clock uncertainty           -0.082    18.956    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.513    framebuffer/fb0/RAM_reg_6_3
  -------------------------------------------------------------------
                         required time                         18.513    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                 14.382    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_2_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.642ns (12.817%)  route 4.367ns (87.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 18.752 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.727    -0.885    framebuffer/fb0/CLK_50
    SLICE_X66Y10         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.367 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/Q
                         net (fo=12, routed)          2.009     1.642    framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_sig_44
    SLICE_X90Y31         LUT3 (Prop_lut3_I0_O)        0.124     1.766 r  framebuffer/fb0/RAM_reg_2_3_ENBWREN_cooolgate_en_gate_99/O
                         net (fo=1, routed)           2.358     4.125    framebuffer/fb0/RAM_reg_2_3_ENBWREN_cooolgate_en_sig_51
    RAMB36_X4Y20         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.826    18.752    framebuffer/fb0/CLK_50
    RAMB36_X4Y20         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_3/CLKBWRCLK
                         clock pessimism              0.462    19.214    
                         clock uncertainty           -0.082    19.132    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.689    framebuffer/fb0/RAM_reg_2_3
  -------------------------------------------------------------------
                         required time                         18.689    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                 14.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 synchronize/tclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            synchronize/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.556    -0.623    synchronize/CLK_50
    SLICE_X50Y46         FDRE                                         r  synchronize/tclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  synchronize/tclk_reg/Q
                         net (fo=1, routed)           0.059    -0.415    synchronize/tclk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.098    -0.317 r  synchronize/valid_i_1/O
                         net (fo=1, routed)           0.000    -0.317    synchronize/valid_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  synchronize/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.823    -0.862    synchronize/CLK_50
    SLICE_X50Y46         FDRE                                         r  synchronize/valid_reg/C
                         clock pessimism              0.239    -0.623    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.503    synchronize/valid_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.588    -0.591    btn_debounce/CLK_50
    SLICE_X12Y32         FDRE                                         r  btn_debounce/c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  btn_debounce/c_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.301    btn_debounce/c_reg[22]
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.191 r  btn_debounce/c_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.191    btn_debounce/c_reg[20]_i_1_n_5
    SLICE_X12Y32         FDRE                                         r  btn_debounce/c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.855    -0.830    btn_debounce/CLK_50
    SLICE_X12Y32         FDRE                                         r  btn_debounce/c_reg[22]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.134    -0.457    btn_debounce/c_reg[22]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.585    -0.594    btn_debounce/CLK_50
    SLICE_X12Y29         FDRE                                         r  btn_debounce/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  btn_debounce/c_reg[10]/Q
                         net (fo=2, routed)           0.126    -0.304    btn_debounce/c_reg[10]
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  btn_debounce/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.194    btn_debounce/c_reg[8]_i_1_n_5
    SLICE_X12Y29         FDRE                                         r  btn_debounce/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.852    -0.833    btn_debounce/CLK_50
    SLICE_X12Y29         FDRE                                         r  btn_debounce/c_reg[10]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.134    -0.460    btn_debounce/c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.586    -0.593    btn_debounce/CLK_50
    SLICE_X12Y30         FDRE                                         r  btn_debounce/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  btn_debounce/c_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.303    btn_debounce/c_reg[14]
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.193 r  btn_debounce/c_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.193    btn_debounce/c_reg[12]_i_1_n_5
    SLICE_X12Y30         FDRE                                         r  btn_debounce/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.853    -0.832    btn_debounce/CLK_50
    SLICE_X12Y30         FDRE                                         r  btn_debounce/c_reg[14]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.134    -0.459    btn_debounce/c_reg[14]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.587    -0.592    btn_debounce/CLK_50
    SLICE_X12Y31         FDRE                                         r  btn_debounce/c_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  btn_debounce/c_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.301    btn_debounce/c_reg[18]
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.191 r  btn_debounce/c_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.191    btn_debounce/c_reg[16]_i_1_n_5
    SLICE_X12Y31         FDRE                                         r  btn_debounce/c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.854    -0.831    btn_debounce/CLK_50
    SLICE_X12Y31         FDRE                                         r  btn_debounce/c_reg[18]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.134    -0.458    btn_debounce/c_reg[18]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.584    -0.595    btn_debounce/CLK_50
    SLICE_X12Y28         FDRE                                         r  btn_debounce/c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  btn_debounce/c_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.304    btn_debounce/c_reg[6]
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  btn_debounce/c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.194    btn_debounce/c_reg[4]_i_1_n_5
    SLICE_X12Y28         FDRE                                         r  btn_debounce/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.851    -0.834    btn_debounce/CLK_50
    SLICE_X12Y28         FDRE                                         r  btn_debounce/c_reg[6]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.134    -0.461    btn_debounce/c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.588    -0.591    btn_debounce/CLK_50
    SLICE_X12Y32         FDRE                                         r  btn_debounce/c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  btn_debounce/c_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.301    btn_debounce/c_reg[22]
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.155 r  btn_debounce/c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.155    btn_debounce/c_reg[20]_i_1_n_4
    SLICE_X12Y32         FDRE                                         r  btn_debounce/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.855    -0.830    btn_debounce/CLK_50
    SLICE_X12Y32         FDRE                                         r  btn_debounce/c_reg[23]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.134    -0.457    btn_debounce/c_reg[23]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.585    -0.594    btn_debounce/CLK_50
    SLICE_X12Y29         FDRE                                         r  btn_debounce/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  btn_debounce/c_reg[10]/Q
                         net (fo=2, routed)           0.126    -0.304    btn_debounce/c_reg[10]
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.158 r  btn_debounce/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.158    btn_debounce/c_reg[8]_i_1_n_4
    SLICE_X12Y29         FDRE                                         r  btn_debounce/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.852    -0.833    btn_debounce/CLK_50
    SLICE_X12Y29         FDRE                                         r  btn_debounce/c_reg[11]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.134    -0.460    btn_debounce/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.586    -0.593    btn_debounce/CLK_50
    SLICE_X12Y30         FDRE                                         r  btn_debounce/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  btn_debounce/c_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.303    btn_debounce/c_reg[14]
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.157 r  btn_debounce/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.157    btn_debounce/c_reg[12]_i_1_n_4
    SLICE_X12Y30         FDRE                                         r  btn_debounce/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.853    -0.832    btn_debounce/CLK_50
    SLICE_X12Y30         FDRE                                         r  btn_debounce/c_reg[15]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.134    -0.459    btn_debounce/c_reg[15]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.587    -0.592    btn_debounce/CLK_50
    SLICE_X12Y31         FDRE                                         r  btn_debounce/c_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  btn_debounce/c_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.301    btn_debounce/c_reg[18]
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.155 r  btn_debounce/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.155    btn_debounce/c_reg[16]_i_1_n_4
    SLICE_X12Y31         FDRE                                         r  btn_debounce/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.854    -0.831    btn_debounce/CLK_50
    SLICE_X12Y31         FDRE                                         r  btn_debounce/c_reg[19]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.134    -0.458    btn_debounce/c_reg[19]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y0      framebuffer/fb0/RAM_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y17     framebuffer/fb0/RAM_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y7      framebuffer/fb0/RAM_reg_1_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y2      framebuffer/fb0/RAM_reg_2_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y16     framebuffer/fb0/RAM_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y3      framebuffer/fb0/RAM_reg_3_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y0      framebuffer/fb0/RAM_reg_4_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y13     framebuffer/fb0/RAM_reg_5_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y10     framebuffer/fb0/RAM_reg_5_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y0      framebuffer/fb0/RAM_reg_6_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y23     framebuffer/fb0/RAM_reg_mux_sel__10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y23     framebuffer/fb0/RAM_reg_mux_sel__34/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X68Y12     framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X68Y12     framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X66Y10     framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X66Y10     framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X66Y10     framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X66Y10     framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X66Y10     framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X66Y10     framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X68Y12     framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X66Y10     framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X66Y10     framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X66Y10     framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y27     btn_debounce/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y29     btn_debounce/c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y29     btn_debounce/c_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y30     btn_debounce/c_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y30     btn_debounce/c_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y30     btn_debounce/c_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       31.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.195ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 3.062ns (36.074%)  route 5.426ns (63.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.700    -0.911    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X2Y12         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.543 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           1.537     3.080    controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X23Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.204 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.743     3.947    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4_n_0
    SLICE_X22Y31         LUT5 (Prop_lut5_I1_O)        0.153     4.100 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.970     6.070    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.331     6.401 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          1.176     7.577    controller/Inst_i2c_sender/busy_sr0
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.565    38.492    controller/Inst_i2c_sender/CLK_25
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[10]/C
                         clock pessimism              0.577    39.068    
                         clock uncertainty           -0.091    38.977    
    SLICE_X21Y30         FDRE (Setup_fdre_C_CE)      -0.205    38.772    controller/Inst_i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 31.195    

Slack (MET) :             31.195ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 3.062ns (36.074%)  route 5.426ns (63.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.700    -0.911    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X2Y12         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.543 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           1.537     3.080    controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X23Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.204 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.743     3.947    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4_n_0
    SLICE_X22Y31         LUT5 (Prop_lut5_I1_O)        0.153     4.100 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.970     6.070    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.331     6.401 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          1.176     7.577    controller/Inst_i2c_sender/busy_sr0
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.565    38.492    controller/Inst_i2c_sender/CLK_25
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.577    39.068    
                         clock uncertainty           -0.091    38.977    
    SLICE_X21Y30         FDRE (Setup_fdre_C_CE)      -0.205    38.772    controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 31.195    

Slack (MET) :             31.195ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 3.062ns (36.074%)  route 5.426ns (63.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.700    -0.911    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X2Y12         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.543 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           1.537     3.080    controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X23Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.204 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.743     3.947    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4_n_0
    SLICE_X22Y31         LUT5 (Prop_lut5_I1_O)        0.153     4.100 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.970     6.070    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.331     6.401 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          1.176     7.577    controller/Inst_i2c_sender/busy_sr0
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.565    38.492    controller/Inst_i2c_sender/CLK_25
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[13]/C
                         clock pessimism              0.577    39.068    
                         clock uncertainty           -0.091    38.977    
    SLICE_X21Y30         FDRE (Setup_fdre_C_CE)      -0.205    38.772    controller/Inst_i2c_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 31.195    

Slack (MET) :             31.195ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 3.062ns (36.074%)  route 5.426ns (63.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.700    -0.911    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X2Y12         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.543 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           1.537     3.080    controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X23Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.204 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.743     3.947    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4_n_0
    SLICE_X22Y31         LUT5 (Prop_lut5_I1_O)        0.153     4.100 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.970     6.070    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.331     6.401 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          1.176     7.577    controller/Inst_i2c_sender/busy_sr0
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.565    38.492    controller/Inst_i2c_sender/CLK_25
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[14]/C
                         clock pessimism              0.577    39.068    
                         clock uncertainty           -0.091    38.977    
    SLICE_X21Y30         FDRE (Setup_fdre_C_CE)      -0.205    38.772    controller/Inst_i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 31.195    

Slack (MET) :             31.195ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 3.062ns (36.074%)  route 5.426ns (63.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.700    -0.911    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X2Y12         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.543 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           1.537     3.080    controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X23Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.204 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.743     3.947    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4_n_0
    SLICE_X22Y31         LUT5 (Prop_lut5_I1_O)        0.153     4.100 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.970     6.070    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.331     6.401 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          1.176     7.577    controller/Inst_i2c_sender/busy_sr0
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.565    38.492    controller/Inst_i2c_sender/CLK_25
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[8]/C
                         clock pessimism              0.577    39.068    
                         clock uncertainty           -0.091    38.977    
    SLICE_X21Y30         FDRE (Setup_fdre_C_CE)      -0.205    38.772    controller/Inst_i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 31.195    

Slack (MET) :             31.195ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 3.062ns (36.074%)  route 5.426ns (63.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.700    -0.911    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X2Y12         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.543 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           1.537     3.080    controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X23Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.204 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.743     3.947    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4_n_0
    SLICE_X22Y31         LUT5 (Prop_lut5_I1_O)        0.153     4.100 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.970     6.070    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.331     6.401 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          1.176     7.577    controller/Inst_i2c_sender/busy_sr0
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.565    38.492    controller/Inst_i2c_sender/CLK_25
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[9]/C
                         clock pessimism              0.577    39.068    
                         clock uncertainty           -0.091    38.977    
    SLICE_X21Y30         FDRE (Setup_fdre_C_CE)      -0.205    38.772    controller/Inst_i2c_sender/data_sr_reg[9]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 31.195    

Slack (MET) :             31.195ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 3.062ns (36.078%)  route 5.425ns (63.922%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.700    -0.911    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X2Y12         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.543 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           1.537     3.080    controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X23Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.204 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.743     3.947    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4_n_0
    SLICE_X22Y31         LUT5 (Prop_lut5_I1_O)        0.153     4.100 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.970     6.070    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.331     6.401 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          1.175     7.576    controller/Inst_i2c_sender/busy_sr0
    SLICE_X21Y28         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.564    38.491    controller/Inst_i2c_sender/CLK_25
    SLICE_X21Y28         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.577    39.067    
                         clock uncertainty           -0.091    38.976    
    SLICE_X21Y28         FDRE (Setup_fdre_C_CE)      -0.205    38.771    controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                 31.195    

Slack (MET) :             31.218ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 3.062ns (36.019%)  route 5.439ns (63.981%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.700    -0.911    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X2Y12         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.543 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           1.537     3.080    controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X23Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.204 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.743     3.947    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4_n_0
    SLICE_X22Y31         LUT5 (Prop_lut5_I1_O)        0.153     4.100 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.970     6.070    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.331     6.401 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          1.189     7.590    controller/Inst_i2c_sender/busy_sr0
    SLICE_X22Y31         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.565    38.492    controller/Inst_i2c_sender/CLK_25
    SLICE_X22Y31         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[17]/C
                         clock pessimism              0.577    39.068    
                         clock uncertainty           -0.091    38.977    
    SLICE_X22Y31         FDRE (Setup_fdre_C_CE)      -0.169    38.808    controller/Inst_i2c_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                 31.218    

Slack (MET) :             31.218ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 3.062ns (36.019%)  route 5.439ns (63.981%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.700    -0.911    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X2Y12         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.543 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           1.537     3.080    controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X23Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.204 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.743     3.947    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4_n_0
    SLICE_X22Y31         LUT5 (Prop_lut5_I1_O)        0.153     4.100 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.970     6.070    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.331     6.401 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          1.189     7.590    controller/Inst_i2c_sender/busy_sr0
    SLICE_X22Y31         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.565    38.492    controller/Inst_i2c_sender/CLK_25
    SLICE_X22Y31         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[18]/C
                         clock pessimism              0.577    39.068    
                         clock uncertainty           -0.091    38.977    
    SLICE_X22Y31         FDRE (Setup_fdre_C_CE)      -0.169    38.808    controller/Inst_i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                 31.218    

Slack (MET) :             31.218ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 3.062ns (36.019%)  route 5.439ns (63.981%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.700    -0.911    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X2Y12         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.543 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           1.537     3.080    controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X23Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.204 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.743     3.947    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4_n_0
    SLICE_X22Y31         LUT5 (Prop_lut5_I1_O)        0.153     4.100 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.970     6.070    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.331     6.401 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          1.189     7.590    controller/Inst_i2c_sender/busy_sr0
    SLICE_X22Y31         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.565    38.492    controller/Inst_i2c_sender/CLK_25
    SLICE_X22Y31         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[4]/C
                         clock pessimism              0.577    39.068    
                         clock uncertainty           -0.091    38.977    
    SLICE_X22Y31         FDRE (Setup_fdre_C_CE)      -0.169    38.808    controller/Inst_i2c_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                 31.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/busy_sr_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.613    -0.566    controller/Inst_i2c_sender/CLK_25
    SLICE_X3Y28          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDSE (Prop_fdse_C_Q)         0.141    -0.425 r  controller/Inst_i2c_sender/busy_sr_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.338    controller/Inst_i2c_sender/busy_sr_reg_n_0_[12]
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.293 r  controller/Inst_i2c_sender/busy_sr[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    controller/Inst_i2c_sender/busy_sr[13]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.881    -0.804    controller/Inst_i2c_sender/CLK_25
    SLICE_X2Y28          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[13]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X2Y28          FDSE (Hold_fdse_C_D)         0.120    -0.433    controller/Inst_i2c_sender/busy_sr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 controller/Inst_ov7670_registers/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.407%)  route 0.061ns (22.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.583    -0.596    controller/Inst_ov7670_registers/CLK_25
    SLICE_X18Y28         FDRE                                         r  controller/Inst_ov7670_registers/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  controller/Inst_ov7670_registers/address_reg[2]/Q
                         net (fo=5, routed)           0.061    -0.371    controller/Inst_ov7670_registers/address_reg__0[2]
    SLICE_X19Y28         LUT6 (Prop_lut6_I1_O)        0.045    -0.326 r  controller/Inst_ov7670_registers/address_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.326    controller/Inst_ov7670_registers/address_rep[5]_i_1_n_0
    SLICE_X19Y28         FDRE                                         r  controller/Inst_ov7670_registers/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.851    -0.834    controller/Inst_ov7670_registers/CLK_25
    SLICE_X19Y28         FDRE                                         r  controller/Inst_ov7670_registers/address_reg[5]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X19Y28         FDRE (Hold_fdre_C_D)         0.092    -0.491    controller/Inst_ov7670_registers/address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    controller/Inst_i2c_sender/CLK_25
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.110    -0.343    controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X21Y29         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.851    -0.834    controller/Inst_i2c_sender/CLK_25
    SLICE_X21Y29         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X21Y29         FDRE (Hold_fdre_C_D)         0.070    -0.511    controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.691%)  route 0.136ns (42.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.615    -0.564    controller/Inst_i2c_sender/CLK_25
    SLICE_X7Y30          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  controller/Inst_i2c_sender/divider_reg[6]/Q
                         net (fo=8, routed)           0.136    -0.286    controller/Inst_i2c_sender/divider_reg__0[6]
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.045    -0.241 r  controller/Inst_i2c_sender/divider[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    controller/Inst_i2c_sender/p_0_in__0[7]
    SLICE_X6Y30          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.882    -0.803    controller/Inst_i2c_sender/CLK_25
    SLICE_X6Y30          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[7]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.430    controller/Inst_i2c_sender/divider_reg[7]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.976%)  route 0.140ns (43.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.615    -0.564    controller/Inst_i2c_sender/CLK_25
    SLICE_X5Y30          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.140    -0.282    controller/Inst_i2c_sender/divider_reg__1[0]
    SLICE_X6Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.237 r  controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X6Y30          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.882    -0.803    controller/Inst_i2c_sender/CLK_25
    SLICE_X6Y30          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.429    controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.584    -0.595    controller/Inst_i2c_sender/CLK_25
    SLICE_X9Y28          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  controller/Inst_i2c_sender/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.104    -0.349    controller/Inst_i2c_sender/data_sr_reg_n_0_[23]
    SLICE_X9Y28          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.851    -0.834    controller/Inst_i2c_sender/CLK_25
    SLICE_X9Y28          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.047    -0.548    controller/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/busy_sr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.251ns (74.978%)  route 0.084ns (25.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.614    -0.565    controller/Inst_i2c_sender/CLK_25
    SLICE_X4Y29          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDSE (Prop_fdse_C_Q)         0.148    -0.417 r  controller/Inst_i2c_sender/busy_sr_reg[7]/Q
                         net (fo=1, routed)           0.084    -0.333    controller/Inst_i2c_sender/busy_sr_reg_n_0_[7]
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.103    -0.230 r  controller/Inst_i2c_sender/busy_sr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    controller/Inst_i2c_sender/busy_sr[8]_i_1_n_0
    SLICE_X4Y29          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.881    -0.804    controller/Inst_i2c_sender/CLK_25
    SLICE_X4Y29          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[8]/C
                         clock pessimism              0.239    -0.565    
    SLICE_X4Y29          FDSE (Hold_fdse_C_D)         0.131    -0.434    controller/Inst_i2c_sender/busy_sr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_vga/vCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.606    -0.573    Inst_vga/CLK_25
    SLICE_X90Y14         FDRE                                         r  Inst_vga/vCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Inst_vga/vCounter_reg[1]/Q
                         net (fo=8, routed)           0.116    -0.292    Inst_vga/vCounter_reg__0[1]
    SLICE_X91Y14         LUT5 (Prop_lut5_I1_O)        0.048    -0.244 r  Inst_vga/vCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    Inst_vga/plusOp__0[4]
    SLICE_X91Y14         FDRE                                         r  Inst_vga/vCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.874    -0.811    Inst_vga/CLK_25
    SLICE_X91Y14         FDRE                                         r  Inst_vga/vCounter_reg[4]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X91Y14         FDRE (Hold_fdre_C_D)         0.107    -0.453    Inst_vga/vCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    controller/Inst_i2c_sender/CLK_25
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  controller/Inst_i2c_sender/data_sr_reg[8]/Q
                         net (fo=1, routed)           0.086    -0.379    controller/Inst_i2c_sender/data_sr_reg_n_0_[8]
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.102    -0.277 r  controller/Inst_i2c_sender/data_sr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    controller/Inst_i2c_sender/data_sr[9]_i_1_n_0
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.852    -0.833    controller/Inst_i2c_sender/CLK_25
    SLICE_X21Y30         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[9]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.107    -0.487    controller/Inst_i2c_sender/data_sr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_vga/vCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.606    -0.573    Inst_vga/CLK_25
    SLICE_X91Y14         FDRE                                         r  Inst_vga/vCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Inst_vga/vCounter_reg[0]/Q
                         net (fo=8, routed)           0.173    -0.258    Inst_vga/vCounter_reg__0[0]
    SLICE_X90Y14         LUT3 (Prop_lut3_I1_O)        0.046    -0.212 r  Inst_vga/vCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    Inst_vga/plusOp__0[2]
    SLICE_X90Y14         FDRE                                         r  Inst_vga/vCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.874    -0.811    Inst_vga/CLK_25
    SLICE_X90Y14         FDRE                                         r  Inst_vga/vCounter_reg[2]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X90Y14         FDRE (Hold_fdre_C_D)         0.131    -0.429    Inst_vga/vCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y12     controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    your_instance_name/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X71Y19     Inst_vga/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y19     Inst_vga/address_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y19     Inst_vga/address_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y19     Inst_vga/address_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X71Y21     Inst_vga/address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y22     Inst_vga/address_reg[10]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y22     Inst_vga/address_reg[10]_rep__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y19     Inst_vga/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y19     Inst_vga/address_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y19     Inst_vga/address_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y19     Inst_vga/address_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y23     Inst_vga/address_reg[10]_rep__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y23     Inst_vga/address_reg[10]_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y21     Inst_vga/address_reg[11]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y21     Inst_vga/address_reg[11]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y21     Inst_vga/address_reg[11]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y21     Inst_vga/address_reg[11]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y19     Inst_vga/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y19     Inst_vga/address_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y19     Inst_vga/address_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y19     Inst_vga/address_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y21     Inst_vga/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y21     Inst_vga/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y22     Inst_vga/address_reg[10]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y22     Inst_vga/address_reg[10]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y22     Inst_vga/address_reg[10]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y22     Inst_vga/address_reg[10]_rep__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        9.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.052ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_0_9/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 0.456ns (4.512%)  route 9.651ns (95.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 18.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.719    -0.893    Inst_vga/CLK_25
    SLICE_X71Y18         FDRE                                         r  Inst_vga/address_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  Inst_vga/address_reg[4]_rep__0/Q
                         net (fo=18, routed)          9.651     9.214    framebuffer/fb1/address_reg[15]_rep__0_0[4]
    RAMB36_X5Y21         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_9/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.829    18.755    framebuffer/fb1/CLK_50
    RAMB36_X5Y21         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_9/CLKBWRCLK
                         clock pessimism              0.288    19.043    
                         clock uncertainty           -0.211    18.832    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    18.266    framebuffer/fb1/RAM_reg_0_9
  -------------------------------------------------------------------
                         required time                         18.266    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  9.052    

Slack (MET) :             9.387ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_1_9/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 0.456ns (4.668%)  route 9.313ns (95.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 18.752 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.719    -0.893    Inst_vga/CLK_25
    SLICE_X71Y18         FDRE                                         r  Inst_vga/address_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  Inst_vga/address_reg[4]_rep__0/Q
                         net (fo=18, routed)          9.313     8.876    framebuffer/fb1/address_reg[15]_rep__0_0[4]
    RAMB36_X5Y22         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_9/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.826    18.752    framebuffer/fb1/CLK_50
    RAMB36_X5Y22         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_9/CLKBWRCLK
                         clock pessimism              0.288    19.040    
                         clock uncertainty           -0.211    18.829    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    18.263    framebuffer/fb1/RAM_reg_1_9
  -------------------------------------------------------------------
                         required time                         18.263    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  9.387    

Slack (MET) :             9.604ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_1_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 0.456ns (4.788%)  route 9.068ns (95.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.713    -0.899    Inst_vga/CLK_25
    SLICE_X71Y22         FDRE                                         r  Inst_vga/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Inst_vga/address_reg[15]/Q
                         net (fo=46, routed)          9.068     8.625    framebuffer/fb1/addrb[15]
    RAMB36_X3Y25         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.741    18.667    framebuffer/fb1/CLK_50
    RAMB36_X3Y25         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_1/CLKBWRCLK
                         clock pessimism              0.288    18.955    
                         clock uncertainty           -0.211    18.744    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.229    framebuffer/fb1/RAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         18.229    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  9.604    

Slack (MET) :             9.712ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[5]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_1_5/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 0.419ns (4.525%)  route 8.840ns (95.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.716    -0.896    Inst_vga/CLK_25
    SLICE_X70Y21         FDRE                                         r  Inst_vga/address_reg[5]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.477 r  Inst_vga/address_reg[5]_rep__2/Q
                         net (fo=18, routed)          8.840     8.363    framebuffer/fb1/ADDRBWRADDR[5]
    RAMB36_X4Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_5/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.813    18.739    framebuffer/fb1/CLK_50
    RAMB36_X4Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_5/CLKBWRCLK
                         clock pessimism              0.288    19.027    
                         clock uncertainty           -0.211    18.816    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.741    18.075    framebuffer/fb1/RAM_reg_1_5
  -------------------------------------------------------------------
                         required time                         18.075    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  9.712    

Slack (MET) :             9.894ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[8]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_1_8/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 0.419ns (4.680%)  route 8.534ns (95.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.613 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.716    -0.896    Inst_vga/CLK_25
    SLICE_X70Y21         FDRE                                         r  Inst_vga/address_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.477 r  Inst_vga/address_reg[8]_rep__1/Q
                         net (fo=18, routed)          8.534     8.057    framebuffer/fb1/address_reg[15]_rep__0_0[8]
    RAMB36_X2Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_8/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.687    18.613    framebuffer/fb1/CLK_50
    RAMB36_X2Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_8/CLKBWRCLK
                         clock pessimism              0.288    18.901    
                         clock uncertainty           -0.211    18.690    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.739    17.951    framebuffer/fb1/RAM_reg_1_8
  -------------------------------------------------------------------
                         required time                         17.951    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  9.894    

Slack (MET) :             9.909ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[15]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_1_11/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 0.456ns (4.943%)  route 8.770ns (95.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 18.675 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.714    -0.898    Inst_vga/CLK_25
    SLICE_X72Y22         FDRE                                         r  Inst_vga/address_reg[15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  Inst_vga/address_reg[15]_rep__1/Q
                         net (fo=45, routed)          8.770     8.328    framebuffer/fb1/address_reg[15]_rep__1[15]
    RAMB36_X3Y23         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_11/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.749    18.675    framebuffer/fb1/CLK_50
    RAMB36_X3Y23         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_11/CLKBWRCLK
                         clock pessimism              0.288    18.963    
                         clock uncertainty           -0.211    18.752    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.237    framebuffer/fb1/RAM_reg_1_11
  -------------------------------------------------------------------
                         required time                         18.237    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  9.909    

Slack (MET) :             9.980ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 0.456ns (4.944%)  route 8.767ns (95.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.713    -0.899    Inst_vga/CLK_25
    SLICE_X71Y22         FDRE                                         r  Inst_vga/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  Inst_vga/address_reg[15]/Q
                         net (fo=46, routed)          8.767     8.324    framebuffer/fb1/addrb[15]
    RAMB36_X3Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_1/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.744    18.670    framebuffer/fb1/CLK_50
    RAMB36_X3Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_1/CLKBWRCLK
                         clock pessimism              0.288    18.958    
                         clock uncertainty           -0.211    18.747    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.304    framebuffer/fb1/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  9.980    

Slack (MET) :             9.983ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_0_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 0.456ns (4.985%)  route 8.692ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.713    -0.899    Inst_vga/CLK_25
    SLICE_X71Y22         FDRE                                         r  Inst_vga/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Inst_vga/address_reg[15]/Q
                         net (fo=46, routed)          8.692     8.249    framebuffer/fb1/addrb[15]
    RAMB36_X3Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.744    18.670    framebuffer/fb1/CLK_50
    RAMB36_X3Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_1/CLKBWRCLK
                         clock pessimism              0.288    18.958    
                         clock uncertainty           -0.211    18.747    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.232    framebuffer/fb1/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         18.232    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  9.983    

Slack (MET) :             9.997ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_1_8/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 0.456ns (5.056%)  route 8.563ns (94.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.613 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.719    -0.893    Inst_vga/CLK_25
    SLICE_X70Y18         FDRE                                         r  Inst_vga/address_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  Inst_vga/address_reg[6]_rep__0/Q
                         net (fo=18, routed)          8.563     8.127    framebuffer/fb1/address_reg[15]_rep__0_0[6]
    RAMB36_X2Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_8/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.687    18.613    framebuffer/fb1/CLK_50
    RAMB36_X2Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_8/CLKBWRCLK
                         clock pessimism              0.288    18.901    
                         clock uncertainty           -0.211    18.690    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    18.124    framebuffer/fb1/RAM_reg_1_8
  -------------------------------------------------------------------
                         required time                         18.124    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  9.997    

Slack (MET) :             10.009ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_1_11/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 0.456ns (5.028%)  route 8.614ns (94.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 18.675 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.719    -0.893    Inst_vga/CLK_25
    SLICE_X72Y19         FDRE                                         r  Inst_vga/address_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  Inst_vga/address_reg[1]_rep__3/Q
                         net (fo=18, routed)          8.614     8.177    framebuffer/fb1/address_reg[15]_rep__1[1]
    RAMB36_X3Y23         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_11/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.749    18.675    framebuffer/fb1/CLK_50
    RAMB36_X3Y23         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_11/CLKBWRCLK
                         clock pessimism              0.288    18.963    
                         clock uncertainty           -0.211    18.752    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    18.186    framebuffer/fb1/RAM_reg_1_11
  -------------------------------------------------------------------
                         required time                         18.186    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                 10.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_4/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.128ns (15.454%)  route 0.700ns (84.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.576    -0.603    Inst_vga/CLK_25
    SLICE_X73Y21         FDRE                                         r  Inst_vga/address_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  Inst_vga/address_reg[3]_rep__3/Q
                         net (fo=18, routed)          0.700     0.226    framebuffer/fb0/address_reg[14]_rep__3[2]
    RAMB36_X3Y4          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_4/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.878    -0.806    framebuffer/fb0/CLK_50
    RAMB36_X3Y4          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_4/CLKBWRCLK
                         clock pessimism              0.556    -0.251    
                         clock uncertainty            0.211    -0.040    
    RAMB36_X3Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.130     0.090    framebuffer/fb0/RAM_reg_4_4
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[14]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.128ns (15.366%)  route 0.705ns (84.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.575    -0.604    Inst_vga/CLK_25
    SLICE_X70Y22         FDRE                                         r  Inst_vga/address_reg[14]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  Inst_vga/address_reg[14]_rep__3/Q
                         net (fo=18, routed)          0.705     0.229    framebuffer/fb0/address_reg[14]_rep__3[13]
    RAMB36_X3Y4          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.878    -0.806    framebuffer/fb0/CLK_50
    RAMB36_X3Y4          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_4/CLKBWRCLK
                         clock pessimism              0.556    -0.251    
                         clock uncertainty            0.211    -0.040    
    RAMB36_X3Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.130     0.090    framebuffer/fb0/RAM_reg_4_4
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_5_8/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.141ns (15.431%)  route 0.773ns (84.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.575    -0.604    Inst_vga/CLK_25
    SLICE_X70Y21         FDRE                                         r  Inst_vga/address_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  Inst_vga/address_reg[5]_rep__0/Q
                         net (fo=18, routed)          0.773     0.310    framebuffer/fb0/address_reg[15]_rep__0_0[5]
    RAMB36_X3Y1          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_8/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.890    -0.794    framebuffer/fb0/CLK_50
    RAMB36_X3Y1          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_8/CLKBWRCLK
                         clock pessimism              0.556    -0.239    
                         clock uncertainty            0.211    -0.028    
    RAMB36_X3Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.155    framebuffer/fb0/RAM_reg_5_8
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_8/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.141ns (15.263%)  route 0.783ns (84.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.578    -0.601    Inst_vga/CLK_25
    SLICE_X71Y18         FDRE                                         r  Inst_vga/address_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  Inst_vga/address_reg[4]_rep__0/Q
                         net (fo=18, routed)          0.783     0.323    framebuffer/fb0/address_reg[15]_rep__0_0[4]
    RAMB36_X3Y0          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_8/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.891    -0.793    framebuffer/fb0/CLK_50
    RAMB36_X3Y0          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_8/CLKBWRCLK
                         clock pessimism              0.556    -0.238    
                         clock uncertainty            0.211    -0.027    
    RAMB36_X3Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.156    framebuffer/fb0/RAM_reg_4_8
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_8/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.118%)  route 0.792ns (84.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.578    -0.601    Inst_vga/CLK_25
    SLICE_X70Y18         FDRE                                         r  Inst_vga/address_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  Inst_vga/address_reg[6]_rep__0/Q
                         net (fo=18, routed)          0.792     0.332    framebuffer/fb0/address_reg[15]_rep__0_0[6]
    RAMB36_X3Y0          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_8/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.891    -0.793    framebuffer/fb0/CLK_50
    RAMB36_X3Y0          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_8/CLKBWRCLK
                         clock pessimism              0.556    -0.238    
                         clock uncertainty            0.211    -0.027    
    RAMB36_X3Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.156    framebuffer/fb0/RAM_reg_4_8
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[10]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_1_8/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.128ns (14.495%)  route 0.755ns (85.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.573    -0.606    Inst_vga/CLK_25
    SLICE_X71Y23         FDRE                                         r  Inst_vga/address_reg[10]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  Inst_vga/address_reg[10]_rep__2/Q
                         net (fo=18, routed)          0.755     0.277    framebuffer/fb0/address_reg[15]_rep__1[10]
    RAMB36_X3Y3          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_1_8/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.883    -0.801    framebuffer/fb0/CLK_50
    RAMB36_X3Y3          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_1_8/CLKBWRCLK
                         clock pessimism              0.556    -0.246    
                         clock uncertainty            0.211    -0.035    
    RAMB36_X3Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.129     0.094    framebuffer/fb0/RAM_reg_1_8
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[7]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_8/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.141ns (14.986%)  route 0.800ns (85.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.576    -0.603    Inst_vga/CLK_25
    SLICE_X70Y20         FDRE                                         r  Inst_vga/address_reg[7]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_vga/address_reg[7]_rep__2/Q
                         net (fo=18, routed)          0.800     0.338    framebuffer/fb0/address_reg[15]_rep__0_0[7]
    RAMB36_X3Y2          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_8/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.888    -0.796    framebuffer/fb0/CLK_50
    RAMB36_X3Y2          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_8/CLKBWRCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.211    -0.030    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.153    framebuffer/fb0/RAM_reg_0_8
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_5_11/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.128ns (14.826%)  route 0.735ns (85.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.576    -0.603    Inst_vga/CLK_25
    SLICE_X70Y20         FDRE                                         r  Inst_vga/address_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  Inst_vga/address_reg[7]_rep__3/Q
                         net (fo=18, routed)          0.735     0.261    framebuffer/fb0/address_reg[15]_rep__1[7]
    RAMB36_X2Y3          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_11/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.863    -0.821    framebuffer/fb0/CLK_50
    RAMB36_X2Y3          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_11/CLKBWRCLK
                         clock pessimism              0.556    -0.266    
                         clock uncertainty            0.211    -0.055    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.129     0.074    framebuffer/fb0/RAM_reg_5_11
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[6]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_8/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.141ns (14.906%)  route 0.805ns (85.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.577    -0.602    Inst_vga/CLK_25
    SLICE_X72Y20         FDRE                                         r  Inst_vga/address_reg[6]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_vga/address_reg[6]_rep__1/Q
                         net (fo=18, routed)          0.805     0.344    framebuffer/fb0/address_reg[14]_rep__1[5]
    RAMB36_X3Y2          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_8/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.888    -0.796    framebuffer/fb0/CLK_50
    RAMB36_X3Y2          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_8/CLKBWRCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.211    -0.030    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.153    framebuffer/fb0/RAM_reg_0_8
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[12]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_8/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.141ns (14.842%)  route 0.809ns (85.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.576    -0.603    Inst_vga/CLK_25
    SLICE_X72Y21         FDRE                                         r  Inst_vga/address_reg[12]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_vga/address_reg[12]_rep__0/Q
                         net (fo=18, routed)          0.809     0.347    framebuffer/fb0/address_reg[15]_rep__0_0[12]
    RAMB36_X3Y0          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_8/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.891    -0.793    framebuffer/fb0/CLK_50
    RAMB36_X3Y0          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_8/CLKBWRCLK
                         clock pessimism              0.556    -0.238    
                         clock uncertainty            0.211    -0.027    
    RAMB36_X3Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.156    framebuffer/fb0/RAM_reg_4_8
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       11.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.425ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_4_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        8.191ns  (logic 3.545ns (43.280%)  route 4.646ns (56.720%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 19.086 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.697    19.086    framebuffer/fb0/CLK_50
    RAMB36_X2Y19         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    21.958 r  framebuffer/fb0/RAM_reg_4_9/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.023    framebuffer/fb0/RAM_reg_4_9_n_20
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.448 r  framebuffer/fb0/RAM_reg_5_9/DOBDO[0]
                         net (fo=1, routed)           2.992    25.440    framebuffer/fb0/RAM_reg_5_9_n_84
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124    25.564 r  framebuffer/fb0/vga_red[1]_i_2/O
                         net (fo=1, routed)           1.588    27.153    framebuffer/fb1/doutb0_in[9]
    SLICE_X96Y45         LUT4 (Prop_lut4_I1_O)        0.124    27.277 r  framebuffer/fb1/vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000    27.277    Inst_vga/D[1]
    SLICE_X96Y45         FDRE                                         r  Inst_vga/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.621    38.548    Inst_vga/CLK_25
    SLICE_X96Y45         FDRE                                         r  Inst_vga/vga_red_reg[1]/C
                         clock pessimism              0.288    38.836    
                         clock uncertainty           -0.211    38.625    
    SLICE_X96Y45         FDRE (Setup_fdre_C_D)        0.077    38.702    Inst_vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.702    
                         arrival time                         -27.277    
  -------------------------------------------------------------------
                         slack                                 11.425    

Slack (MET) :             11.488ns  (required time - arrival time)
  Source:                 framebuffer/fb1/RAM_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.871ns  (logic 3.421ns (43.465%)  route 4.450ns (56.535%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.730ns = ( 19.270 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.881    19.270    framebuffer/fb1/CLK_50
    RAMB36_X2Y23         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.142 r  framebuffer/fb1/RAM_reg_0_8/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.207    framebuffer/fb1/RAM_reg_0_8_n_20
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.632 r  framebuffer/fb1/RAM_reg_1_8/DOBDO[0]
                         net (fo=1, routed)           4.384    27.017    framebuffer/fb1/RAM_reg_1_8_n_84
    SLICE_X54Y39         LUT4 (Prop_lut4_I0_O)        0.124    27.141 r  framebuffer/fb1/vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000    27.141    Inst_vga/D[0]
    SLICE_X54Y39         FDRE                                         r  Inst_vga/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.548    38.475    Inst_vga/CLK_25
    SLICE_X54Y39         FDRE                                         r  Inst_vga/vga_red_reg[0]/C
                         clock pessimism              0.288    38.763    
                         clock uncertainty           -0.211    38.552    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)        0.077    38.629    Inst_vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.629    
                         arrival time                         -27.141    
  -------------------------------------------------------------------
                         slack                                 11.488    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 framebuffer/fb1/RAM_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.520ns  (logic 3.421ns (45.489%)  route 4.100ns (54.511%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 19.278 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.889    19.278    framebuffer/fb1/CLK_50
    RAMB36_X2Y21         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.150 r  framebuffer/fb1/RAM_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.215    framebuffer/fb1/RAM_reg_0_4_n_20
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.640 r  framebuffer/fb1/RAM_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           4.034    26.674    framebuffer/fb1/RAM_reg_1_4_n_84
    SLICE_X54Y35         LUT4 (Prop_lut4_I0_O)        0.124    26.798 r  framebuffer/fb1/vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000    26.798    Inst_vga/RAM_reg_1_7[0]
    SLICE_X54Y35         FDRE                                         r  Inst_vga/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.545    38.472    Inst_vga/CLK_25
    SLICE_X54Y35         FDRE                                         r  Inst_vga/vga_green_reg[0]/C
                         clock pessimism              0.288    38.760    
                         clock uncertainty           -0.211    38.549    
    SLICE_X54Y35         FDRE (Setup_fdre_C_D)        0.077    38.626    Inst_vga/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -26.798    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.983ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_4_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.368ns  (logic 3.545ns (48.115%)  route 3.823ns (51.885%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.949    19.338    framebuffer/fb0/CLK_50
    RAMB36_X3Y20         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.210 r  framebuffer/fb0/RAM_reg_4_5/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.275    framebuffer/fb0/RAM_reg_4_5_n_20
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.700 r  framebuffer/fb0/RAM_reg_5_5/DOBDO[0]
                         net (fo=1, routed)           2.222    24.923    framebuffer/fb0/RAM_reg_5_5_n_84
    SLICE_X54Y65         LUT6 (Prop_lut6_I1_O)        0.124    25.047 r  framebuffer/fb0/vga_green[1]_i_2/O
                         net (fo=1, routed)           1.535    26.582    framebuffer/fb1/doutb0_in[5]
    SLICE_X90Y52         LUT4 (Prop_lut4_I1_O)        0.124    26.706 r  framebuffer/fb1/vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000    26.706    Inst_vga/RAM_reg_1_7[1]
    SLICE_X90Y52         FDRE                                         r  Inst_vga/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.609    38.535    Inst_vga/CLK_25
    SLICE_X90Y52         FDRE                                         r  Inst_vga/vga_green_reg[1]/C
                         clock pessimism              0.288    38.823    
                         clock uncertainty           -0.211    38.612    
    SLICE_X90Y52         FDRE (Setup_fdre_C_D)        0.077    38.689    Inst_vga/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.689    
                         arrival time                         -26.706    
  -------------------------------------------------------------------
                         slack                                 11.983    

Slack (MET) :             12.066ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_4_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.327ns  (logic 3.545ns (48.380%)  route 3.782ns (51.620%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.818ns = ( 19.182 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.793    19.182    framebuffer/fb0/CLK_50
    RAMB36_X1Y0          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.054 r  framebuffer/fb0/RAM_reg_4_2/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.119    framebuffer/fb0/RAM_reg_4_2_n_20
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.544 r  framebuffer/fb0/RAM_reg_5_2/DOBDO[0]
                         net (fo=1, routed)           2.895    25.439    framebuffer/fb0/RAM_reg_5_2_n_84
    SLICE_X89Y14         LUT6 (Prop_lut6_I1_O)        0.124    25.563 r  framebuffer/fb0/vga_blue[2]_i_2/O
                         net (fo=1, routed)           0.822    26.385    framebuffer/fb1/doutb0_in[2]
    SLICE_X89Y25         LUT4 (Prop_lut4_I1_O)        0.124    26.509 r  framebuffer/fb1/vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    26.509    Inst_vga/RAM_reg_1_3_0[2]
    SLICE_X89Y25         FDRE                                         r  Inst_vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.543    38.470    Inst_vga/CLK_25
    SLICE_X89Y25         FDRE                                         r  Inst_vga/vga_blue_reg[2]/C
                         clock pessimism              0.288    38.758    
                         clock uncertainty           -0.211    38.547    
    SLICE_X89Y25         FDRE (Setup_fdre_C_D)        0.029    38.576    Inst_vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.576    
                         arrival time                         -26.509    
  -------------------------------------------------------------------
                         slack                                 12.066    

Slack (MET) :             12.404ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_6_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.140ns  (logic 3.545ns (49.651%)  route 3.595ns (50.349%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 19.086 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.697    19.086    framebuffer/fb0/CLK_50
    RAMB36_X2Y11         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    21.958 r  framebuffer/fb0/RAM_reg_6_6/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.023    framebuffer/fb0/RAM_reg_6_6_n_20
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.448 r  framebuffer/fb0/RAM_reg_7_6/DOBDO[0]
                         net (fo=1, routed)           2.649    25.097    framebuffer/fb0/RAM_reg_7_6_n_84
    SLICE_X66Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.221 r  framebuffer/fb0/vga_green[2]_i_2/O
                         net (fo=1, routed)           0.880    26.102    framebuffer/fb1/doutb0_in[6]
    SLICE_X66Y35         LUT4 (Prop_lut4_I1_O)        0.124    26.226 r  framebuffer/fb1/vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000    26.226    Inst_vga/RAM_reg_1_7[2]
    SLICE_X66Y35         FDRE                                         r  Inst_vga/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.549    38.476    Inst_vga/CLK_25
    SLICE_X66Y35         FDRE                                         r  Inst_vga/vga_green_reg[2]/C
                         clock pessimism              0.288    38.764    
                         clock uncertainty           -0.211    38.553    
    SLICE_X66Y35         FDRE (Setup_fdre_C_D)        0.077    38.630    Inst_vga/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.630    
                         arrival time                         -26.226    
  -------------------------------------------------------------------
                         slack                                 12.404    

Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.020ns  (logic 3.545ns (50.496%)  route 3.475ns (49.504%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.481 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 19.204 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.815    19.204    framebuffer/fb0/CLK_50
    RAMB36_X4Y16         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.076 r  framebuffer/fb0/RAM_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.141    framebuffer/fb0/RAM_reg_6_0_n_20
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.566 r  framebuffer/fb0/RAM_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           2.236    24.803    framebuffer/fb0/RAM_reg_7_0_n_84
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.124    24.927 r  framebuffer/fb0/vga_blue[0]_i_2/O
                         net (fo=1, routed)           1.174    26.100    framebuffer/fb1/doutb0_in[0]
    SLICE_X66Y45         LUT4 (Prop_lut4_I1_O)        0.124    26.224 r  framebuffer/fb1/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    26.224    Inst_vga/RAM_reg_1_3_0[0]
    SLICE_X66Y45         FDRE                                         r  Inst_vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.554    38.481    Inst_vga/CLK_25
    SLICE_X66Y45         FDRE                                         r  Inst_vga/vga_blue_reg[0]/C
                         clock pessimism              0.288    38.769    
                         clock uncertainty           -0.211    38.558    
    SLICE_X66Y45         FDRE (Setup_fdre_C_D)        0.077    38.635    Inst_vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.635    
                         arrival time                         -26.224    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 framebuffer/fb1/RAM_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        6.829ns  (logic 3.421ns (50.094%)  route 3.408ns (49.906%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 19.323 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.934    19.323    framebuffer/fb1/CLK_50
    RAMB36_X3Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.195 r  framebuffer/fb1/RAM_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.260    framebuffer/fb1/RAM_reg_0_1_n_20
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.685 r  framebuffer/fb1/RAM_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           3.343    26.028    framebuffer/fb1/RAM_reg_1_1_n_84
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.124    26.152 r  framebuffer/fb1/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    26.152    Inst_vga/RAM_reg_1_3_0[1]
    SLICE_X54Y59         FDRE                                         r  Inst_vga/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.537    38.463    Inst_vga/CLK_25
    SLICE_X54Y59         FDRE                                         r  Inst_vga/vga_blue_reg[1]/C
                         clock pessimism              0.288    38.751    
                         clock uncertainty           -0.211    38.540    
    SLICE_X54Y59         FDRE (Setup_fdre_C_D)        0.077    38.617    Inst_vga/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.617    
                         arrival time                         -26.152    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.620ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_2_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        6.837ns  (logic 3.545ns (51.853%)  route 3.292ns (48.147%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 19.170 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.781    19.170    framebuffer/fb0/CLK_50
    RAMB36_X0Y4          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.042 r  framebuffer/fb0/RAM_reg_2_11/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.107    framebuffer/fb0/RAM_reg_2_11_n_20
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.532 r  framebuffer/fb0/RAM_reg_3_11/DOBDO[0]
                         net (fo=1, routed)           2.305    24.838    framebuffer/fb0/RAM_reg_3_11_n_84
    SLICE_X50Y25         LUT6 (Prop_lut6_I3_O)        0.124    24.962 r  framebuffer/fb0/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.921    25.882    framebuffer/fb1/doutb0_in[11]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.124    26.006 r  framebuffer/fb1/vga_red[3]_i_1/O
                         net (fo=1, routed)           0.000    26.006    Inst_vga/D[3]
    SLICE_X54Y37         FDRE                                         r  Inst_vga/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.546    38.473    Inst_vga/CLK_25
    SLICE_X54Y37         FDRE                                         r  Inst_vga/vga_red_reg[3]/C
                         clock pessimism              0.288    38.761    
                         clock uncertainty           -0.211    38.550    
    SLICE_X54Y37         FDRE (Setup_fdre_C_D)        0.077    38.627    Inst_vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -26.006    
  -------------------------------------------------------------------
                         slack                                 12.620    

Slack (MET) :             12.763ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        6.661ns  (logic 3.545ns (53.222%)  route 3.116ns (46.778%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 19.217 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         1.828    19.217    framebuffer/fb0/CLK_50
    RAMB36_X5Y4          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.089 r  framebuffer/fb0/RAM_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.154    framebuffer/fb0/RAM_reg_0_3_n_20
    RAMB36_X5Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.579 r  framebuffer/fb0/RAM_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           2.358    24.937    framebuffer/fb0/RAM_reg_1_3_n_84
    SLICE_X95Y65         LUT6 (Prop_lut6_I5_O)        0.124    25.061 r  framebuffer/fb0/vga_blue[3]_i_2/O
                         net (fo=1, routed)           0.693    25.754    framebuffer/fb1/doutb0_in[3]
    SLICE_X95Y59         LUT4 (Prop_lut4_I1_O)        0.124    25.878 r  framebuffer/fb1/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    25.878    Inst_vga/RAM_reg_1_3_0[3]
    SLICE_X95Y59         FDRE                                         r  Inst_vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.609    38.535    Inst_vga/CLK_25
    SLICE_X95Y59         FDRE                                         r  Inst_vga/vga_blue_reg[3]/C
                         clock pessimism              0.288    38.823    
                         clock uncertainty           -0.211    38.612    
    SLICE_X95Y59         FDRE (Setup_fdre_C_D)        0.029    38.641    Inst_vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                         -25.878    
  -------------------------------------------------------------------
                         slack                                 12.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.130%)  route 0.596ns (80.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.585    -0.594    btn_debounce/CLK_50
    SLICE_X13Y29         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.596     0.143    controller/Inst_ov7670_registers/SR[0]
    SLICE_X19Y29         FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.852    -0.833    controller/Inst_ov7670_registers/CLK_25
    SLICE_X19Y29         FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X19Y29         FDRE (Hold_fdre_C_R)        -0.018    -0.084    controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.639%)  route 0.658ns (82.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.585    -0.594    btn_debounce/CLK_50
    SLICE_X13Y29         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.658     0.206    controller/Inst_ov7670_registers/SR[0]
    SLICE_X18Y28         FDRE                                         r  controller/Inst_ov7670_registers/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.851    -0.834    controller/Inst_ov7670_registers/CLK_25
    SLICE_X18Y28         FDRE                                         r  controller/Inst_ov7670_registers/address_reg[0]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X18Y28         FDRE (Hold_fdre_C_R)         0.009    -0.058    controller/Inst_ov7670_registers/address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.639%)  route 0.658ns (82.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.585    -0.594    btn_debounce/CLK_50
    SLICE_X13Y29         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.658     0.206    controller/Inst_ov7670_registers/SR[0]
    SLICE_X18Y28         FDRE                                         r  controller/Inst_ov7670_registers/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.851    -0.834    controller/Inst_ov7670_registers/CLK_25
    SLICE_X18Y28         FDRE                                         r  controller/Inst_ov7670_registers/address_reg[1]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X18Y28         FDRE (Hold_fdre_C_R)         0.009    -0.058    controller/Inst_ov7670_registers/address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.639%)  route 0.658ns (82.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.585    -0.594    btn_debounce/CLK_50
    SLICE_X13Y29         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.658     0.206    controller/Inst_ov7670_registers/SR[0]
    SLICE_X18Y28         FDRE                                         r  controller/Inst_ov7670_registers/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.851    -0.834    controller/Inst_ov7670_registers/CLK_25
    SLICE_X18Y28         FDRE                                         r  controller/Inst_ov7670_registers/address_reg[2]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X18Y28         FDRE (Hold_fdre_C_R)         0.009    -0.058    controller/Inst_ov7670_registers/address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.639%)  route 0.658ns (82.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.585    -0.594    btn_debounce/CLK_50
    SLICE_X13Y29         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.658     0.206    controller/Inst_ov7670_registers/SR[0]
    SLICE_X18Y28         FDRE                                         r  controller/Inst_ov7670_registers/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.851    -0.834    controller/Inst_ov7670_registers/CLK_25
    SLICE_X18Y28         FDRE                                         r  controller/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X18Y28         FDRE (Hold_fdre_C_R)         0.009    -0.058    controller/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.595%)  route 0.660ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.585    -0.594    btn_debounce/CLK_50
    SLICE_X13Y29         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.660     0.208    controller/Inst_ov7670_registers/SR[0]
    SLICE_X18Y30         FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.853    -0.832    controller/Inst_ov7670_registers/CLK_25
    SLICE_X18Y30         FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.211    -0.065    
    SLICE_X18Y30         FDRE (Hold_fdre_C_R)         0.009    -0.056    controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.595%)  route 0.660ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.585    -0.594    btn_debounce/CLK_50
    SLICE_X13Y29         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.660     0.208    controller/Inst_ov7670_registers/SR[0]
    SLICE_X18Y30         FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.853    -0.832    controller/Inst_ov7670_registers/CLK_25
    SLICE_X18Y30         FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.211    -0.065    
    SLICE_X18Y30         FDRE (Hold_fdre_C_R)         0.009    -0.056    controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.639%)  route 0.658ns (82.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.585    -0.594    btn_debounce/CLK_50
    SLICE_X13Y29         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.658     0.206    controller/Inst_ov7670_registers/SR[0]
    SLICE_X18Y28         FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.851    -0.834    controller/Inst_ov7670_registers/CLK_25
    SLICE_X18Y28         FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X18Y28         FDRE (Hold_fdre_C_R)         0.009    -0.058    controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.147%)  route 0.681ns (82.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.585    -0.594    btn_debounce/CLK_50
    SLICE_X13Y29         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.681     0.229    controller/Inst_ov7670_registers/SR[0]
    SLICE_X20Y29         FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.851    -0.834    controller/Inst_ov7670_registers/CLK_25
    SLICE_X20Y29         FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X20Y29         FDRE (Hold_fdre_C_R)         0.009    -0.058    controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.147%)  route 0.681ns (82.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=153, routed)         0.585    -0.594    btn_debounce/CLK_50
    SLICE_X13Y29         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.681     0.229    controller/Inst_ov7670_registers/SR[0]
    SLICE_X20Y29         FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.851    -0.834    controller/Inst_ov7670_registers/CLK_25
    SLICE_X20Y29         FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X20Y29         FDRE (Hold_fdre_C_R)         0.009    -0.058    controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.287    





