// Seed: 4107843834
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wand id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = -1;
endmodule
module module_1;
  parameter id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic [-1 : 1] id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
  wire id_11;
  ;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_5,
      id_12,
      id_13
  );
endmodule
