

================================================================
== Vitis HLS Report for 'Compute_Primal_Infeasibility_stage2'
================================================================
* Date:           Fri Jan  9 14:23:28 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln0_entry_proc_fu_272    |entry_proc         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_loadDDR_data_fu_282       |loadDDR_data       |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_loadDDR_data_15_fu_294    |loadDDR_data_15    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_loadDDR_data_16_fu_306    |loadDDR_data_16    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_loadDDR_data_17_fu_318    |loadDDR_data_17    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_scaleVector_12_fu_330     |scaleVector_12     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_scaleVector_13_fu_339     |scaleVector_13     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_scaleVector_14_fu_347     |scaleVector_14     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_scaleVector_fu_355        |scaleVector        |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_consumer_fu_364           |consumer           |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_axpy_2fused_fu_370        |axpy_2fused        |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_scale_and_twoNorm_fu_379  |scale_and_twoNorm  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicCE_to_inverse_dScale_read = muxlogic"   --->   Operation 9 'muxlogic' 'muxLogicCE_to_inverse_dScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inverse_dScale_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %inverse_dScale"   --->   Operation 10 'read' 'inverse_dScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read17 = muxlogic"   --->   Operation 11 'muxlogic' 'muxLogicCE_to_p_read17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.44ns)   --->   "%p_read17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 12 'read' 'p_read17' <Predicate = true> <Delay = 0.44> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_25 = muxlogic"   --->   Operation 13 'muxlogic' 'muxLogicCE_to_p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.44ns)   --->   "%p_read_25 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 14 'read' 'p_read_25' <Predicate = true> <Delay = 0.44> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicCE_to_aty_read = muxlogic"   --->   Operation 15 'muxlogic' 'muxLogicCE_to_aty_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%aty_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %aty"   --->   Operation 16 'read' 'aty_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicCE_to_dSlackNeg_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicCE_to_dSlackNeg_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dSlackNeg_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dSlackNeg"   --->   Operation 18 'read' 'dSlackNeg_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicCE_to_dSlackPos_read = muxlogic"   --->   Operation 19 'muxlogic' 'muxLogicCE_to_dSlackPos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%dSlackPos_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dSlackPos"   --->   Operation 20 'read' 'dSlackPos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicCE_to_y_read = muxlogic"   --->   Operation 21 'muxlogic' 'muxLogicCE_to_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y"   --->   Operation 22 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inverse_dScale_c7 = alloca i64 1"   --->   Operation 23 'alloca' 'inverse_dScale_c7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.76> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%inverse_dScale_c6 = alloca i64 1"   --->   Operation 24 'alloca' 'inverse_dScale_c6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.76> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inverse_dScale_c5 = alloca i64 1"   --->   Operation 25 'alloca' 'inverse_dScale_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.76> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inverse_dScale_c = alloca i64 1"   --->   Operation 26 'alloca' 'inverse_dScale_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.76> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%nCols_assign_c4 = alloca i64 1"   --->   Operation 27 'alloca' 'nCols_assign_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%nCols_assign_c3 = alloca i64 1"   --->   Operation 28 'alloca' 'nCols_assign_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nCols_assign_c2 = alloca i64 1"   --->   Operation 29 'alloca' 'nCols_assign_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%nCols_assign_c = alloca i64 1"   --->   Operation 30 'alloca' 'nCols_assign_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%nRows_assign_c1 = alloca i64 1"   --->   Operation 31 'alloca' 'nRows_assign_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%nRows_assign_c = alloca i64 1"   --->   Operation 32 'alloca' 'nRows_assign_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dualInfeasRay_fifo_i = alloca i64 1"   --->   Operation 33 'alloca' 'dualInfeasRay_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dualInfeasLbRay_fifo_i = alloca i64 1"   --->   Operation 34 'alloca' 'dualInfeasLbRay_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dualInfeasUbRay_fifo_i = alloca i64 1"   --->   Operation 35 'alloca' 'dualInfeasUbRay_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dualInfeasConstr_fifo_i = alloca i64 1"   --->   Operation 36 'alloca' 'dualInfeasConstr_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dualInfeasRay_SVfifo_i = alloca i64 1"   --->   Operation 37 'alloca' 'dualInfeasRay_SVfifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dualInfeasLbRay_SVfifo_i = alloca i64 1"   --->   Operation 38 'alloca' 'dualInfeasLbRay_SVfifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dualInfeasUbRay_SVfifo_i = alloca i64 1"   --->   Operation 39 'alloca' 'dualInfeasUbRay_SVfifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dualInfeasConstr_SVfifo_i = alloca i64 1"   --->   Operation 40 'alloca' 'dualInfeasConstr_SVfifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dualInfeasConstr_axpyfifo_i = alloca i64 1"   --->   Operation 41 'alloca' 'dualInfeasConstr_axpyfifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.76ns)   --->   "%call_ln0 = call void @entry_proc, i64 %inverse_dScale_read, i64 %inverse_dScale_c, i64 %inverse_dScale_c5, i64 %inverse_dScale_c6, i64 %inverse_dScale_c7"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 43 [2/2] (1.40ns)   --->   "%call_ln61 = call void @loadDDR_data, i512 %gmem0, i64 %y_read, i512 %dualInfeasRay_fifo_i, i32 %p_read_25, i32 %nRows_assign_c1" [./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 43 'call' 'call_ln61' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 44 [2/2] (1.40ns)   --->   "%call_ln62 = call void @loadDDR_data.15, i512 %gmem1, i64 %dSlackPos_read, i512 %dualInfeasLbRay_fifo_i, i32 %p_read17, i32 %nCols_assign_c4" [./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 44 'call' 'call_ln62' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 45 [2/2] (1.40ns)   --->   "%call_ln63 = call void @loadDDR_data.16, i512 %gmem2, i64 %dSlackNeg_read, i512 %dualInfeasUbRay_fifo_i, i32 %p_read17, i32 %nCols_assign_c3" [./Compute_Primal_Infeasibility.hpp:63->Infeasi_Res_S2.cpp:95]   --->   Operation 45 'call' 'call_ln63' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 46 [2/2] (1.40ns)   --->   "%call_ln64 = call void @loadDDR_data.17, i512 %gmem3, i64 %aty_read, i512 %dualInfeasConstr_fifo_i, i32 %p_read17, i32 %nCols_assign_c2" [./Compute_Primal_Infeasibility.hpp:64->Infeasi_Res_S2.cpp:95]   --->   Operation 46 'call' 'call_ln64' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln61 = call void @loadDDR_data, i512 %gmem0, i64 %y_read, i512 %dualInfeasRay_fifo_i, i32 %p_read_25, i32 %nRows_assign_c1" [./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 47 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln62 = call void @loadDDR_data.15, i512 %gmem1, i64 %dSlackPos_read, i512 %dualInfeasLbRay_fifo_i, i32 %p_read17, i32 %nCols_assign_c4" [./Compute_Primal_Infeasibility.hpp:62->Infeasi_Res_S2.cpp:95]   --->   Operation 48 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln63 = call void @loadDDR_data.16, i512 %gmem2, i64 %dSlackNeg_read, i512 %dualInfeasUbRay_fifo_i, i32 %p_read17, i32 %nCols_assign_c3" [./Compute_Primal_Infeasibility.hpp:63->Infeasi_Res_S2.cpp:95]   --->   Operation 49 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln64 = call void @loadDDR_data.17, i512 %gmem3, i64 %aty_read, i512 %dualInfeasConstr_fifo_i, i32 %p_read17, i32 %nCols_assign_c2" [./Compute_Primal_Infeasibility.hpp:64->Infeasi_Res_S2.cpp:95]   --->   Operation 50 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln66 = call void @scaleVector.12, i64 %inverse_dScale_c7, i512 %dualInfeasRay_fifo_i, i512 %dualInfeasRay_SVfifo_i, i32 %nRows_assign_c1, i32 %nRows_assign_c" [./Compute_Primal_Infeasibility.hpp:66->Infeasi_Res_S2.cpp:95]   --->   Operation 51 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln67 = call void @scaleVector.13, i64 %inverse_dScale_c6, i512 %dualInfeasLbRay_fifo_i, i512 %dualInfeasLbRay_SVfifo_i, i32 %nCols_assign_c4" [./Compute_Primal_Infeasibility.hpp:67->Infeasi_Res_S2.cpp:95]   --->   Operation 52 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln68 = call void @scaleVector.14, i64 %inverse_dScale_c5, i512 %dualInfeasUbRay_fifo_i, i512 %dualInfeasUbRay_SVfifo_i, i32 %nCols_assign_c3" [./Compute_Primal_Infeasibility.hpp:68->Infeasi_Res_S2.cpp:95]   --->   Operation 53 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln69 = call void @scaleVector, i64 %inverse_dScale_c, i512 %dualInfeasConstr_fifo_i, i512 %dualInfeasConstr_SVfifo_i, i32 %nCols_assign_c2, i32 %nCols_assign_c" [./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 54 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln66 = call void @scaleVector.12, i64 %inverse_dScale_c7, i512 %dualInfeasRay_fifo_i, i512 %dualInfeasRay_SVfifo_i, i32 %nRows_assign_c1, i32 %nRows_assign_c" [./Compute_Primal_Infeasibility.hpp:66->Infeasi_Res_S2.cpp:95]   --->   Operation 55 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln67 = call void @scaleVector.13, i64 %inverse_dScale_c6, i512 %dualInfeasLbRay_fifo_i, i512 %dualInfeasLbRay_SVfifo_i, i32 %nCols_assign_c4" [./Compute_Primal_Infeasibility.hpp:67->Infeasi_Res_S2.cpp:95]   --->   Operation 56 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln68 = call void @scaleVector.14, i64 %inverse_dScale_c5, i512 %dualInfeasUbRay_fifo_i, i512 %dualInfeasUbRay_SVfifo_i, i32 %nCols_assign_c3" [./Compute_Primal_Infeasibility.hpp:68->Infeasi_Res_S2.cpp:95]   --->   Operation 57 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln69 = call void @scaleVector, i64 %inverse_dScale_c, i512 %dualInfeasConstr_fifo_i, i512 %dualInfeasConstr_SVfifo_i, i32 %nCols_assign_c2, i32 %nCols_assign_c" [./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 58 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln71 = call void @consumer, i512 %dualInfeasRay_SVfifo_i, i32 %nRows_assign_c" [./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 59 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln76 = call void @axpy_2fused, i512 %dualInfeasConstr_SVfifo_i, i512 %dualInfeasLbRay_SVfifo_i, i512 %dualInfeasUbRay_SVfifo_i, i512 %dualInfeasConstr_axpyfifo_i, i32 %nCols_assign_c" [./Compute_Primal_Infeasibility.hpp:76->Infeasi_Res_S2.cpp:95]   --->   Operation 60 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln71 = call void @consumer, i512 %dualInfeasRay_SVfifo_i, i32 %nRows_assign_c" [./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 61 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln76 = call void @axpy_2fused, i512 %dualInfeasConstr_SVfifo_i, i512 %dualInfeasLbRay_SVfifo_i, i512 %dualInfeasUbRay_SVfifo_i, i512 %dualInfeasConstr_axpyfifo_i, i32 %nCols_assign_c" [./Compute_Primal_Infeasibility.hpp:76->Infeasi_Res_S2.cpp:95]   --->   Operation 62 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.11>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ifScaled_read = muxlogic"   --->   Operation 63 'muxlogic' 'muxLogicCE_to_ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%ifScaled_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ifScaled"   --->   Operation 64 'read' 'ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale0_read = muxlogic"   --->   Operation 65 'muxlogic' 'muxLogicCE_to_colScale0_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%colScale0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %colScale0"   --->   Operation 66 'read' 'colScale0_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (2.11ns)   --->   "%call_ln88 = call void @scale_and_twoNorm, i512 %gmem4, i64 %colScale0_read, i512 %dualInfeasConstr_axpyfifo_i, i64 %dPrimalInfeasRes, i32 %p_read17, i32 %ifScaled_read" [./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 67 'call' 'call_ln88' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @inverse_dScale_c7_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %inverse_dScale_c7, i64 %inverse_dScale_c7"   --->   Operation 68 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_dScale_c7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%empty_304 = specchannel i32 @_ssdm_op_SpecChannel, void @inverse_dScale_c6_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %inverse_dScale_c6, i64 %inverse_dScale_c6"   --->   Operation 70 'specchannel' 'empty_304' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_dScale_c6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_305 = specchannel i32 @_ssdm_op_SpecChannel, void @inverse_dScale_c5_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %inverse_dScale_c5, i64 %inverse_dScale_c5"   --->   Operation 72 'specchannel' 'empty_305' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_dScale_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty_306 = specchannel i32 @_ssdm_op_SpecChannel, void @inverse_dScale_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %inverse_dScale_c, i64 %inverse_dScale_c"   --->   Operation 74 'specchannel' 'empty_306' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_dScale_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%empty_307 = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_OC_assign_c4_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_assign_c4, i32 %nCols_assign_c4"   --->   Operation 76 'specchannel' 'empty_307' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_assign_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%empty_308 = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_OC_assign_c3_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_assign_c3, i32 %nCols_assign_c3"   --->   Operation 78 'specchannel' 'empty_308' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_assign_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%empty_309 = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_OC_assign_c2_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_assign_c2, i32 %nCols_assign_c2"   --->   Operation 80 'specchannel' 'empty_309' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_assign_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%empty_310 = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_OC_assign_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_assign_c, i32 %nCols_assign_c"   --->   Operation 82 'specchannel' 'empty_310' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_assign_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%empty_311 = specchannel i32 @_ssdm_op_SpecChannel, void @nRows_OC_assign_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nRows_assign_c1, i32 %nRows_assign_c1"   --->   Operation 84 'specchannel' 'empty_311' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nRows_assign_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_312 = specchannel i32 @_ssdm_op_SpecChannel, void @nRows_OC_assign_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nRows_assign_c, i32 %nRows_assign_c"   --->   Operation 86 'specchannel' 'empty_312' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nRows_assign_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln54 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [./Compute_Primal_Infeasibility.hpp:54->Infeasi_Res_S2.cpp:95]   --->   Operation 88 'specdataflowpipeline' 'specdataflowpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dPrimalInfeasRes, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem4, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_32, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem3, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_45, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_46, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_34, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_36, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%empty_313 = specchannel i32 @_ssdm_op_SpecChannel, void @dualInfeasRay_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %dualInfeasRay_fifo_i, i512 %dualInfeasRay_fifo_i"   --->   Operation 95 'specchannel' 'empty_313' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasRay_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%empty_314 = specchannel i32 @_ssdm_op_SpecChannel, void @dualInfeasLbRay_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %dualInfeasLbRay_fifo_i, i512 %dualInfeasLbRay_fifo_i"   --->   Operation 97 'specchannel' 'empty_314' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasLbRay_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%empty_315 = specchannel i32 @_ssdm_op_SpecChannel, void @dualInfeasUbRay_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %dualInfeasUbRay_fifo_i, i512 %dualInfeasUbRay_fifo_i"   --->   Operation 99 'specchannel' 'empty_315' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasUbRay_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%empty_316 = specchannel i32 @_ssdm_op_SpecChannel, void @dualInfeasConstr_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %dualInfeasConstr_fifo_i, i512 %dualInfeasConstr_fifo_i"   --->   Operation 101 'specchannel' 'empty_316' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%empty_317 = specchannel i32 @_ssdm_op_SpecChannel, void @dualInfeasRay_SVfifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %dualInfeasRay_SVfifo_i, i512 %dualInfeasRay_SVfifo_i"   --->   Operation 103 'specchannel' 'empty_317' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasRay_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%empty_318 = specchannel i32 @_ssdm_op_SpecChannel, void @dualInfeasLbRay_SVfifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %dualInfeasLbRay_SVfifo_i, i512 %dualInfeasLbRay_SVfifo_i"   --->   Operation 105 'specchannel' 'empty_318' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasLbRay_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%empty_319 = specchannel i32 @_ssdm_op_SpecChannel, void @dualInfeasUbRay_SVfifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %dualInfeasUbRay_SVfifo_i, i512 %dualInfeasUbRay_SVfifo_i"   --->   Operation 107 'specchannel' 'empty_319' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasUbRay_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%empty_320 = specchannel i32 @_ssdm_op_SpecChannel, void @dualInfeasConstr_SVfifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %dualInfeasConstr_SVfifo_i, i512 %dualInfeasConstr_SVfifo_i"   --->   Operation 109 'specchannel' 'empty_320' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%empty_321 = specchannel i32 @_ssdm_op_SpecChannel, void @dualInfeasConstr_axpyfifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %dualInfeasConstr_axpyfifo_i, i512 %dualInfeasConstr_axpyfifo_i"   --->   Operation 111 'specchannel' 'empty_321' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_axpyfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln88 = call void @scale_and_twoNorm, i512 %gmem4, i64 %colScale0_read, i512 %dualInfeasConstr_axpyfifo_i, i64 %dPrimalInfeasRes, i32 %p_read17, i32 %ifScaled_read" [./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 113 'call' 'call_ln88' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln95 = ret" [Infeasi_Res_S2.cpp:95]   --->   Operation 114 'ret' 'ret_ln95' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dSlackPos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dSlackNeg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ aty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ colScale0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dPrimalInfeasRes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ifScaled]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inverse_dScale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
muxLogicCE_to_inverse_dScale_read (muxlogic            ) [ 000000000]
inverse_dScale_read               (read                ) [ 000000000]
muxLogicCE_to_p_read17            (muxlogic            ) [ 000000000]
p_read17                          (read                ) [ 001111111]
muxLogicCE_to_p_read_25           (muxlogic            ) [ 000000000]
p_read_25                         (read                ) [ 001000000]
muxLogicCE_to_aty_read            (muxlogic            ) [ 000000000]
aty_read                          (read                ) [ 001000000]
muxLogicCE_to_dSlackNeg_read      (muxlogic            ) [ 000000000]
dSlackNeg_read                    (read                ) [ 001000000]
muxLogicCE_to_dSlackPos_read      (muxlogic            ) [ 000000000]
dSlackPos_read                    (read                ) [ 001000000]
muxLogicCE_to_y_read              (muxlogic            ) [ 000000000]
y_read                            (read                ) [ 001000000]
inverse_dScale_c7                 (alloca              ) [ 011111111]
inverse_dScale_c6                 (alloca              ) [ 011111111]
inverse_dScale_c5                 (alloca              ) [ 011111111]
inverse_dScale_c                  (alloca              ) [ 011111111]
nCols_assign_c4                   (alloca              ) [ 011111111]
nCols_assign_c3                   (alloca              ) [ 011111111]
nCols_assign_c2                   (alloca              ) [ 011111111]
nCols_assign_c                    (alloca              ) [ 001111111]
nRows_assign_c1                   (alloca              ) [ 011111111]
nRows_assign_c                    (alloca              ) [ 001111111]
dualInfeasRay_fifo_i              (alloca              ) [ 011111111]
dualInfeasLbRay_fifo_i            (alloca              ) [ 011111111]
dualInfeasUbRay_fifo_i            (alloca              ) [ 011111111]
dualInfeasConstr_fifo_i           (alloca              ) [ 011111111]
dualInfeasRay_SVfifo_i            (alloca              ) [ 001111111]
dualInfeasLbRay_SVfifo_i          (alloca              ) [ 001111111]
dualInfeasUbRay_SVfifo_i          (alloca              ) [ 001111111]
dualInfeasConstr_SVfifo_i         (alloca              ) [ 001111111]
dualInfeasConstr_axpyfifo_i       (alloca              ) [ 001111111]
call_ln0                          (call                ) [ 000000000]
call_ln61                         (call                ) [ 000000000]
call_ln62                         (call                ) [ 000000000]
call_ln63                         (call                ) [ 000000000]
call_ln64                         (call                ) [ 000000000]
call_ln66                         (call                ) [ 000000000]
call_ln67                         (call                ) [ 000000000]
call_ln68                         (call                ) [ 000000000]
call_ln69                         (call                ) [ 000000000]
call_ln71                         (call                ) [ 000000000]
call_ln76                         (call                ) [ 000000000]
muxLogicCE_to_ifScaled_read       (muxlogic            ) [ 000000000]
ifScaled_read                     (read                ) [ 000000001]
muxLogicCE_to_colScale0_read      (muxlogic            ) [ 000000000]
colScale0_read                    (read                ) [ 000000001]
empty                             (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_304                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_305                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_306                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_307                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_308                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_309                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_310                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_311                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_312                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
specdataflowpipeline_ln54         (specdataflowpipeline) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_313                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_314                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_315                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_316                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_317                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_318                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_319                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_320                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_321                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
call_ln88                         (call                ) [ 000000000]
ret_ln95                          (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dSlackPos">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dSlackPos"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dSlackNeg">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dSlackNeg"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="aty">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="colScale0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colScale0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dPrimalInfeasRes">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dPrimalInfeasRes"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ifScaled">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifScaled"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="inverse_dScale">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverse_dScale"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadDDR_data"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadDDR_data.15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadDDR_data.16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadDDR_data.17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaleVector.12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaleVector.13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaleVector.14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaleVector"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="consumer"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axpy_2fused"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_and_twoNorm"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverse_dScale_c7_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverse_dScale_c6_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverse_dScale_c5_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverse_dScale_c_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nCols_OC_assign_c4_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nCols_OC_assign_c3_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nCols_OC_assign_c2_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nCols_OC_assign_c_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nRows_OC_assign_c1_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nRows_OC_assign_c_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasRay_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasLbRay_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasUbRay_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasConstr_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasRay_SVfifo_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasLbRay_SVfifo_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasUbRay_SVfifo_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasConstr_SVfifo_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasConstr_axpyfifo_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="inverse_dScale_c7_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inverse_dScale_c7/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="inverse_dScale_c6_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inverse_dScale_c6/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="inverse_dScale_c5_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inverse_dScale_c5/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="inverse_dScale_c_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inverse_dScale_c/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="nCols_assign_c4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nCols_assign_c4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="nCols_assign_c3_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nCols_assign_c3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="nCols_assign_c2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nCols_assign_c2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="nCols_assign_c_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nCols_assign_c/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="nRows_assign_c1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nRows_assign_c1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="nRows_assign_c_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nRows_assign_c/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="dualInfeasRay_fifo_i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dualInfeasRay_fifo_i/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="dualInfeasLbRay_fifo_i_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dualInfeasLbRay_fifo_i/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="dualInfeasUbRay_fifo_i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dualInfeasUbRay_fifo_i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="dualInfeasConstr_fifo_i_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dualInfeasConstr_fifo_i/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="dualInfeasRay_SVfifo_i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dualInfeasRay_SVfifo_i/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="dualInfeasLbRay_SVfifo_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dualInfeasLbRay_SVfifo_i/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="dualInfeasUbRay_SVfifo_i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dualInfeasUbRay_SVfifo_i/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="dualInfeasConstr_SVfifo_i_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dualInfeasConstr_SVfifo_i/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="dualInfeasConstr_axpyfifo_i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dualInfeasConstr_axpyfifo_i/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="inverse_dScale_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inverse_dScale_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_read17_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read17/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_read_25_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_25/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="aty_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aty_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="dSlackNeg_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dSlackNeg_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="dSlackPos_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dSlackPos_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="y_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="ifScaled_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifScaled_read/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="colScale0_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colScale0_read/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="call_ln0_entry_proc_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="0" index="2" bw="64" slack="0"/>
<pin id="276" dir="0" index="3" bw="64" slack="0"/>
<pin id="277" dir="0" index="4" bw="64" slack="0"/>
<pin id="278" dir="0" index="5" bw="64" slack="0"/>
<pin id="279" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_loadDDR_data_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="512" slack="0"/>
<pin id="285" dir="0" index="2" bw="64" slack="0"/>
<pin id="286" dir="0" index="3" bw="512" slack="0"/>
<pin id="287" dir="0" index="4" bw="32" slack="0"/>
<pin id="288" dir="0" index="5" bw="32" slack="0"/>
<pin id="289" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln61/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_loadDDR_data_15_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="512" slack="0"/>
<pin id="297" dir="0" index="2" bw="64" slack="0"/>
<pin id="298" dir="0" index="3" bw="512" slack="0"/>
<pin id="299" dir="0" index="4" bw="32" slack="0"/>
<pin id="300" dir="0" index="5" bw="32" slack="0"/>
<pin id="301" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_loadDDR_data_16_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="512" slack="0"/>
<pin id="309" dir="0" index="2" bw="64" slack="0"/>
<pin id="310" dir="0" index="3" bw="512" slack="0"/>
<pin id="311" dir="0" index="4" bw="32" slack="0"/>
<pin id="312" dir="0" index="5" bw="32" slack="0"/>
<pin id="313" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_loadDDR_data_17_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="512" slack="0"/>
<pin id="321" dir="0" index="2" bw="64" slack="0"/>
<pin id="322" dir="0" index="3" bw="512" slack="0"/>
<pin id="323" dir="0" index="4" bw="32" slack="0"/>
<pin id="324" dir="0" index="5" bw="32" slack="0"/>
<pin id="325" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln64/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_scaleVector_12_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="2"/>
<pin id="333" dir="0" index="2" bw="512" slack="2"/>
<pin id="334" dir="0" index="3" bw="512" slack="2"/>
<pin id="335" dir="0" index="4" bw="32" slack="2"/>
<pin id="336" dir="0" index="5" bw="32" slack="2"/>
<pin id="337" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_scaleVector_13_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="2"/>
<pin id="342" dir="0" index="2" bw="512" slack="2"/>
<pin id="343" dir="0" index="3" bw="512" slack="2"/>
<pin id="344" dir="0" index="4" bw="32" slack="2"/>
<pin id="345" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_scaleVector_14_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="0" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="2"/>
<pin id="350" dir="0" index="2" bw="512" slack="2"/>
<pin id="351" dir="0" index="3" bw="512" slack="2"/>
<pin id="352" dir="0" index="4" bw="32" slack="2"/>
<pin id="353" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_scaleVector_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="0" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="2"/>
<pin id="358" dir="0" index="2" bw="512" slack="2"/>
<pin id="359" dir="0" index="3" bw="512" slack="2"/>
<pin id="360" dir="0" index="4" bw="32" slack="2"/>
<pin id="361" dir="0" index="5" bw="32" slack="2"/>
<pin id="362" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_consumer_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="512" slack="4"/>
<pin id="367" dir="0" index="2" bw="32" slack="4"/>
<pin id="368" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_axpy_2fused_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="512" slack="4"/>
<pin id="373" dir="0" index="2" bw="512" slack="4"/>
<pin id="374" dir="0" index="3" bw="512" slack="4"/>
<pin id="375" dir="0" index="4" bw="512" slack="4"/>
<pin id="376" dir="0" index="5" bw="32" slack="4"/>
<pin id="377" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_scale_and_twoNorm_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="0" slack="0"/>
<pin id="381" dir="0" index="1" bw="512" slack="0"/>
<pin id="382" dir="0" index="2" bw="64" slack="0"/>
<pin id="383" dir="0" index="3" bw="512" slack="6"/>
<pin id="384" dir="0" index="4" bw="64" slack="0"/>
<pin id="385" dir="0" index="5" bw="32" slack="6"/>
<pin id="386" dir="0" index="6" bw="32" slack="0"/>
<pin id="387" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln88/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_fu_393">
<pin_list>
<pin id="394" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_inverse_dScale_read/1 muxLogicCE_to_ifScaled_read/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_fu_395">
<pin_list>
<pin id="396" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_p_read17/1 muxLogicCE_to_colScale0_read/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="muxLogicCE_to_p_read_25_fu_397">
<pin_list>
<pin id="398" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_p_read_25/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="muxLogicCE_to_aty_read_fu_399">
<pin_list>
<pin id="400" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_aty_read/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="muxLogicCE_to_dSlackNeg_read_fu_401">
<pin_list>
<pin id="402" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_dSlackNeg_read/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="muxLogicCE_to_dSlackPos_read_fu_403">
<pin_list>
<pin id="404" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_dSlackPos_read/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="muxLogicCE_to_y_read_fu_405">
<pin_list>
<pin id="406" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_y_read/1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="p_read17_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read17 "/>
</bind>
</comp>

<comp id="415" class="1005" name="p_read_25_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_25 "/>
</bind>
</comp>

<comp id="420" class="1005" name="aty_read_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="aty_read "/>
</bind>
</comp>

<comp id="425" class="1005" name="dSlackNeg_read_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dSlackNeg_read "/>
</bind>
</comp>

<comp id="430" class="1005" name="dSlackPos_read_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dSlackPos_read "/>
</bind>
</comp>

<comp id="435" class="1005" name="y_read_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="440" class="1005" name="inverse_dScale_c7_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inverse_dScale_c7 "/>
</bind>
</comp>

<comp id="446" class="1005" name="inverse_dScale_c6_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inverse_dScale_c6 "/>
</bind>
</comp>

<comp id="452" class="1005" name="inverse_dScale_c5_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inverse_dScale_c5 "/>
</bind>
</comp>

<comp id="458" class="1005" name="inverse_dScale_c_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inverse_dScale_c "/>
</bind>
</comp>

<comp id="464" class="1005" name="nCols_assign_c4_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nCols_assign_c4 "/>
</bind>
</comp>

<comp id="470" class="1005" name="nCols_assign_c3_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nCols_assign_c3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="nCols_assign_c2_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nCols_assign_c2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="nCols_assign_c_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="2"/>
<pin id="484" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nCols_assign_c "/>
</bind>
</comp>

<comp id="488" class="1005" name="nRows_assign_c1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nRows_assign_c1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="nRows_assign_c_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="2"/>
<pin id="496" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nRows_assign_c "/>
</bind>
</comp>

<comp id="500" class="1005" name="dualInfeasRay_fifo_i_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="512" slack="0"/>
<pin id="502" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="dualInfeasRay_fifo_i "/>
</bind>
</comp>

<comp id="506" class="1005" name="dualInfeasLbRay_fifo_i_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="512" slack="0"/>
<pin id="508" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="dualInfeasLbRay_fifo_i "/>
</bind>
</comp>

<comp id="512" class="1005" name="dualInfeasUbRay_fifo_i_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="512" slack="0"/>
<pin id="514" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="dualInfeasUbRay_fifo_i "/>
</bind>
</comp>

<comp id="518" class="1005" name="dualInfeasConstr_fifo_i_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="512" slack="0"/>
<pin id="520" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="dualInfeasConstr_fifo_i "/>
</bind>
</comp>

<comp id="524" class="1005" name="dualInfeasRay_SVfifo_i_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="512" slack="2"/>
<pin id="526" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="dualInfeasRay_SVfifo_i "/>
</bind>
</comp>

<comp id="530" class="1005" name="dualInfeasLbRay_SVfifo_i_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="512" slack="2"/>
<pin id="532" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="dualInfeasLbRay_SVfifo_i "/>
</bind>
</comp>

<comp id="536" class="1005" name="dualInfeasUbRay_SVfifo_i_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="512" slack="2"/>
<pin id="538" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="dualInfeasUbRay_SVfifo_i "/>
</bind>
</comp>

<comp id="542" class="1005" name="dualInfeasConstr_SVfifo_i_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="512" slack="2"/>
<pin id="544" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="dualInfeasConstr_SVfifo_i "/>
</bind>
</comp>

<comp id="548" class="1005" name="dualInfeasConstr_axpyfifo_i_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="512" slack="4"/>
<pin id="550" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opset="dualInfeasConstr_axpyfifo_i "/>
</bind>
</comp>

<comp id="554" class="1005" name="ifScaled_read_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ifScaled_read "/>
</bind>
</comp>

<comp id="559" class="1005" name="colScale0_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="colScale0_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="2" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="18" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="218" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="0" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="254" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="230" pin="2"/><net_sink comp="282" pin=4"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="4" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="248" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="224" pin="2"/><net_sink comp="294" pin=4"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="8" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="242" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="224" pin="2"/><net_sink comp="306" pin=4"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="236" pin="2"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="224" pin="2"/><net_sink comp="318" pin=4"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="363"><net_src comp="54" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="378"><net_src comp="58" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="388"><net_src comp="60" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="16" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="266" pin="2"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="20" pin="0"/><net_sink comp="379" pin=4"/></net>

<net id="392"><net_src comp="260" pin="2"/><net_sink comp="379" pin=6"/></net>

<net id="410"><net_src comp="224" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="294" pin=4"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="306" pin=4"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="379" pin=5"/></net>

<net id="418"><net_src comp="230" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="423"><net_src comp="236" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="428"><net_src comp="242" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="433"><net_src comp="248" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="438"><net_src comp="254" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="443"><net_src comp="142" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="272" pin=5"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="449"><net_src comp="146" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="272" pin=4"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="455"><net_src comp="150" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="272" pin=3"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="461"><net_src comp="154" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="467"><net_src comp="158" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="294" pin=5"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="339" pin=4"/></net>

<net id="473"><net_src comp="162" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="306" pin=5"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="347" pin=4"/></net>

<net id="479"><net_src comp="166" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="318" pin=5"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="355" pin=4"/></net>

<net id="485"><net_src comp="170" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="355" pin=5"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="370" pin=5"/></net>

<net id="491"><net_src comp="174" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="282" pin=5"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="330" pin=4"/></net>

<net id="497"><net_src comp="178" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="330" pin=5"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="503"><net_src comp="182" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="282" pin=3"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="509"><net_src comp="186" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="294" pin=3"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="515"><net_src comp="190" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="306" pin=3"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="521"><net_src comp="194" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="318" pin=3"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="527"><net_src comp="198" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="330" pin=3"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="533"><net_src comp="202" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="339" pin=3"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="539"><net_src comp="206" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="347" pin=3"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="370" pin=3"/></net>

<net id="545"><net_src comp="210" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="355" pin=3"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="551"><net_src comp="214" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="370" pin=4"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="379" pin=3"/></net>

<net id="557"><net_src comp="260" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="379" pin=6"/></net>

<net id="562"><net_src comp="266" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="379" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dPrimalInfeasRes | {7 8 }
 - Input state : 
	Port: Compute_Primal_Infeasibility_stage2 : gmem0 | {1 2 }
	Port: Compute_Primal_Infeasibility_stage2 : y | {1 }
	Port: Compute_Primal_Infeasibility_stage2 : gmem1 | {1 2 }
	Port: Compute_Primal_Infeasibility_stage2 : dSlackPos | {1 }
	Port: Compute_Primal_Infeasibility_stage2 : gmem2 | {1 2 }
	Port: Compute_Primal_Infeasibility_stage2 : dSlackNeg | {1 }
	Port: Compute_Primal_Infeasibility_stage2 : gmem3 | {1 2 }
	Port: Compute_Primal_Infeasibility_stage2 : aty | {1 }
	Port: Compute_Primal_Infeasibility_stage2 : gmem4 | {7 8 }
	Port: Compute_Primal_Infeasibility_stage2 : colScale0 | {7 }
	Port: Compute_Primal_Infeasibility_stage2 : p_read | {1 }
	Port: Compute_Primal_Infeasibility_stage2 : p_read1 | {1 }
	Port: Compute_Primal_Infeasibility_stage2 : ifScaled | {7 }
	Port: Compute_Primal_Infeasibility_stage2 : inverse_dScale | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln61 : 1
		call_ln62 : 1
		call_ln63 : 1
		call_ln64 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |      call_ln0_entry_proc_fu_272     |    0    |    0    |    0    |    0    |
|          |       grp_loadDDR_data_fu_282       |    0    |  0.872  |   792   |   252   |
|          |      grp_loadDDR_data_15_fu_294     |    0    |  0.872  |   792   |   252   |
|          |      grp_loadDDR_data_16_fu_306     |    0    |  0.872  |   792   |   252   |
|          |      grp_loadDDR_data_17_fu_318     |    0    |  0.872  |   792   |   252   |
|   call   |      grp_scaleVector_12_fu_330      |    48   |  3.656  |   2096  |   2279  |
|          |      grp_scaleVector_13_fu_339      |    48   |  3.656  |   2096  |   2279  |
|          |      grp_scaleVector_14_fu_347      |    48   |  3.656  |   2096  |   2279  |
|          |        grp_scaleVector_fu_355       |    48   |  3.656  |   2096  |   2279  |
|          |         grp_consumer_fu_364         |    0    |    0    |    63   |    47   |
|          |        grp_axpy_2fused_fu_370       |    0    |  14.624 |  11200  |  15215  |
|          |     grp_scale_and_twoNorm_fu_379    |    72   |  36.936 |  11649  |  11384  |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |   inverse_dScale_read_read_fu_218   |    0    |    0    |    0    |    0    |
|          |         p_read17_read_fu_224        |    0    |    0    |    0    |    0    |
|          |        p_read_25_read_fu_230        |    0    |    0    |    0    |    0    |
|          |         aty_read_read_fu_236        |    0    |    0    |    0    |    0    |
|   read   |      dSlackNeg_read_read_fu_242     |    0    |    0    |    0    |    0    |
|          |      dSlackPos_read_read_fu_248     |    0    |    0    |    0    |    0    |
|          |          y_read_read_fu_254         |    0    |    0    |    0    |    0    |
|          |      ifScaled_read_read_fu_260      |    0    |    0    |    0    |    0    |
|          |      colScale0_read_read_fu_266     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |              grp_fu_393             |    0    |    0    |    0    |    0    |
|          |              grp_fu_395             |    0    |    0    |    0    |    0    |
|          |    muxLogicCE_to_p_read_25_fu_397   |    0    |    0    |    0    |    0    |
| muxlogic |    muxLogicCE_to_aty_read_fu_399    |    0    |    0    |    0    |    0    |
|          | muxLogicCE_to_dSlackNeg_read_fu_401 |    0    |    0    |    0    |    0    |
|          | muxLogicCE_to_dSlackPos_read_fu_403 |    0    |    0    |    0    |    0    |
|          |     muxLogicCE_to_y_read_fu_405     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |   264   |  69.672 |  34464  |  36770  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|          aty_read_reg_420         |   64   |
|       colScale0_read_reg_559      |   64   |
|       dSlackNeg_read_reg_425      |   64   |
|       dSlackPos_read_reg_430      |   64   |
| dualInfeasConstr_SVfifo_i_reg_542 |   512  |
|dualInfeasConstr_axpyfifo_i_reg_548|   512  |
|  dualInfeasConstr_fifo_i_reg_518  |   512  |
|  dualInfeasLbRay_SVfifo_i_reg_530 |   512  |
|   dualInfeasLbRay_fifo_i_reg_506  |   512  |
|   dualInfeasRay_SVfifo_i_reg_524  |   512  |
|    dualInfeasRay_fifo_i_reg_500   |   512  |
|  dualInfeasUbRay_SVfifo_i_reg_536 |   512  |
|   dualInfeasUbRay_fifo_i_reg_512  |   512  |
|       ifScaled_read_reg_554       |   32   |
|     inverse_dScale_c5_reg_452     |   64   |
|     inverse_dScale_c6_reg_446     |   64   |
|     inverse_dScale_c7_reg_440     |   64   |
|      inverse_dScale_c_reg_458     |   64   |
|      nCols_assign_c2_reg_476      |   32   |
|      nCols_assign_c3_reg_470      |   32   |
|      nCols_assign_c4_reg_464      |   32   |
|       nCols_assign_c_reg_482      |   32   |
|      nRows_assign_c1_reg_488      |   32   |
|       nRows_assign_c_reg_494      |   32   |
|          p_read17_reg_407         |   32   |
|         p_read_25_reg_415         |   32   |
|           y_read_reg_435          |   64   |
+-----------------------------------+--------+
|               Total               |  5472  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------||---------|
|    grp_loadDDR_data_fu_282   |  p2  |   2  |  64  |   128  ||    0    ||    64   |
|    grp_loadDDR_data_fu_282   |  p4  |   2  |  32  |   64   ||    0    ||    32   |
|  grp_loadDDR_data_15_fu_294  |  p2  |   2  |  64  |   128  ||    0    ||    64   |
|  grp_loadDDR_data_15_fu_294  |  p4  |   2  |  32  |   64   ||    0    ||    32   |
|  grp_loadDDR_data_16_fu_306  |  p2  |   2  |  64  |   128  ||    0    ||    64   |
|  grp_loadDDR_data_16_fu_306  |  p4  |   2  |  32  |   64   ||    0    ||    32   |
|  grp_loadDDR_data_17_fu_318  |  p2  |   2  |  64  |   128  ||    0    ||    64   |
|  grp_loadDDR_data_17_fu_318  |  p4  |   2  |  32  |   64   ||    0    ||    32   |
| grp_scale_and_twoNorm_fu_379 |  p2  |   2  |  64  |   128  ||    0    ||    64   |
| grp_scale_and_twoNorm_fu_379 |  p6  |   2  |  32  |   64   ||    0    ||    32   |
|------------------------------|------|------|------|--------||---------||---------||---------|
|             Total            |      |      |      |   960  ||  4.285  ||    0    ||   480   |
|------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   264  |   69   |  34464 |  36770 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   480  |
|  Register |    -   |    -   |  5472  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   264  |   73   |  39936 |  37250 |
+-----------+--------+--------+--------+--------+
