{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 18:32:08 2022 " "Info: Processing started: Sat Oct 01 18:32:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoSD2 -c projetoSD2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoSD2 -c projetoSD2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file calculadora.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Info: Found entity 1: calculadora" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "decode.v(8) " "Warning (10263): Verilog HDL Event Control warning at decode.v(8): event expression contains \"\|\" or \"\|\|\"" {  } { { "decode.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/decode.v" 8 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Info: Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodef.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodef.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeF " "Info: Found entity 1: decodeF" {  } { { "decodeF.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/decodeF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(11): instance has no name" {  } { { "main.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/main.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(12): instance has no name" {  } { { "main.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/main.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(13): instance has no name" {  } { { "main.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/main.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(14): instance has no name" {  } { { "main.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/main.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Info: Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado calculadora.v(96) " "Warning (10235): Verilog HDL Always Construct warning at calculadora.v(96): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y calculadora.v(95) " "Warning (10240): Verilog HDL Always Construct warning at calculadora.v(95): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sinal calculadora.v(95) " "Warning (10240): Verilog HDL Always Construct warning at calculadora.v(95): inferring latch(es) for variable \"sinal\", which holds its previous value in one or more paths through the always construct" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal calculadora.v(95) " "Info (10041): Inferred latch for \"sinal\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[0\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[1\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[2\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[3\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[4\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[5\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[6\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[7\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[8\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[9\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[10\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[11\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[12\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] calculadora.v(95) " "Info (10041): Inferred latch for \"Y\[13\]\" at calculadora.v(95)" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "calculadora.v" "Mult0" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 122 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 122 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Info: Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Info: Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 122 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6at.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_6at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6at " "Info: Found entity 1: mult_6at" {  } { { "db/mult_6at.tdf" "" { Text "C:/Users/caior/Desktop/projetoSD2/db/mult_6at.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "prox_estado~2 " "Info: Register \"prox_estado~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "prox_estado~3 " "Info: Register \"prox_estado~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~2 " "Info: Register \"estado~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~3 " "Info: Register \"estado~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "projetoSD2 " "Warning: Ignored assignments for entity \"projetoSD2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity projetoSD2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity projetoSD2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoSD2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoSD2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Info: Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Info: Implemented 112 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 18:32:11 2022 " "Info: Processing ended: Sat Oct 01 18:32:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 18:32:12 2022 " "Info: Processing started: Sat Oct 01 18:32:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projetoSD2 -c projetoSD2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projetoSD2 -c projetoSD2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "projetoSD2 EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"projetoSD2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 372 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 374 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 376 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 35 " "Critical Warning: No exact pin location assignment(s) for 20 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[0\] " "Info: Pin Y\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[0] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[1\] " "Info: Pin Y\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[1] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[2\] " "Info: Pin Y\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[2] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[3\] " "Info: Pin Y\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[3] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[4\] " "Info: Pin Y\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[4] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[5\] " "Info: Pin Y\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[5] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[6\] " "Info: Pin Y\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[6] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[7\] " "Info: Pin Y\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[7] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[8\] " "Info: Pin Y\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[8] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[9\] " "Info: Pin Y\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[9] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[10\] " "Info: Pin Y\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[10] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[11\] " "Info: Pin Y\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[11] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[12\] " "Info: Pin Y\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[12] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[13\] " "Info: Pin Y\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y[13] } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sinal " "Info: Pin sinal not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { sinal } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 7 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sinal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN " "Info: Pin EN not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { EN } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 7 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_soma " "Info: Pin b_soma not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { b_soma } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 3 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_soma } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_sub " "Info: Pin b_sub not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { b_sub } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 3 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_sub } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_multi " "Info: Pin b_multi not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { b_multi } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 3 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_multi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_lig " "Info: Pin b_lig not assigned to an exact location on the device" {  } { { "f:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/91sp2/quartus/bin/pin_planner.ppl" { b_lig } } } { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 3 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_lig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[0\]\$latch\|combout " "Warning: Node \"Y\[0\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[1\]\$latch\|combout " "Warning: Node \"Y\[1\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[2\]\$latch\|combout " "Warning: Node \"Y\[2\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[3\]\$latch\|combout " "Warning: Node \"Y\[3\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[4\]\$latch\|combout " "Warning: Node \"Y\[4\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[5\]\$latch\|combout " "Warning: Node \"Y\[5\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[6\]\$latch\|combout " "Warning: Node \"Y\[6\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[7\]\$latch\|combout " "Warning: Node \"Y\[7\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[8\]\$latch\|combout " "Warning: Node \"Y\[8\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[9\]\$latch\|combout " "Warning: Node \"Y\[9\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[10\]\$latch\|combout " "Warning: Node \"Y\[10\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[11\]\$latch\|combout " "Warning: Node \"Y\[11\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[12\]\$latch\|combout " "Warning: Node \"Y\[12\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[13\]\$latch\|combout " "Warning: Node \"Y\[13\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sinal\$latch\|combout " "Warning: Node \"sinal\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoSD2.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'projetoSD2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 3 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 360 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estado.desligado  " "Info: Automatically promoted node estado.desligado " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr0~2 " "Info: Destination node WideOr0~2" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 19 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~3 " "Info: Destination node Selector0~3" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 25 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 305 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~4 " "Info: Destination node Selector0~4" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 25 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 306 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~6 " "Info: Destination node Selector0~6" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 25 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 320 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector5~0 " "Info: Destination node Selector5~0" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 25 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 322 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector6~0 " "Info: Destination node Selector6~0" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 25 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 323 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EN~output " "Info: Destination node EN~output" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 7 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 5 -1 0 } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado.desligado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/caior/Desktop/projetoSD2/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 4 16 0 " "Info: Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 4 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 14 51 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 14 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b0 " "Warning: Node \"b0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "b0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b1 " "Warning: Node \"b1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "b1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b2 " "Warning: Node \"b2\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "b2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b3 " "Warning: Node \"b3\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "b3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis0\[0\] " "Warning: Node \"dis0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis0\[1\] " "Warning: Node \"dis0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis0\[2\] " "Warning: Node \"dis0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis0\[3\] " "Warning: Node \"dis0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis0\[4\] " "Warning: Node \"dis0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis0\[5\] " "Warning: Node \"dis0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis0\[6\] " "Warning: Node \"dis0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis1\[0\] " "Warning: Node \"dis1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis1\[1\] " "Warning: Node \"dis1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis1\[2\] " "Warning: Node \"dis1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis1\[3\] " "Warning: Node \"dis1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis1\[4\] " "Warning: Node \"dis1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis1\[5\] " "Warning: Node \"dis1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis1\[6\] " "Warning: Node \"dis1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis2\[0\] " "Warning: Node \"dis2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis2\[1\] " "Warning: Node \"dis2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis2\[2\] " "Warning: Node \"dis2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis2\[3\] " "Warning: Node \"dis2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis2\[4\] " "Warning: Node \"dis2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis2\[5\] " "Warning: Node \"dis2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis2\[6\] " "Warning: Node \"dis2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis3\[0\] " "Warning: Node \"dis3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis3\[1\] " "Warning: Node \"dis3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis3\[2\] " "Warning: Node \"dis3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis3\[3\] " "Warning: Node \"dis3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis3\[4\] " "Warning: Node \"dis3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis3\[5\] " "Warning: Node \"dis3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis3\[6\] " "Warning: Node \"dis3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis4\[0\] " "Warning: Node \"dis4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis4\[1\] " "Warning: Node \"dis4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis4\[2\] " "Warning: Node \"dis4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis4\[3\] " "Warning: Node \"dis4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis4\[4\] " "Warning: Node \"dis4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis4\[5\] " "Warning: Node \"dis4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis4\[6\] " "Warning: Node \"dis4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis5\[0\] " "Warning: Node \"dis5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis5\[1\] " "Warning: Node \"dis5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis5\[2\] " "Warning: Node \"dis5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis5\[3\] " "Warning: Node \"dis5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis5\[4\] " "Warning: Node \"dis5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis5\[5\] " "Warning: Node \"dis5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis5\[6\] " "Warning: Node \"dis5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis6\[0\] " "Warning: Node \"dis6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis6\[1\] " "Warning: Node \"dis6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis6\[2\] " "Warning: Node \"dis6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis6\[3\] " "Warning: Node \"dis6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis6\[4\] " "Warning: Node \"dis6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis6\[5\] " "Warning: Node \"dis6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis6\[6\] " "Warning: Node \"dis6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis7\[0\] " "Warning: Node \"dis7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis7\[1\] " "Warning: Node \"dis7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis7\[2\] " "Warning: Node \"dis7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis7\[3\] " "Warning: Node \"dis7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis7\[4\] " "Warning: Node \"dis7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis7\[5\] " "Warning: Node \"dis7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dis7\[6\] " "Warning: Node \"dis7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sinalF " "Warning: Node \"sinalF\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sinalF" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X92_Y0 X103_Y11 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 84 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Info: Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 18:32:26 2022 " "Info: Processing ended: Sat Oct 01 18:32:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 18:32:27 2022 " "Info: Processing started: Sat Oct 01 18:32:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projetoSD2 -c projetoSD2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off projetoSD2 -c projetoSD2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 18:32:27 2022 " "Info: Processing started: Sat Oct 01 18:32:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projetoSD2 -c projetoSD2 " "Info: Command: quartus_sta projetoSD2 -c projetoSD2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "projetoSD2 " "Warning: Ignored assignments for entity \"projetoSD2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity projetoSD2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity projetoSD2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoSD2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoSD2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[0\]\$latch\|combout " "Warning: Node \"Y\[0\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[1\]\$latch\|combout " "Warning: Node \"Y\[1\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[2\]\$latch\|combout " "Warning: Node \"Y\[2\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[3\]\$latch\|combout " "Warning: Node \"Y\[3\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[4\]\$latch\|combout " "Warning: Node \"Y\[4\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[5\]\$latch\|combout " "Warning: Node \"Y\[5\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[6\]\$latch\|combout " "Warning: Node \"Y\[6\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[7\]\$latch\|combout " "Warning: Node \"Y\[7\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[8\]\$latch\|combout " "Warning: Node \"Y\[8\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[9\]\$latch\|combout " "Warning: Node \"Y\[9\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[10\]\$latch\|combout " "Warning: Node \"Y\[10\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[11\]\$latch\|combout " "Warning: Node \"Y\[11\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[12\]\$latch\|combout " "Warning: Node \"Y\[12\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[13\]\$latch\|combout " "Warning: Node \"Y\[13\]\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sinal\$latch\|combout " "Warning: Node \"sinal\$latch\|combout\" is a latch" {  } { { "calculadora.v" "" { Text "C:/Users/caior/Desktop/projetoSD2/calculadora.v" 95 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoSD2.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'projetoSD2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estado.desligado estado.desligado " "Info: create_clock -period 1.000 -name estado.desligado estado.desligado" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.781 " "Info: Worst-case setup slack is -2.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.781       -31.989 clk  " "Info:    -2.781       -31.989 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.645       -24.507 estado.desligado  " "Info:    -2.645       -24.507 estado.desligado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.064 " "Info: Worst-case hold slack is -0.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064        -0.064 clk  " "Info:    -0.064        -0.064 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041         0.000 estado.desligado  " "Info:     0.041         0.000 estado.desligado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -20.990 clk  " "Info:    -3.000       -20.990 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373         0.000 estado.desligado  " "Info:     0.373         0.000 estado.desligado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.512 " "Info: Worst-case setup slack is -2.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.512       -28.584 clk  " "Info:    -2.512       -28.584 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.495       -23.512 estado.desligado  " "Info:    -2.495       -23.512 estado.desligado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.010 " "Info: Worst-case hold slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010         0.000 clk  " "Info:     0.010         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 estado.desligado  " "Info:     0.180         0.000 estado.desligado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -20.990 clk  " "Info:    -3.000       -20.990 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470         0.000 estado.desligado  " "Info:     0.470         0.000 estado.desligado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{estado.desligado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{estado.desligado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{estado.desligado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.879 " "Info: Worst-case setup slack is -0.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879        -5.783 estado.desligado  " "Info:    -0.879        -5.783 estado.desligado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.825        -9.009 clk  " "Info:    -0.825        -9.009 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.200 " "Info: Worst-case hold slack is -0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.200        -0.549 clk  " "Info:    -0.200        -0.549 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043         0.000 estado.desligado  " "Info:     0.043         0.000 estado.desligado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.812 clk  " "Info:    -3.000       -17.812 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275         0.000 estado.desligado  " "Info:     0.275         0.000 estado.desligado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Info: Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 18:32:30 2022 " "Info: Processing ended: Sat Oct 01 18:32:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Info: Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 18:32:32 2022 " "Info: Processing ended: Sat Oct 01 18:32:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Info: Quartus II Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
