(set-logic ALL)
(declare-var x (BitVec 32))
(declare-var y (BitVec 32))
(declare-var x! (BitVec 32))
(declare-var y! (BitVec 32))
(synth-fun inv-f((parameter0 (BitVec 32))(parameter1 (BitVec 32)))Bool) 
(constraint (=> (= x (_ bv4294967246 32))(inv-f x y )))
(constraint (=> (and (inv-f x y ) (and (and (bvslt x (_ bv0 32)) (= x! (bvadd x y)) ) (= y! (bvadd y (_ bv1 32))) ) )(inv-f x! y! )))
(constraint (=> (inv-f x y )(not (and (bvsge x (_ bv0 32)) (bvsle y (_ bv0 32)) ))))
(check-synth)

