INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Status_Checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Status_Checker
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Counter_3X.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_3X
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/ip/c_counter_binary_2/sim/c_counter_binary_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_2
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/ip/c_counter_binary_0_1/sim/c_counter_binary_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Row_Counter_Int.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Row_Counter_Int
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/MRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MRegister
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Controller
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Column_Selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Column_Selector
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Column_Counter_Int.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Column_Counter_Int
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Buff_Sim_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Buff_Sim_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Files/Simp_Reg_8bIt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Simp_Reg_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Multiplixer_4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplixer_4_1
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Registers_Matrix.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Registers_Matrix
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/DMux_Row_Status.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_Row_Status
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/FSM_01.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_01
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Serializer
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Collection.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Collection
INFO: [VRFC 10-163] Analyzing VHDL file "/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sim_1/new/TB_Collection.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Collection
