<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.9.1">
  <compounddef id="group__Fence" kind="group">
    <compoundname>Fence</compoundname>
    <title>Fence Functions</title>
      <sectiondef kind="func">
      <memberdef kind="function" id="group__Fence_1ga040385fe585c2684da280e66cfbcd7f4" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type></type>
        <definition>__attribute__</definition>
        <argsstring>((const)) __device__ void __hip_hc_threadfence() __asm(&quot;__llvm_fence_sc_dev&quot;)</argsstring>
        <name>__attribute__</name>
        <param>
          <type>(const)</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/mohit/Desktop/doxygen/hip/HIP/include/hip/hcc_detail/hip_runtime.h" line="330" column="1"/>
      </memberdef>
      <memberdef kind="function" id="group__Fence_1gadb1bbffa362cbf77881695fe999d20e0" prot="public" static="yes" const="no" explicit="no" inline="yes" virt="non-virtual">
        <type>__device__ void</type>
        <definition>static __device__ void __threadfence_block</definition>
        <argsstring>(void)</argsstring>
        <name>__threadfence_block</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>threadfence_block makes writes visible to threads running in same block. </para>        </briefdescription>
        <detaileddescription>
<para>void</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>void</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="warning"><para>__threadfence_block is a stub and map to no-op. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/mohit/Desktop/doxygen/hip/HIP/include/hip/hcc_detail/hip_runtime.h" line="344" column="1" bodyfile="/home/mohit/Desktop/doxygen/hip/HIP/include/hip/hcc_detail/hip_runtime.h" bodystart="344" bodyend="346"/>
      </memberdef>
      <memberdef kind="function" id="group__Fence_1ga074c82ca4b5ea4f75da54fd677554e8a" prot="public" static="yes" const="no" explicit="no" inline="yes" virt="non-virtual">
        <type>__device__ void</type>
        <definition>static __device__ void __threadfence</definition>
        <argsstring>(void)</argsstring>
        <name>__threadfence</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>threadfence makes wirtes visible to other threads running on same GPU. </para>        </briefdescription>
        <detaileddescription>
<para>void</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>void</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="warning"><para>__threadfence is a stub and map to no-op, application should set &quot;export HSA_DISABLE_CACHE=1&quot; to disable both L1 and L2 caches. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/mohit/Desktop/doxygen/hip/HIP/include/hip/hcc_detail/hip_runtime.h" line="358" column="1" bodyfile="/home/mohit/Desktop/doxygen/hip/HIP/include/hip/hcc_detail/hip_runtime.h" bodystart="358" bodyend="360"/>
      </memberdef>
      <memberdef kind="function" id="group__Fence_1ga21e7328a2daaf9e376d10b5c6b3de0ae" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>__device__ void</type>
        <definition>__device__ void __threadfence_system</definition>
        <argsstring>(void)</argsstring>
        <name>__threadfence_system</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>threadfence_system makes writes to pinned system memory visible on host CPU. </para>        </briefdescription>
        <detaileddescription>
<para>void</para><para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>void</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="warning"><para>__threadfence_system is a stub and map to no-op. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/mohit/Desktop/doxygen/hip/HIP/include/hip/hcc_detail/hip_runtime.h" line="372" column="1" bodyfile="/home/mohit/Desktop/doxygen/hip/HIP/src/device_util.cpp" bodystart="1266" bodyend="1268"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="var">
      <memberdef kind="variable" id="group__Fence_1ga947da712d9f6f6ed0f7a7dfb274bcb91" prot="public" static="no" mutable="no">
        <type>struct <ref refid="structuchar3" kindref="compound">uchar3</ref></type>
        <definition>struct uintHolder __attribute__</definition>
        <argsstring></argsstring>
        <name>__attribute__</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/mohit/Desktop/doxygen/hip/HIP/include/hip/hcc_detail/hip_vector_types.h" line="139" column="1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
<para>CUDA 8 device function features <heading level="2">Kernel launching </heading>
</para><para><hruler/>
</para><para><simplesect kind="warning"><para>The HIP memory fence functions are currently not supported yet. If any of those threadfence stubs are reached by the application, you should set &quot;export HSA_DISABLE_CACHE=1&quot; to disable L1 and L2 caches.</para></simplesect>
On AMD platforms, the threadfence* routines are currently empty stubs. </para>    </detaileddescription>
  </compounddef>
</doxygen>
