-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.2/1059873 Production Release                   
-- Build Date:               Mon Aug  7 10:54:31 PDT 2023                        
                                                                                 
-- Generated by:             r12016@cad40                                        
-- Generated date:           Sun Mar 24 17:24:33 CST 2024                        

Solution Settings: top.v1
  Current state: schedule
  Project: Catapult

Design Input Files Specified
  $PROJECT_HOME/top_tb.cpp
  $PROJECT_HOME/top.h
    $PROJECT_HOME/fir.h
      $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/decimator.h
      $MGC_HOME/shared/include/mc_scverify.h
  $PROJECT_HOME/fir.h
    $MGC_HOME/shared/include/ac_int.h
    $MGC_HOME/shared/include/ac_channel.h
    $MGC_HOME/shared/include/mc_scverify.h
  $PROJECT_HOME/decimator.h
    $MGC_HOME/shared/include/mc_scverify.h

Processes/Blocks in Design
  Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
  ------------------ ----------------------- ------- ---------- ------------ -- --------
  /top/decimator/run                       6       1          2            1  0          
  /top/fir/run                            35       8         10            0  0          
  Design Total:                           41       9         10            1  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks        
  ------------ ------ ------ ----------------- ----------- -------------------------------
  clk          rising 10.000             20.00    0.000000 /top/decimator/run /top/fir/run 
  
I/O Data Ranges
  Port         Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  ------------ ---- -------- --------- --------- ------- -------- --------
  clk          IN   Unsigned         1                                     
  rst          IN   Unsigned         1                                     
  din:rsc.dat  IN   Unsigned         8                                     
  din:rsc.vld  IN   Unsigned         1                                     
  coeffs       IN   Signed          64                                     
  dout:rsc.rdy IN   Unsigned         1                                     
  din:rsc.rdy  OUT  Unsigned         1                                     
  dout:rsc.dat OUT  Unsigned         8                                     
  dout:rsc.vld OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /top/fir/input:rsc
    Memory Component: ccs_in_wait                  Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable       Indices Phys Memory Address     
    -------------- ------- -----------------------
    /top/fir/input     0:7 00000000-00000000 (0-0) 
    
  Resource Name: /top/fir/coeffs:rsc
    Memory Component: [DirectInput]                Size:         1 x 64
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable        Indices Phys Memory Address     
    --------------- ------- -----------------------
    /top/fir/coeffs    0:63 00000000-00000000 (0-0) 
    
  Resource Name: /top/fir/output:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable        Indices Phys Memory Address     
    --------------- ------- -----------------------
    /top/fir/output     0:7 00000000-00000000 (0-0) 
    
  Resource Name: /top/decimator/din:rsc
    Memory Component: ccs_in_wait                  Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable           Indices Phys Memory Address     
    ------------------ ------- -----------------------
    /top/decimator/din     0:7 00000000-00000000 (0-0) 
    
  Resource Name: /top/decimator/dout:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable            Indices Phys Memory Address     
    ------------------- ------- -----------------------
    /top/decimator/dout     0:7 00000000-00000000 (0-0) 
    
  Resource Name: /top/din:rsc
    Memory Component: ccs_in_wait                  Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable Indices Phys Memory Address     
    -------- ------- -----------------------
    /top/din     0:7 00000000-00000000 (0-0) 
    
  Resource Name: /top/coeffs:rsc
    Memory Component: [DirectInput]                Size:         1 x 64
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable    Indices Phys Memory Address     
    ----------- ------- -----------------------
    /top/coeffs    0:63 00000000-00000000 (0-0) 
    
  Resource Name: /top/dout:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable  Indices Phys Memory Address     
    --------- ------- -----------------------
    /top/dout     0:7 00000000-00000000 (0-0) 
    
  Resource Name: /top/connect0:cns
    Memory Component: ccs_pipe                     Size:         1 x 8
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable      Indices Phys Memory Address     
    ------------- ------- -----------------------
    /top/connect0     0:7 00000000-00000000 (0-0) 
    
  Resource Name: /top/connect1:cns
    Memory Component: ccs_pipe                     Size:         1 x 8
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable      Indices Phys Memory Address     
    ------------- ------- -----------------------
    /top/connect1     0:7 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  Resource/Fields C++ Type       Interface Range    Range Expression(x) x=step+offset Expression Limits 
  --------------- -------------- ------------------ ------------------- ------------- -----------------
  /top/coeffs:rsc                [63:0]                                                                 
    coeffs[M]     ac_int<8,true> [63:56]...[7:0]    coeffs[x+8-1:x]     (M)*8+0       M<8               
                                                                                                        
                                 Range Key:    ...  - Contiguous words                                  
                                               ,.., - Sequenced steps                                   
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process            Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
  ------------------ ---------------- ---------- ------- ------------- ---------- ------ ---- --------
  /top/decimator/run run:rlp            Infinite       1            3   30.00 ns                       
  /top/decimator/run  main              Infinite       2            2   20.00 ns                       
  /top/fir/run       run:rlp            Infinite       0           10  100.00 ns                       
  /top/fir/run        main              Infinite       2           10  100.00 ns                       
  /top/fir/run         SHIFT                   8       1            8   80.00 ns                       
  
Loop Execution Profile
  Process            Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  ------------------ ---------------- ------------ -------------------------- ----------------- --------
  /top/decimator/run run:rlp                    1                       33.33                2           
  /top/decimator/run  main                      2                       66.67                2           
  /top/fir/run       run:rlp                    0                        0.00               10           
  /top/fir/run        main                      2                       20.00               10           
  /top/fir/run         SHIFT                    8                       80.00                8           
  
End of Report
