

================================================================
== Vivado HLS Report for 'StateMachine_getNextState'
================================================================
* Date:           Wed Aug 15 21:51:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        StateMachine
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.552|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     34|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     94|
|Register         |        -|      -|     12|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     12|    128|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_122_p2                   |   icmp   |      0|  0|  11|           8|           7|
    |grp_fu_128_p2                   |   icmp   |      0|  0|  11|           8|           7|
    |p_val_V1_cast_fu_143_p3         |  select  |      0|  0|   3|           1|           3|
    |p_val_V2_cast_fu_134_p3         |  select  |      0|  0|   3|           1|           2|
    |p_val_V_cast_fu_170_p3          |  select  |      0|  0|   2|           1|           2|
    |storemerge1_cast_cas_fu_161_p3  |  select  |      0|  0|   2|           1|           2|
    |storemerge_cast_cast_fu_152_p3  |  select  |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  34|          21|          24|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  15|          3|    1|          3|
    |ap_phi_mux_v_V_phi_fu_96_p18  |  41|          8|   12|         96|
    |v_V_reg_92                    |  38|          7|   12|         84|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  94|         18|   25|        183|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------+----+----+-----+-----------+
    |    Name    | FF | LUT| Bits| Const Bits|
    +------------+----+----+-----+-----------+
    |v_V_reg_92  |  12|   0|   12|          0|
    +------------+----+----+-----+-----------+
    |Total       |  12|   0|   12|          0|
    +------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | StateMachine::getNextState | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | StateMachine::getNextState | return value |
|key                          |  in |    8|   ap_none  |             key            |    pointer   |
|current_state_i              |  in |   12|   ap_vld   |        current_state       |    pointer   |
|current_state_i_ap_vld       |  in |    1|   ap_vld   |        current_state       |    pointer   |
|current_state_o              | out |   12|   ap_vld   |        current_state       |    pointer   |
|current_state_o_ap_vld       | out |    1|   ap_vld   |        current_state       |    pointer   |
|StateMachine_state_V         | out |   12|   ap_vld   |    StateMachine_state_V    |    pointer   |
|StateMachine_state_V_ap_vld  | out |    1|   ap_vld   |    StateMachine_state_V    |    pointer   |
+-----------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !75"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %key), !map !79"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %current_state), !map !83"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %StateMachine_state_V), !map !87"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str, i32 3, [5 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind" [../Proyecto1/StateMachine/StateMachine.cpp:10]   --->   Operation 7 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [4 x i8]* @p_str4, i32 0, i32 0, i8* %key) nounwind" [../Proyecto1/StateMachine/StateMachine.cpp:11]   --->   Operation 8 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str, i32 1, [13 x i8]* @p_str5, [14 x i8]* @p_str6, i32 0, i32 0, i12* %current_state) nounwind" [../Proyecto1/StateMachine/StateMachine.cpp:12]   --->   Operation 9 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([13 x i8]* @p_str, i32 0, [13 x i8]* @p_str7) nounwind" [../Proyecto1/StateMachine/StateMachine.cpp:13]   --->   Operation 10 'specprocessdef' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [../Proyecto1/StateMachine/StateMachine.cpp:13]   --->   Operation 11 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind" [../Proyecto1/StateMachine/StateMachine.cpp:13]   --->   Operation 12 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%val_V = call i12 @_ssdm_op_Read.ap_auto.volatile.i12P(i12* %current_state)" [../Proyecto1/StateMachine/StateMachine.cpp:11]   --->   Operation 13 'read' 'val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.97ns)   --->   "switch i12 %val_V, label %._crit_edge [
    i12 0, label %1
    i12 1, label %3
    i12 2, label %4
    i12 3, label %5
    i12 4, label %7
  ]" [../Proyecto1/StateMachine/StateMachine.cpp:13]   --->   Operation 14 'switch' <Predicate = true> <Delay = 1.97>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:55]   --->   Operation 15 'read' 'tmp_12' <Predicate = (val_V == 4)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.55ns)   --->   "%tmp_s = icmp eq i8 %tmp_12, 97" [../Proyecto1/StateMachine/StateMachine.cpp:55]   --->   Operation 16 'icmp' 'tmp_s' <Predicate = (val_V == 4)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.97ns)   --->   "br i1 %tmp_s, label %._crit_edge, label %8" [../Proyecto1/StateMachine/StateMachine.cpp:55]   --->   Operation 17 'br' <Predicate = (val_V == 4)> <Delay = 1.97>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:59]   --->   Operation 18 'read' 'tmp_15' <Predicate = (val_V == 4 & !tmp_s)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.55ns)   --->   "%tmp_5 = icmp eq i8 %tmp_15, 98" [../Proyecto1/StateMachine/StateMachine.cpp:59]   --->   Operation 19 'icmp' 'tmp_5' <Predicate = (val_V == 4 & !tmp_s)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%p_val_V2_cast = select i1 %tmp_5, i12 2, i12 4" [../Proyecto1/StateMachine/StateMachine.cpp:59]   --->   Operation 20 'select' 'p_val_V2_cast' <Predicate = (val_V == 4 & !tmp_s)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.97ns)   --->   "br label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.cpp:59]   --->   Operation 21 'br' <Predicate = (val_V == 4 & !tmp_s)> <Delay = 1.97>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:45]   --->   Operation 22 'read' 'tmp_11' <Predicate = (val_V == 3)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.55ns)   --->   "%tmp_8 = icmp eq i8 %tmp_11, 97" [../Proyecto1/StateMachine/StateMachine.cpp:45]   --->   Operation 23 'icmp' 'tmp_8' <Predicate = (val_V == 3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.97ns)   --->   "br i1 %tmp_8, label %._crit_edge, label %6" [../Proyecto1/StateMachine/StateMachine.cpp:45]   --->   Operation 24 'br' <Predicate = (val_V == 3)> <Delay = 1.97>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:49]   --->   Operation 25 'read' 'tmp_14' <Predicate = (val_V == 3 & !tmp_8)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.55ns)   --->   "%tmp_3 = icmp eq i8 %tmp_14, 98" [../Proyecto1/StateMachine/StateMachine.cpp:49]   --->   Operation 26 'icmp' 'tmp_3' <Predicate = (val_V == 3 & !tmp_8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%p_val_V1_cast = select i1 %tmp_3, i12 4, i12 3" [../Proyecto1/StateMachine/StateMachine.cpp:49]   --->   Operation 27 'select' 'p_val_V1_cast' <Predicate = (val_V == 3 & !tmp_8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.97ns)   --->   "br label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.cpp:49]   --->   Operation 28 'br' <Predicate = (val_V == 3 & !tmp_8)> <Delay = 1.97>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:35]   --->   Operation 29 'read' 'tmp_10' <Predicate = (val_V == 2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.55ns)   --->   "%tmp_6 = icmp eq i8 %tmp_10, 97" [../Proyecto1/StateMachine/StateMachine.cpp:35]   --->   Operation 30 'icmp' 'tmp_6' <Predicate = (val_V == 2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.98ns)   --->   "%storemerge_cast_cast = select i1 %tmp_6, i12 1, i12 2" [../Proyecto1/StateMachine/StateMachine.cpp:35]   --->   Operation 31 'select' 'storemerge_cast_cast' <Predicate = (val_V == 2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.97ns)   --->   "br label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.cpp:43]   --->   Operation 32 'br' <Predicate = (val_V == 2)> <Delay = 1.97>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:25]   --->   Operation 33 'read' 'tmp_9' <Predicate = (val_V == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.55ns)   --->   "%tmp_4 = icmp eq i8 %tmp_9, 98" [../Proyecto1/StateMachine/StateMachine.cpp:25]   --->   Operation 34 'icmp' 'tmp_4' <Predicate = (val_V == 1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.98ns)   --->   "%storemerge1_cast_cas = select i1 %tmp_4, i12 3, i12 1" [../Proyecto1/StateMachine/StateMachine.cpp:25]   --->   Operation 35 'select' 'storemerge1_cast_cas' <Predicate = (val_V == 1)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.97ns)   --->   "br label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.cpp:33]   --->   Operation 36 'br' <Predicate = (val_V == 1)> <Delay = 1.97>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:15]   --->   Operation 37 'read' 'tmp' <Predicate = (val_V == 0)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.55ns)   --->   "%tmp_2 = icmp eq i8 %tmp, 97" [../Proyecto1/StateMachine/StateMachine.cpp:15]   --->   Operation 38 'icmp' 'tmp_2' <Predicate = (val_V == 0)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.97ns)   --->   "br i1 %tmp_2, label %._crit_edge, label %2" [../Proyecto1/StateMachine/StateMachine.cpp:15]   --->   Operation 39 'br' <Predicate = (val_V == 0)> <Delay = 1.97>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:19]   --->   Operation 40 'read' 'tmp_13' <Predicate = (val_V == 0 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.55ns)   --->   "%tmp_1 = icmp eq i8 %tmp_13, 98" [../Proyecto1/StateMachine/StateMachine.cpp:19]   --->   Operation 41 'icmp' 'tmp_1' <Predicate = (val_V == 0 & !tmp_2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.98ns)   --->   "%p_val_V_cast = select i1 %tmp_1, i12 2, i12 0" [../Proyecto1/StateMachine/StateMachine.cpp:19]   --->   Operation 42 'select' 'p_val_V_cast' <Predicate = (val_V == 0 & !tmp_2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.97ns)   --->   "br label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.cpp:19]   --->   Operation 43 'br' <Predicate = (val_V == 0 & !tmp_2)> <Delay = 1.97>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v_V = phi i12 [ %val_V, %0 ], [ %storemerge_cast_cast, %4 ], [ %storemerge1_cast_cas, %3 ], [ 1, %1 ], [ %p_val_V_cast, %2 ], [ 1, %5 ], [ %p_val_V1_cast, %6 ], [ 1, %7 ], [ %p_val_V2_cast, %8 ]"   --->   Operation 44 'phi' 'v_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i12P(i12* %current_state, i12 %v_V)" [../Proyecto1/StateMachine/StateMachine.cpp:65]   --->   Operation 45 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_7)" [../Proyecto1/StateMachine/StateMachine.cpp:65]   --->   Operation 46 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %StateMachine_state_V, i12 %v_V)" [../Proyecto1/StateMachine/StateMachine.cpp:11]   --->   Operation 47 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [../Proyecto1/StateMachine/StateMachine.cpp:65]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_state]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ StateMachine_state_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3           (specbitsmap    ) [ 000]
StgValue_4           (specbitsmap    ) [ 000]
StgValue_5           (specbitsmap    ) [ 000]
StgValue_6           (specbitsmap    ) [ 000]
StgValue_7           (specport       ) [ 000]
StgValue_8           (specport       ) [ 000]
StgValue_9           (specport       ) [ 000]
StgValue_10          (specprocessdef ) [ 000]
tmp_7                (specregionbegin) [ 000]
StgValue_12          (specprotocol   ) [ 000]
val_V                (read           ) [ 010]
StgValue_14          (switch         ) [ 000]
tmp_12               (read           ) [ 000]
tmp_s                (icmp           ) [ 010]
StgValue_17          (br             ) [ 000]
tmp_15               (read           ) [ 000]
tmp_5                (icmp           ) [ 000]
p_val_V2_cast        (select         ) [ 000]
StgValue_21          (br             ) [ 000]
tmp_11               (read           ) [ 000]
tmp_8                (icmp           ) [ 010]
StgValue_24          (br             ) [ 000]
tmp_14               (read           ) [ 000]
tmp_3                (icmp           ) [ 000]
p_val_V1_cast        (select         ) [ 000]
StgValue_28          (br             ) [ 000]
tmp_10               (read           ) [ 000]
tmp_6                (icmp           ) [ 000]
storemerge_cast_cast (select         ) [ 000]
StgValue_32          (br             ) [ 000]
tmp_9                (read           ) [ 000]
tmp_4                (icmp           ) [ 000]
storemerge1_cast_cas (select         ) [ 000]
StgValue_36          (br             ) [ 000]
tmp                  (read           ) [ 000]
tmp_2                (icmp           ) [ 010]
StgValue_39          (br             ) [ 000]
tmp_13               (read           ) [ 000]
tmp_1                (icmp           ) [ 000]
p_val_V_cast         (select         ) [ 000]
StgValue_43          (br             ) [ 000]
v_V                  (phi            ) [ 001]
StgValue_45          (write          ) [ 000]
empty                (specregionend  ) [ 000]
StgValue_47          (write          ) [ 000]
StgValue_48          (ret            ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="current_state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_state"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="StateMachine_state_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StateMachine_state_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i12P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i12P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="val_V_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="12" slack="0"/>
<pin id="68" dir="0" index="1" bw="12" slack="0"/>
<pin id="69" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_12/1 tmp_15/1 tmp_11/1 tmp_14/1 tmp_10/1 tmp_9/1 tmp/1 tmp_13/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_45_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="0" index="2" bw="12" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_45/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="StgValue_47_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="12" slack="0"/>
<pin id="88" dir="0" index="2" bw="12" slack="1"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_47/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="v_V_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="1"/>
<pin id="94" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v_V (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="v_V_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="0"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="4" bw="3" slack="0"/>
<pin id="102" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="1" slack="0"/>
<pin id="104" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="8" bw="3" slack="0"/>
<pin id="106" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="10" bw="1" slack="0"/>
<pin id="108" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="12" bw="4" slack="0"/>
<pin id="110" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="14" bw="1" slack="0"/>
<pin id="112" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="16" bw="4" slack="0"/>
<pin id="114" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="18" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 tmp_8/1 tmp_6/1 tmp_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 tmp_3/1 tmp_4/1 tmp_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_val_V2_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_val_V2_cast/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_val_V1_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="12" slack="0"/>
<pin id="146" dir="0" index="2" bw="12" slack="0"/>
<pin id="147" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_val_V1_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="storemerge_cast_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="12" slack="0"/>
<pin id="155" dir="0" index="2" bw="12" slack="0"/>
<pin id="156" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_cast_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="storemerge1_cast_cas_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="12" slack="0"/>
<pin id="164" dir="0" index="2" bw="12" slack="0"/>
<pin id="165" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1_cast_cas/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_val_V_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="0"/>
<pin id="173" dir="0" index="2" bw="12" slack="0"/>
<pin id="174" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_val_V_cast/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="42" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="54" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="60" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="64" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="92" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="116"><net_src comp="66" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="96" pin=10"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="96" pin=14"/></net>

<net id="120"><net_src comp="96" pin="18"/><net_sink comp="78" pin=2"/></net>

<net id="121"><net_src comp="96" pin="18"/><net_sink comp="92" pin=0"/></net>

<net id="126"><net_src comp="72" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="56" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="72" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="142"><net_src comp="134" pin="3"/><net_sink comp="96" pin=16"/></net>

<net id="148"><net_src comp="128" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="151"><net_src comp="143" pin="3"/><net_sink comp="96" pin=12"/></net>

<net id="157"><net_src comp="122" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="166"><net_src comp="128" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="96" pin=4"/></net>

<net id="175"><net_src comp="128" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="178"><net_src comp="170" pin="3"/><net_sink comp="96" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: current_state | {1 }
	Port: StateMachine_state_V | {2 }
 - Input state : 
	Port: StateMachine::getNextState : key | {1 }
	Port: StateMachine::getNextState : current_state | {1 }
  - Chain level:
	State 1
		StgValue_17 : 1
		p_val_V2_cast : 1
		StgValue_24 : 1
		p_val_V1_cast : 1
		storemerge_cast_cast : 1
		storemerge1_cast_cas : 1
		StgValue_39 : 1
		p_val_V_cast : 1
		v_V : 2
		StgValue_45 : 3
		empty : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |     p_val_V2_cast_fu_134    |    0    |    12   |
|          |     p_val_V1_cast_fu_143    |    0    |    12   |
|  select  | storemerge_cast_cast_fu_152 |    0    |    12   |
|          | storemerge1_cast_cas_fu_161 |    0    |    12   |
|          |     p_val_V_cast_fu_170     |    0    |    12   |
|----------|-----------------------------|---------|---------|
|   icmp   |          grp_fu_122         |    0    |    11   |
|          |          grp_fu_128         |    0    |    11   |
|----------|-----------------------------|---------|---------|
|   read   |       val_V_read_fu_66      |    0    |    0    |
|          |        grp_read_fu_72       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_45_write_fu_78   |    0    |    0    |
|          |   StgValue_47_write_fu_85   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    82   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|v_V_reg_92|   12   |
+----------+--------+
|   Total  |   12   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   82   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   12   |    -   |
+-----------+--------+--------+
|   Total   |   12   |   82   |
+-----------+--------+--------+
