// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_drop_optional_header_fields_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer3b_dout,
        rxEng_dataBuffer3b_num_data_valid,
        rxEng_dataBuffer3b_fifo_cap,
        rxEng_dataBuffer3b_empty_n,
        rxEng_dataBuffer3b_read,
        rxEng_optionalFieldsMetaFifo_dout,
        rxEng_optionalFieldsMetaFifo_num_data_valid,
        rxEng_optionalFieldsMetaFifo_fifo_cap,
        rxEng_optionalFieldsMetaFifo_empty_n,
        rxEng_optionalFieldsMetaFifo_read,
        rxEng_optionalFieldsFifo_din,
        rxEng_optionalFieldsFifo_num_data_valid,
        rxEng_optionalFieldsFifo_fifo_cap,
        rxEng_optionalFieldsFifo_full_n,
        rxEng_optionalFieldsFifo_write,
        rxEng_dataBuffer3_din,
        rxEng_dataBuffer3_num_data_valid,
        rxEng_dataBuffer3_fifo_cap,
        rxEng_dataBuffer3_full_n,
        rxEng_dataBuffer3_write,
        rxEng_dataOffsetFifo_din,
        rxEng_dataOffsetFifo_num_data_valid,
        rxEng_dataOffsetFifo_fifo_cap,
        rxEng_dataOffsetFifo_full_n,
        rxEng_dataOffsetFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] rxEng_dataBuffer3b_dout;
input  [3:0] rxEng_dataBuffer3b_num_data_valid;
input  [3:0] rxEng_dataBuffer3b_fifo_cap;
input   rxEng_dataBuffer3b_empty_n;
output   rxEng_dataBuffer3b_read;
input  [15:0] rxEng_optionalFieldsMetaFifo_dout;
input  [3:0] rxEng_optionalFieldsMetaFifo_num_data_valid;
input  [3:0] rxEng_optionalFieldsMetaFifo_fifo_cap;
input   rxEng_optionalFieldsMetaFifo_empty_n;
output   rxEng_optionalFieldsMetaFifo_read;
output  [319:0] rxEng_optionalFieldsFifo_din;
input  [1:0] rxEng_optionalFieldsFifo_num_data_valid;
input  [1:0] rxEng_optionalFieldsFifo_fifo_cap;
input   rxEng_optionalFieldsFifo_full_n;
output   rxEng_optionalFieldsFifo_write;
output  [576:0] rxEng_dataBuffer3_din;
input  [5:0] rxEng_dataBuffer3_num_data_valid;
input  [5:0] rxEng_dataBuffer3_fifo_cap;
input   rxEng_dataBuffer3_full_n;
output   rxEng_dataBuffer3_write;
output  [3:0] rxEng_dataOffsetFifo_din;
input  [1:0] rxEng_dataOffsetFifo_num_data_valid;
input  [1:0] rxEng_dataOffsetFifo_fifo_cap;
input   rxEng_dataOffsetFifo_full_n;
output   rxEng_dataOffsetFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer3b_read;
reg rxEng_optionalFieldsMetaFifo_read;
reg[319:0] rxEng_optionalFieldsFifo_din;
reg rxEng_optionalFieldsFifo_write;
reg[576:0] rxEng_dataBuffer3_din;
reg rxEng_dataBuffer3_write;
reg rxEng_dataOffsetFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_162_p3;
reg    ap_predicate_op13_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_176_p3;
reg    ap_predicate_op104_read_state1;
reg    ap_predicate_op107_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [1:0] state_V_1_load_reg_1408;
reg   [1:0] state_V_1_load_reg_1408_pp0_iter1_reg;
reg   [0:0] tmp_i_352_reg_1428;
reg   [0:0] tmp_i_352_reg_1428_pp0_iter1_reg;
reg   [0:0] or_ln582_reg_1590;
reg    ap_predicate_op248_write_state3;
reg   [0:0] icmp_ln1065_78_reg_1453;
reg   [0:0] icmp_ln1065_78_reg_1453_pp0_iter1_reg;
reg    ap_predicate_op251_write_state3;
reg    ap_predicate_op253_write_state3;
reg   [0:0] tmp_i_reg_1550;
reg   [0:0] tmp_i_reg_1550_pp0_iter1_reg;
reg   [0:0] tmp_599_i_reg_1554;
reg   [0:0] tmp_599_i_reg_1554_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_reg_1573;
reg   [0:0] icmp_ln1065_reg_1573_pp0_iter1_reg;
reg   [0:0] tmp_syn_V_reg_1563;
reg   [0:0] tmp_syn_V_reg_1563_pp0_iter1_reg;
reg    ap_predicate_op257_write_state3;
reg    ap_predicate_op258_write_state3;
reg    ap_predicate_op259_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] state_V_1;
reg   [3:0] dataOffset_V;
reg   [319:0] optionalHeader_header_V;
reg   [0:0] optionalHeader_ready;
reg   [15:0] optionalHeader_idx;
reg   [0:0] parseHeader;
reg   [511:0] prevWord_data_V_3;
reg   [63:0] prevWord_keep_V_6;
reg   [0:0] headerWritten;
reg    rxEng_optionalFieldsMetaFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_dataBuffer3b_blk_n;
reg    rxEng_dataBuffer3_blk_n;
reg    rxEng_dataOffsetFifo_blk_n;
reg    rxEng_optionalFieldsFifo_blk_n;
reg   [576:0] reg_320;
reg    ap_block_pp0_stage0_11001;
reg   [576:0] reg_320_pp0_iter1_reg;
wire   [0:0] optionalHeader_ready_load_load_fu_333_p1;
reg   [0:0] optionalHeader_ready_load_reg_1412;
reg   [511:0] p_Val2_s_reg_1416;
reg   [63:0] p_Val2_61_reg_1422;
wire   [511:0] tmp_data_V_5_fu_349_p1;
reg   [511:0] tmp_data_V_5_reg_1432;
wire   [63:0] grp_fu_292_p4;
reg   [63:0] tmp_keep_V_4_reg_1437;
wire   [0:0] icmp_ln414_fu_361_p2;
reg   [0:0] icmp_ln414_reg_1445;
wire   [0:0] icmp_ln1065_78_fu_385_p2;
wire   [8:0] shl_ln6_fu_391_p3;
reg   [8:0] shl_ln6_reg_1457;
wire   [9:0] sub_ln599_fu_403_p2;
reg   [9:0] sub_ln599_reg_1464;
wire   [5:0] bvh_d_index_fu_409_p3;
reg   [5:0] bvh_d_index_reg_1469;
wire   [6:0] zext_ln600_fu_417_p1;
reg   [6:0] zext_ln600_reg_1476;
wire   [6:0] sub_ln600_fu_421_p2;
reg   [6:0] sub_ln600_reg_1481;
wire   [9:0] sub_ln674_fu_427_p2;
reg   [9:0] sub_ln674_reg_1487;
wire   [0:0] icmp_ln414_3_fu_445_p2;
reg   [0:0] icmp_ln414_3_reg_1492;
wire   [9:0] sub_ln414_fu_451_p2;
reg   [9:0] sub_ln414_reg_1498;
wire   [511:0] and_ln414_25_fu_499_p2;
reg   [511:0] and_ln414_25_reg_1503;
wire   [0:0] icmp_ln414_4_fu_517_p2;
reg   [0:0] icmp_ln414_4_reg_1509;
wire   [63:0] and_ln414_28_fu_565_p2;
reg   [63:0] and_ln414_28_reg_1515;
wire   [0:0] sendWord_last_V_5_fu_587_p2;
reg   [0:0] sendWord_last_V_5_reg_1521;
reg   [0:0] sendWord_last_V_5_reg_1521_pp0_iter1_reg;
wire   [8:0] shl_ln_fu_646_p3;
reg   [8:0] shl_ln_reg_1526;
wire   [5:0] shl_ln4_fu_664_p3;
reg   [5:0] shl_ln4_reg_1533;
wire   [511:0] xor_ln391_fu_748_p2;
reg   [511:0] xor_ln391_reg_1540;
wire   [63:0] xor_ln391_1_fu_820_p2;
reg   [63:0] xor_ln391_1_reg_1545;
wire   [3:0] tmp_dataOffset_V_fu_826_p1;
reg   [3:0] tmp_dataOffset_V_reg_1558;
reg   [3:0] tmp_dataOffset_V_reg_1558_pp0_iter1_reg;
wire   [0:0] tmp_syn_V_fu_830_p3;
wire   [319:0] tmp_377_fu_848_p1;
reg   [319:0] tmp_377_reg_1567;
reg   [319:0] tmp_377_reg_1567_pp0_iter1_reg;
wire   [0:0] icmp_ln1065_fu_864_p2;
wire   [319:0] p_Result_216_fu_1034_p2;
wire   [0:0] or_ln582_fu_1052_p2;
wire   [511:0] p_Result_231_fu_1202_p2;
reg   [511:0] p_Result_231_reg_1594;
wire   [63:0] p_Result_233_fu_1282_p2;
reg   [63:0] p_Result_233_reg_1599;
wire   [511:0] p_Result_238_fu_1364_p2;
reg   [511:0] p_Result_238_reg_1604;
wire   [63:0] p_Result_239_fu_1369_p2;
reg   [63:0] p_Result_239_reg_1609;
reg   [0:0] ap_phi_mux_state_V_3_flag_5_i_phi_fu_214_p16;
wire   [0:0] ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_211;
wire   [0:0] or_ln563_fu_888_p2;
wire   [0:0] grp_fu_312_p3;
reg   [1:0] ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16;
wire   [1:0] ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_240;
wire   [1:0] select_ln566_fu_929_p3;
wire   [1:0] zext_ln563_fu_894_p1;
wire   [1:0] select_ln611_fu_637_p3;
wire   [0:0] ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_266;
reg   [0:0] ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_266;
wire   [319:0] ap_phi_reg_pp0_iter0_p_015_reg_282;
reg   [319:0] ap_phi_reg_pp0_iter1_p_015_reg_282;
reg   [319:0] ap_phi_reg_pp0_iter2_p_015_reg_282;
wire   [15:0] add_ln67_fu_373_p2;
wire   [511:0] tmp_data_V_fu_838_p1;
reg    ap_block_pp0_stage0_01001;
wire   [576:0] p_011_fu_1391_p4;
wire   [576:0] p_010_fu_1399_p4;
wire   [24:0] shl_ln5_fu_353_p3;
wire   [9:0] zext_ln599_fu_399_p1;
wire   [0:0] tmp_373_fu_433_p3;
wire   [22:0] zext_ln414_33_fu_441_p1;
wire   [9:0] sub_ln414_14_fu_465_p2;
wire   [9:0] select_ln414_24_fu_457_p3;
wire   [9:0] select_ln414_26_fu_471_p3;
wire   [511:0] zext_ln414_35_fu_479_p1;
wire   [511:0] zext_ln414_36_fu_483_p1;
wire   [511:0] shl_ln414_10_fu_487_p2;
wire   [511:0] lshr_ln414_17_fu_493_p2;
wire   [0:0] tmp_375_fu_505_p3;
wire   [25:0] zext_ln414_37_fu_513_p1;
wire   [6:0] sub_ln414_16_fu_531_p2;
wire   [6:0] select_ln414_28_fu_523_p3;
wire   [6:0] select_ln414_30_fu_537_p3;
wire   [63:0] zext_ln414_39_fu_545_p1;
wire   [63:0] zext_ln414_40_fu_549_p1;
wire   [63:0] shl_ln414_12_fu_553_p2;
wire   [63:0] lshr_ln414_18_fu_559_p2;
wire   [60:0] zext_ln825_1_fu_571_p1;
wire   [60:0] shl_ln825_1_fu_575_p2;
wire   [60:0] grp_fu_302_p4;
wire   [60:0] and_ln825_1_fu_581_p2;
wire   [5:0] bvh_1_fu_605_p3;
wire   [31:0] zext_ln1184_fu_613_p1;
wire   [0:0] p_Result_s_fu_617_p3;
wire   [0:0] xor_ln1069_fu_625_p2;
wire   [0:0] and_ln611_fu_631_p2;
wire   [9:0] zext_ln621_fu_654_p1;
wire   [6:0] zext_ln622_fu_672_p1;
wire   [9:0] sub_ln621_fu_658_p2;
wire   [0:0] tmp_fu_682_p3;
wire   [22:0] zext_ln391_fu_690_p1;
wire   [0:0] icmp_ln391_fu_694_p2;
wire   [9:0] sub_ln391_fu_708_p2;
wire   [9:0] select_ln391_fu_700_p3;
wire   [9:0] select_ln391_2_fu_714_p3;
wire   [511:0] zext_ln391_3_fu_722_p1;
wire   [511:0] zext_ln391_4_fu_726_p1;
wire   [511:0] shl_ln391_fu_730_p2;
wire   [511:0] lshr_ln391_fu_736_p2;
wire   [511:0] and_ln391_fu_742_p2;
wire   [6:0] sub_ln622_fu_676_p2;
wire   [0:0] tmp_366_fu_754_p3;
wire   [25:0] zext_ln391_5_fu_762_p1;
wire   [0:0] icmp_ln391_1_fu_766_p2;
wire   [6:0] sub_ln391_1_fu_780_p2;
wire   [6:0] select_ln391_3_fu_772_p3;
wire   [6:0] select_ln391_4_fu_786_p3;
wire   [63:0] zext_ln391_6_fu_794_p1;
wire   [63:0] zext_ln391_7_fu_798_p1;
wire   [63:0] shl_ln391_1_fu_802_p2;
wire   [63:0] lshr_ln391_1_fu_808_p2;
wire   [63:0] and_ln391_3_fu_814_p2;
wire   [0:0] xor_ln563_fu_882_p2;
wire   [5:0] bvh_fu_899_p3;
wire   [60:0] zext_ln825_fu_907_p1;
wire   [60:0] shl_ln825_fu_911_p2;
wire   [60:0] and_ln825_fu_917_p2;
wire   [0:0] p_Result_217_fu_923_p2;
wire   [0:0] trunc_ln414_fu_960_p1;
wire   [319:0] st_fu_964_p3;
wire   [319:0] tmp_378_fu_956_p1;
wire   [319:0] select_ln414_fu_972_p3;
reg   [319:0] tmp_372_fu_979_p4;
wire   [319:0] select_ln414_22_fu_996_p3;
wire   [319:0] select_ln414_23_fu_1003_p3;
wire   [319:0] or_ln414_fu_1010_p2;
wire   [319:0] select_ln414_21_fu_989_p3;
wire   [319:0] xor_ln414_fu_1016_p2;
wire   [319:0] and_ln414_fu_1022_p2;
wire   [319:0] and_ln414_22_fu_1028_p2;
wire   [0:0] xor_ln582_fu_1046_p2;
wire   [511:0] zext_ln674_22_fu_1064_p1;
wire   [511:0] zext_ln674_23_fu_1067_p1;
wire   [511:0] lshr_ln674_22_fu_1070_p2;
wire   [511:0] lshr_ln674_23_fu_1075_p2;
wire   [511:0] zext_ln414_31_fu_1087_p1;
wire   [511:0] p_Result_226_fu_1081_p2;
wire   [511:0] lshr_ln414_15_fu_1090_p2;
wire   [63:0] zext_ln674_24_fu_1102_p1;
wire   [63:0] zext_ln674_25_fu_1105_p1;
wire   [63:0] lshr_ln674_24_fu_1108_p2;
wire   [63:0] lshr_ln674_25_fu_1113_p2;
wire   [63:0] zext_ln414_32_fu_1125_p1;
wire   [63:0] p_Result_228_fu_1119_p2;
wire   [63:0] lshr_ln414_16_fu_1128_p2;
wire   [511:0] zext_ln674_26_fu_1140_p1;
wire   [511:0] lshr_ln674_26_fu_1143_p2;
wire   [9:0] select_ln414_25_fu_1154_p3;
wire   [511:0] p_Result_230_fu_1149_p2;
wire   [511:0] zext_ln414_34_fu_1159_p1;
wire   [511:0] shl_ln414_fu_1163_p2;
reg   [511:0] tmp_374_fu_1169_p4;
wire   [511:0] p_Result_227_fu_1096_p2;
wire   [511:0] xor_ln414_5_fu_1186_p2;
wire   [511:0] select_ln414_27_fu_1179_p3;
wire   [511:0] and_ln414_26_fu_1191_p2;
wire   [511:0] and_ln414_27_fu_1197_p2;
wire   [6:0] sub_ln674_13_fu_1208_p2;
wire   [63:0] zext_ln674_27_fu_1213_p1;
wire   [63:0] lshr_ln674_27_fu_1217_p2;
wire   [6:0] sub_ln414_15_fu_1228_p2;
wire   [6:0] select_ln414_29_fu_1233_p3;
wire   [63:0] p_Result_232_fu_1223_p2;
wire   [63:0] zext_ln414_38_fu_1239_p1;
wire   [63:0] shl_ln414_11_fu_1243_p2;
reg   [63:0] tmp_376_fu_1249_p4;
wire   [63:0] p_Result_229_fu_1134_p2;
wire   [63:0] xor_ln414_6_fu_1266_p2;
wire   [63:0] select_ln414_31_fu_1259_p3;
wire   [63:0] and_ln414_29_fu_1271_p2;
wire   [63:0] and_ln414_30_fu_1277_p2;
wire   [511:0] zext_ln674_fu_1288_p1;
wire   [511:0] zext_ln674_19_fu_1291_p1;
wire   [511:0] lshr_ln674_fu_1294_p2;
wire   [511:0] lshr_ln674_19_fu_1299_p2;
wire   [511:0] zext_ln414_fu_1311_p1;
wire   [511:0] p_Result_234_fu_1305_p2;
wire   [511:0] lshr_ln414_fu_1314_p2;
wire   [63:0] zext_ln674_20_fu_1326_p1;
wire   [63:0] zext_ln674_21_fu_1329_p1;
wire   [63:0] lshr_ln674_20_fu_1332_p2;
wire   [63:0] lshr_ln674_21_fu_1337_p2;
wire   [63:0] zext_ln414_30_fu_1349_p1;
wire   [63:0] p_Result_236_fu_1343_p2;
wire   [63:0] lshr_ln414_14_fu_1352_p2;
wire   [511:0] p_Result_235_fu_1320_p2;
wire   [63:0] p_Result_237_fu_1358_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_409;
reg    ap_condition_327;
reg    ap_condition_394;
reg    ap_condition_443;
reg    ap_condition_425;
reg    ap_condition_64;
reg    ap_condition_1168;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 state_V_1 = 2'd0;
#0 dataOffset_V = 4'd0;
#0 optionalHeader_header_V = 320'd0;
#0 optionalHeader_ready = 1'd0;
#0 optionalHeader_idx = 16'd0;
#0 parseHeader = 1'd0;
#0 prevWord_data_V_3 = 512'd0;
#0 prevWord_keep_V_6 = 64'd0;
#0 headerWritten = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd1) & (icmp_ln1065_fu_864_p2 == 1'd0) & (tmp_syn_V_fu_830_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_266 <= 1'd1;
    end else if (((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd1) & (icmp_ln1065_fu_864_p2 == 1'd0) & (tmp_syn_V_fu_830_p3 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd1) & (icmp_ln1065_fu_864_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_266 <= 1'd0;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_266 <= ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_266;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((1'b1 == ap_condition_327)) begin
            ap_phi_reg_pp0_iter2_p_015_reg_282 <= p_Result_216_fu_1034_p2;
        end else if ((1'b1 == ap_condition_409)) begin
            ap_phi_reg_pp0_iter2_p_015_reg_282 <= optionalHeader_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_015_reg_282 <= ap_phi_reg_pp0_iter1_p_015_reg_282;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((1'b1 == ap_condition_425)) begin
            headerWritten <= 1'd0;
        end else if ((1'b1 == ap_condition_443)) begin
            headerWritten <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((1'b1 == ap_condition_425)) begin
            optionalHeader_header_V <= tmp_377_reg_1567;
        end else if ((1'b1 == ap_condition_327)) begin
            optionalHeader_header_V <= p_Result_216_fu_1034_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1168)) begin
        if ((1'b1 == ap_condition_64)) begin
            optionalHeader_idx <= 16'd1;
        end else if (((state_V_1 == 2'd1) & (optionalHeader_ready_load_load_fu_333_p1 == 1'd0))) begin
            optionalHeader_idx <= add_ln67_fu_373_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1168)) begin
        if ((1'b1 == ap_condition_64)) begin
            prevWord_data_V_3 <= tmp_data_V_fu_838_p1;
        end else if ((state_V_1 == 2'd1)) begin
            prevWord_data_V_3 <= tmp_data_V_5_fu_349_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_162_p3 == 1'd1) & (state_V_1 == 2'd1) & (icmp_ln1065_78_fu_385_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln414_25_reg_1503 <= and_ln414_25_fu_499_p2;
        and_ln414_28_reg_1515 <= and_ln414_28_fu_565_p2;
        bvh_d_index_reg_1469[5 : 2] <= bvh_d_index_fu_409_p3[5 : 2];
        icmp_ln414_3_reg_1492 <= icmp_ln414_3_fu_445_p2;
        icmp_ln414_4_reg_1509 <= icmp_ln414_4_fu_517_p2;
        sendWord_last_V_5_reg_1521 <= sendWord_last_V_5_fu_587_p2;
        shl_ln6_reg_1457[8 : 5] <= shl_ln6_fu_391_p3[8 : 5];
        sub_ln414_reg_1498[9 : 5] <= sub_ln414_fu_451_p2[9 : 5];
        sub_ln599_reg_1464[9 : 5] <= sub_ln599_fu_403_p2[9 : 5];
        sub_ln600_reg_1481[6 : 2] <= sub_ln600_fu_421_p2[6 : 2];
        sub_ln674_reg_1487[9 : 5] <= sub_ln674_fu_427_p2[9 : 5];
        zext_ln600_reg_1476[5 : 2] <= zext_ln600_fu_417_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_015_reg_282 <= ap_phi_reg_pp0_iter0_p_015_reg_282;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dataOffset_V <= tmp_dataOffset_V_fu_826_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_162_p3 == 1'd1) & (state_V_1 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1065_78_reg_1453 <= icmp_ln1065_78_fu_385_p2;
        tmp_data_V_5_reg_1432 <= tmp_data_V_5_fu_349_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1065_78_reg_1453_pp0_iter1_reg <= icmp_ln1065_78_reg_1453;
        icmp_ln1065_reg_1573_pp0_iter1_reg <= icmp_ln1065_reg_1573;
        optionalHeader_ready_load_reg_1412 <= optionalHeader_ready;
        p_Val2_61_reg_1422 <= prevWord_keep_V_6;
        p_Val2_s_reg_1416 <= prevWord_data_V_3;
        reg_320_pp0_iter1_reg <= reg_320;
        sendWord_last_V_5_reg_1521_pp0_iter1_reg <= sendWord_last_V_5_reg_1521;
        state_V_1_load_reg_1408 <= state_V_1;
        state_V_1_load_reg_1408_pp0_iter1_reg <= state_V_1_load_reg_1408;
        tmp_377_reg_1567_pp0_iter1_reg <= tmp_377_reg_1567;
        tmp_599_i_reg_1554_pp0_iter1_reg <= tmp_599_i_reg_1554;
        tmp_dataOffset_V_reg_1558_pp0_iter1_reg <= tmp_dataOffset_V_reg_1558;
        tmp_i_352_reg_1428_pp0_iter1_reg <= tmp_i_352_reg_1428;
        tmp_i_reg_1550_pp0_iter1_reg <= tmp_i_reg_1550;
        tmp_syn_V_reg_1563_pp0_iter1_reg <= tmp_syn_V_reg_1563;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1065_reg_1573 <= icmp_ln1065_fu_864_p2;
        tmp_377_reg_1567 <= tmp_377_fu_848_p1;
        tmp_dataOffset_V_reg_1558 <= tmp_dataOffset_V_fu_826_p1;
        tmp_syn_V_reg_1563 <= rxEng_optionalFieldsMetaFifo_dout[16'd8];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_162_p3 == 1'd1) & (state_V_1 == 2'd1) & (optionalHeader_ready_load_load_fu_333_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln414_reg_1445 <= icmp_ln414_fu_361_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_162_p3 == 1'd1) & (state_V_1 == 2'd1) & (optionalHeader_ready_load_load_fu_333_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        optionalHeader_ready <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_352_reg_1428 == 1'd1) & (state_V_1_load_reg_1408 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln582_reg_1590 <= or_ln582_fu_1052_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_352_reg_1428 == 1'd1) & (state_V_1_load_reg_1408 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1065_78_reg_1453 == 1'd0))) begin
        p_Result_231_reg_1594 <= p_Result_231_fu_1202_p2;
        p_Result_233_reg_1599 <= p_Result_233_fu_1282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((state_V_1_load_reg_1408 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_238_reg_1604 <= p_Result_238_fu_1364_p2;
        p_Result_239_reg_1609 <= p_Result_239_fu_1369_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_V_1_load_reg_1408 == 2'd2) & ~(state_V_1_load_reg_1408 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_599_i_reg_1554 == 1'd1) & (tmp_i_reg_1550 == 1'd1))) begin
        parseHeader <= ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_266;
    end
end

always @ (posedge ap_clk) begin
    if (((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_162_p3 == 1'd1) & (state_V_1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        prevWord_keep_V_6 <= {{rxEng_dataBuffer3b_dout[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op107_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op13_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_320 <= rxEng_dataBuffer3b_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((state_V_1 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        shl_ln4_reg_1533[5 : 2] <= shl_ln4_fu_664_p3[5 : 2];
        shl_ln_reg_1526[8 : 5] <= shl_ln_fu_646_p3[8 : 5];
        xor_ln391_1_reg_1545 <= xor_ln391_1_fu_820_p2;
        xor_ln391_reg_1540 <= xor_ln391_fu_748_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_state_V_3_flag_5_i_phi_fu_214_p16 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_V_1 <= ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_599_i_reg_1554 <= grp_nbreadreq_fu_162_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_V_1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_352_reg_1428 <= grp_nbreadreq_fu_162_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_1550 <= tmp_i_nbreadreq_fu_176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_162_p3 == 1'd1) & (state_V_1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_keep_V_4_reg_1437 <= {{rxEng_dataBuffer3b_dout[575:512]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd0)) | (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd0)) | ((grp_nbreadreq_fu_162_p3 == 1'd1) & (state_V_1 == 2'd1) & (grp_fu_312_p3 == 1'd0)) | ((grp_nbreadreq_fu_162_p3 == 1'd0) & (state_V_1 == 2'd1)))) begin
        ap_phi_mux_state_V_3_flag_5_i_phi_fu_214_p16 = 1'd0;
    end else if (((state_V_1 == 2'd2) | (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd1) & (or_ln563_fu_888_p2 == 1'd1)) | (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd1) & (or_ln563_fu_888_p2 == 1'd0)) | ((grp_nbreadreq_fu_162_p3 == 1'd1) & (state_V_1 == 2'd1) & (grp_fu_312_p3 == 1'd1)))) begin
        ap_phi_mux_state_V_3_flag_5_i_phi_fu_214_p16 = 1'd1;
    end else begin
        ap_phi_mux_state_V_3_flag_5_i_phi_fu_214_p16 = ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_211;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_162_p3 == 1'd1) & (state_V_1 == 2'd1) & (grp_fu_312_p3 == 1'd1))) begin
        ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16 = select_ln611_fu_637_p3;
    end else if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd1) & (or_ln563_fu_888_p2 == 1'd1))) begin
        ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16 = zext_ln563_fu_894_p1;
    end else if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd1) & (or_ln563_fu_888_p2 == 1'd0))) begin
        ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16 = select_ln566_fu_929_p3;
    end else if ((state_V_1 == 2'd2)) begin
        ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16 = 2'd0;
    end else begin
        ap_phi_mux_state_V_3_new_5_i_phi_fu_243_p16 = ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_240;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op259_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op253_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op251_write_state3 == 1'b1)) | ((state_V_1_load_reg_1408_pp0_iter1_reg == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        rxEng_dataBuffer3_blk_n = rxEng_dataBuffer3_full_n;
    end else begin
        rxEng_dataBuffer3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((state_V_1_load_reg_1408_pp0_iter1_reg == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        rxEng_dataBuffer3_din = p_010_fu_1399_p4;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op259_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op253_write_state3 == 1'b1)))) begin
        rxEng_dataBuffer3_din = reg_320_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op251_write_state3 == 1'b1))) begin
        rxEng_dataBuffer3_din = p_011_fu_1391_p4;
    end else begin
        rxEng_dataBuffer3_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op259_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op253_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op251_write_state3 == 1'b1)) | ((state_V_1_load_reg_1408_pp0_iter1_reg == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rxEng_dataBuffer3_write = 1'b1;
    end else begin
        rxEng_dataBuffer3_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op107_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        rxEng_dataBuffer3b_blk_n = rxEng_dataBuffer3b_empty_n;
    end else begin
        rxEng_dataBuffer3b_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op107_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op13_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rxEng_dataBuffer3b_read = 1'b1;
    end else begin
        rxEng_dataBuffer3b_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op257_write_state3 == 1'b1))) begin
        rxEng_dataOffsetFifo_blk_n = rxEng_dataOffsetFifo_full_n;
    end else begin
        rxEng_dataOffsetFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op257_write_state3 == 1'b1))) begin
        rxEng_dataOffsetFifo_write = 1'b1;
    end else begin
        rxEng_dataOffsetFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((ap_predicate_op248_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        rxEng_optionalFieldsFifo_blk_n = rxEng_optionalFieldsFifo_full_n;
    end else begin
        rxEng_optionalFieldsFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op258_write_state3 == 1'b1)) begin
            rxEng_optionalFieldsFifo_din = tmp_377_reg_1567_pp0_iter1_reg;
        end else if ((ap_predicate_op248_write_state3 == 1'b1)) begin
            rxEng_optionalFieldsFifo_din = ap_phi_reg_pp0_iter2_p_015_reg_282;
        end else begin
            rxEng_optionalFieldsFifo_din = 'bx;
        end
    end else begin
        rxEng_optionalFieldsFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op258_write_state3 == 1'b1)) | ((ap_predicate_op248_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rxEng_optionalFieldsFifo_write = 1'b1;
    end else begin
        rxEng_optionalFieldsFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op104_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_optionalFieldsMetaFifo_blk_n = rxEng_optionalFieldsMetaFifo_empty_n;
    end else begin
        rxEng_optionalFieldsMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op104_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_optionalFieldsMetaFifo_read = 1'b1;
    end else begin
        rxEng_optionalFieldsMetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_fu_373_p2 = (optionalHeader_idx + 16'd1);

assign and_ln391_3_fu_814_p2 = (shl_ln391_1_fu_802_p2 & lshr_ln391_1_fu_808_p2);

assign and_ln391_fu_742_p2 = (shl_ln391_fu_730_p2 & lshr_ln391_fu_736_p2);

assign and_ln414_22_fu_1028_p2 = (xor_ln414_fu_1016_p2 & select_ln414_21_fu_989_p3);

assign and_ln414_25_fu_499_p2 = (shl_ln414_10_fu_487_p2 & lshr_ln414_17_fu_493_p2);

assign and_ln414_26_fu_1191_p2 = (xor_ln414_5_fu_1186_p2 & p_Result_227_fu_1096_p2);

assign and_ln414_27_fu_1197_p2 = (select_ln414_27_fu_1179_p3 & and_ln414_25_reg_1503);

assign and_ln414_28_fu_565_p2 = (shl_ln414_12_fu_553_p2 & lshr_ln414_18_fu_559_p2);

assign and_ln414_29_fu_1271_p2 = (xor_ln414_6_fu_1266_p2 & p_Result_229_fu_1134_p2);

assign and_ln414_30_fu_1277_p2 = (select_ln414_31_fu_1259_p3 & and_ln414_28_reg_1515);

assign and_ln414_fu_1022_p2 = (or_ln414_fu_1010_p2 & optionalHeader_header_V);

assign and_ln611_fu_631_p2 = (xor_ln1069_fu_625_p2 & p_Result_s_fu_617_p3);

assign and_ln825_1_fu_581_p2 = (shl_ln825_1_fu_575_p2 & grp_fu_302_p4);

assign and_ln825_fu_917_p2 = (shl_ln825_fu_911_p2 & grp_fu_302_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op107_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)) | ((ap_predicate_op104_read_state1 == 1'b1) & (rxEng_optionalFieldsMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op13_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((rxEng_optionalFieldsFifo_full_n == 1'b0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((ap_predicate_op259_write_state3 == 1'b1) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op257_write_state3 == 1'b1) & (rxEng_dataOffsetFifo_full_n == 1'b0)) | ((state_V_1_load_reg_1408_pp0_iter1_reg == 2'd2) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op253_write_state3 == 1'b1) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op251_write_state3 == 1'b1) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op248_write_state3 == 1'b1) & (rxEng_optionalFieldsFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op107_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)) | ((ap_predicate_op104_read_state1 == 1'b1) & (rxEng_optionalFieldsMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op13_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((rxEng_optionalFieldsFifo_full_n == 1'b0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((ap_predicate_op259_write_state3 == 1'b1) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op257_write_state3 == 1'b1) & (rxEng_dataOffsetFifo_full_n == 1'b0)) | ((state_V_1_load_reg_1408_pp0_iter1_reg == 2'd2) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op253_write_state3 == 1'b1) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op251_write_state3 == 1'b1) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op248_write_state3 == 1'b1) & (rxEng_optionalFieldsFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op107_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)) | ((ap_predicate_op104_read_state1 == 1'b1) & (rxEng_optionalFieldsMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op13_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((rxEng_optionalFieldsFifo_full_n == 1'b0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((ap_predicate_op259_write_state3 == 1'b1) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op257_write_state3 == 1'b1) & (rxEng_dataOffsetFifo_full_n == 1'b0)) | ((state_V_1_load_reg_1408_pp0_iter1_reg == 2'd2) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op253_write_state3 == 1'b1) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op251_write_state3 == 1'b1) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op248_write_state3 == 1'b1) & (rxEng_optionalFieldsFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op107_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)) | ((ap_predicate_op104_read_state1 == 1'b1) & (rxEng_optionalFieldsMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op13_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((rxEng_optionalFieldsFifo_full_n == 1'b0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((ap_predicate_op259_write_state3 == 1'b1) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op257_write_state3 == 1'b1) & (rxEng_dataOffsetFifo_full_n == 1'b0)) | ((state_V_1_load_reg_1408_pp0_iter1_reg == 2'd2) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op253_write_state3 == 1'b1) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op251_write_state3 == 1'b1) & (rxEng_dataBuffer3_full_n == 1'b0)) | ((ap_predicate_op248_write_state3 == 1'b1) & (rxEng_optionalFieldsFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1168 = ((grp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_327 = ((tmp_i_352_reg_1428 == 1'd1) & (state_V_1_load_reg_1408 == 2'd1) & (optionalHeader_ready_load_reg_1412 == 1'd0));
end

always @ (*) begin
    ap_condition_394 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_409 = ((tmp_i_352_reg_1428 == 1'd1) & (state_V_1_load_reg_1408 == 2'd1) & (optionalHeader_ready_load_reg_1412 == 1'd1));
end

always @ (*) begin
    ap_condition_425 = (~(state_V_1_load_reg_1408 == 2'd2) & ~(state_V_1_load_reg_1408 == 2'd1) & (tmp_599_i_reg_1554 == 1'd1) & (tmp_i_reg_1550 == 1'd1));
end

always @ (*) begin
    ap_condition_443 = ((tmp_i_352_reg_1428 == 1'd1) & (state_V_1_load_reg_1408 == 2'd1) & (or_ln582_fu_1052_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_64 = (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_015_reg_282 = 'bx;

assign ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_266 = 'bx;

assign ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_211 = 'bx;

assign ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_240 = 'bx;

always @ (*) begin
    ap_predicate_op104_read_state1 = (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op107_read_state1 = (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (grp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op13_read_state1 = ((grp_nbreadreq_fu_162_p3 == 1'd1) & (state_V_1 == 2'd1));
end

always @ (*) begin
    ap_predicate_op248_write_state3 = ((or_ln582_reg_1590 == 1'd0) & (tmp_i_352_reg_1428_pp0_iter1_reg == 1'd1) & (state_V_1_load_reg_1408_pp0_iter1_reg == 2'd1));
end

always @ (*) begin
    ap_predicate_op251_write_state3 = ((tmp_i_352_reg_1428_pp0_iter1_reg == 1'd1) & (state_V_1_load_reg_1408_pp0_iter1_reg == 2'd1) & (icmp_ln1065_78_reg_1453_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op253_write_state3 = ((tmp_i_352_reg_1428_pp0_iter1_reg == 1'd1) & (state_V_1_load_reg_1408_pp0_iter1_reg == 2'd1) & (icmp_ln1065_78_reg_1453_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op257_write_state3 = (~(state_V_1_load_reg_1408_pp0_iter1_reg == 2'd1) & ~(state_V_1_load_reg_1408_pp0_iter1_reg == 2'd2) & (tmp_syn_V_reg_1563_pp0_iter1_reg == 1'd1) & (icmp_ln1065_reg_1573_pp0_iter1_reg == 1'd0) & (tmp_599_i_reg_1554_pp0_iter1_reg == 1'd1) & (tmp_i_reg_1550_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op258_write_state3 = (~(state_V_1_load_reg_1408_pp0_iter1_reg == 2'd1) & ~(state_V_1_load_reg_1408_pp0_iter1_reg == 2'd2) & (tmp_syn_V_reg_1563_pp0_iter1_reg == 1'd1) & (icmp_ln1065_reg_1573_pp0_iter1_reg == 1'd0) & (tmp_599_i_reg_1554_pp0_iter1_reg == 1'd1) & (tmp_i_reg_1550_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op259_write_state3 = (~(state_V_1_load_reg_1408_pp0_iter1_reg == 2'd1) & ~(state_V_1_load_reg_1408_pp0_iter1_reg == 2'd2) & (icmp_ln1065_reg_1573_pp0_iter1_reg == 1'd1) & (tmp_599_i_reg_1554_pp0_iter1_reg == 1'd1) & (tmp_i_reg_1550_pp0_iter1_reg == 1'd1));
end

assign bvh_1_fu_605_p3 = {{dataOffset_V}, {2'd0}};

assign bvh_d_index_fu_409_p3 = {{dataOffset_V}, {2'd0}};

assign bvh_fu_899_p3 = {{tmp_dataOffset_V_fu_826_p1}, {2'd0}};

assign grp_fu_292_p4 = {{rxEng_dataBuffer3b_dout[575:512]}};

assign grp_fu_302_p4 = {{rxEng_dataBuffer3b_dout[572:512]}};

assign grp_fu_312_p3 = rxEng_dataBuffer3b_dout[32'd576];

assign grp_nbreadreq_fu_162_p3 = rxEng_dataBuffer3b_empty_n;

assign icmp_ln1065_78_fu_385_p2 = ((dataOffset_V == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_fu_864_p2 = ((tmp_dataOffset_V_fu_826_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln391_1_fu_766_p2 = ((zext_ln391_5_fu_762_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln391_fu_694_p2 = ((zext_ln391_fu_690_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_3_fu_445_p2 = ((zext_ln414_33_fu_441_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_4_fu_517_p2 = ((zext_ln414_37_fu_513_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_361_p2 = ((shl_ln5_fu_353_p3 > 25'd319) ? 1'b1 : 1'b0);

assign lshr_ln391_1_fu_808_p2 = 64'd18446744073709551615 >> zext_ln391_7_fu_798_p1;

assign lshr_ln391_fu_736_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln391_4_fu_726_p1;

assign lshr_ln414_14_fu_1352_p2 = 64'd18446744073709551615 >> zext_ln414_30_fu_1349_p1;

assign lshr_ln414_15_fu_1090_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_31_fu_1087_p1;

assign lshr_ln414_16_fu_1128_p2 = 64'd18446744073709551615 >> zext_ln414_32_fu_1125_p1;

assign lshr_ln414_17_fu_493_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_36_fu_483_p1;

assign lshr_ln414_18_fu_559_p2 = 64'd18446744073709551615 >> zext_ln414_40_fu_549_p1;

assign lshr_ln414_fu_1314_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_fu_1311_p1;

assign lshr_ln674_19_fu_1299_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_19_fu_1291_p1;

assign lshr_ln674_20_fu_1332_p2 = p_Val2_61_reg_1422 >> zext_ln674_20_fu_1326_p1;

assign lshr_ln674_21_fu_1337_p2 = 64'd18446744073709551615 >> zext_ln674_21_fu_1329_p1;

assign lshr_ln674_22_fu_1070_p2 = p_Val2_s_reg_1416 >> zext_ln674_22_fu_1064_p1;

assign lshr_ln674_23_fu_1075_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_23_fu_1067_p1;

assign lshr_ln674_24_fu_1108_p2 = p_Val2_61_reg_1422 >> zext_ln674_24_fu_1102_p1;

assign lshr_ln674_25_fu_1113_p2 = 64'd18446744073709551615 >> zext_ln674_25_fu_1105_p1;

assign lshr_ln674_26_fu_1143_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_26_fu_1140_p1;

assign lshr_ln674_27_fu_1217_p2 = 64'd18446744073709551615 >> zext_ln674_27_fu_1213_p1;

assign lshr_ln674_fu_1294_p2 = p_Val2_s_reg_1416 >> zext_ln674_fu_1288_p1;

assign optionalHeader_ready_load_load_fu_333_p1 = optionalHeader_ready;

assign or_ln414_fu_1010_p2 = (select_ln414_23_fu_1003_p3 | select_ln414_22_fu_996_p3);

assign or_ln563_fu_888_p2 = (xor_ln563_fu_882_p2 | icmp_ln1065_fu_864_p2);

assign or_ln582_fu_1052_p2 = (xor_ln582_fu_1046_p2 | headerWritten);

assign p_010_fu_1399_p4 = {{{{1'd1}, {p_Result_239_reg_1609}}}, {p_Result_238_reg_1604}};

assign p_011_fu_1391_p4 = {{{sendWord_last_V_5_reg_1521_pp0_iter1_reg}, {p_Result_233_reg_1599}}, {p_Result_231_reg_1594}};

assign p_Result_216_fu_1034_p2 = (and_ln414_fu_1022_p2 | and_ln414_22_fu_1028_p2);

assign p_Result_217_fu_923_p2 = ((and_ln825_fu_917_p2 == 61'd0) ? 1'b1 : 1'b0);

assign p_Result_226_fu_1081_p2 = (lshr_ln674_23_fu_1075_p2 & lshr_ln674_22_fu_1070_p2);

assign p_Result_227_fu_1096_p2 = (p_Result_226_fu_1081_p2 & lshr_ln414_15_fu_1090_p2);

assign p_Result_228_fu_1119_p2 = (lshr_ln674_25_fu_1113_p2 & lshr_ln674_24_fu_1108_p2);

assign p_Result_229_fu_1134_p2 = (p_Result_228_fu_1119_p2 & lshr_ln414_16_fu_1128_p2);

assign p_Result_230_fu_1149_p2 = (tmp_data_V_5_reg_1432 & lshr_ln674_26_fu_1143_p2);

assign p_Result_231_fu_1202_p2 = (and_ln414_27_fu_1197_p2 | and_ln414_26_fu_1191_p2);

assign p_Result_232_fu_1223_p2 = (tmp_keep_V_4_reg_1437 & lshr_ln674_27_fu_1217_p2);

assign p_Result_233_fu_1282_p2 = (and_ln414_30_fu_1277_p2 | and_ln414_29_fu_1271_p2);

assign p_Result_234_fu_1305_p2 = (lshr_ln674_fu_1294_p2 & lshr_ln674_19_fu_1299_p2);

assign p_Result_235_fu_1320_p2 = (p_Result_234_fu_1305_p2 & lshr_ln414_fu_1314_p2);

assign p_Result_236_fu_1343_p2 = (lshr_ln674_21_fu_1337_p2 & lshr_ln674_20_fu_1332_p2);

assign p_Result_237_fu_1358_p2 = (p_Result_236_fu_1343_p2 & lshr_ln414_14_fu_1352_p2);

assign p_Result_238_fu_1364_p2 = (xor_ln391_reg_1540 & p_Result_235_fu_1320_p2);

assign p_Result_239_fu_1369_p2 = (xor_ln391_1_reg_1545 & p_Result_237_fu_1358_p2);

assign p_Result_s_fu_617_p3 = grp_fu_292_p4[zext_ln1184_fu_613_p1];

assign rxEng_dataOffsetFifo_din = tmp_dataOffset_V_reg_1558_pp0_iter1_reg;

assign select_ln391_2_fu_714_p3 = ((icmp_ln391_fu_694_p2[0:0] == 1'b1) ? sub_ln391_fu_708_p2 : 10'd0);

assign select_ln391_3_fu_772_p3 = ((icmp_ln391_1_fu_766_p2[0:0] == 1'b1) ? 7'd63 : sub_ln622_fu_676_p2);

assign select_ln391_4_fu_786_p3 = ((icmp_ln391_1_fu_766_p2[0:0] == 1'b1) ? sub_ln391_1_fu_780_p2 : 7'd0);

assign select_ln391_fu_700_p3 = ((icmp_ln391_fu_694_p2[0:0] == 1'b1) ? 10'd511 : sub_ln621_fu_658_p2);

assign select_ln414_21_fu_989_p3 = ((icmp_ln414_reg_1445[0:0] == 1'b1) ? tmp_372_fu_979_p4 : tmp_378_fu_956_p1);

assign select_ln414_22_fu_996_p3 = ((icmp_ln414_reg_1445[0:0] == 1'b1) ? 320'd1067993517960455041197510853084776057301352261178326384973520803911109862890320275011481043468287 : 320'd0);

assign select_ln414_23_fu_1003_p3 = ((icmp_ln414_reg_1445[0:0] == 1'b1) ? 320'd2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936574 : 320'd0);

assign select_ln414_24_fu_457_p3 = ((icmp_ln414_3_fu_445_p2[0:0] == 1'b1) ? 10'd511 : sub_ln599_fu_403_p2);

assign select_ln414_25_fu_1154_p3 = ((icmp_ln414_3_reg_1492[0:0] == 1'b1) ? sub_ln414_reg_1498 : sub_ln599_reg_1464);

assign select_ln414_26_fu_471_p3 = ((icmp_ln414_3_fu_445_p2[0:0] == 1'b1) ? sub_ln414_14_fu_465_p2 : 10'd0);

assign select_ln414_27_fu_1179_p3 = ((icmp_ln414_3_reg_1492[0:0] == 1'b1) ? tmp_374_fu_1169_p4 : shl_ln414_fu_1163_p2);

assign select_ln414_28_fu_523_p3 = ((icmp_ln414_4_fu_517_p2[0:0] == 1'b1) ? 7'd63 : sub_ln600_fu_421_p2);

assign select_ln414_29_fu_1233_p3 = ((icmp_ln414_4_reg_1509[0:0] == 1'b1) ? sub_ln414_15_fu_1228_p2 : sub_ln600_reg_1481);

assign select_ln414_30_fu_537_p3 = ((icmp_ln414_4_fu_517_p2[0:0] == 1'b1) ? sub_ln414_16_fu_531_p2 : 7'd0);

assign select_ln414_31_fu_1259_p3 = ((icmp_ln414_4_reg_1509[0:0] == 1'b1) ? tmp_376_fu_1249_p4 : shl_ln414_11_fu_1243_p2);

assign select_ln414_fu_972_p3 = ((icmp_ln414_reg_1445[0:0] == 1'b1) ? st_fu_964_p3 : tmp_378_fu_956_p1);

assign select_ln566_fu_929_p3 = ((p_Result_217_fu_923_p2[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign select_ln611_fu_637_p3 = ((and_ln611_fu_631_p2[0:0] == 1'b1) ? 2'd2 : 2'd0);

assign sendWord_last_V_5_fu_587_p2 = ((and_ln825_1_fu_581_p2 == 61'd0) ? 1'b1 : 1'b0);

assign shl_ln391_1_fu_802_p2 = 64'd18446744073709551615 << zext_ln391_6_fu_794_p1;

assign shl_ln391_fu_730_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln391_3_fu_722_p1;

assign shl_ln414_10_fu_487_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln414_35_fu_479_p1;

assign shl_ln414_11_fu_1243_p2 = p_Result_232_fu_1223_p2 << zext_ln414_38_fu_1239_p1;

assign shl_ln414_12_fu_553_p2 = 64'd18446744073709551615 << zext_ln414_39_fu_545_p1;

assign shl_ln414_fu_1163_p2 = p_Result_230_fu_1149_p2 << zext_ln414_34_fu_1159_p1;

assign shl_ln4_fu_664_p3 = {{dataOffset_V}, {2'd0}};

assign shl_ln5_fu_353_p3 = {{optionalHeader_idx}, {9'd0}};

assign shl_ln6_fu_391_p3 = {{dataOffset_V}, {5'd0}};

assign shl_ln825_1_fu_575_p2 = 61'd1 << zext_ln825_1_fu_571_p1;

assign shl_ln825_fu_911_p2 = 61'd1 << zext_ln825_fu_907_p1;

assign shl_ln_fu_646_p3 = {{dataOffset_V}, {5'd0}};

assign st_fu_964_p3 = {{trunc_ln414_fu_960_p1}, {319'd0}};

assign sub_ln391_1_fu_780_p2 = (7'd63 - sub_ln622_fu_676_p2);

assign sub_ln391_fu_708_p2 = (10'd511 - sub_ln621_fu_658_p2);

assign sub_ln414_14_fu_465_p2 = (10'd511 - sub_ln599_fu_403_p2);

assign sub_ln414_15_fu_1228_p2 = (7'd63 - sub_ln600_reg_1481);

assign sub_ln414_16_fu_531_p2 = (7'd63 - sub_ln600_fu_421_p2);

assign sub_ln414_fu_451_p2 = (10'd511 - sub_ln599_fu_403_p2);

assign sub_ln599_fu_403_p2 = ($signed(10'd512) - $signed(zext_ln599_fu_399_p1));

assign sub_ln600_fu_421_p2 = ($signed(7'd64) - $signed(zext_ln600_fu_417_p1));

assign sub_ln621_fu_658_p2 = ($signed(10'd512) - $signed(zext_ln621_fu_654_p1));

assign sub_ln622_fu_676_p2 = ($signed(7'd64) - $signed(zext_ln622_fu_672_p1));

assign sub_ln674_13_fu_1208_p2 = ($signed(7'd64) - $signed(zext_ln600_reg_1476));

assign sub_ln674_fu_427_p2 = ($signed(10'd512) - $signed(zext_ln599_fu_399_p1));

assign tmp_366_fu_754_p3 = sub_ln622_fu_676_p2[32'd6];

integer ap_tvar_int_0;

always @ (select_ln414_fu_972_p3) begin
    for (ap_tvar_int_0 = 320 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 319 - 0) begin
            tmp_372_fu_979_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_372_fu_979_p4[ap_tvar_int_0] = select_ln414_fu_972_p3[319 - ap_tvar_int_0];
        end
    end
end

assign tmp_373_fu_433_p3 = sub_ln599_fu_403_p2[32'd9];

integer ap_tvar_int_1;

always @ (shl_ln414_fu_1163_p2) begin
    for (ap_tvar_int_1 = 512 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 511 - 0) begin
            tmp_374_fu_1169_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_374_fu_1169_p4[ap_tvar_int_1] = shl_ln414_fu_1163_p2[511 - ap_tvar_int_1];
        end
    end
end

assign tmp_375_fu_505_p3 = sub_ln600_fu_421_p2[32'd6];

integer ap_tvar_int_2;

always @ (shl_ln414_11_fu_1243_p2) begin
    for (ap_tvar_int_2 = 64 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 63 - 0) begin
            tmp_376_fu_1249_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_376_fu_1249_p4[ap_tvar_int_2] = shl_ln414_11_fu_1243_p2[63 - ap_tvar_int_2];
        end
    end
end

assign tmp_377_fu_848_p1 = rxEng_dataBuffer3b_dout[319:0];

assign tmp_378_fu_956_p1 = reg_320[319:0];

assign tmp_dataOffset_V_fu_826_p1 = rxEng_optionalFieldsMetaFifo_dout[3:0];

assign tmp_data_V_5_fu_349_p1 = rxEng_dataBuffer3b_dout[511:0];

assign tmp_data_V_fu_838_p1 = rxEng_dataBuffer3b_dout[511:0];

assign tmp_fu_682_p3 = sub_ln621_fu_658_p2[32'd9];

assign tmp_i_nbreadreq_fu_176_p3 = rxEng_optionalFieldsMetaFifo_empty_n;

assign tmp_syn_V_fu_830_p3 = rxEng_optionalFieldsMetaFifo_dout[16'd8];

assign trunc_ln414_fu_960_p1 = reg_320[0:0];

assign xor_ln1069_fu_625_p2 = (icmp_ln1065_78_fu_385_p2 ^ 1'd1);

assign xor_ln391_1_fu_820_p2 = (64'd18446744073709551615 ^ and_ln391_3_fu_814_p2);

assign xor_ln391_fu_748_p2 = (512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 ^ and_ln391_fu_742_p2);

assign xor_ln414_5_fu_1186_p2 = (512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 ^ and_ln414_25_reg_1503);

assign xor_ln414_6_fu_1266_p2 = (64'd18446744073709551615 ^ and_ln414_28_reg_1515);

assign xor_ln414_fu_1016_p2 = (or_ln414_fu_1010_p2 ^ 320'd2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575);

assign xor_ln563_fu_882_p2 = (grp_fu_312_p3 ^ 1'd1);

assign xor_ln582_fu_1046_p2 = (parseHeader ^ 1'd1);

assign zext_ln1184_fu_613_p1 = bvh_1_fu_605_p3;

assign zext_ln391_3_fu_722_p1 = select_ln391_fu_700_p3;

assign zext_ln391_4_fu_726_p1 = select_ln391_2_fu_714_p3;

assign zext_ln391_5_fu_762_p1 = tmp_366_fu_754_p3;

assign zext_ln391_6_fu_794_p1 = select_ln391_3_fu_772_p3;

assign zext_ln391_7_fu_798_p1 = select_ln391_4_fu_786_p3;

assign zext_ln391_fu_690_p1 = tmp_fu_682_p3;

assign zext_ln414_30_fu_1349_p1 = shl_ln4_reg_1533;

assign zext_ln414_31_fu_1087_p1 = shl_ln6_reg_1457;

assign zext_ln414_32_fu_1125_p1 = bvh_d_index_reg_1469;

assign zext_ln414_33_fu_441_p1 = tmp_373_fu_433_p3;

assign zext_ln414_34_fu_1159_p1 = select_ln414_25_fu_1154_p3;

assign zext_ln414_35_fu_479_p1 = select_ln414_24_fu_457_p3;

assign zext_ln414_36_fu_483_p1 = select_ln414_26_fu_471_p3;

assign zext_ln414_37_fu_513_p1 = tmp_375_fu_505_p3;

assign zext_ln414_38_fu_1239_p1 = select_ln414_29_fu_1233_p3;

assign zext_ln414_39_fu_545_p1 = select_ln414_28_fu_523_p3;

assign zext_ln414_40_fu_549_p1 = select_ln414_30_fu_537_p3;

assign zext_ln414_fu_1311_p1 = shl_ln_reg_1526;

assign zext_ln563_fu_894_p1 = xor_ln563_fu_882_p2;

assign zext_ln599_fu_399_p1 = shl_ln6_fu_391_p3;

assign zext_ln600_fu_417_p1 = bvh_d_index_fu_409_p3;

assign zext_ln621_fu_654_p1 = shl_ln_fu_646_p3;

assign zext_ln622_fu_672_p1 = shl_ln4_fu_664_p3;

assign zext_ln674_19_fu_1291_p1 = shl_ln_reg_1526;

assign zext_ln674_20_fu_1326_p1 = shl_ln4_reg_1533;

assign zext_ln674_21_fu_1329_p1 = shl_ln4_reg_1533;

assign zext_ln674_22_fu_1064_p1 = shl_ln6_reg_1457;

assign zext_ln674_23_fu_1067_p1 = shl_ln6_reg_1457;

assign zext_ln674_24_fu_1102_p1 = bvh_d_index_reg_1469;

assign zext_ln674_25_fu_1105_p1 = bvh_d_index_reg_1469;

assign zext_ln674_26_fu_1140_p1 = sub_ln674_reg_1487;

assign zext_ln674_27_fu_1213_p1 = sub_ln674_13_fu_1208_p2;

assign zext_ln674_fu_1288_p1 = shl_ln_reg_1526;

assign zext_ln825_1_fu_571_p1 = bvh_d_index_fu_409_p3;

assign zext_ln825_fu_907_p1 = bvh_fu_899_p3;

always @ (posedge ap_clk) begin
    shl_ln6_reg_1457[4:0] <= 5'b00000;
    sub_ln599_reg_1464[4:0] <= 5'b00000;
    bvh_d_index_reg_1469[1:0] <= 2'b00;
    zext_ln600_reg_1476[1:0] <= 2'b00;
    zext_ln600_reg_1476[6] <= 1'b0;
    sub_ln600_reg_1481[1:0] <= 2'b00;
    sub_ln674_reg_1487[4:0] <= 5'b00000;
    sub_ln414_reg_1498[4:0] <= 5'b11111;
    shl_ln_reg_1526[4:0] <= 5'b00000;
    shl_ln4_reg_1533[1:0] <= 2'b00;
end

endmodule //toe_top_drop_optional_header_fields_512_s
