
---------- Begin Simulation Statistics ----------
final_tick                               371669863090500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32116                       # Simulator instruction rate (inst/s)
host_mem_usage                                 897640                       # Number of bytes of host memory used
host_op_rate                                    71859                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   311.37                       # Real time elapsed on the host
host_tick_rate                               28160120                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008768                       # Number of seconds simulated
sim_ticks                                  8768208000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       107935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        218810                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       124350                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           24                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6195                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       145083                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        69540                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       124350                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        54810                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          175500                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17425                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3857                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            714545                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           609582                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6389                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1541607                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       772774                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17311200                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.292496                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.552983                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12607723     72.83%     72.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       713842      4.12%     76.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       836762      4.83%     81.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       279542      1.61%     83.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       552867      3.19%     86.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259419      1.50%     88.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       328821      1.90%     89.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       190617      1.10%     91.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1541607      8.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17311200                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.753639                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.753639                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13407705                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23419812                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           839401                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2541555                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          12986                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        613865                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7692705                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1866                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2377356                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   704                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              175500                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1120572                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16199034                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2022                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10735604                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1318                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           25972                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.010008                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1202198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        86965                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.612190                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17415849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.360947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.864676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13873741     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           108420      0.62%     80.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           211400      1.21%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           176452      1.01%     82.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           186972      1.07%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           148433      0.85%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           223225      1.28%     85.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85578      0.49%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2401628     13.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17415849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34698524                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18491756                       # number of floating regfile writes
system.switch_cpus.idleCycles                  120545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         8551                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           137235                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.326082                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10218835                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2377356                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          416420                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7706893                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          332                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2445388                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23265297                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7841479                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17782                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23254705                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4336                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4418009                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          12986                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4428759                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28866                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       546232                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       200116                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       217396                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6794                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28952430                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23037034                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606188                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17550617                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.313670                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23093262                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21962129                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2030822                       # number of integer regfile writes
system.switch_cpus.ipc                       0.570243                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.570243                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55538      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3790585     16.29%     16.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          652      0.00%     16.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3684      0.02%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          796      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56977      0.24%     16.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5014      0.02%     16.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5110      0.02%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           64      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262553     22.61%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10956      0.05%     39.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855542     16.57%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       896548      3.85%     59.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131138      0.56%     60.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6949697     29.86%     90.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2247493      9.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23272488                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21769807                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42631475                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20741165                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21030877                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1024329                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044015                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           12960      1.27%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            718      0.07%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       115727     11.30%     12.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       249368     24.34%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88004      8.59%     45.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14707      1.44%     47.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       484835     47.33%     94.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        57647      5.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2471472                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     22357530                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2295869                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3125313                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23260467                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23272488                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4830                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       890596                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3852                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4425                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       585861                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17415849                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.336282                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.322148                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11961981     68.68%     68.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       706745      4.06%     72.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       735317      4.22%     76.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       655033      3.76%     80.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       893252      5.13%     85.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       702270      4.03%     89.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       782249      4.49%     94.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       479858      2.76%     97.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       499144      2.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17415849                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.327097                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1120793                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   300                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        24222                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       113630                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7706893                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2445388                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10724535                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17536394                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4925310                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         234049                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1115813                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2916017                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         14773                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68393917                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23340074                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21338905                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2867817                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5357017                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          12986                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8493517                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           895737                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34763869                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22097045                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           69                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           14                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3753619                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           14                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             38833823                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46399804                       # The number of ROB writes
system.switch_cpus.timesIdled                    1347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        83730                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       239997                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          83731                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              77746                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33832                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74102                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33129                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33129                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         77746                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       329685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       329685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 329685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9261248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9261248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9261248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            110876                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  110876    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              110876                       # Request fanout histogram
system.membus.reqLayer2.occupancy           374277000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          612571750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8768208000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85122                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        72915                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1773                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          181393                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35643                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35643                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2285                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82839                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       259648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10084032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10343680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          136853                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2165312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           257620                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.325033                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.468396                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 173886     67.50%     67.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  83733     32.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             257620                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          160851500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177714500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3424500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          838                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         9051                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9889                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          838                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         9051                       # number of overall hits
system.l2.overall_hits::total                    9889                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1444                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       109427                       # number of demand (read+write) misses
system.l2.demand_misses::total                 110877                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1444                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       109427                       # number of overall misses
system.l2.overall_misses::total                110877                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    117141500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  11134378000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11251519500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    117141500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  11134378000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11251519500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2282                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118478                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120766                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2282                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118478                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120766                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.632778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.923606                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.918114                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.632778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.923606                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.918114                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81122.922438                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101751.651786                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101477.488568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81122.922438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101751.651786                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101477.488568                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33832                       # number of writebacks
system.l2.writebacks::total                     33832                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       109427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            110871                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       109427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           110871                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    102701500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10040128000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10142829500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    102701500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10040128000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10142829500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.632778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.923606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.918065                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.632778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.923606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.918065                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71122.922438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91751.834556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91483.160610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71122.922438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91751.834556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91483.160610                       # average overall mshr miss latency
system.l2.replacements                         136852                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        39083                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            39083                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        39083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        39083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1773                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1773                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1773                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1773                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        54812                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         54812                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         2514                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2514                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        33129                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               33129                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3275077500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3275077500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.929467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98858.326542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98858.326542                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        33129                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          33129                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2943787500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2943787500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.929467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88858.326542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88858.326542                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1444                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1446                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    117141500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    117141500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.632778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.633100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81122.922438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81010.719225                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1444                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1444                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    102701500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    102701500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.632778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.632224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71122.922438                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71122.922438                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        76298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           76302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7859300500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7859300500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82835                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.921084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.921088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103007.949094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103002.549081                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        76298                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        76298                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   7096340500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7096340500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.921084                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.921040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93008.211224                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93008.211224                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.574906                       # Cycle average of tags in use
system.l2.tags.total_refs                      180293                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    136852                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.317431                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     289.571624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.041815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.071095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    21.906509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1706.983863                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.141392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.833488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985632                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    618890                       # Number of tag accesses
system.l2.tags.data_accesses                   618890                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        92416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      7003200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7096000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        92416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         92544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2165248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2165248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       109425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              110875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        33832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33832                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             29196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     10539896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    798703680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             809287371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     10539896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10554494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      246943047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            246943047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      246943047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            29196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     10539896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    798703680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1056230418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     33832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    109402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000245434750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2032                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2032                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              224509                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              31823                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      110869                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33832                       # Number of write requests accepted
system.mem_ctrls.readBursts                    110869                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1995                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3469025250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  554230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5547387750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31295.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50045.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17090                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25042                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                110869                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33832                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       102525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.300395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.225291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.229113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        85339     83.24%     83.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10966     10.70%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4463      4.35%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1092      1.07%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          350      0.34%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          160      0.16%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           63      0.06%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           69      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       102525                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.548720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.894035                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.630828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1456     71.65%     71.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          545     26.82%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           24      1.18%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      0.20%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2032                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.640256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.605037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.117434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1480     72.83%     72.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      1.18%     74.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              353     17.37%     91.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              140      6.89%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      1.48%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.20%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2032                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7094144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2164032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7095616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2165248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       809.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       246.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    809.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    246.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8768055000                       # Total gap between requests
system.mem_ctrls.avgGap                      60594.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        92416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      7001728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2164032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10539895.951373416930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 798535801.158001780510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 246804364.130048036575                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       109425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        33832                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     43275250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5504112500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 211429418750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29969.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50300.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6249391.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            374043180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            198804870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           415926420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           95750460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     692084640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3935747970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         52652160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5765009700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        657.490071                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    104612750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    292760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8370824250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            357999600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            190277505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           375514020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           80753400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     692084640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3919530330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         65615040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5681774535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.997234                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    141242250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    292760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8334194750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8768197000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1118021                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1118029                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1118021                       # number of overall hits
system.cpu.icache.overall_hits::total         1118029                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2549                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2551                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2549                       # number of overall misses
system.cpu.icache.overall_misses::total          2551                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    145171998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    145171998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    145171998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    145171998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1120570                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1120580                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1120570                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1120580                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002275                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002275                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002276                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56952.529619                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56907.878479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56952.529619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56907.878479                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          433                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.307692                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1773                       # number of writebacks
system.cpu.icache.writebacks::total              1773                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          266                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          266                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          266                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          266                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2283                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2283                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2283                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2283                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    129412998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    129412998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    129412998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    129412998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56685.500657                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56685.500657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56685.500657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56685.500657                       # average overall mshr miss latency
system.cpu.icache.replacements                   1773                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1118021                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1118029                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2549                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2551                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    145171998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    145171998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1120570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1120580                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56952.529619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56907.878479                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          266                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          266                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    129412998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    129412998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56685.500657                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56685.500657                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008624                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              720034                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1774                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            405.881623                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008595                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2243445                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2243445                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9179220                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9179224                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9197444                       # number of overall hits
system.cpu.dcache.overall_hits::total         9197448                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       173236                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         173240                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       176742                       # number of overall misses
system.cpu.dcache.overall_misses::total        176746                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  16225462372                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16225462372                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  16225462372                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16225462372                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9352456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9352464                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9374186                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9374194                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018523                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018523                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018854                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018855                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 93661.031033                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93658.868460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 91803.093617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91801.015989                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2074416                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29451                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.436182                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        39083                       # number of writebacks
system.cpu.dcache.writebacks::total             39083                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56355                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56355                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56355                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56355                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118479                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118479                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11268420372                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11268420372                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11412998372                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11412998372                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012497                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012497                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012639                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012639                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 96409.342596                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96409.342596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 96329.293563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96329.293563                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117456                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6986913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6986917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12833237500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12833237500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7124478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7124486                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 93288.536328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93285.823841                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7912227500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7912227500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 97395.646126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 97395.646126                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3392224872                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3392224872                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 95097.554652                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95097.554652                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3356192872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3356192872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.015998                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015998                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 94161.346464                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94161.346464                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        18224                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18224                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3506                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3506                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21730                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21730                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.161344                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.161344                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    144578000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    144578000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073539                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073539                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90474.342929                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90474.342929                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669863090500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.023967                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8905041                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117456                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.815974                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.023963                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          514                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18866868                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18866868                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371694124911500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42361                       # Simulator instruction rate (inst/s)
host_mem_usage                                 897776                       # Number of bytes of host memory used
host_op_rate                                    95106                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   944.28                       # Real time elapsed on the host
host_tick_rate                               25693583                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024262                       # Number of seconds simulated
sim_ticks                                 24261821000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       298886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        597804                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104901                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1911                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120183                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84557                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104901                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20344                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136557                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15360                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591029                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989320                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1911                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4669120                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400309                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     48320835                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.395505                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.632160                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34301160     70.99%     70.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2030210      4.20%     75.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2490160      5.15%     80.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       779621      1.61%     81.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1687215      3.49%     85.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       782820      1.62%     87.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       997051      2.06%     89.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       583478      1.21%     90.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4669120      9.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     48320835                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.617455                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.617455                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      36943358                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69307912                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2227272                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7485375                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17727                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1830207                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356613                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4385                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7103656                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136557                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250746                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              45194913                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409543                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35454                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002814                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3291299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99917                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.647304                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     48503939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.441007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.930876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         38079591     78.51%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           308871      0.64%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           643169      1.33%     80.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           513429      1.06%     81.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           527002      1.09%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           423516      0.87%     83.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           656742      1.35%     84.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           219991      0.45%     85.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7131628     14.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     48503939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107969104                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57519520                       # number of floating regfile writes
system.switch_cpus.idleCycles                   19703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1911                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111120                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.429396                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30907113                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7103656                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1233013                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366212                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           31                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254620                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69117769                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23803457                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11962                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69359491                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          11941                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11963594                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17727                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11994954                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        79439                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1696892                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          703                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412812                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       499895                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          703                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86740617                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68764046                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606043                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52568580                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.417125                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68891900                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63837412                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035727                       # number of integer regfile writes
system.switch_cpus.ipc                       0.618255                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.618255                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712037     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7704      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143254      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430981     23.69%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007091     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2278923      3.29%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283428      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21528491     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6820353      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69371455                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67511392                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132207255                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64334949                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005822                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3121023                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044990                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1235      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       364007     11.66%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       780978     25.02%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         268423      8.60%     45.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34871      1.12%     46.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1500846     48.09%     94.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       170663      5.47%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4858191                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     58161652                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429097                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5798460                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106249                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69371455                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1685810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1037                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       782229                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     48503939                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.430223                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.380455                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     32360704     66.72%     66.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2048195      4.22%     70.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2119577      4.37%     75.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1928905      3.98%     79.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2675180      5.52%     84.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2095984      4.32%     89.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2324574      4.79%     93.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1437253      2.96%     96.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1513567      3.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     48503939                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.429642                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250746                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        72985                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       290842                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366212                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254620                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31830192                       # number of misc regfile reads
system.switch_cpus.numCycles                 48523642                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13405657                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         585658                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3061915                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8699209                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         36461                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203777510                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69179332                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62705129                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8454032                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14191967                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17727                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23564608                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1532301                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118409                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63482693                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11337611                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            112284309                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137847675                       # The number of ROB writes
system.switch_cpus.timesIdled                     253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       228089                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666634                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         228089                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24261821000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             213190                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88702                       # Transaction distribution
system.membus.trans_dist::CleanEvict           210184                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85728                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85728                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        213190                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       896722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       896722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 896722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24807680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24807680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24807680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            298918                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  298918    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              298918                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1006533500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1654315000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24261821000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24261821000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24261821000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24261821000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241025                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       196155                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          507169                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92293                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92293                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240687                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28187840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28230848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          370342                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5676928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           703658                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.324148                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.468056                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 475569     67.59%     67.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 228089     32.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             703658                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          441106000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499473000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            504499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24261821000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           98                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        34302                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34400                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           98                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        34302                       # number of overall hits
system.l2.overall_hits::total                   34400                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          238                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       298678                       # number of demand (read+write) misses
system.l2.demand_misses::total                 298916                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          238                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       298678                       # number of overall misses
system.l2.overall_misses::total                298916                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     20020000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  30336589000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30356609000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     20020000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  30336589000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30356609000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332980                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333316                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332980                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333316                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.708333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.896985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.896795                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.708333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.896985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.896795                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101569.546468                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101555.651086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101569.546468                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101555.651086                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               88702                       # number of writebacks
system.l2.writebacks::total                     88702                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       298678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            298916                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       298678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           298916                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     17640000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27349789000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27367429000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     17640000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27349789000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27367429000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.708333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.896985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.896795                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.708333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.896985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.896795                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91569.479506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91555.584177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91569.479506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91555.584177                       # average overall mshr miss latency
system.l2.replacements                         370342                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       107453                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           107453                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       107453                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       107453                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              336                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          336                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       156633                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        156633                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6565                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        85728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85728                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8442021000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8442021000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92293                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92293                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.928868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.928868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98474.489082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98474.489082                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        85728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7584741000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7584741000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.928868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.928868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88474.489082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88474.489082                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          238                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              238                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     20020000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     20020000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.708333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.708333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          238                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          238                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     17640000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17640000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.708333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.708333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        27737                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27737                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       212950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          212950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21894568000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21894568000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.884759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102815.534163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102815.534163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       212950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       212950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19765048000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19765048000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.884759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.884759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92815.440244                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92815.440244                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24261821000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      514890                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    372390                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.382663                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     284.643905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.978916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1762.377179                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.138986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.860536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          763                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          775                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1703610                       # Number of tag accesses
system.l2.tags.data_accesses                  1703610                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24261821000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        15232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19115520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19130752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        15232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5676928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5676928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       298680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              298918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88702                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88702                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       627818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    787884801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             788512618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       627818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           627818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      233986064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233986064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      233986064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       627818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    787884801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022498682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    298599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000164806250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5310                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5310                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              604117                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              83487                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      298918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88702                       # Number of write requests accepted
system.mem_ctrls.readBursts                    298918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88702                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     81                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5379                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9379106500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1494185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14982300250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31385.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50135.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    41247                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   66323                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                298918                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88702                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   70294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       279955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.591381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.519997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    73.538160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       234311     83.70%     83.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30205     10.79%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10694      3.82%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3000      1.07%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1103      0.39%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          408      0.15%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          152      0.05%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           43      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           39      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       279955                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.272505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.069037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.706256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             26      0.49%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           170      3.20%      3.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           365      6.87%     10.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           648     12.20%     22.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           929     17.50%     40.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           784     14.76%     55.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           627     11.81%     66.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           480      9.04%     75.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           456      8.59%     84.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           344      6.48%     90.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           198      3.73%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          134      2.52%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           67      1.26%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           56      1.05%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           15      0.28%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            8      0.15%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5310                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.702260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.666917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.117362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3662     68.96%     68.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.51%     70.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1155     21.75%     92.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              346      6.52%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               48      0.90%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.24%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5310                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19125568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5676096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19130752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5676928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       788.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       233.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    788.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24261528000                       # Total gap between requests
system.mem_ctrls.avgGap                      62591.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        15232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19110336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5676096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 627817.672877893201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 787671131.528008580208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 233951771.385997772217                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       298680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88702                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7802750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14974497500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 589455040750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32784.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50135.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6645341.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1020855780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            542590125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1098524700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          238058100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1915218240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10899690480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        137852640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15852790065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.404790                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    269231750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    810160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23182429250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            978030060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            519839100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1035171480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          224898480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1915218240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10891313760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        144906720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15709377840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.493766                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    287898750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    810160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23163762250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    33030018000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371694124911500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4368429                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4368437                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4368429                       # number of overall hits
system.cpu.icache.overall_hits::total         4368437                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2887                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2889                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2887                       # number of overall misses
system.cpu.icache.overall_misses::total          2889                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    167278498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    167278498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    167278498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    167278498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4371316                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4371326                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4371316                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4371326                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000660                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000661                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000660                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000661                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 57941.980603                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57901.868467                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 57941.980603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57901.868467                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          433                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.307692                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2109                       # number of writebacks
system.cpu.icache.writebacks::total              2109                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          268                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          268                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          268                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          268                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2619                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2619                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2619                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2619                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    151002998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151002998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    151002998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151002998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000599                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000599                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000599                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000599                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 57656.738450                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57656.738450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 57656.738450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57656.738450                       # average overall mshr miss latency
system.cpu.icache.replacements                   2109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4368429                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4368437                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2887                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2889                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    167278498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    167278498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4371316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4371326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000660                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 57941.980603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57901.868467                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          268                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          268                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2619                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2619                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    151002998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151002998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 57656.738450                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57656.738450                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371694124911500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.041978                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4371058                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2621                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1667.706219                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.041950                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8745273                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8745273                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371694124911500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371694124911500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371694124911500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371694124911500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371694124911500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371694124911500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371694124911500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37054625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37054629                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37115828                       # number of overall hits
system.cpu.dcache.overall_hits::total        37115832                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       660390                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         660394                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       672757                       # number of overall misses
system.cpu.dcache.overall_misses::total        672761                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  60584761992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60584761992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  60584761992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60584761992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37715015                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37715023                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37788585                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37788593                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017510                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017510                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017803                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017803                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 91740.883405                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91740.327732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 90054.450555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90053.915123                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7774892                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            110631                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.277698                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       146536                       # number of writebacks
system.cpu.dcache.writebacks::total            146536                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       214373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       214373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       214373                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       214373                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451459                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451459                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  42120428492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42120428492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  42623870992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42623870992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011826                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011826                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011947                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011947                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 94436.823018                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94436.823018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 94413.603432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94413.603432                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450438                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28199949                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28199953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       532349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        532353                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  48446489000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48446489000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28732298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28732306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018528                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018528                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 91005.128215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91004.444419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       214267                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       214267                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30111722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30111722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 94666.540389                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94666.540389                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128041                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128041                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12138272992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12138272992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 94799.892160                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94799.892160                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12008705992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12008705992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 93865.681729                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93865.681729                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        61203                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         61203                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12367                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12367                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73570                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73570                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.168098                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.168098                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5442                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5442                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    503442500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    503442500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073970                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073970                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92510.565968                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92510.565968                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371694124911500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.090805                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37567295                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451462                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.212530                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.090802                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          757                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76028648                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76028648                       # Number of data accesses

---------- End Simulation Statistics   ----------
