{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 22:38:05 2020 " "Info: Processing started: Mon Mar 16 22:38:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cunchuqi -c cunchuqi " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cunchuqi -c cunchuqi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "t3 " "Info: Assuming node \"t3\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 48 104 272 64 "t3" "" } { 40 272 320 56 "t3" "" } { 232 128 184 248 "t3" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "t3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "t2 " "Info: Assuming node \"t2\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 32 104 272 48 "t2" "" } { 24 272 320 40 "t2" "" } { 232 504 544 248 "t2" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "t2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "t3 register cunchuqi:inst\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] register cunchuqi:inst\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] 68.49 MHz 14.6 ns Internal " "Info: Clock \"t3\" has Internal fmax of 68.49 MHz between source register \"cunchuqi:inst\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]\" and destination register \"cunchuqi:inst\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]\" (period= 14.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.000 ns + Longest register register " "Info: + Longest register to register delay is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cunchuqi:inst\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] 1 REG LC5_F13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_F13; Fanout = 3; REG Node = 'cunchuqi:inst\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 4.600 ns cunchuqi:inst\|bus_reg\[4\]~16 2 COMB LC4_F23 2 " "Info: 2: + IC(2.300 ns) + CELL(2.300 ns) = 4.600 ns; Loc. = LC4_F23; Fanout = 2; COMB Node = 'cunchuqi:inst\|bus_reg\[4\]~16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] cunchuqi:inst|bus_reg[4]~16 } "NODE_NAME" } } { "cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 7.000 ns cunchuqi:inst\|bus_reg\[4\]~17 3 COMB LC1_F23 2 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 7.000 ns; Loc. = LC1_F23; Fanout = 2; COMB Node = 'cunchuqi:inst\|bus_reg\[4\]~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { cunchuqi:inst|bus_reg[4]~16 cunchuqi:inst|bus_reg[4]~17 } "NODE_NAME" } } { "cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.700 ns) 11.000 ns cunchuqi:inst\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] 4 REG LC5_F13 3 " "Info: 4: + IC(2.300 ns) + CELL(1.700 ns) = 11.000 ns; Loc. = LC5_F13; Fanout = 3; REG Node = 'cunchuqi:inst\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { cunchuqi:inst|bus_reg[4]~17 cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.800 ns ( 52.73 % ) " "Info: Total cell delay = 5.800 ns ( 52.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 47.27 % ) " "Info: Total interconnect delay = 5.200 ns ( 47.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] cunchuqi:inst|bus_reg[4]~16 cunchuqi:inst|bus_reg[4]~17 cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} cunchuqi:inst|bus_reg[4]~16 {} cunchuqi:inst|bus_reg[4]~17 {} cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} } { 0.000ns 2.300ns 0.600ns 2.300ns } { 0.000ns 2.300ns 1.800ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t3 destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"t3\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns t3 1 CLK PIN_55 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 16; CLK Node = 't3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t3 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 48 104 272 64 "t3" "" } { 40 272 320 56 "t3" "" } { 232 128 184 248 "t3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns cunchuqi:inst\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] 2 REG LC5_F13 3 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_F13; Fanout = 3; REG Node = 'cunchuqi:inst\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { t3 cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { t3 cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { t3 {} t3~out {} cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t3 source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"t3\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns t3 1 CLK PIN_55 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 16; CLK Node = 't3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t3 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 48 104 272 64 "t3" "" } { 40 272 320 56 "t3" "" } { 232 128 184 248 "t3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns cunchuqi:inst\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] 2 REG LC5_F13 3 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_F13; Fanout = 3; REG Node = 'cunchuqi:inst\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { t3 cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { t3 cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { t3 {} t3~out {} cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { t3 cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { t3 {} t3~out {} cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { t3 {} t3~out {} cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] cunchuqi:inst|bus_reg[4]~16 cunchuqi:inst|bus_reg[4]~17 cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} cunchuqi:inst|bus_reg[4]~16 {} cunchuqi:inst|bus_reg[4]~17 {} cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} } { 0.000ns 2.300ns 0.600ns 2.300ns } { 0.000ns 2.300ns 1.800ns 1.700ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { t3 cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { t3 {} t3~out {} cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { t3 {} t3~out {} cunchuqi:inst|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "t2 " "Info: No valid register-to-register data paths exist for clock \"t2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst13\|altram:sram\|q\[7\]~reg_we0 we t2 15.900 ns memory " "Info: tsu for memory \"lpm_ram_io:inst13\|altram:sram\|q\[7\]~reg_we0\" (data pin = \"we\", clock pin = \"t2\") is 15.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.400 ns + Longest pin memory " "Info: + Longest pin to memory delay is 19.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns we 1 PIN PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_110; Fanout = 1; PIN Node = 'we'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { we } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 40 472 640 56 "we" "" } { 32 640 696 48 "we" "" } { 264 504 544 280 "we" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.300 ns) 10.500 ns lpm_ram_io:inst13\|_~3 2 COMB LC8_F21 8 " "Info: 2: + IC(4.700 ns) + CELL(2.300 ns) = 10.500 ns; Loc. = LC8_F21; Fanout = 8; COMB Node = 'lpm_ram_io:inst13\|_~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { we lpm_ram_io:inst13|_~3 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 208 544 672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(6.200 ns) 19.400 ns lpm_ram_io:inst13\|altram:sram\|q\[7\]~reg_we0 3 MEM EC7_F 1 " "Info: 3: + IC(2.700 ns) + CELL(6.200 ns) = 19.400 ns; Loc. = EC7_F; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|q\[7\]~reg_we0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { lpm_ram_io:inst13|_~3 lpm_ram_io:inst13|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 61.86 % ) " "Info: Total cell delay = 12.000 ns ( 61.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 38.14 % ) " "Info: Total interconnect delay = 7.400 ns ( 38.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "19.400 ns" { we lpm_ram_io:inst13|_~3 lpm_ram_io:inst13|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "19.400 ns" { we {} we~out {} lpm_ram_io:inst13|_~3 {} lpm_ram_io:inst13|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 4.700ns 2.700ns } { 0.000ns 3.500ns 2.300ns 6.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t2 destination 5.300 ns - Shortest memory " "Info: - Shortest clock path from clock \"t2\" to destination memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns t2 1 CLK PIN_125 152 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_125; Fanout = 152; CLK Node = 't2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 32 104 272 48 "t2" "" } { 24 272 320 40 "t2" "" } { 232 504 544 248 "t2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_ram_io:inst13\|altram:sram\|q\[7\]~reg_we0 2 MEM EC7_F 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC7_F; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|q\[7\]~reg_we0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { t2 lpm_ram_io:inst13|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { t2 lpm_ram_io:inst13|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { t2 {} t2~out {} lpm_ram_io:inst13|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "19.400 ns" { we lpm_ram_io:inst13|_~3 lpm_ram_io:inst13|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "19.400 ns" { we {} we~out {} lpm_ram_io:inst13|_~3 {} lpm_ram_io:inst13|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 4.700ns 2.700ns } { 0.000ns 3.500ns 2.300ns 6.200ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { t2 lpm_ram_io:inst13|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { t2 {} t2~out {} lpm_ram_io:inst13|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "t2 d\[1\] lpm_ram_io:inst13\|altram:sram\|q\[1\]~reg_ra0 31.600 ns memory " "Info: tco from clock \"t2\" to destination pin \"d\[1\]\" through memory \"lpm_ram_io:inst13\|altram:sram\|q\[1\]~reg_ra0\" is 31.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t2 source 5.300 ns + Longest memory " "Info: + Longest clock path from clock \"t2\" to source memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns t2 1 CLK PIN_125 152 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_125; Fanout = 152; CLK Node = 't2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 32 104 272 48 "t2" "" } { 24 272 320 40 "t2" "" } { 232 504 544 248 "t2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_ram_io:inst13\|altram:sram\|q\[1\]~reg_ra0 2 MEM EC2_F 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC2_F; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|q\[1\]~reg_ra0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { t2 lpm_ram_io:inst13|altram:sram|q[1]~reg_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { t2 lpm_ram_io:inst13|altram:sram|q[1]~reg_ra0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { t2 {} t2~out {} lpm_ram_io:inst13|altram:sram|q[1]~reg_ra0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.600 ns + " "Info: + Micro clock to output delay of source is 0.600 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.700 ns + Longest memory pin " "Info: + Longest memory to pin delay is 25.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst13\|altram:sram\|q\[1\]~reg_ra0 1 MEM EC2_F 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = EC2_F; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|q\[1\]~reg_ra0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst13|altram:sram|q[1]~reg_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 10.700 ns lpm_ram_io:inst13\|altram:sram\|q\[1\]~mem_cell_ra0 2 MEM EC2_F 1 " "Info: 2: + IC(0.000 ns) + CELL(10.700 ns) = 10.700 ns; Loc. = EC2_F; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|q\[1\]~mem_cell_ra0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { lpm_ram_io:inst13|altram:sram|q[1]~reg_ra0 lpm_ram_io:inst13|altram:sram|q[1]~mem_cell_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 13.200 ns lpm_ram_io:inst13\|altram:sram\|q\[1\] 3 MEM EC2_F 1 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 13.200 ns; Loc. = EC2_F; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|q\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_ram_io:inst13|altram:sram|q[1]~mem_cell_ra0 lpm_ram_io:inst13|altram:sram|q[1] } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.300 ns) 18.100 ns lpm_ram_io:inst13\|datatri\[1\]~23 4 COMB LC4_F21 1 " "Info: 4: + IC(2.600 ns) + CELL(2.300 ns) = 18.100 ns; Loc. = LC4_F21; Fanout = 1; COMB Node = 'lpm_ram_io:inst13\|datatri\[1\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_ram_io:inst13|altram:sram|q[1] lpm_ram_io:inst13|datatri[1]~23 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(5.100 ns) 25.700 ns d\[1\] 5 PIN PIN_79 0 " "Info: 5: + IC(2.500 ns) + CELL(5.100 ns) = 25.700 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'd\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { lpm_ram_io:inst13|datatri[1]~23 d[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 128 608 784 144 "d\[7..0\]" "" } { 120 544 622 136 "d\[7..0\]" "" } { 232 344 428 248 "d\[7..0\]" "" } { 248 672 792 264 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.600 ns ( 80.16 % ) " "Info: Total cell delay = 20.600 ns ( 80.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 19.84 % ) " "Info: Total interconnect delay = 5.100 ns ( 19.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "25.700 ns" { lpm_ram_io:inst13|altram:sram|q[1]~reg_ra0 lpm_ram_io:inst13|altram:sram|q[1]~mem_cell_ra0 lpm_ram_io:inst13|altram:sram|q[1] lpm_ram_io:inst13|datatri[1]~23 d[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "25.700 ns" { lpm_ram_io:inst13|altram:sram|q[1]~reg_ra0 {} lpm_ram_io:inst13|altram:sram|q[1]~mem_cell_ra0 {} lpm_ram_io:inst13|altram:sram|q[1] {} lpm_ram_io:inst13|datatri[1]~23 {} d[1] {} } { 0.000ns 0.000ns 0.000ns 2.600ns 2.500ns } { 0.000ns 10.700ns 2.500ns 2.300ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { t2 lpm_ram_io:inst13|altram:sram|q[1]~reg_ra0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { t2 {} t2~out {} lpm_ram_io:inst13|altram:sram|q[1]~reg_ra0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "25.700 ns" { lpm_ram_io:inst13|altram:sram|q[1]~reg_ra0 lpm_ram_io:inst13|altram:sram|q[1]~mem_cell_ra0 lpm_ram_io:inst13|altram:sram|q[1] lpm_ram_io:inst13|datatri[1]~23 d[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "25.700 ns" { lpm_ram_io:inst13|altram:sram|q[1]~reg_ra0 {} lpm_ram_io:inst13|altram:sram|q[1]~mem_cell_ra0 {} lpm_ram_io:inst13|altram:sram|q[1] {} lpm_ram_io:inst13|datatri[1]~23 {} d[1] {} } { 0.000ns 0.000ns 0.000ns 2.600ns 2.500ns } { 0.000ns 10.700ns 2.500ns 2.300ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d\[1\] d\[1\] 22.800 ns Longest " "Info: Longest tpd from source pin \"d\[1\]\" to destination pin \"d\[1\]\" is 22.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[1\] 1 PIN PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_79; Fanout = 1; PIN Node = 'd\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 128 608 784 144 "d\[7..0\]" "" } { 120 544 622 136 "d\[7..0\]" "" } { 232 344 428 248 "d\[7..0\]" "" } { 248 672 792 264 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns d~6 2 COMB IOC_79 2 " "Info: 2: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = IOC_79; Fanout = 2; COMB Node = 'd~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { d[1] d~6 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 128 608 784 144 "d\[7..0\]" "" } { 120 544 622 136 "d\[7..0\]" "" } { 232 344 428 248 "d\[7..0\]" "" } { 248 672 792 264 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(1.800 ns) 8.400 ns cunchuqi:inst\|bus_reg\[1\]~22 3 COMB LC5_F15 2 " "Info: 3: + IC(3.100 ns) + CELL(1.800 ns) = 8.400 ns; Loc. = LC5_F15; Fanout = 2; COMB Node = 'cunchuqi:inst\|bus_reg\[1\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { d~6 cunchuqi:inst|bus_reg[1]~22 } "NODE_NAME" } } { "cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 10.800 ns lpm_ram_io:inst13\|datatri\[1\]~22 4 COMB LC2_F15 1 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 10.800 ns; Loc. = LC2_F15; Fanout = 1; COMB Node = 'lpm_ram_io:inst13\|datatri\[1\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { cunchuqi:inst|bus_reg[1]~22 lpm_ram_io:inst13|datatri[1]~22 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 15.200 ns lpm_ram_io:inst13\|datatri\[1\]~23 5 COMB LC4_F21 1 " "Info: 5: + IC(2.600 ns) + CELL(1.800 ns) = 15.200 ns; Loc. = LC4_F21; Fanout = 1; COMB Node = 'lpm_ram_io:inst13\|datatri\[1\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { lpm_ram_io:inst13|datatri[1]~22 lpm_ram_io:inst13|datatri[1]~23 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(5.100 ns) 22.800 ns d\[1\] 6 PIN PIN_79 0 " "Info: 6: + IC(2.500 ns) + CELL(5.100 ns) = 22.800 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'd\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { lpm_ram_io:inst13|datatri[1]~23 d[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 128 608 784 144 "d\[7..0\]" "" } { 120 544 622 136 "d\[7..0\]" "" } { 232 344 428 248 "d\[7..0\]" "" } { 248 672 792 264 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 61.40 % ) " "Info: Total cell delay = 14.000 ns ( 61.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.800 ns ( 38.60 % ) " "Info: Total interconnect delay = 8.800 ns ( 38.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "22.800 ns" { d[1] d~6 cunchuqi:inst|bus_reg[1]~22 lpm_ram_io:inst13|datatri[1]~22 lpm_ram_io:inst13|datatri[1]~23 d[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "22.800 ns" { d[1] {} d~6 {} cunchuqi:inst|bus_reg[1]~22 {} lpm_ram_io:inst13|datatri[1]~22 {} lpm_ram_io:inst13|datatri[1]~23 {} d[1] {} } { 0.000ns 0.000ns 3.100ns 0.600ns 2.600ns 2.500ns } { 0.000ns 3.500ns 1.800ns 1.800ns 1.800ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cunchuqi:inst\|ar\[4\] pc_bus t3 -1.900 ns register " "Info: th for register \"cunchuqi:inst\|ar\[4\]\" (data pin = \"pc_bus\", clock pin = \"t3\") is -1.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t3 destination 5.300 ns + Longest register " "Info: + Longest clock path from clock \"t3\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns t3 1 CLK PIN_55 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 16; CLK Node = 't3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t3 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 48 104 272 64 "t3" "" } { 40 272 320 56 "t3" "" } { 232 128 184 248 "t3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns cunchuqi:inst\|ar\[4\] 2 REG LC3_F23 17 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC3_F23; Fanout = 17; REG Node = 'cunchuqi:inst\|ar\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { t3 cunchuqi:inst|ar[4] } "NODE_NAME" } } { "cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { t3 cunchuqi:inst|ar[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { t3 {} t3~out {} cunchuqi:inst|ar[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns pc_bus 1 PIN PIN_54 25 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_54; Fanout = 25; PIN Node = 'pc_bus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_bus } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/Block1.bdf" { { 128 104 272 144 "pc_bus" "" } { 120 272 337 136 "pc_bus" "" } { 312 128 185 328 "pc_bus" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.300 ns) 7.000 ns cunchuqi:inst\|bus_reg\[4\]~17 2 COMB LC1_F23 2 " "Info: 2: + IC(1.900 ns) + CELL(2.300 ns) = 7.000 ns; Loc. = LC1_F23; Fanout = 2; COMB Node = 'cunchuqi:inst\|bus_reg\[4\]~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { pc_bus cunchuqi:inst|bus_reg[4]~17 } "NODE_NAME" } } { "cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 8.800 ns cunchuqi:inst\|ar\[4\] 3 REG LC3_F23 17 " "Info: 3: + IC(0.600 ns) + CELL(1.200 ns) = 8.800 ns; Loc. = LC3_F23; Fanout = 17; REG Node = 'cunchuqi:inst\|ar\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { cunchuqi:inst|bus_reg[4]~17 cunchuqi:inst|ar[4] } "NODE_NAME" } } { "cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 71.59 % ) " "Info: Total cell delay = 6.300 ns ( 71.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 28.41 % ) " "Info: Total interconnect delay = 2.500 ns ( 28.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { pc_bus cunchuqi:inst|bus_reg[4]~17 cunchuqi:inst|ar[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { pc_bus {} pc_bus~out {} cunchuqi:inst|bus_reg[4]~17 {} cunchuqi:inst|ar[4] {} } { 0.000ns 0.000ns 1.900ns 0.600ns } { 0.000ns 2.800ns 2.300ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { t3 cunchuqi:inst|ar[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { t3 {} t3~out {} cunchuqi:inst|ar[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { pc_bus cunchuqi:inst|bus_reg[4]~17 cunchuqi:inst|ar[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { pc_bus {} pc_bus~out {} cunchuqi:inst|bus_reg[4]~17 {} cunchuqi:inst|ar[4] {} } { 0.000ns 0.000ns 1.900ns 0.600ns } { 0.000ns 2.800ns 2.300ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 22:38:05 2020 " "Info: Processing ended: Mon Mar 16 22:38:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
