
Combined_Test_Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004918  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ef0  08004a24  08004a24  00005a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005914  08005914  0000705c  2**0
                  CONTENTS
  4 .ARM          00000008  08005914  08005914  00006914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800591c  0800591c  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800591c  0800591c  0000691c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005920  08005920  00006920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005924  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001494  2000005c  08005980  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200014f0  08005980  000074f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ed29  00000000  00000000  00007085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002145  00000000  00000000  00015dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f58  00000000  00000000  00017ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c2a  00000000  00000000  00018e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018307  00000000  00000000  00019a7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001339a  00000000  00000000  00031d81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d044  00000000  00000000  0004511b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d215f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004780  00000000  00000000  000d21a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000d6924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08004a0c 	.word	0x08004a0c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08004a0c 	.word	0x08004a0c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 800015c:	b5b0      	push	{r4, r5, r7, lr}
 800015e:	b08a      	sub	sp, #40	@ 0x28
 8000160:	af00      	add	r7, sp, #0
 8000162:	60f8      	str	r0, [r7, #12]
 8000164:	60b9      	str	r1, [r7, #8]
 8000166:	607a      	str	r2, [r7, #4]
 8000168:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 800016a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800016e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	lcd.en_pin = en_pin;
 8000172:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000176:	84bb      	strh	r3, [r7, #36]	@ 0x24
	lcd.en_port = en_port;
 8000178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800017a:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 800017c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800017e:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8000180:	683b      	ldr	r3, [r7, #0]
 8000182:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8000188:	68bb      	ldr	r3, [r7, #8]
 800018a:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 800018c:	f107 0310 	add.w	r3, r7, #16
 8000190:	4618      	mov	r0, r3
 8000192:	f000 f80e 	bl	80001b2 <Lcd_init>

	return lcd;
 8000196:	68fb      	ldr	r3, [r7, #12]
 8000198:	461d      	mov	r5, r3
 800019a:	f107 0410 	add.w	r4, r7, #16
 800019e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80001a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80001a2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80001a6:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80001aa:	68f8      	ldr	r0, [r7, #12]
 80001ac:	3728      	adds	r7, #40	@ 0x28
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bdb0      	pop	{r4, r5, r7, pc}

080001b2 <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 80001b2:	b580      	push	{r7, lr}
 80001b4:	b082      	sub	sp, #8
 80001b6:	af00      	add	r7, sp, #0
 80001b8:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	7d9b      	ldrb	r3, [r3, #22]
 80001be:	2b00      	cmp	r3, #0
 80001c0:	d10c      	bne.n	80001dc <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 80001c2:	2133      	movs	r1, #51	@ 0x33
 80001c4:	6878      	ldr	r0, [r7, #4]
 80001c6:	f000 f857 	bl	8000278 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 80001ca:	2132      	movs	r1, #50	@ 0x32
 80001cc:	6878      	ldr	r0, [r7, #4]
 80001ce:	f000 f853 	bl	8000278 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 80001d2:	2128      	movs	r1, #40	@ 0x28
 80001d4:	6878      	ldr	r0, [r7, #4]
 80001d6:	f000 f84f 	bl	8000278 <lcd_write_command>
 80001da:	e003      	b.n	80001e4 <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 80001dc:	2138      	movs	r1, #56	@ 0x38
 80001de:	6878      	ldr	r0, [r7, #4]
 80001e0:	f000 f84a 	bl	8000278 <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 80001e4:	2101      	movs	r1, #1
 80001e6:	6878      	ldr	r0, [r7, #4]
 80001e8:	f000 f846 	bl	8000278 <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 80001ec:	210c      	movs	r1, #12
 80001ee:	6878      	ldr	r0, [r7, #4]
 80001f0:	f000 f842 	bl	8000278 <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 80001f4:	2106      	movs	r1, #6
 80001f6:	6878      	ldr	r0, [r7, #4]
 80001f8:	f000 f83e 	bl	8000278 <lcd_write_command>
}
 80001fc:	bf00      	nop
 80001fe:	3708      	adds	r7, #8
 8000200:	46bd      	mov	sp, r7
 8000202:	bd80      	pop	{r7, pc}

08000204 <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 8000204:	b590      	push	{r4, r7, lr}
 8000206:	b085      	sub	sp, #20
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
 800020c:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 800020e:	2300      	movs	r3, #0
 8000210:	73fb      	strb	r3, [r7, #15]
 8000212:	e00a      	b.n	800022a <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 8000214:	7bfb      	ldrb	r3, [r7, #15]
 8000216:	683a      	ldr	r2, [r7, #0]
 8000218:	4413      	add	r3, r2
 800021a:	781b      	ldrb	r3, [r3, #0]
 800021c:	4619      	mov	r1, r3
 800021e:	6878      	ldr	r0, [r7, #4]
 8000220:	f000 f858 	bl	80002d4 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	3301      	adds	r3, #1
 8000228:	73fb      	strb	r3, [r7, #15]
 800022a:	7bfc      	ldrb	r4, [r7, #15]
 800022c:	6838      	ldr	r0, [r7, #0]
 800022e:	f7ff ff8d 	bl	800014c <strlen>
 8000232:	4603      	mov	r3, r0
 8000234:	429c      	cmp	r4, r3
 8000236:	d3ed      	bcc.n	8000214 <Lcd_string+0x10>
	}
}
 8000238:	bf00      	nop
 800023a:	bf00      	nop
 800023c:	3714      	adds	r7, #20
 800023e:	46bd      	mov	sp, r7
 8000240:	bd90      	pop	{r4, r7, pc}
	...

08000244 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b082      	sub	sp, #8
 8000248:	af00      	add	r7, sp, #0
 800024a:	6078      	str	r0, [r7, #4]
 800024c:	460b      	mov	r3, r1
 800024e:	70fb      	strb	r3, [r7, #3]
 8000250:	4613      	mov	r3, r2
 8000252:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8000254:	78fb      	ldrb	r3, [r7, #3]
 8000256:	4a07      	ldr	r2, [pc, #28]	@ (8000274 <Lcd_cursor+0x30>)
 8000258:	5cd2      	ldrb	r2, [r2, r3]
 800025a:	78bb      	ldrb	r3, [r7, #2]
 800025c:	4413      	add	r3, r2
 800025e:	b2db      	uxtb	r3, r3
 8000260:	3b80      	subs	r3, #128	@ 0x80
 8000262:	b2db      	uxtb	r3, r3
 8000264:	4619      	mov	r1, r3
 8000266:	6878      	ldr	r0, [r7, #4]
 8000268:	f000 f806 	bl	8000278 <lcd_write_command>
	#endif
}
 800026c:	bf00      	nop
 800026e:	3708      	adds	r7, #8
 8000270:	46bd      	mov	sp, r7
 8000272:	bd80      	pop	{r7, pc}
 8000274:	080057b0 	.word	0x080057b0

08000278 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
 800027e:	6078      	str	r0, [r7, #4]
 8000280:	460b      	mov	r3, r1
 8000282:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	6898      	ldr	r0, [r3, #8]
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	899b      	ldrh	r3, [r3, #12]
 800028c:	2200      	movs	r2, #0
 800028e:	4619      	mov	r1, r3
 8000290:	f001 ff62 	bl	8002158 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	7d9b      	ldrb	r3, [r3, #22]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d111      	bne.n	80002c0 <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 800029c:	78fb      	ldrb	r3, [r7, #3]
 800029e:	091b      	lsrs	r3, r3, #4
 80002a0:	b2db      	uxtb	r3, r3
 80002a2:	2204      	movs	r2, #4
 80002a4:	4619      	mov	r1, r3
 80002a6:	6878      	ldr	r0, [r7, #4]
 80002a8:	f000 f842 	bl	8000330 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 80002ac:	78fb      	ldrb	r3, [r7, #3]
 80002ae:	f003 030f 	and.w	r3, r3, #15
 80002b2:	b2db      	uxtb	r3, r3
 80002b4:	2204      	movs	r2, #4
 80002b6:	4619      	mov	r1, r3
 80002b8:	6878      	ldr	r0, [r7, #4]
 80002ba:	f000 f839 	bl	8000330 <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 80002be:	e005      	b.n	80002cc <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 80002c0:	78fb      	ldrb	r3, [r7, #3]
 80002c2:	2208      	movs	r2, #8
 80002c4:	4619      	mov	r1, r3
 80002c6:	6878      	ldr	r0, [r7, #4]
 80002c8:	f000 f832 	bl	8000330 <lcd_write>
}
 80002cc:	bf00      	nop
 80002ce:	3708      	adds	r7, #8
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}

080002d4 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b082      	sub	sp, #8
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
 80002dc:	460b      	mov	r3, r1
 80002de:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	6898      	ldr	r0, [r3, #8]
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	899b      	ldrh	r3, [r3, #12]
 80002e8:	2201      	movs	r2, #1
 80002ea:	4619      	mov	r1, r3
 80002ec:	f001 ff34 	bl	8002158 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	7d9b      	ldrb	r3, [r3, #22]
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d111      	bne.n	800031c <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 80002f8:	78fb      	ldrb	r3, [r7, #3]
 80002fa:	091b      	lsrs	r3, r3, #4
 80002fc:	b2db      	uxtb	r3, r3
 80002fe:	2204      	movs	r2, #4
 8000300:	4619      	mov	r1, r3
 8000302:	6878      	ldr	r0, [r7, #4]
 8000304:	f000 f814 	bl	8000330 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8000308:	78fb      	ldrb	r3, [r7, #3]
 800030a:	f003 030f 	and.w	r3, r3, #15
 800030e:	b2db      	uxtb	r3, r3
 8000310:	2204      	movs	r2, #4
 8000312:	4619      	mov	r1, r3
 8000314:	6878      	ldr	r0, [r7, #4]
 8000316:	f000 f80b 	bl	8000330 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 800031a:	e005      	b.n	8000328 <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 800031c:	78fb      	ldrb	r3, [r7, #3]
 800031e:	2208      	movs	r2, #8
 8000320:	4619      	mov	r1, r3
 8000322:	6878      	ldr	r0, [r7, #4]
 8000324:	f000 f804 	bl	8000330 <lcd_write>
}
 8000328:	bf00      	nop
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b084      	sub	sp, #16
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
 8000338:	460b      	mov	r3, r1
 800033a:	70fb      	strb	r3, [r7, #3]
 800033c:	4613      	mov	r3, r2
 800033e:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 8000340:	2300      	movs	r3, #0
 8000342:	73fb      	strb	r3, [r7, #15]
 8000344:	e019      	b.n	800037a <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	681a      	ldr	r2, [r3, #0]
 800034a:	7bfb      	ldrb	r3, [r7, #15]
 800034c:	009b      	lsls	r3, r3, #2
 800034e:	4413      	add	r3, r2
 8000350:	6818      	ldr	r0, [r3, #0]
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	685a      	ldr	r2, [r3, #4]
 8000356:	7bfb      	ldrb	r3, [r7, #15]
 8000358:	005b      	lsls	r3, r3, #1
 800035a:	4413      	add	r3, r2
 800035c:	8819      	ldrh	r1, [r3, #0]
 800035e:	78fa      	ldrb	r2, [r7, #3]
 8000360:	7bfb      	ldrb	r3, [r7, #15]
 8000362:	fa42 f303 	asr.w	r3, r2, r3
 8000366:	b2db      	uxtb	r3, r3
 8000368:	f003 0301 	and.w	r3, r3, #1
 800036c:	b2db      	uxtb	r3, r3
 800036e:	461a      	mov	r2, r3
 8000370:	f001 fef2 	bl	8002158 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8000374:	7bfb      	ldrb	r3, [r7, #15]
 8000376:	3301      	adds	r3, #1
 8000378:	73fb      	strb	r3, [r7, #15]
 800037a:	7bfa      	ldrb	r2, [r7, #15]
 800037c:	78bb      	ldrb	r3, [r7, #2]
 800037e:	429a      	cmp	r2, r3
 8000380:	d3e1      	bcc.n	8000346 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	6918      	ldr	r0, [r3, #16]
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	8a9b      	ldrh	r3, [r3, #20]
 800038a:	2201      	movs	r2, #1
 800038c:	4619      	mov	r1, r3
 800038e:	f001 fee3 	bl	8002158 <HAL_GPIO_WritePin>
	DELAY(1);
 8000392:	2001      	movs	r0, #1
 8000394:	f001 f9c4 	bl	8001720 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	6918      	ldr	r0, [r3, #16]
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	8a9b      	ldrh	r3, [r3, #20]
 80003a0:	2200      	movs	r2, #0
 80003a2:	4619      	mov	r1, r3
 80003a4:	f001 fed8 	bl	8002158 <HAL_GPIO_WritePin>
}
 80003a8:	bf00      	nop
 80003aa:	3710      	adds	r7, #16
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}

080003b0 <HAL_TIM_PWM_PulseFinishedCallback>:

#define noOfLEDs 24
uint16_t pwmData[24*noOfLEDs];

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
 80003b8:	2100      	movs	r1, #0
 80003ba:	4805      	ldr	r0, [pc, #20]	@ (80003d0 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 80003bc:	f002 fe2a 	bl	8003014 <HAL_TIM_PWM_Stop_DMA>
    htim3.Instance->CCR1 = 0;
 80003c0:	4b03      	ldr	r3, [pc, #12]	@ (80003d0 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	2200      	movs	r2, #0
 80003c6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80003c8:	bf00      	nop
 80003ca:	3708      	adds	r7, #8
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	200000cc 	.word	0x200000cc

080003d4 <setLED>:
{
    for (int i=0; i<24*noOfLEDs; i++) pwmData[i] = 2;
}

void setLED (int LEDposition, int Red, int Green, int Blue)
{
 80003d4:	b480      	push	{r7}
 80003d6:	b089      	sub	sp, #36	@ 0x24
 80003d8:	af00      	add	r7, sp, #0
 80003da:	60f8      	str	r0, [r7, #12]
 80003dc:	60b9      	str	r1, [r7, #8]
 80003de:	607a      	str	r2, [r7, #4]
 80003e0:	603b      	str	r3, [r7, #0]
    for (int i=7; i>=0; i--) // Set the first 8 out of 24 to green
 80003e2:	2307      	movs	r3, #7
 80003e4:	61fb      	str	r3, [r7, #28]
 80003e6:	e017      	b.n	8000418 <setLED+0x44>
    {
        pwmData[24*LEDposition + 7 - i] = ((Green >> i) & 1) + 1;
 80003e8:	687a      	ldr	r2, [r7, #4]
 80003ea:	69fb      	ldr	r3, [r7, #28]
 80003ec:	fa42 f303 	asr.w	r3, r2, r3
 80003f0:	b29b      	uxth	r3, r3
 80003f2:	f003 0301 	and.w	r3, r3, #1
 80003f6:	b299      	uxth	r1, r3
 80003f8:	68fa      	ldr	r2, [r7, #12]
 80003fa:	4613      	mov	r3, r2
 80003fc:	005b      	lsls	r3, r3, #1
 80003fe:	4413      	add	r3, r2
 8000400:	00db      	lsls	r3, r3, #3
 8000402:	1dda      	adds	r2, r3, #7
 8000404:	69fb      	ldr	r3, [r7, #28]
 8000406:	1ad3      	subs	r3, r2, r3
 8000408:	1c4a      	adds	r2, r1, #1
 800040a:	b291      	uxth	r1, r2
 800040c:	4a26      	ldr	r2, [pc, #152]	@ (80004a8 <setLED+0xd4>)
 800040e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i=7; i>=0; i--) // Set the first 8 out of 24 to green
 8000412:	69fb      	ldr	r3, [r7, #28]
 8000414:	3b01      	subs	r3, #1
 8000416:	61fb      	str	r3, [r7, #28]
 8000418:	69fb      	ldr	r3, [r7, #28]
 800041a:	2b00      	cmp	r3, #0
 800041c:	dae4      	bge.n	80003e8 <setLED+0x14>
    }
    for (int i=7; i>=0; i--) // Set the second 8 out of 24 to red
 800041e:	2307      	movs	r3, #7
 8000420:	61bb      	str	r3, [r7, #24]
 8000422:	e018      	b.n	8000456 <setLED+0x82>
    {
        pwmData[24*LEDposition + 15 - i] = ((Red >> i) & 1) + 1;
 8000424:	68ba      	ldr	r2, [r7, #8]
 8000426:	69bb      	ldr	r3, [r7, #24]
 8000428:	fa42 f303 	asr.w	r3, r2, r3
 800042c:	b29b      	uxth	r3, r3
 800042e:	f003 0301 	and.w	r3, r3, #1
 8000432:	b299      	uxth	r1, r3
 8000434:	68fa      	ldr	r2, [r7, #12]
 8000436:	4613      	mov	r3, r2
 8000438:	005b      	lsls	r3, r3, #1
 800043a:	4413      	add	r3, r2
 800043c:	00db      	lsls	r3, r3, #3
 800043e:	f103 020f 	add.w	r2, r3, #15
 8000442:	69bb      	ldr	r3, [r7, #24]
 8000444:	1ad3      	subs	r3, r2, r3
 8000446:	1c4a      	adds	r2, r1, #1
 8000448:	b291      	uxth	r1, r2
 800044a:	4a17      	ldr	r2, [pc, #92]	@ (80004a8 <setLED+0xd4>)
 800044c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i=7; i>=0; i--) // Set the second 8 out of 24 to red
 8000450:	69bb      	ldr	r3, [r7, #24]
 8000452:	3b01      	subs	r3, #1
 8000454:	61bb      	str	r3, [r7, #24]
 8000456:	69bb      	ldr	r3, [r7, #24]
 8000458:	2b00      	cmp	r3, #0
 800045a:	dae3      	bge.n	8000424 <setLED+0x50>
    }
    for (int i=7; i>=0; i--) // Set the third 8 out of 24 to blue
 800045c:	2307      	movs	r3, #7
 800045e:	617b      	str	r3, [r7, #20]
 8000460:	e018      	b.n	8000494 <setLED+0xc0>
    {
        pwmData[24*LEDposition + 23 - i] = ((Blue >> i) & 1) + 1;
 8000462:	683a      	ldr	r2, [r7, #0]
 8000464:	697b      	ldr	r3, [r7, #20]
 8000466:	fa42 f303 	asr.w	r3, r2, r3
 800046a:	b29b      	uxth	r3, r3
 800046c:	f003 0301 	and.w	r3, r3, #1
 8000470:	b299      	uxth	r1, r3
 8000472:	68fa      	ldr	r2, [r7, #12]
 8000474:	4613      	mov	r3, r2
 8000476:	005b      	lsls	r3, r3, #1
 8000478:	4413      	add	r3, r2
 800047a:	00db      	lsls	r3, r3, #3
 800047c:	f103 0217 	add.w	r2, r3, #23
 8000480:	697b      	ldr	r3, [r7, #20]
 8000482:	1ad3      	subs	r3, r2, r3
 8000484:	1c4a      	adds	r2, r1, #1
 8000486:	b291      	uxth	r1, r2
 8000488:	4a07      	ldr	r2, [pc, #28]	@ (80004a8 <setLED+0xd4>)
 800048a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i=7; i>=0; i--) // Set the third 8 out of 24 to blue
 800048e:	697b      	ldr	r3, [r7, #20]
 8000490:	3b01      	subs	r3, #1
 8000492:	617b      	str	r3, [r7, #20]
 8000494:	697b      	ldr	r3, [r7, #20]
 8000496:	2b00      	cmp	r3, #0
 8000498:	dae3      	bge.n	8000462 <setLED+0x8e>
    }
}
 800049a:	bf00      	nop
 800049c:	bf00      	nop
 800049e:	3724      	adds	r7, #36	@ 0x24
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bc80      	pop	{r7}
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	20000f20 	.word	0x20000f20

080004ac <ws2812Send>:


void ws2812Send(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t *)pwmData, 24*noOfLEDs);
 80004b0:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80004b4:	4a03      	ldr	r2, [pc, #12]	@ (80004c4 <ws2812Send+0x18>)
 80004b6:	2100      	movs	r1, #0
 80004b8:	4803      	ldr	r0, [pc, #12]	@ (80004c8 <ws2812Send+0x1c>)
 80004ba:	f002 fc09 	bl	8002cd0 <HAL_TIM_PWM_Start_DMA>
}
 80004be:	bf00      	nop
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	bf00      	nop
 80004c4:	20000f20 	.word	0x20000f20
 80004c8:	200000cc 	.word	0x200000cc

080004cc <parseRGBValues>:



// Function to parse RGB values from HTTP request
void parseRGBValues(char *request) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b086      	sub	sp, #24
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
    char *r_ptr = strstr(request, "r=");
 80004d4:	4930      	ldr	r1, [pc, #192]	@ (8000598 <parseRGBValues+0xcc>)
 80004d6:	6878      	ldr	r0, [r7, #4]
 80004d8:	f003 fdf9 	bl	80040ce <strstr>
 80004dc:	6178      	str	r0, [r7, #20]
    char *g_ptr = strstr(request, "g=");
 80004de:	492f      	ldr	r1, [pc, #188]	@ (800059c <parseRGBValues+0xd0>)
 80004e0:	6878      	ldr	r0, [r7, #4]
 80004e2:	f003 fdf4 	bl	80040ce <strstr>
 80004e6:	6138      	str	r0, [r7, #16]
    char *b_ptr = strstr(request, "b=");
 80004e8:	492d      	ldr	r1, [pc, #180]	@ (80005a0 <parseRGBValues+0xd4>)
 80004ea:	6878      	ldr	r0, [r7, #4]
 80004ec:	f003 fdef 	bl	80040ce <strstr>
 80004f0:	60f8      	str	r0, [r7, #12]

    if (r_ptr) {
 80004f2:	697b      	ldr	r3, [r7, #20]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d016      	beq.n	8000526 <parseRGBValues+0x5a>
        r_ptr += 2; // Move past "r="
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	3302      	adds	r3, #2
 80004fc:	617b      	str	r3, [r7, #20]
        red = atoi(r_ptr);
 80004fe:	6978      	ldr	r0, [r7, #20]
 8000500:	f003 fd28 	bl	8003f54 <atoi>
 8000504:	4603      	mov	r3, r0
 8000506:	4a27      	ldr	r2, [pc, #156]	@ (80005a4 <parseRGBValues+0xd8>)
 8000508:	6013      	str	r3, [r2, #0]
        // Clamp to 0-255
        if (red < 0) red = 0;
 800050a:	4b26      	ldr	r3, [pc, #152]	@ (80005a4 <parseRGBValues+0xd8>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	2b00      	cmp	r3, #0
 8000510:	da02      	bge.n	8000518 <parseRGBValues+0x4c>
 8000512:	4b24      	ldr	r3, [pc, #144]	@ (80005a4 <parseRGBValues+0xd8>)
 8000514:	2200      	movs	r2, #0
 8000516:	601a      	str	r2, [r3, #0]
        if (red > 255) red = 255;
 8000518:	4b22      	ldr	r3, [pc, #136]	@ (80005a4 <parseRGBValues+0xd8>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	2bff      	cmp	r3, #255	@ 0xff
 800051e:	dd02      	ble.n	8000526 <parseRGBValues+0x5a>
 8000520:	4b20      	ldr	r3, [pc, #128]	@ (80005a4 <parseRGBValues+0xd8>)
 8000522:	22ff      	movs	r2, #255	@ 0xff
 8000524:	601a      	str	r2, [r3, #0]
    }

    if (g_ptr) {
 8000526:	693b      	ldr	r3, [r7, #16]
 8000528:	2b00      	cmp	r3, #0
 800052a:	d016      	beq.n	800055a <parseRGBValues+0x8e>
        g_ptr += 2; // Move past "g="
 800052c:	693b      	ldr	r3, [r7, #16]
 800052e:	3302      	adds	r3, #2
 8000530:	613b      	str	r3, [r7, #16]
        green = atoi(g_ptr);
 8000532:	6938      	ldr	r0, [r7, #16]
 8000534:	f003 fd0e 	bl	8003f54 <atoi>
 8000538:	4603      	mov	r3, r0
 800053a:	4a1b      	ldr	r2, [pc, #108]	@ (80005a8 <parseRGBValues+0xdc>)
 800053c:	6013      	str	r3, [r2, #0]
        if (green < 0) green = 0;
 800053e:	4b1a      	ldr	r3, [pc, #104]	@ (80005a8 <parseRGBValues+0xdc>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	2b00      	cmp	r3, #0
 8000544:	da02      	bge.n	800054c <parseRGBValues+0x80>
 8000546:	4b18      	ldr	r3, [pc, #96]	@ (80005a8 <parseRGBValues+0xdc>)
 8000548:	2200      	movs	r2, #0
 800054a:	601a      	str	r2, [r3, #0]
        if (green > 255) green = 255;
 800054c:	4b16      	ldr	r3, [pc, #88]	@ (80005a8 <parseRGBValues+0xdc>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	2bff      	cmp	r3, #255	@ 0xff
 8000552:	dd02      	ble.n	800055a <parseRGBValues+0x8e>
 8000554:	4b14      	ldr	r3, [pc, #80]	@ (80005a8 <parseRGBValues+0xdc>)
 8000556:	22ff      	movs	r2, #255	@ 0xff
 8000558:	601a      	str	r2, [r3, #0]
    }

    if (b_ptr) {
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	2b00      	cmp	r3, #0
 800055e:	d016      	beq.n	800058e <parseRGBValues+0xc2>
        b_ptr += 2; // Move past "b="
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	3302      	adds	r3, #2
 8000564:	60fb      	str	r3, [r7, #12]
        blue = atoi(b_ptr);
 8000566:	68f8      	ldr	r0, [r7, #12]
 8000568:	f003 fcf4 	bl	8003f54 <atoi>
 800056c:	4603      	mov	r3, r0
 800056e:	4a0f      	ldr	r2, [pc, #60]	@ (80005ac <parseRGBValues+0xe0>)
 8000570:	6013      	str	r3, [r2, #0]
        if (blue < 0) blue = 0;
 8000572:	4b0e      	ldr	r3, [pc, #56]	@ (80005ac <parseRGBValues+0xe0>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	2b00      	cmp	r3, #0
 8000578:	da02      	bge.n	8000580 <parseRGBValues+0xb4>
 800057a:	4b0c      	ldr	r3, [pc, #48]	@ (80005ac <parseRGBValues+0xe0>)
 800057c:	2200      	movs	r2, #0
 800057e:	601a      	str	r2, [r3, #0]
        if (blue > 255) blue = 255;
 8000580:	4b0a      	ldr	r3, [pc, #40]	@ (80005ac <parseRGBValues+0xe0>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2bff      	cmp	r3, #255	@ 0xff
 8000586:	dd02      	ble.n	800058e <parseRGBValues+0xc2>
 8000588:	4b08      	ldr	r3, [pc, #32]	@ (80005ac <parseRGBValues+0xe0>)
 800058a:	22ff      	movs	r2, #255	@ 0xff
 800058c:	601a      	str	r2, [r3, #0]
    }

    // Here you can add code to actually control your RGB hardware
    // For example, if you have PWM outputs for RGB LEDs:
    // setRGBPWM(red, green, blue);
}
 800058e:	bf00      	nop
 8000590:	3718      	adds	r7, #24
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	08004a24 	.word	0x08004a24
 800059c:	08004a28 	.word	0x08004a28
 80005a0:	08004a2c 	.word	0x08004a2c
 80005a4:	200001d8 	.word	0x200001d8
 80005a8:	200001dc 	.word	0x200001dc
 80005ac:	200001e0 	.word	0x200001e0

080005b0 <updateHTMLWithRGB>:

// Function to update HTML strings with current RGB values
void updateHTMLWithRGB(void) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af02      	add	r7, sp, #8
    // Update the ON state HTML
    sprintf(ATcommandN,"<p>Light is currently on\
 80005b6:	4b14      	ldr	r3, [pc, #80]	@ (8000608 <updateHTMLWithRGB+0x58>)
 80005b8:	681a      	ldr	r2, [r3, #0]
 80005ba:	4b14      	ldr	r3, [pc, #80]	@ (800060c <updateHTMLWithRGB+0x5c>)
 80005bc:	6819      	ldr	r1, [r3, #0]
 80005be:	4b14      	ldr	r3, [pc, #80]	@ (8000610 <updateHTMLWithRGB+0x60>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	9300      	str	r3, [sp, #0]
 80005c4:	460b      	mov	r3, r1
 80005c6:	4913      	ldr	r1, [pc, #76]	@ (8000614 <updateHTMLWithRGB+0x64>)
 80005c8:	4813      	ldr	r0, [pc, #76]	@ (8000618 <updateHTMLWithRGB+0x68>)
 80005ca:	f003 fd4b 	bl	8004064 <siprintf>
    <br><input class=\"rgb-submit\" type=\"submit\" value=\"Set RGB\">\
    </form>\
    </div>", red, green, blue);

    // Update the OFF state HTML
    sprintf(ATcommandF,"<p>Light is currently off\
 80005ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000608 <updateHTMLWithRGB+0x58>)
 80005d0:	681a      	ldr	r2, [r3, #0]
 80005d2:	4b0e      	ldr	r3, [pc, #56]	@ (800060c <updateHTMLWithRGB+0x5c>)
 80005d4:	6819      	ldr	r1, [r3, #0]
 80005d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000610 <updateHTMLWithRGB+0x60>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	9300      	str	r3, [sp, #0]
 80005dc:	460b      	mov	r3, r1
 80005de:	490f      	ldr	r1, [pc, #60]	@ (800061c <updateHTMLWithRGB+0x6c>)
 80005e0:	480f      	ldr	r0, [pc, #60]	@ (8000620 <updateHTMLWithRGB+0x70>)
 80005e2:	f003 fd3f 	bl	8004064 <siprintf>
    <br><input class=\"rgb-submit\" type=\"submit\" value=\"Set RGB\">\
    </form>\
    </div>", red, green, blue);

    // Update string lengths
    countN = strlen(ATcommandN);
 80005e6:	480c      	ldr	r0, [pc, #48]	@ (8000618 <updateHTMLWithRGB+0x68>)
 80005e8:	f7ff fdb0 	bl	800014c <strlen>
 80005ec:	4603      	mov	r3, r0
 80005ee:	461a      	mov	r2, r3
 80005f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000624 <updateHTMLWithRGB+0x74>)
 80005f2:	601a      	str	r2, [r3, #0]
    countF = strlen(ATcommandF);
 80005f4:	480a      	ldr	r0, [pc, #40]	@ (8000620 <updateHTMLWithRGB+0x70>)
 80005f6:	f7ff fda9 	bl	800014c <strlen>
 80005fa:	4603      	mov	r3, r0
 80005fc:	461a      	mov	r2, r3
 80005fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000628 <updateHTMLWithRGB+0x78>)
 8000600:	601a      	str	r2, [r3, #0]
}
 8000602:	bf00      	nop
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	200001d8 	.word	0x200001d8
 800060c:	200001dc 	.word	0x200001dc
 8000610:	200001e0 	.word	0x200001e0
 8000614:	08004a30 	.word	0x08004a30
 8000618:	20000708 	.word	0x20000708
 800061c:	08004c38 	.word	0x08004c38
 8000620:	20000b08 	.word	0x20000b08
 8000624:	20000f18 	.word	0x20000f18
 8000628:	20000f1c 	.word	0x20000f1c

0800062c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800062c:	b5b0      	push	{r4, r5, r7, lr}
 800062e:	f5ad 7d20 	sub.w	sp, sp, #640	@ 0x280
 8000632:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000634:	f001 f812 	bl	800165c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000638:	f000 fc8a 	bl	8000f50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063c:	f000 fd9c 	bl	8001178 <MX_GPIO_Init>
  MX_DMA_Init();
 8000640:	f000 fd7c 	bl	800113c <MX_DMA_Init>
  MX_I2C1_Init();
 8000644:	f000 fcca 	bl	8000fdc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000648:	f000 fd4e 	bl	80010e8 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 800064c:	f000 fcf4 	bl	8001038 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // Lcd_PortType ports[] = { D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port };
  Lcd_PortType ports[] = { GPIOA, GPIOA, GPIOB, GPIOB };
 8000650:	4bca      	ldr	r3, [pc, #808]	@ (800097c <main+0x350>)
 8000652:	f507 740f 	add.w	r4, r7, #572	@ 0x23c
 8000656:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000658:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  // Lcd_PinType pins[] = {D4_Pin, D5_Pin, D6_Pin, D7_Pin};
  Lcd_PinType pins[] = {GPIO_PIN_6, GPIO_PIN_7, GPIO_PIN_0, GPIO_PIN_1};
 800065c:	4ac8      	ldr	r2, [pc, #800]	@ (8000980 <main+0x354>)
 800065e:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 8000662:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000666:	e883 0003 	stmia.w	r3, {r0, r1}
  Lcd_HandleTypeDef lcd;
  // Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin, LCD_4_BIT_MODE);
  lcd = Lcd_create(ports, pins, GPIOA, GPIO_PIN_4, GPIOA, GPIO_PIN_5, LCD_4_BIT_MODE);
 800066a:	4638      	mov	r0, r7
 800066c:	f507 720d 	add.w	r2, r7, #564	@ 0x234
 8000670:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 8000674:	2300      	movs	r3, #0
 8000676:	9303      	str	r3, [sp, #12]
 8000678:	2320      	movs	r3, #32
 800067a:	9302      	str	r3, [sp, #8]
 800067c:	4bc1      	ldr	r3, [pc, #772]	@ (8000984 <main+0x358>)
 800067e:	9301      	str	r3, [sp, #4]
 8000680:	2310      	movs	r3, #16
 8000682:	9300      	str	r3, [sp, #0]
 8000684:	4bbf      	ldr	r3, [pc, #764]	@ (8000984 <main+0x358>)
 8000686:	f7ff fd69 	bl	800015c <Lcd_create>
 800068a:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800068e:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8000692:	f507 7407 	add.w	r4, r7, #540	@ 0x21c
 8000696:	461d      	mov	r5, r3
 8000698:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800069a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800069c:	e895 0003 	ldmia.w	r5, {r0, r1}
 80006a0:	e884 0003 	stmia.w	r4, {r0, r1}
  Lcd_cursor(&lcd, 0,1);
 80006a4:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 80006a8:	2201      	movs	r2, #1
 80006aa:	2100      	movs	r1, #0
 80006ac:	4618      	mov	r0, r3
 80006ae:	f7ff fdc9 	bl	8000244 <Lcd_cursor>
  Lcd_string(&lcd, "HHH");
 80006b2:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 80006b6:	49b4      	ldr	r1, [pc, #720]	@ (8000988 <main+0x35c>)
 80006b8:	4618      	mov	r0, r3
 80006ba:	f7ff fda3 	bl	8000204 <Lcd_string>
  HAL_Delay(500);
 80006be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006c2:	f001 f82d 	bl	8001720 <HAL_Delay>
  display_counter = 0;
 80006c6:	4bb1      	ldr	r3, [pc, #708]	@ (800098c <main+0x360>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	601a      	str	r2, [r3, #0]



  //WIFI Initialisation

  uint8_t rxBuffer[512] = {0};
 80006cc:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80006d0:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	3304      	adds	r3, #4
 80006da:	f44f 72fe 	mov.w	r2, #508	@ 0x1fc
 80006de:	2100      	movs	r1, #0
 80006e0:	4618      	mov	r0, r3
 80006e2:	f003 fcdf 	bl	80040a4 <memset>
   uint8_t ATisOK;
   int channel;
   int onoff;
   int led = 1;
 80006e6:	2301      	movs	r3, #1
 80006e8:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260

   setLED(17, 150, 0, 0 );   // Yellow
 80006ec:	2300      	movs	r3, #0
 80006ee:	2200      	movs	r2, #0
 80006f0:	2196      	movs	r1, #150	@ 0x96
 80006f2:	2011      	movs	r0, #17
 80006f4:	f7ff fe6e 	bl	80003d4 <setLED>
   ws2812Send();
 80006f8:	f7ff fed8 	bl	80004ac <ws2812Send>

   sprintf(ATcommandB,"<!DOCTYPE html><html>\n<head>\n\
 80006fc:	49a4      	ldr	r1, [pc, #656]	@ (8000990 <main+0x364>)
 80006fe:	48a5      	ldr	r0, [pc, #660]	@ (8000994 <main+0x368>)
 8000700:	f003 fcb0 	bl	8004064 <siprintf>
   .rgb-input {margin: 10px; width: 60px; text-align: center;}\n\
   .rgb-submit {background-color: #007bff; color: white; border: none; padding: 10px 20px; border-radius: 3px; cursor: pointer;}\n\
   p {font-size: 14px;color: #808080;margin-bottom: 20px;}\n\
   </style>\n</head>\n<body>\n<h1>STM32 - ESP8266</h1>");

   sprintf(ATcommandN,"<p>Light is currently on\
 8000704:	4ba4      	ldr	r3, [pc, #656]	@ (8000998 <main+0x36c>)
 8000706:	681a      	ldr	r2, [r3, #0]
 8000708:	4ba4      	ldr	r3, [pc, #656]	@ (800099c <main+0x370>)
 800070a:	6819      	ldr	r1, [r3, #0]
 800070c:	4ba4      	ldr	r3, [pc, #656]	@ (80009a0 <main+0x374>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	9300      	str	r3, [sp, #0]
 8000712:	460b      	mov	r3, r1
 8000714:	49a3      	ldr	r1, [pc, #652]	@ (80009a4 <main+0x378>)
 8000716:	48a4      	ldr	r0, [pc, #656]	@ (80009a8 <main+0x37c>)
 8000718:	f003 fca4 	bl	8004064 <siprintf>
   B: <input class=\"rgb-input\" type=\"number\" name=\"b\" min=\"0\" max=\"255\" value=\"%d\">\
   <br><input class=\"rgb-submit\" type=\"submit\" value=\"Set RGB\">\
   </form>\
   </div>", red, green, blue);

   sprintf(ATcommandF,"<p>Light is currently off\
 800071c:	4b9e      	ldr	r3, [pc, #632]	@ (8000998 <main+0x36c>)
 800071e:	681a      	ldr	r2, [r3, #0]
 8000720:	4b9e      	ldr	r3, [pc, #632]	@ (800099c <main+0x370>)
 8000722:	6819      	ldr	r1, [r3, #0]
 8000724:	4b9e      	ldr	r3, [pc, #632]	@ (80009a0 <main+0x374>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	9300      	str	r3, [sp, #0]
 800072a:	460b      	mov	r3, r1
 800072c:	499f      	ldr	r1, [pc, #636]	@ (80009ac <main+0x380>)
 800072e:	48a0      	ldr	r0, [pc, #640]	@ (80009b0 <main+0x384>)
 8000730:	f003 fc98 	bl	8004064 <siprintf>
   G: <input class=\"rgb-input\" type=\"number\" name=\"g\" min=\"0\" max=\"255\" value=\"%d\">\
   B: <input class=\"rgb-input\" type=\"number\" name=\"b\" min=\"0\" max=\"255\" value=\"%d\">\
   <br><input class=\"rgb-submit\" type=\"submit\" value=\"Set RGB\">\
   </form>\
   </div>", red, green, blue);
   sprintf(ATcommandT,"</body></html>");
 8000734:	499f      	ldr	r1, [pc, #636]	@ (80009b4 <main+0x388>)
 8000736:	48a0      	ldr	r0, [pc, #640]	@ (80009b8 <main+0x38c>)
 8000738:	f003 fc94 	bl	8004064 <siprintf>
   int countB = strlen(ATcommandB);
 800073c:	4895      	ldr	r0, [pc, #596]	@ (8000994 <main+0x368>)
 800073e:	f7ff fd05 	bl	800014c <strlen>
 8000742:	4603      	mov	r3, r0
 8000744:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
   int countN = strlen(ATcommandN);
 8000748:	4897      	ldr	r0, [pc, #604]	@ (80009a8 <main+0x37c>)
 800074a:	f7ff fcff 	bl	800014c <strlen>
 800074e:	4603      	mov	r3, r0
 8000750:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
   int countF = strlen(ATcommandF);
 8000754:	4896      	ldr	r0, [pc, #600]	@ (80009b0 <main+0x384>)
 8000756:	f7ff fcf9 	bl	800014c <strlen>
 800075a:	4603      	mov	r3, r0
 800075c:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
   int countT = strlen(ATcommandT);
 8000760:	4895      	ldr	r0, [pc, #596]	@ (80009b8 <main+0x38c>)
 8000762:	f7ff fcf3 	bl	800014c <strlen>
 8000766:	4603      	mov	r3, r0
 8000768:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c

   sprintf(ATcommand,"AT+RST\r\n");
 800076c:	4993      	ldr	r1, [pc, #588]	@ (80009bc <main+0x390>)
 800076e:	4894      	ldr	r0, [pc, #592]	@ (80009c0 <main+0x394>)
 8000770:	f003 fc78 	bl	8004064 <siprintf>
   memset(rxBuffer,0,sizeof(rxBuffer));
 8000774:	f107 031c 	add.w	r3, r7, #28
 8000778:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800077c:	2100      	movs	r1, #0
 800077e:	4618      	mov	r0, r3
 8000780:	f003 fc90 	bl	80040a4 <memset>
   HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8000784:	488e      	ldr	r0, [pc, #568]	@ (80009c0 <main+0x394>)
 8000786:	f7ff fce1 	bl	800014c <strlen>
 800078a:	4603      	mov	r3, r0
 800078c:	b29a      	uxth	r2, r3
 800078e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000792:	498b      	ldr	r1, [pc, #556]	@ (80009c0 <main+0x394>)
 8000794:	488b      	ldr	r0, [pc, #556]	@ (80009c4 <main+0x398>)
 8000796:	f003 f971 	bl	8003a7c <HAL_UART_Transmit>
   HAL_UART_Receive (&huart1, rxBuffer, 512, 100);
 800079a:	f107 011c 	add.w	r1, r7, #28
 800079e:	2364      	movs	r3, #100	@ 0x64
 80007a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007a4:	4887      	ldr	r0, [pc, #540]	@ (80009c4 <main+0x398>)
 80007a6:	f003 f9f4 	bl	8003b92 <HAL_UART_Receive>
   HAL_Delay(500);
 80007aa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007ae:	f000 ffb7 	bl	8001720 <HAL_Delay>

   ATisOK = 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
   while(!ATisOK){
 80007b8:	e02f      	b.n	800081a <main+0x1ee>
     sprintf(ATcommand,"AT+CWMODE_CUR=2\r\n");
 80007ba:	4983      	ldr	r1, [pc, #524]	@ (80009c8 <main+0x39c>)
 80007bc:	4880      	ldr	r0, [pc, #512]	@ (80009c0 <main+0x394>)
 80007be:	f003 fc51 	bl	8004064 <siprintf>
       memset(rxBuffer,0,sizeof(rxBuffer));
 80007c2:	f107 031c 	add.w	r3, r7, #28
 80007c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ca:	2100      	movs	r1, #0
 80007cc:	4618      	mov	r0, r3
 80007ce:	f003 fc69 	bl	80040a4 <memset>
       HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80007d2:	487b      	ldr	r0, [pc, #492]	@ (80009c0 <main+0x394>)
 80007d4:	f7ff fcba 	bl	800014c <strlen>
 80007d8:	4603      	mov	r3, r0
 80007da:	b29a      	uxth	r2, r3
 80007dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007e0:	4977      	ldr	r1, [pc, #476]	@ (80009c0 <main+0x394>)
 80007e2:	4878      	ldr	r0, [pc, #480]	@ (80009c4 <main+0x398>)
 80007e4:	f003 f94a 	bl	8003a7c <HAL_UART_Transmit>
       HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 80007e8:	f107 011c 	add.w	r1, r7, #28
 80007ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007f4:	4873      	ldr	r0, [pc, #460]	@ (80009c4 <main+0x398>)
 80007f6:	f003 f9cc 	bl	8003b92 <HAL_UART_Receive>
     if(strstr((char *)rxBuffer,"OK")){
 80007fa:	f107 031c 	add.w	r3, r7, #28
 80007fe:	4973      	ldr	r1, [pc, #460]	@ (80009cc <main+0x3a0>)
 8000800:	4618      	mov	r0, r3
 8000802:	f003 fc64 	bl	80040ce <strstr>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d002      	beq.n	8000812 <main+0x1e6>
       ATisOK = 1;
 800080c:	2301      	movs	r3, #1
 800080e:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
     }
     HAL_Delay(500);
 8000812:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000816:	f000 ff83 	bl	8001720 <HAL_Delay>
   while(!ATisOK){
 800081a:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 800081e:	2b00      	cmp	r3, #0
 8000820:	d0cb      	beq.n	80007ba <main+0x18e>
   }

   ATisOK = 0;
 8000822:	2300      	movs	r3, #0
 8000824:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
   while(!ATisOK){
 8000828:	e02f      	b.n	800088a <main+0x25e>
     sprintf(ATcommand,"AT+CWSAP_CUR=\"STM32\",\"123456789\",1,3,4,0\r\n");
 800082a:	4969      	ldr	r1, [pc, #420]	@ (80009d0 <main+0x3a4>)
 800082c:	4864      	ldr	r0, [pc, #400]	@ (80009c0 <main+0x394>)
 800082e:	f003 fc19 	bl	8004064 <siprintf>
       memset(rxBuffer,0,sizeof(rxBuffer));
 8000832:	f107 031c 	add.w	r3, r7, #28
 8000836:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800083a:	2100      	movs	r1, #0
 800083c:	4618      	mov	r0, r3
 800083e:	f003 fc31 	bl	80040a4 <memset>
       HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8000842:	485f      	ldr	r0, [pc, #380]	@ (80009c0 <main+0x394>)
 8000844:	f7ff fc82 	bl	800014c <strlen>
 8000848:	4603      	mov	r3, r0
 800084a:	b29a      	uxth	r2, r3
 800084c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000850:	495b      	ldr	r1, [pc, #364]	@ (80009c0 <main+0x394>)
 8000852:	485c      	ldr	r0, [pc, #368]	@ (80009c4 <main+0x398>)
 8000854:	f003 f912 	bl	8003a7c <HAL_UART_Transmit>
       HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 8000858:	f107 011c 	add.w	r1, r7, #28
 800085c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000860:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000864:	4857      	ldr	r0, [pc, #348]	@ (80009c4 <main+0x398>)
 8000866:	f003 f994 	bl	8003b92 <HAL_UART_Receive>
     if(strstr((char *)rxBuffer,"OK")){
 800086a:	f107 031c 	add.w	r3, r7, #28
 800086e:	4957      	ldr	r1, [pc, #348]	@ (80009cc <main+0x3a0>)
 8000870:	4618      	mov	r0, r3
 8000872:	f003 fc2c 	bl	80040ce <strstr>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d002      	beq.n	8000882 <main+0x256>
       ATisOK = 1;
 800087c:	2301      	movs	r3, #1
 800087e:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
     }
     HAL_Delay(500);
 8000882:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000886:	f000 ff4b 	bl	8001720 <HAL_Delay>
   while(!ATisOK){
 800088a:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 800088e:	2b00      	cmp	r3, #0
 8000890:	d0cb      	beq.n	800082a <main+0x1fe>
   }

   ATisOK = 0;
 8000892:	2300      	movs	r3, #0
 8000894:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
   while(!ATisOK){
 8000898:	e02f      	b.n	80008fa <main+0x2ce>
     sprintf(ATcommand,"AT+CIPAP_CUR=\"192.168.51.1\"\r\n");
 800089a:	494e      	ldr	r1, [pc, #312]	@ (80009d4 <main+0x3a8>)
 800089c:	4848      	ldr	r0, [pc, #288]	@ (80009c0 <main+0x394>)
 800089e:	f003 fbe1 	bl	8004064 <siprintf>
     memset(rxBuffer,0,sizeof(rxBuffer));
 80008a2:	f107 031c 	add.w	r3, r7, #28
 80008a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008aa:	2100      	movs	r1, #0
 80008ac:	4618      	mov	r0, r3
 80008ae:	f003 fbf9 	bl	80040a4 <memset>
     HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80008b2:	4843      	ldr	r0, [pc, #268]	@ (80009c0 <main+0x394>)
 80008b4:	f7ff fc4a 	bl	800014c <strlen>
 80008b8:	4603      	mov	r3, r0
 80008ba:	b29a      	uxth	r2, r3
 80008bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008c0:	493f      	ldr	r1, [pc, #252]	@ (80009c0 <main+0x394>)
 80008c2:	4840      	ldr	r0, [pc, #256]	@ (80009c4 <main+0x398>)
 80008c4:	f003 f8da 	bl	8003a7c <HAL_UART_Transmit>
     HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 80008c8:	f107 011c 	add.w	r1, r7, #28
 80008cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008d4:	483b      	ldr	r0, [pc, #236]	@ (80009c4 <main+0x398>)
 80008d6:	f003 f95c 	bl	8003b92 <HAL_UART_Receive>
     if(strstr((char *)rxBuffer,"OK")){
 80008da:	f107 031c 	add.w	r3, r7, #28
 80008de:	493b      	ldr	r1, [pc, #236]	@ (80009cc <main+0x3a0>)
 80008e0:	4618      	mov	r0, r3
 80008e2:	f003 fbf4 	bl	80040ce <strstr>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d002      	beq.n	80008f2 <main+0x2c6>
       ATisOK = 1;
 80008ec:	2301      	movs	r3, #1
 80008ee:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
     }
     HAL_Delay(500);
 80008f2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80008f6:	f000 ff13 	bl	8001720 <HAL_Delay>
   while(!ATisOK){
 80008fa:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d0cb      	beq.n	800089a <main+0x26e>
   }

   ATisOK = 0;
 8000902:	2300      	movs	r3, #0
 8000904:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
   while(!ATisOK){
 8000908:	e02f      	b.n	800096a <main+0x33e>
     sprintf(ATcommand,"AT+CIPMUX=1\r\n");
 800090a:	4933      	ldr	r1, [pc, #204]	@ (80009d8 <main+0x3ac>)
 800090c:	482c      	ldr	r0, [pc, #176]	@ (80009c0 <main+0x394>)
 800090e:	f003 fba9 	bl	8004064 <siprintf>
       memset(rxBuffer,0,sizeof(rxBuffer));
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800091a:	2100      	movs	r1, #0
 800091c:	4618      	mov	r0, r3
 800091e:	f003 fbc1 	bl	80040a4 <memset>
       HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8000922:	4827      	ldr	r0, [pc, #156]	@ (80009c0 <main+0x394>)
 8000924:	f7ff fc12 	bl	800014c <strlen>
 8000928:	4603      	mov	r3, r0
 800092a:	b29a      	uxth	r2, r3
 800092c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000930:	4923      	ldr	r1, [pc, #140]	@ (80009c0 <main+0x394>)
 8000932:	4824      	ldr	r0, [pc, #144]	@ (80009c4 <main+0x398>)
 8000934:	f003 f8a2 	bl	8003a7c <HAL_UART_Transmit>
       HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 8000938:	f107 011c 	add.w	r1, r7, #28
 800093c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000940:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000944:	481f      	ldr	r0, [pc, #124]	@ (80009c4 <main+0x398>)
 8000946:	f003 f924 	bl	8003b92 <HAL_UART_Receive>
       if(strstr((char *)rxBuffer,"OK")){
 800094a:	f107 031c 	add.w	r3, r7, #28
 800094e:	491f      	ldr	r1, [pc, #124]	@ (80009cc <main+0x3a0>)
 8000950:	4618      	mov	r0, r3
 8000952:	f003 fbbc 	bl	80040ce <strstr>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d002      	beq.n	8000962 <main+0x336>
         ATisOK = 1;
 800095c:	2301      	movs	r3, #1
 800095e:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
       }
       HAL_Delay(500);
 8000962:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000966:	f000 fedb 	bl	8001720 <HAL_Delay>
   while(!ATisOK){
 800096a:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 800096e:	2b00      	cmp	r3, #0
 8000970:	d0cb      	beq.n	800090a <main+0x2de>
   }

   ATisOK = 0;
 8000972:	2300      	movs	r3, #0
 8000974:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
   while(!ATisOK){
 8000978:	e060      	b.n	8000a3c <main+0x410>
 800097a:	bf00      	nop
 800097c:	08005798 	.word	0x08005798
 8000980:	080057a8 	.word	0x080057a8
 8000984:	40010800 	.word	0x40010800
 8000988:	08004e40 	.word	0x08004e40
 800098c:	200001d4 	.word	0x200001d4
 8000990:	08004e44 	.word	0x08004e44
 8000994:	20000224 	.word	0x20000224
 8000998:	200001d8 	.word	0x200001d8
 800099c:	200001dc 	.word	0x200001dc
 80009a0:	200001e0 	.word	0x200001e0
 80009a4:	08005248 	.word	0x08005248
 80009a8:	20000708 	.word	0x20000708
 80009ac:	08005448 	.word	0x08005448
 80009b0:	20000b08 	.word	0x20000b08
 80009b4:	08005644 	.word	0x08005644
 80009b8:	20000f08 	.word	0x20000f08
 80009bc:	08005654 	.word	0x08005654
 80009c0:	200001e4 	.word	0x200001e4
 80009c4:	20000158 	.word	0x20000158
 80009c8:	08005660 	.word	0x08005660
 80009cc:	08005674 	.word	0x08005674
 80009d0:	08005678 	.word	0x08005678
 80009d4:	080056a4 	.word	0x080056a4
 80009d8:	080056c4 	.word	0x080056c4
     sprintf(ATcommand,"AT+CIPSERVER=1,80\r\n");
 80009dc:	49c0      	ldr	r1, [pc, #768]	@ (8000ce0 <main+0x6b4>)
 80009de:	48c1      	ldr	r0, [pc, #772]	@ (8000ce4 <main+0x6b8>)
 80009e0:	f003 fb40 	bl	8004064 <siprintf>
     memset(rxBuffer,0,sizeof(rxBuffer));
 80009e4:	f107 031c 	add.w	r3, r7, #28
 80009e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009ec:	2100      	movs	r1, #0
 80009ee:	4618      	mov	r0, r3
 80009f0:	f003 fb58 	bl	80040a4 <memset>
     HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80009f4:	48bb      	ldr	r0, [pc, #748]	@ (8000ce4 <main+0x6b8>)
 80009f6:	f7ff fba9 	bl	800014c <strlen>
 80009fa:	4603      	mov	r3, r0
 80009fc:	b29a      	uxth	r2, r3
 80009fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a02:	49b8      	ldr	r1, [pc, #736]	@ (8000ce4 <main+0x6b8>)
 8000a04:	48b8      	ldr	r0, [pc, #736]	@ (8000ce8 <main+0x6bc>)
 8000a06:	f003 f839 	bl	8003a7c <HAL_UART_Transmit>
     HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 8000a0a:	f107 011c 	add.w	r1, r7, #28
 8000a0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a16:	48b4      	ldr	r0, [pc, #720]	@ (8000ce8 <main+0x6bc>)
 8000a18:	f003 f8bb 	bl	8003b92 <HAL_UART_Receive>
     if(strstr((char *)rxBuffer,"OK")){
 8000a1c:	f107 031c 	add.w	r3, r7, #28
 8000a20:	49b2      	ldr	r1, [pc, #712]	@ (8000cec <main+0x6c0>)
 8000a22:	4618      	mov	r0, r3
 8000a24:	f003 fb53 	bl	80040ce <strstr>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d002      	beq.n	8000a34 <main+0x408>
         ATisOK = 1;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
     }
     HAL_Delay(500);
 8000a34:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a38:	f000 fe72 	bl	8001720 <HAL_Delay>
   while(!ATisOK){
 8000a3c:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d0cb      	beq.n	80009dc <main+0x3b0>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  memset(rxBuffer,0,sizeof(rxBuffer));
 8000a44:	f107 031c 	add.w	r3, r7, #28
 8000a48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f003 fb28 	bl	80040a4 <memset>
	      HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 8000a54:	f107 011c 	add.w	r1, r7, #28
 8000a58:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a60:	48a1      	ldr	r0, [pc, #644]	@ (8000ce8 <main+0x6bc>)
 8000a62:	f003 f896 	bl	8003b92 <HAL_UART_Receive>

	      // Parse channel
	      if(strstr((char *)rxBuffer,"+IPD,0")) channel = 0;
 8000a66:	f107 031c 	add.w	r3, r7, #28
 8000a6a:	49a1      	ldr	r1, [pc, #644]	@ (8000cf0 <main+0x6c4>)
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f003 fb2e 	bl	80040ce <strstr>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d003      	beq.n	8000a80 <main+0x454>
 8000a78:	2300      	movs	r3, #0
 8000a7a:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8000a7e:	e05d      	b.n	8000b3c <main+0x510>
	      else if(strstr((char *)rxBuffer,"+IPD,1")) channel = 1;
 8000a80:	f107 031c 	add.w	r3, r7, #28
 8000a84:	499b      	ldr	r1, [pc, #620]	@ (8000cf4 <main+0x6c8>)
 8000a86:	4618      	mov	r0, r3
 8000a88:	f003 fb21 	bl	80040ce <strstr>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d003      	beq.n	8000a9a <main+0x46e>
 8000a92:	2301      	movs	r3, #1
 8000a94:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8000a98:	e050      	b.n	8000b3c <main+0x510>
	      else if(strstr((char *)rxBuffer,"+IPD,2")) channel = 2;
 8000a9a:	f107 031c 	add.w	r3, r7, #28
 8000a9e:	4996      	ldr	r1, [pc, #600]	@ (8000cf8 <main+0x6cc>)
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f003 fb14 	bl	80040ce <strstr>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d003      	beq.n	8000ab4 <main+0x488>
 8000aac:	2302      	movs	r3, #2
 8000aae:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8000ab2:	e043      	b.n	8000b3c <main+0x510>
	      else if(strstr((char *)rxBuffer,"+IPD,3")) channel = 3;
 8000ab4:	f107 031c 	add.w	r3, r7, #28
 8000ab8:	4990      	ldr	r1, [pc, #576]	@ (8000cfc <main+0x6d0>)
 8000aba:	4618      	mov	r0, r3
 8000abc:	f003 fb07 	bl	80040ce <strstr>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d003      	beq.n	8000ace <main+0x4a2>
 8000ac6:	2303      	movs	r3, #3
 8000ac8:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8000acc:	e036      	b.n	8000b3c <main+0x510>
	      else if(strstr((char *)rxBuffer,"+IPD,4")) channel = 4;
 8000ace:	f107 031c 	add.w	r3, r7, #28
 8000ad2:	498b      	ldr	r1, [pc, #556]	@ (8000d00 <main+0x6d4>)
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f003 fafa 	bl	80040ce <strstr>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d003      	beq.n	8000ae8 <main+0x4bc>
 8000ae0:	2304      	movs	r3, #4
 8000ae2:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8000ae6:	e029      	b.n	8000b3c <main+0x510>
	      else if(strstr((char *)rxBuffer,"+IPD,5")) channel = 5;
 8000ae8:	f107 031c 	add.w	r3, r7, #28
 8000aec:	4985      	ldr	r1, [pc, #532]	@ (8000d04 <main+0x6d8>)
 8000aee:	4618      	mov	r0, r3
 8000af0:	f003 faed 	bl	80040ce <strstr>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d003      	beq.n	8000b02 <main+0x4d6>
 8000afa:	2305      	movs	r3, #5
 8000afc:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8000b00:	e01c      	b.n	8000b3c <main+0x510>
	      else if(strstr((char *)rxBuffer,"+IPD,6")) channel = 6;
 8000b02:	f107 031c 	add.w	r3, r7, #28
 8000b06:	4980      	ldr	r1, [pc, #512]	@ (8000d08 <main+0x6dc>)
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f003 fae0 	bl	80040ce <strstr>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d003      	beq.n	8000b1c <main+0x4f0>
 8000b14:	2306      	movs	r3, #6
 8000b16:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8000b1a:	e00f      	b.n	8000b3c <main+0x510>
	      else if(strstr((char *)rxBuffer,"+IPD,7")) channel = 7;
 8000b1c:	f107 031c 	add.w	r3, r7, #28
 8000b20:	497a      	ldr	r1, [pc, #488]	@ (8000d0c <main+0x6e0>)
 8000b22:	4618      	mov	r0, r3
 8000b24:	f003 fad3 	bl	80040ce <strstr>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d003      	beq.n	8000b36 <main+0x50a>
 8000b2e:	2307      	movs	r3, #7
 8000b30:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8000b34:	e002      	b.n	8000b3c <main+0x510>
	      else channel = 100;
 8000b36:	2364      	movs	r3, #100	@ 0x64
 8000b38:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268

	      // Parse commands including RGB
	      if(strstr((char *)rxBuffer,"GET /lighton")) onoff = 0;
 8000b3c:	f107 031c 	add.w	r3, r7, #28
 8000b40:	4973      	ldr	r1, [pc, #460]	@ (8000d10 <main+0x6e4>)
 8000b42:	4618      	mov	r0, r3
 8000b44:	f003 fac3 	bl	80040ce <strstr>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <main+0x52a>
 8000b4e:	2300      	movs	r3, #0
 8000b50:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
 8000b54:	e023      	b.n	8000b9e <main+0x572>
	      else if(strstr((char *)rxBuffer,"GET /lightoff")) onoff = 1;
 8000b56:	f107 031c 	add.w	r3, r7, #28
 8000b5a:	496e      	ldr	r1, [pc, #440]	@ (8000d14 <main+0x6e8>)
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f003 fab6 	bl	80040ce <strstr>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d003      	beq.n	8000b70 <main+0x544>
 8000b68:	2301      	movs	r3, #1
 8000b6a:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
 8000b6e:	e016      	b.n	8000b9e <main+0x572>
	      else if(strstr((char *)rxBuffer,"GET /setrgb"))
 8000b70:	f107 031c 	add.w	r3, r7, #28
 8000b74:	4968      	ldr	r1, [pc, #416]	@ (8000d18 <main+0x6ec>)
 8000b76:	4618      	mov	r0, r3
 8000b78:	f003 faa9 	bl	80040ce <strstr>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d009      	beq.n	8000b96 <main+0x56a>
	      {
	          // Parse RGB values from the request
	          parseRGBValues((char *)rxBuffer);
 8000b82:	f107 031c 	add.w	r3, r7, #28
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff fca0 	bl	80004cc <parseRGBValues>
	          onoff = led; // Keep current LED state
 8000b8c:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8000b90:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
 8000b94:	e003      	b.n	8000b9e <main+0x572>
	      }
	      else onoff = led;
 8000b96:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8000b9a:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264

	      // Update HTML with current RGB values
	      updateHTMLWithRGB();
 8000b9e:	f7ff fd07 	bl	80005b0 <updateHTMLWithRGB>

	      if(channel<8 && (onoff == 1 || strstr((char *)rxBuffer,"GET /setrgb")))
 8000ba2:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 8000ba6:	2b07      	cmp	r3, #7
 8000ba8:	f300 80c4 	bgt.w	8000d34 <main+0x708>
 8000bac:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d009      	beq.n	8000bc8 <main+0x59c>
 8000bb4:	f107 031c 	add.w	r3, r7, #28
 8000bb8:	4957      	ldr	r1, [pc, #348]	@ (8000d18 <main+0x6ec>)
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f003 fa87 	bl	80040ce <strstr>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f000 80b6 	beq.w	8000d34 <main+0x708>
	      {
	          HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000bc8:	2201      	movs	r2, #1
 8000bca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bce:	4853      	ldr	r0, [pc, #332]	@ (8000d1c <main+0x6f0>)
 8000bd0:	f001 fac2 	bl	8002158 <HAL_GPIO_WritePin>
	          led = 1;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
	          sprintf(ATcommand,"AT+CIPSEND=%d,%d\r\n",channel,countB+countF+countT);
 8000bda:	f8d7 2258 	ldr.w	r2, [r7, #600]	@ 0x258
 8000bde:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8000be2:	441a      	add	r2, r3
 8000be4:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8000be8:	4413      	add	r3, r2
 8000bea:	f8d7 2268 	ldr.w	r2, [r7, #616]	@ 0x268
 8000bee:	494c      	ldr	r1, [pc, #304]	@ (8000d20 <main+0x6f4>)
 8000bf0:	483c      	ldr	r0, [pc, #240]	@ (8000ce4 <main+0x6b8>)
 8000bf2:	f003 fa37 	bl	8004064 <siprintf>
	          memset(rxBuffer,0,sizeof(rxBuffer));
 8000bf6:	f107 031c 	add.w	r3, r7, #28
 8000bfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4618      	mov	r0, r3
 8000c02:	f003 fa4f 	bl	80040a4 <memset>
	          HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8000c06:	4837      	ldr	r0, [pc, #220]	@ (8000ce4 <main+0x6b8>)
 8000c08:	f7ff faa0 	bl	800014c <strlen>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c14:	4933      	ldr	r1, [pc, #204]	@ (8000ce4 <main+0x6b8>)
 8000c16:	4834      	ldr	r0, [pc, #208]	@ (8000ce8 <main+0x6bc>)
 8000c18:	f002 ff30 	bl	8003a7c <HAL_UART_Transmit>
	          HAL_UART_Receive (&huart1, rxBuffer, 512, 100);
 8000c1c:	f107 011c 	add.w	r1, r7, #28
 8000c20:	2364      	movs	r3, #100	@ 0x64
 8000c22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c26:	4830      	ldr	r0, [pc, #192]	@ (8000ce8 <main+0x6bc>)
 8000c28:	f002 ffb3 	bl	8003b92 <HAL_UART_Receive>
	          if(strstr((char *)rxBuffer,">"))
 8000c2c:	f107 031c 	add.w	r3, r7, #28
 8000c30:	213e      	movs	r1, #62	@ 0x3e
 8000c32:	4618      	mov	r0, r3
 8000c34:	f003 fa3e 	bl	80040b4 <strchr>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d02a      	beq.n	8000c94 <main+0x668>
	          {
	              memset(rxBuffer,0,sizeof(rxBuffer));
 8000c3e:	f107 031c 	add.w	r3, r7, #28
 8000c42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c46:	2100      	movs	r1, #0
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f003 fa2b 	bl	80040a4 <memset>
	              HAL_UART_Transmit(&huart1,(uint8_t *)ATcommandB,countB,1000);
 8000c4e:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8000c52:	b29a      	uxth	r2, r3
 8000c54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c58:	4932      	ldr	r1, [pc, #200]	@ (8000d24 <main+0x6f8>)
 8000c5a:	4823      	ldr	r0, [pc, #140]	@ (8000ce8 <main+0x6bc>)
 8000c5c:	f002 ff0e 	bl	8003a7c <HAL_UART_Transmit>
	              HAL_UART_Transmit(&huart1,(uint8_t *)ATcommandF,countF,1000);
 8000c60:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8000c64:	b29a      	uxth	r2, r3
 8000c66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c6a:	492f      	ldr	r1, [pc, #188]	@ (8000d28 <main+0x6fc>)
 8000c6c:	481e      	ldr	r0, [pc, #120]	@ (8000ce8 <main+0x6bc>)
 8000c6e:	f002 ff05 	bl	8003a7c <HAL_UART_Transmit>
	              HAL_UART_Transmit(&huart1,(uint8_t *)ATcommandT,countT,1000);
 8000c72:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8000c76:	b29a      	uxth	r2, r3
 8000c78:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c7c:	492b      	ldr	r1, [pc, #172]	@ (8000d2c <main+0x700>)
 8000c7e:	481a      	ldr	r0, [pc, #104]	@ (8000ce8 <main+0x6bc>)
 8000c80:	f002 fefc 	bl	8003a7c <HAL_UART_Transmit>
	              HAL_UART_Receive (&huart1, rxBuffer, 512, 100);
 8000c84:	f107 011c 	add.w	r1, r7, #28
 8000c88:	2364      	movs	r3, #100	@ 0x64
 8000c8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c8e:	4816      	ldr	r0, [pc, #88]	@ (8000ce8 <main+0x6bc>)
 8000c90:	f002 ff7f 	bl	8003b92 <HAL_UART_Receive>
	          }
	          sprintf(ATcommand,"AT+CIPCLOSE=%d\r\n",channel);
 8000c94:	f8d7 2268 	ldr.w	r2, [r7, #616]	@ 0x268
 8000c98:	4925      	ldr	r1, [pc, #148]	@ (8000d30 <main+0x704>)
 8000c9a:	4812      	ldr	r0, [pc, #72]	@ (8000ce4 <main+0x6b8>)
 8000c9c:	f003 f9e2 	bl	8004064 <siprintf>
	          memset(rxBuffer,0,sizeof(rxBuffer));
 8000ca0:	f107 031c 	add.w	r3, r7, #28
 8000ca4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4618      	mov	r0, r3
 8000cac:	f003 f9fa 	bl	80040a4 <memset>
	          HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8000cb0:	480c      	ldr	r0, [pc, #48]	@ (8000ce4 <main+0x6b8>)
 8000cb2:	f7ff fa4b 	bl	800014c <strlen>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	b29a      	uxth	r2, r3
 8000cba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cbe:	4909      	ldr	r1, [pc, #36]	@ (8000ce4 <main+0x6b8>)
 8000cc0:	4809      	ldr	r0, [pc, #36]	@ (8000ce8 <main+0x6bc>)
 8000cc2:	f002 fedb 	bl	8003a7c <HAL_UART_Transmit>
	          HAL_UART_Receive (&huart1, rxBuffer, 512, 100);
 8000cc6:	f107 011c 	add.w	r1, r7, #28
 8000cca:	2364      	movs	r3, #100	@ 0x64
 8000ccc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cd0:	4805      	ldr	r0, [pc, #20]	@ (8000ce8 <main+0x6bc>)
 8000cd2:	f002 ff5e 	bl	8003b92 <HAL_UART_Receive>
	          channel=100;
 8000cd6:	2364      	movs	r3, #100	@ 0x64
 8000cd8:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8000cdc:	e0be      	b.n	8000e5c <main+0x830>
 8000cde:	bf00      	nop
 8000ce0:	080056d4 	.word	0x080056d4
 8000ce4:	200001e4 	.word	0x200001e4
 8000ce8:	20000158 	.word	0x20000158
 8000cec:	08005674 	.word	0x08005674
 8000cf0:	080056e8 	.word	0x080056e8
 8000cf4:	080056f0 	.word	0x080056f0
 8000cf8:	080056f8 	.word	0x080056f8
 8000cfc:	08005700 	.word	0x08005700
 8000d00:	08005708 	.word	0x08005708
 8000d04:	08005710 	.word	0x08005710
 8000d08:	08005718 	.word	0x08005718
 8000d0c:	08005720 	.word	0x08005720
 8000d10:	08005728 	.word	0x08005728
 8000d14:	08005738 	.word	0x08005738
 8000d18:	08005748 	.word	0x08005748
 8000d1c:	40011000 	.word	0x40011000
 8000d20:	08005754 	.word	0x08005754
 8000d24:	20000224 	.word	0x20000224
 8000d28:	20000b08 	.word	0x20000b08
 8000d2c:	20000f08 	.word	0x20000f08
 8000d30:	08005768 	.word	0x08005768
	      }
	      else if(channel<8 && onoff == 0)
 8000d34:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 8000d38:	2b07      	cmp	r3, #7
 8000d3a:	f300 808f 	bgt.w	8000e5c <main+0x830>
 8000d3e:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f040 808a 	bne.w	8000e5c <main+0x830>
	      {
	          HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d4e:	4870      	ldr	r0, [pc, #448]	@ (8000f10 <main+0x8e4>)
 8000d50:	f001 fa02 	bl	8002158 <HAL_GPIO_WritePin>
	          led = 0;
 8000d54:	2300      	movs	r3, #0
 8000d56:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
	          sprintf(ATcommand,"AT+CIPSEND=%d,%d\r\n",channel,countB+countN+countT);
 8000d5a:	f8d7 2258 	ldr.w	r2, [r7, #600]	@ 0x258
 8000d5e:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8000d62:	441a      	add	r2, r3
 8000d64:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8000d68:	4413      	add	r3, r2
 8000d6a:	f8d7 2268 	ldr.w	r2, [r7, #616]	@ 0x268
 8000d6e:	4969      	ldr	r1, [pc, #420]	@ (8000f14 <main+0x8e8>)
 8000d70:	4869      	ldr	r0, [pc, #420]	@ (8000f18 <main+0x8ec>)
 8000d72:	f003 f977 	bl	8004064 <siprintf>
	          memset(rxBuffer,0,sizeof(rxBuffer));
 8000d76:	f107 031c 	add.w	r3, r7, #28
 8000d7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4618      	mov	r0, r3
 8000d82:	f003 f98f 	bl	80040a4 <memset>
	          HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8000d86:	4864      	ldr	r0, [pc, #400]	@ (8000f18 <main+0x8ec>)
 8000d88:	f7ff f9e0 	bl	800014c <strlen>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	b29a      	uxth	r2, r3
 8000d90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d94:	4960      	ldr	r1, [pc, #384]	@ (8000f18 <main+0x8ec>)
 8000d96:	4861      	ldr	r0, [pc, #388]	@ (8000f1c <main+0x8f0>)
 8000d98:	f002 fe70 	bl	8003a7c <HAL_UART_Transmit>
	          HAL_UART_Receive (&huart1, rxBuffer, 512, 100);
 8000d9c:	f107 011c 	add.w	r1, r7, #28
 8000da0:	2364      	movs	r3, #100	@ 0x64
 8000da2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000da6:	485d      	ldr	r0, [pc, #372]	@ (8000f1c <main+0x8f0>)
 8000da8:	f002 fef3 	bl	8003b92 <HAL_UART_Receive>
	          if(strstr((char *)rxBuffer,">"))
 8000dac:	f107 031c 	add.w	r3, r7, #28
 8000db0:	213e      	movs	r1, #62	@ 0x3e
 8000db2:	4618      	mov	r0, r3
 8000db4:	f003 f97e 	bl	80040b4 <strchr>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d02a      	beq.n	8000e14 <main+0x7e8>
	          {
	              memset(rxBuffer,0,sizeof(rxBuffer));
 8000dbe:	f107 031c 	add.w	r3, r7, #28
 8000dc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f003 f96b 	bl	80040a4 <memset>
	              HAL_UART_Transmit(&huart1,(uint8_t *)ATcommandB,countB,1000);
 8000dce:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8000dd2:	b29a      	uxth	r2, r3
 8000dd4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dd8:	4951      	ldr	r1, [pc, #324]	@ (8000f20 <main+0x8f4>)
 8000dda:	4850      	ldr	r0, [pc, #320]	@ (8000f1c <main+0x8f0>)
 8000ddc:	f002 fe4e 	bl	8003a7c <HAL_UART_Transmit>
	              HAL_UART_Transmit(&huart1,(uint8_t *)ATcommandN,countN,1000);
 8000de0:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8000de4:	b29a      	uxth	r2, r3
 8000de6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dea:	494e      	ldr	r1, [pc, #312]	@ (8000f24 <main+0x8f8>)
 8000dec:	484b      	ldr	r0, [pc, #300]	@ (8000f1c <main+0x8f0>)
 8000dee:	f002 fe45 	bl	8003a7c <HAL_UART_Transmit>
	              HAL_UART_Transmit(&huart1,(uint8_t *)ATcommandT,countT,1000);
 8000df2:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8000df6:	b29a      	uxth	r2, r3
 8000df8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dfc:	494a      	ldr	r1, [pc, #296]	@ (8000f28 <main+0x8fc>)
 8000dfe:	4847      	ldr	r0, [pc, #284]	@ (8000f1c <main+0x8f0>)
 8000e00:	f002 fe3c 	bl	8003a7c <HAL_UART_Transmit>
	              HAL_UART_Receive (&huart1, rxBuffer, 512, 100);
 8000e04:	f107 011c 	add.w	r1, r7, #28
 8000e08:	2364      	movs	r3, #100	@ 0x64
 8000e0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e0e:	4843      	ldr	r0, [pc, #268]	@ (8000f1c <main+0x8f0>)
 8000e10:	f002 febf 	bl	8003b92 <HAL_UART_Receive>
	          }
	          sprintf(ATcommand,"AT+CIPCLOSE=%d\r\n",channel);
 8000e14:	f8d7 2268 	ldr.w	r2, [r7, #616]	@ 0x268
 8000e18:	4944      	ldr	r1, [pc, #272]	@ (8000f2c <main+0x900>)
 8000e1a:	483f      	ldr	r0, [pc, #252]	@ (8000f18 <main+0x8ec>)
 8000e1c:	f003 f922 	bl	8004064 <siprintf>
	          memset(rxBuffer,0,sizeof(rxBuffer));
 8000e20:	f107 031c 	add.w	r3, r7, #28
 8000e24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f003 f93a 	bl	80040a4 <memset>
	          HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8000e30:	4839      	ldr	r0, [pc, #228]	@ (8000f18 <main+0x8ec>)
 8000e32:	f7ff f98b 	bl	800014c <strlen>
 8000e36:	4603      	mov	r3, r0
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e3e:	4936      	ldr	r1, [pc, #216]	@ (8000f18 <main+0x8ec>)
 8000e40:	4836      	ldr	r0, [pc, #216]	@ (8000f1c <main+0x8f0>)
 8000e42:	f002 fe1b 	bl	8003a7c <HAL_UART_Transmit>
	          HAL_UART_Receive (&huart1, rxBuffer, 512, 100);
 8000e46:	f107 011c 	add.w	r1, r7, #28
 8000e4a:	2364      	movs	r3, #100	@ 0x64
 8000e4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e50:	4832      	ldr	r0, [pc, #200]	@ (8000f1c <main+0x8f0>)
 8000e52:	f002 fe9e 	bl	8003b92 <HAL_UART_Receive>
	          channel=100;
 8000e56:	2364      	movs	r3, #100	@ 0x64
 8000e58:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
	      }

	      // Update LCD display with RGB values
	      sprintf(display, "R  G  B %d", display_counter);
 8000e5c:	4b34      	ldr	r3, [pc, #208]	@ (8000f30 <main+0x904>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	461a      	mov	r2, r3
 8000e62:	4934      	ldr	r1, [pc, #208]	@ (8000f34 <main+0x908>)
 8000e64:	4834      	ldr	r0, [pc, #208]	@ (8000f38 <main+0x90c>)
 8000e66:	f003 f8fd 	bl	8004064 <siprintf>
	      Lcd_cursor(&lcd, 0, 0);
 8000e6a:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8000e6e:	2200      	movs	r2, #0
 8000e70:	2100      	movs	r1, #0
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff f9e6 	bl	8000244 <Lcd_cursor>
	      Lcd_string(&lcd, display);
 8000e78:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8000e7c:	492e      	ldr	r1, [pc, #184]	@ (8000f38 <main+0x90c>)
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff f9c0 	bl	8000204 <Lcd_string>

	      sprintf(display, "%d %d %d    ", red, green, blue);
 8000e84:	4b2d      	ldr	r3, [pc, #180]	@ (8000f3c <main+0x910>)
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	4b2d      	ldr	r3, [pc, #180]	@ (8000f40 <main+0x914>)
 8000e8a:	6819      	ldr	r1, [r3, #0]
 8000e8c:	4b2d      	ldr	r3, [pc, #180]	@ (8000f44 <main+0x918>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	9300      	str	r3, [sp, #0]
 8000e92:	460b      	mov	r3, r1
 8000e94:	492c      	ldr	r1, [pc, #176]	@ (8000f48 <main+0x91c>)
 8000e96:	4828      	ldr	r0, [pc, #160]	@ (8000f38 <main+0x90c>)
 8000e98:	f003 f8e4 	bl	8004064 <siprintf>
	      Lcd_cursor(&lcd, 1, 0);
 8000e9c:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff f9cd 	bl	8000244 <Lcd_cursor>
	      Lcd_string(&lcd, display);
 8000eaa:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8000eae:	4922      	ldr	r1, [pc, #136]	@ (8000f38 <main+0x90c>)
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff f9a7 	bl	8000204 <Lcd_string>

	      int i=0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
	      while( i< noOfLEDs){
 8000ebc:	e010      	b.n	8000ee0 <main+0x8b4>
			  setLED(i, red, green, blue );   // Yellow
 8000ebe:	4b1f      	ldr	r3, [pc, #124]	@ (8000f3c <main+0x910>)
 8000ec0:	6819      	ldr	r1, [r3, #0]
 8000ec2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f40 <main+0x914>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	4b1f      	ldr	r3, [pc, #124]	@ (8000f44 <main+0x918>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f8d7 025c 	ldr.w	r0, [r7, #604]	@ 0x25c
 8000ece:	f7ff fa81 	bl	80003d4 <setLED>
			  ws2812Send();
 8000ed2:	f7ff faeb 	bl	80004ac <ws2812Send>
			  i++;
 8000ed6:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8000eda:	3301      	adds	r3, #1
 8000edc:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
	      while( i< noOfLEDs){
 8000ee0:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8000ee4:	2b17      	cmp	r3, #23
 8000ee6:	ddea      	ble.n	8000ebe <main+0x892>
	      }

	      display_counter = (display_counter + 1) % 9;
 8000ee8:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <main+0x904>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	1c59      	adds	r1, r3, #1
 8000eee:	4b17      	ldr	r3, [pc, #92]	@ (8000f4c <main+0x920>)
 8000ef0:	fb83 2301 	smull	r2, r3, r3, r1
 8000ef4:	105a      	asrs	r2, r3, #1
 8000ef6:	17cb      	asrs	r3, r1, #31
 8000ef8:	1ad2      	subs	r2, r2, r3
 8000efa:	4613      	mov	r3, r2
 8000efc:	00db      	lsls	r3, r3, #3
 8000efe:	4413      	add	r3, r2
 8000f00:	1aca      	subs	r2, r1, r3
 8000f02:	4b0b      	ldr	r3, [pc, #44]	@ (8000f30 <main+0x904>)
 8000f04:	601a      	str	r2, [r3, #0]
	      HAL_Delay(100);
 8000f06:	2064      	movs	r0, #100	@ 0x64
 8000f08:	f000 fc0a 	bl	8001720 <HAL_Delay>
  {
 8000f0c:	e59a      	b.n	8000a44 <main+0x418>
 8000f0e:	bf00      	nop
 8000f10:	40011000 	.word	0x40011000
 8000f14:	08005754 	.word	0x08005754
 8000f18:	200001e4 	.word	0x200001e4
 8000f1c:	20000158 	.word	0x20000158
 8000f20:	20000224 	.word	0x20000224
 8000f24:	20000708 	.word	0x20000708
 8000f28:	20000f08 	.word	0x20000f08
 8000f2c:	08005768 	.word	0x08005768
 8000f30:	200001d4 	.word	0x200001d4
 8000f34:	0800577c 	.word	0x0800577c
 8000f38:	200001a0 	.word	0x200001a0
 8000f3c:	200001d8 	.word	0x200001d8
 8000f40:	200001dc 	.word	0x200001dc
 8000f44:	200001e0 	.word	0x200001e0
 8000f48:	08005788 	.word	0x08005788
 8000f4c:	38e38e39 	.word	0x38e38e39

08000f50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b090      	sub	sp, #64	@ 0x40
 8000f54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f56:	f107 0318 	add.w	r3, r7, #24
 8000f5a:	2228      	movs	r2, #40	@ 0x28
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f003 f8a0 	bl	80040a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f64:	1d3b      	adds	r3, r7, #4
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	605a      	str	r2, [r3, #4]
 8000f6c:	609a      	str	r2, [r3, #8]
 8000f6e:	60da      	str	r2, [r3, #12]
 8000f70:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f72:	2301      	movs	r3, #1
 8000f74:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f76:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f7a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f80:	2301      	movs	r3, #1
 8000f82:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f84:	2302      	movs	r3, #2
 8000f86:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f88:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f8e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f94:	f107 0318 	add.w	r3, r7, #24
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f001 fa39 	bl	8002410 <HAL_RCC_OscConfig>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000fa4:	f000 f96a 	bl	800127c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa8:	230f      	movs	r3, #15
 8000faa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fac:	2302      	movs	r3, #2
 8000fae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fb8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fbe:	1d3b      	adds	r3, r7, #4
 8000fc0:	2102      	movs	r1, #2
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f001 fca6 	bl	8002914 <HAL_RCC_ClockConfig>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000fce:	f000 f955 	bl	800127c <Error_Handler>
  }
}
 8000fd2:	bf00      	nop
 8000fd4:	3740      	adds	r7, #64	@ 0x40
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
	...

08000fdc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fe0:	4b12      	ldr	r3, [pc, #72]	@ (800102c <MX_I2C1_Init+0x50>)
 8000fe2:	4a13      	ldr	r2, [pc, #76]	@ (8001030 <MX_I2C1_Init+0x54>)
 8000fe4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000fe6:	4b11      	ldr	r3, [pc, #68]	@ (800102c <MX_I2C1_Init+0x50>)
 8000fe8:	4a12      	ldr	r2, [pc, #72]	@ (8001034 <MX_I2C1_Init+0x58>)
 8000fea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fec:	4b0f      	ldr	r3, [pc, #60]	@ (800102c <MX_I2C1_Init+0x50>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800102c <MX_I2C1_Init+0x50>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ff8:	4b0c      	ldr	r3, [pc, #48]	@ (800102c <MX_I2C1_Init+0x50>)
 8000ffa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ffe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001000:	4b0a      	ldr	r3, [pc, #40]	@ (800102c <MX_I2C1_Init+0x50>)
 8001002:	2200      	movs	r2, #0
 8001004:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001006:	4b09      	ldr	r3, [pc, #36]	@ (800102c <MX_I2C1_Init+0x50>)
 8001008:	2200      	movs	r2, #0
 800100a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800100c:	4b07      	ldr	r3, [pc, #28]	@ (800102c <MX_I2C1_Init+0x50>)
 800100e:	2200      	movs	r2, #0
 8001010:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001012:	4b06      	ldr	r3, [pc, #24]	@ (800102c <MX_I2C1_Init+0x50>)
 8001014:	2200      	movs	r2, #0
 8001016:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001018:	4804      	ldr	r0, [pc, #16]	@ (800102c <MX_I2C1_Init+0x50>)
 800101a:	f001 f8b5 	bl	8002188 <HAL_I2C_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001024:	f000 f92a 	bl	800127c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000078 	.word	0x20000078
 8001030:	40005400 	.word	0x40005400
 8001034:	00061a80 	.word	0x00061a80

08001038 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b08a      	sub	sp, #40	@ 0x28
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800103e:	f107 0320 	add.w	r3, r7, #32
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001048:	1d3b      	adds	r3, r7, #4
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]
 8001056:	615a      	str	r2, [r3, #20]
 8001058:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800105a:	4b21      	ldr	r3, [pc, #132]	@ (80010e0 <MX_TIM3_Init+0xa8>)
 800105c:	4a21      	ldr	r2, [pc, #132]	@ (80010e4 <MX_TIM3_Init+0xac>)
 800105e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 30-1;
 8001060:	4b1f      	ldr	r3, [pc, #124]	@ (80010e0 <MX_TIM3_Init+0xa8>)
 8001062:	221d      	movs	r2, #29
 8001064:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001066:	4b1e      	ldr	r3, [pc, #120]	@ (80010e0 <MX_TIM3_Init+0xa8>)
 8001068:	2200      	movs	r2, #0
 800106a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3-1;
 800106c:	4b1c      	ldr	r3, [pc, #112]	@ (80010e0 <MX_TIM3_Init+0xa8>)
 800106e:	2202      	movs	r2, #2
 8001070:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001072:	4b1b      	ldr	r3, [pc, #108]	@ (80010e0 <MX_TIM3_Init+0xa8>)
 8001074:	2200      	movs	r2, #0
 8001076:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001078:	4b19      	ldr	r3, [pc, #100]	@ (80010e0 <MX_TIM3_Init+0xa8>)
 800107a:	2200      	movs	r2, #0
 800107c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800107e:	4818      	ldr	r0, [pc, #96]	@ (80010e0 <MX_TIM3_Init+0xa8>)
 8001080:	f001 fdd6 	bl	8002c30 <HAL_TIM_PWM_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800108a:	f000 f8f7 	bl	800127c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800108e:	2300      	movs	r3, #0
 8001090:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001092:	2300      	movs	r3, #0
 8001094:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001096:	f107 0320 	add.w	r3, r7, #32
 800109a:	4619      	mov	r1, r3
 800109c:	4810      	ldr	r0, [pc, #64]	@ (80010e0 <MX_TIM3_Init+0xa8>)
 800109e:	f002 fc3f 	bl	8003920 <HAL_TIMEx_MasterConfigSynchronization>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 80010a8:	f000 f8e8 	bl	800127c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010ac:	2360      	movs	r3, #96	@ 0x60
 80010ae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010b4:	2300      	movs	r3, #0
 80010b6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	2200      	movs	r2, #0
 80010c0:	4619      	mov	r1, r3
 80010c2:	4807      	ldr	r0, [pc, #28]	@ (80010e0 <MX_TIM3_Init+0xa8>)
 80010c4:	f002 f86c 	bl	80031a0 <HAL_TIM_PWM_ConfigChannel>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80010ce:	f000 f8d5 	bl	800127c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80010d2:	4803      	ldr	r0, [pc, #12]	@ (80010e0 <MX_TIM3_Init+0xa8>)
 80010d4:	f000 f998 	bl	8001408 <HAL_TIM_MspPostInit>

}
 80010d8:	bf00      	nop
 80010da:	3728      	adds	r7, #40	@ 0x28
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	200000cc 	.word	0x200000cc
 80010e4:	40000400 	.word	0x40000400

080010e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010ec:	4b11      	ldr	r3, [pc, #68]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 80010ee:	4a12      	ldr	r2, [pc, #72]	@ (8001138 <MX_USART1_UART_Init+0x50>)
 80010f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010f2:	4b10      	ldr	r3, [pc, #64]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 80010f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001100:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 8001102:	2200      	movs	r2, #0
 8001104:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001106:	4b0b      	ldr	r3, [pc, #44]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 8001108:	2200      	movs	r2, #0
 800110a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800110c:	4b09      	ldr	r3, [pc, #36]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 800110e:	220c      	movs	r2, #12
 8001110:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001112:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001118:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 800111a:	2200      	movs	r2, #0
 800111c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800111e:	4805      	ldr	r0, [pc, #20]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 8001120:	f002 fc5c 	bl	80039dc <HAL_UART_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800112a:	f000 f8a7 	bl	800127c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000158 	.word	0x20000158
 8001138:	40013800 	.word	0x40013800

0800113c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001142:	4b0c      	ldr	r3, [pc, #48]	@ (8001174 <MX_DMA_Init+0x38>)
 8001144:	695b      	ldr	r3, [r3, #20]
 8001146:	4a0b      	ldr	r2, [pc, #44]	@ (8001174 <MX_DMA_Init+0x38>)
 8001148:	f043 0301 	orr.w	r3, r3, #1
 800114c:	6153      	str	r3, [r2, #20]
 800114e:	4b09      	ldr	r3, [pc, #36]	@ (8001174 <MX_DMA_Init+0x38>)
 8001150:	695b      	ldr	r3, [r3, #20]
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	607b      	str	r3, [r7, #4]
 8001158:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800115a:	2200      	movs	r2, #0
 800115c:	2100      	movs	r1, #0
 800115e:	2010      	movs	r0, #16
 8001160:	f000 fbd9 	bl	8001916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001164:	2010      	movs	r0, #16
 8001166:	f000 fbf2 	bl	800194e <HAL_NVIC_EnableIRQ>

}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40021000 	.word	0x40021000

08001178 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117e:	f107 0310 	add.w	r3, r7, #16
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	605a      	str	r2, [r3, #4]
 8001188:	609a      	str	r2, [r3, #8]
 800118a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800118c:	4b37      	ldr	r3, [pc, #220]	@ (800126c <MX_GPIO_Init+0xf4>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	4a36      	ldr	r2, [pc, #216]	@ (800126c <MX_GPIO_Init+0xf4>)
 8001192:	f043 0310 	orr.w	r3, r3, #16
 8001196:	6193      	str	r3, [r2, #24]
 8001198:	4b34      	ldr	r3, [pc, #208]	@ (800126c <MX_GPIO_Init+0xf4>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	f003 0310 	and.w	r3, r3, #16
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011a4:	4b31      	ldr	r3, [pc, #196]	@ (800126c <MX_GPIO_Init+0xf4>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	4a30      	ldr	r2, [pc, #192]	@ (800126c <MX_GPIO_Init+0xf4>)
 80011aa:	f043 0320 	orr.w	r3, r3, #32
 80011ae:	6193      	str	r3, [r2, #24]
 80011b0:	4b2e      	ldr	r3, [pc, #184]	@ (800126c <MX_GPIO_Init+0xf4>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	f003 0320 	and.w	r3, r3, #32
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011bc:	4b2b      	ldr	r3, [pc, #172]	@ (800126c <MX_GPIO_Init+0xf4>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	4a2a      	ldr	r2, [pc, #168]	@ (800126c <MX_GPIO_Init+0xf4>)
 80011c2:	f043 0304 	orr.w	r3, r3, #4
 80011c6:	6193      	str	r3, [r2, #24]
 80011c8:	4b28      	ldr	r3, [pc, #160]	@ (800126c <MX_GPIO_Init+0xf4>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	f003 0304 	and.w	r3, r3, #4
 80011d0:	607b      	str	r3, [r7, #4]
 80011d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d4:	4b25      	ldr	r3, [pc, #148]	@ (800126c <MX_GPIO_Init+0xf4>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	4a24      	ldr	r2, [pc, #144]	@ (800126c <MX_GPIO_Init+0xf4>)
 80011da:	f043 0308 	orr.w	r3, r3, #8
 80011de:	6193      	str	r3, [r2, #24]
 80011e0:	4b22      	ldr	r3, [pc, #136]	@ (800126c <MX_GPIO_Init+0xf4>)
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	f003 0308 	and.w	r3, r3, #8
 80011e8:	603b      	str	r3, [r7, #0]
 80011ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80011ec:	2200      	movs	r2, #0
 80011ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011f2:	481f      	ldr	r0, [pc, #124]	@ (8001270 <MX_GPIO_Init+0xf8>)
 80011f4:	f000 ffb0 	bl	8002158 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	21f0      	movs	r1, #240	@ 0xf0
 80011fc:	481d      	ldr	r0, [pc, #116]	@ (8001274 <MX_GPIO_Init+0xfc>)
 80011fe:	f000 ffab 	bl	8002158 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001202:	2200      	movs	r2, #0
 8001204:	2103      	movs	r1, #3
 8001206:	481c      	ldr	r0, [pc, #112]	@ (8001278 <MX_GPIO_Init+0x100>)
 8001208:	f000 ffa6 	bl	8002158 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800120c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001210:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001212:	2301      	movs	r3, #1
 8001214:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121a:	2302      	movs	r3, #2
 800121c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800121e:	f107 0310 	add.w	r3, r7, #16
 8001222:	4619      	mov	r1, r3
 8001224:	4812      	ldr	r0, [pc, #72]	@ (8001270 <MX_GPIO_Init+0xf8>)
 8001226:	f000 fe13 	bl	8001e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800122a:	23f0      	movs	r3, #240	@ 0xf0
 800122c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122e:	2301      	movs	r3, #1
 8001230:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	2302      	movs	r3, #2
 8001238:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123a:	f107 0310 	add.w	r3, r7, #16
 800123e:	4619      	mov	r1, r3
 8001240:	480c      	ldr	r0, [pc, #48]	@ (8001274 <MX_GPIO_Init+0xfc>)
 8001242:	f000 fe05 	bl	8001e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001246:	2303      	movs	r3, #3
 8001248:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124a:	2301      	movs	r3, #1
 800124c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124e:	2300      	movs	r3, #0
 8001250:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001252:	2302      	movs	r3, #2
 8001254:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001256:	f107 0310 	add.w	r3, r7, #16
 800125a:	4619      	mov	r1, r3
 800125c:	4806      	ldr	r0, [pc, #24]	@ (8001278 <MX_GPIO_Init+0x100>)
 800125e:	f000 fdf7 	bl	8001e50 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001262:	bf00      	nop
 8001264:	3720      	adds	r7, #32
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40021000 	.word	0x40021000
 8001270:	40011000 	.word	0x40011000
 8001274:	40010800 	.word	0x40010800
 8001278:	40010c00 	.word	0x40010c00

0800127c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001280:	b672      	cpsid	i
}
 8001282:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <Error_Handler+0x8>

08001288 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800128e:	4b15      	ldr	r3, [pc, #84]	@ (80012e4 <HAL_MspInit+0x5c>)
 8001290:	699b      	ldr	r3, [r3, #24]
 8001292:	4a14      	ldr	r2, [pc, #80]	@ (80012e4 <HAL_MspInit+0x5c>)
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	6193      	str	r3, [r2, #24]
 800129a:	4b12      	ldr	r3, [pc, #72]	@ (80012e4 <HAL_MspInit+0x5c>)
 800129c:	699b      	ldr	r3, [r3, #24]
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	60bb      	str	r3, [r7, #8]
 80012a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012a6:	4b0f      	ldr	r3, [pc, #60]	@ (80012e4 <HAL_MspInit+0x5c>)
 80012a8:	69db      	ldr	r3, [r3, #28]
 80012aa:	4a0e      	ldr	r2, [pc, #56]	@ (80012e4 <HAL_MspInit+0x5c>)
 80012ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012b0:	61d3      	str	r3, [r2, #28]
 80012b2:	4b0c      	ldr	r3, [pc, #48]	@ (80012e4 <HAL_MspInit+0x5c>)
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012ba:	607b      	str	r3, [r7, #4]
 80012bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80012be:	4b0a      	ldr	r3, [pc, #40]	@ (80012e8 <HAL_MspInit+0x60>)
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	4a04      	ldr	r2, [pc, #16]	@ (80012e8 <HAL_MspInit+0x60>)
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012da:	bf00      	nop
 80012dc:	3714      	adds	r7, #20
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr
 80012e4:	40021000 	.word	0x40021000
 80012e8:	40010000 	.word	0x40010000

080012ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b088      	sub	sp, #32
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f4:	f107 0310 	add.w	r3, r7, #16
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a15      	ldr	r2, [pc, #84]	@ (800135c <HAL_I2C_MspInit+0x70>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d123      	bne.n	8001354 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800130c:	4b14      	ldr	r3, [pc, #80]	@ (8001360 <HAL_I2C_MspInit+0x74>)
 800130e:	699b      	ldr	r3, [r3, #24]
 8001310:	4a13      	ldr	r2, [pc, #76]	@ (8001360 <HAL_I2C_MspInit+0x74>)
 8001312:	f043 0308 	orr.w	r3, r3, #8
 8001316:	6193      	str	r3, [r2, #24]
 8001318:	4b11      	ldr	r3, [pc, #68]	@ (8001360 <HAL_I2C_MspInit+0x74>)
 800131a:	699b      	ldr	r3, [r3, #24]
 800131c:	f003 0308 	and.w	r3, r3, #8
 8001320:	60fb      	str	r3, [r7, #12]
 8001322:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001324:	23c0      	movs	r3, #192	@ 0xc0
 8001326:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001328:	2312      	movs	r3, #18
 800132a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800132c:	2303      	movs	r3, #3
 800132e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001330:	f107 0310 	add.w	r3, r7, #16
 8001334:	4619      	mov	r1, r3
 8001336:	480b      	ldr	r0, [pc, #44]	@ (8001364 <HAL_I2C_MspInit+0x78>)
 8001338:	f000 fd8a 	bl	8001e50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800133c:	4b08      	ldr	r3, [pc, #32]	@ (8001360 <HAL_I2C_MspInit+0x74>)
 800133e:	69db      	ldr	r3, [r3, #28]
 8001340:	4a07      	ldr	r2, [pc, #28]	@ (8001360 <HAL_I2C_MspInit+0x74>)
 8001342:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001346:	61d3      	str	r3, [r2, #28]
 8001348:	4b05      	ldr	r3, [pc, #20]	@ (8001360 <HAL_I2C_MspInit+0x74>)
 800134a:	69db      	ldr	r3, [r3, #28]
 800134c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001350:	60bb      	str	r3, [r7, #8]
 8001352:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001354:	bf00      	nop
 8001356:	3720      	adds	r7, #32
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40005400 	.word	0x40005400
 8001360:	40021000 	.word	0x40021000
 8001364:	40010c00 	.word	0x40010c00

08001368 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a20      	ldr	r2, [pc, #128]	@ (80013f8 <HAL_TIM_PWM_MspInit+0x90>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d139      	bne.n	80013ee <HAL_TIM_PWM_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800137a:	4b20      	ldr	r3, [pc, #128]	@ (80013fc <HAL_TIM_PWM_MspInit+0x94>)
 800137c:	69db      	ldr	r3, [r3, #28]
 800137e:	4a1f      	ldr	r2, [pc, #124]	@ (80013fc <HAL_TIM_PWM_MspInit+0x94>)
 8001380:	f043 0302 	orr.w	r3, r3, #2
 8001384:	61d3      	str	r3, [r2, #28]
 8001386:	4b1d      	ldr	r3, [pc, #116]	@ (80013fc <HAL_TIM_PWM_MspInit+0x94>)
 8001388:	69db      	ldr	r3, [r3, #28]
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 8001392:	4b1b      	ldr	r3, [pc, #108]	@ (8001400 <HAL_TIM_PWM_MspInit+0x98>)
 8001394:	4a1b      	ldr	r2, [pc, #108]	@ (8001404 <HAL_TIM_PWM_MspInit+0x9c>)
 8001396:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001398:	4b19      	ldr	r3, [pc, #100]	@ (8001400 <HAL_TIM_PWM_MspInit+0x98>)
 800139a:	2210      	movs	r2, #16
 800139c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 800139e:	4b18      	ldr	r3, [pc, #96]	@ (8001400 <HAL_TIM_PWM_MspInit+0x98>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 80013a4:	4b16      	ldr	r3, [pc, #88]	@ (8001400 <HAL_TIM_PWM_MspInit+0x98>)
 80013a6:	2280      	movs	r2, #128	@ 0x80
 80013a8:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013aa:	4b15      	ldr	r3, [pc, #84]	@ (8001400 <HAL_TIM_PWM_MspInit+0x98>)
 80013ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013b0:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80013b2:	4b13      	ldr	r3, [pc, #76]	@ (8001400 <HAL_TIM_PWM_MspInit+0x98>)
 80013b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013b8:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 80013ba:	4b11      	ldr	r3, [pc, #68]	@ (8001400 <HAL_TIM_PWM_MspInit+0x98>)
 80013bc:	2200      	movs	r2, #0
 80013be:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 80013c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001400 <HAL_TIM_PWM_MspInit+0x98>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80013c6:	480e      	ldr	r0, [pc, #56]	@ (8001400 <HAL_TIM_PWM_MspInit+0x98>)
 80013c8:	f000 fadc 	bl	8001984 <HAL_DMA_Init>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <HAL_TIM_PWM_MspInit+0x6e>
    {
      Error_Handler();
 80013d2:	f7ff ff53 	bl	800127c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a09      	ldr	r2, [pc, #36]	@ (8001400 <HAL_TIM_PWM_MspInit+0x98>)
 80013da:	625a      	str	r2, [r3, #36]	@ 0x24
 80013dc:	4a08      	ldr	r2, [pc, #32]	@ (8001400 <HAL_TIM_PWM_MspInit+0x98>)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6253      	str	r3, [r2, #36]	@ 0x24
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a06      	ldr	r2, [pc, #24]	@ (8001400 <HAL_TIM_PWM_MspInit+0x98>)
 80013e6:	639a      	str	r2, [r3, #56]	@ 0x38
 80013e8:	4a05      	ldr	r2, [pc, #20]	@ (8001400 <HAL_TIM_PWM_MspInit+0x98>)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 80013ee:	bf00      	nop
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40000400 	.word	0x40000400
 80013fc:	40021000 	.word	0x40021000
 8001400:	20000114 	.word	0x20000114
 8001404:	4002006c 	.word	0x4002006c

08001408 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b088      	sub	sp, #32
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001410:	f107 030c 	add.w	r3, r7, #12
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a18      	ldr	r2, [pc, #96]	@ (8001484 <HAL_TIM_MspPostInit+0x7c>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d129      	bne.n	800147c <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001428:	4b17      	ldr	r3, [pc, #92]	@ (8001488 <HAL_TIM_MspPostInit+0x80>)
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	4a16      	ldr	r2, [pc, #88]	@ (8001488 <HAL_TIM_MspPostInit+0x80>)
 800142e:	f043 0308 	orr.w	r3, r3, #8
 8001432:	6193      	str	r3, [r2, #24]
 8001434:	4b14      	ldr	r3, [pc, #80]	@ (8001488 <HAL_TIM_MspPostInit+0x80>)
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	f003 0308 	and.w	r3, r3, #8
 800143c:	60bb      	str	r3, [r7, #8]
 800143e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001440:	2310      	movs	r3, #16
 8001442:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001444:	2302      	movs	r3, #2
 8001446:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001448:	2302      	movs	r3, #2
 800144a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800144c:	f107 030c 	add.w	r3, r7, #12
 8001450:	4619      	mov	r1, r3
 8001452:	480e      	ldr	r0, [pc, #56]	@ (800148c <HAL_TIM_MspPostInit+0x84>)
 8001454:	f000 fcfc 	bl	8001e50 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8001458:	4b0d      	ldr	r3, [pc, #52]	@ (8001490 <HAL_TIM_MspPostInit+0x88>)
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	61fb      	str	r3, [r7, #28]
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001464:	61fb      	str	r3, [r7, #28]
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800146c:	61fb      	str	r3, [r7, #28]
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001474:	61fb      	str	r3, [r7, #28]
 8001476:	4a06      	ldr	r2, [pc, #24]	@ (8001490 <HAL_TIM_MspPostInit+0x88>)
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800147c:	bf00      	nop
 800147e:	3720      	adds	r7, #32
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40000400 	.word	0x40000400
 8001488:	40021000 	.word	0x40021000
 800148c:	40010c00 	.word	0x40010c00
 8001490:	40010000 	.word	0x40010000

08001494 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b088      	sub	sp, #32
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149c:	f107 0310 	add.w	r3, r7, #16
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001520 <HAL_UART_MspInit+0x8c>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d131      	bne.n	8001518 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001524 <HAL_UART_MspInit+0x90>)
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	4a1a      	ldr	r2, [pc, #104]	@ (8001524 <HAL_UART_MspInit+0x90>)
 80014ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014be:	6193      	str	r3, [r2, #24]
 80014c0:	4b18      	ldr	r3, [pc, #96]	@ (8001524 <HAL_UART_MspInit+0x90>)
 80014c2:	699b      	ldr	r3, [r3, #24]
 80014c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014cc:	4b15      	ldr	r3, [pc, #84]	@ (8001524 <HAL_UART_MspInit+0x90>)
 80014ce:	699b      	ldr	r3, [r3, #24]
 80014d0:	4a14      	ldr	r2, [pc, #80]	@ (8001524 <HAL_UART_MspInit+0x90>)
 80014d2:	f043 0304 	orr.w	r3, r3, #4
 80014d6:	6193      	str	r3, [r2, #24]
 80014d8:	4b12      	ldr	r3, [pc, #72]	@ (8001524 <HAL_UART_MspInit+0x90>)
 80014da:	699b      	ldr	r3, [r3, #24]
 80014dc:	f003 0304 	and.w	r3, r3, #4
 80014e0:	60bb      	str	r3, [r7, #8]
 80014e2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80014e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ea:	2302      	movs	r3, #2
 80014ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014ee:	2303      	movs	r3, #3
 80014f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f2:	f107 0310 	add.w	r3, r7, #16
 80014f6:	4619      	mov	r1, r3
 80014f8:	480b      	ldr	r0, [pc, #44]	@ (8001528 <HAL_UART_MspInit+0x94>)
 80014fa:	f000 fca9 	bl	8001e50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80014fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001502:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2300      	movs	r3, #0
 800150a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150c:	f107 0310 	add.w	r3, r7, #16
 8001510:	4619      	mov	r1, r3
 8001512:	4805      	ldr	r0, [pc, #20]	@ (8001528 <HAL_UART_MspInit+0x94>)
 8001514:	f000 fc9c 	bl	8001e50 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001518:	bf00      	nop
 800151a:	3720      	adds	r7, #32
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40013800 	.word	0x40013800
 8001524:	40021000 	.word	0x40021000
 8001528:	40010800 	.word	0x40010800

0800152c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001530:	bf00      	nop
 8001532:	e7fd      	b.n	8001530 <NMI_Handler+0x4>

08001534 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001538:	bf00      	nop
 800153a:	e7fd      	b.n	8001538 <HardFault_Handler+0x4>

0800153c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001540:	bf00      	nop
 8001542:	e7fd      	b.n	8001540 <MemManage_Handler+0x4>

08001544 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001548:	bf00      	nop
 800154a:	e7fd      	b.n	8001548 <BusFault_Handler+0x4>

0800154c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001550:	bf00      	nop
 8001552:	e7fd      	b.n	8001550 <UsageFault_Handler+0x4>

08001554 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001558:	bf00      	nop
 800155a:	46bd      	mov	sp, r7
 800155c:	bc80      	pop	{r7}
 800155e:	4770      	bx	lr

08001560 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001564:	bf00      	nop
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr

0800156c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	bc80      	pop	{r7}
 8001576:	4770      	bx	lr

08001578 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800157c:	f000 f8b4 	bl	80016e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}

08001584 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8001588:	4802      	ldr	r0, [pc, #8]	@ (8001594 <DMA1_Channel6_IRQHandler+0x10>)
 800158a:	f000 fb2d 	bl	8001be8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000114 	.word	0x20000114

08001598 <_sbrk>:
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	4a14      	ldr	r2, [pc, #80]	@ (80015f4 <_sbrk+0x5c>)
 80015a2:	4b15      	ldr	r3, [pc, #84]	@ (80015f8 <_sbrk+0x60>)
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	617b      	str	r3, [r7, #20]
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	613b      	str	r3, [r7, #16]
 80015ac:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <_sbrk+0x64>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d102      	bne.n	80015ba <_sbrk+0x22>
 80015b4:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <_sbrk+0x64>)
 80015b6:	4a12      	ldr	r2, [pc, #72]	@ (8001600 <_sbrk+0x68>)
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	4b10      	ldr	r3, [pc, #64]	@ (80015fc <_sbrk+0x64>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4413      	add	r3, r2
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d207      	bcs.n	80015d8 <_sbrk+0x40>
 80015c8:	f002 fd98 	bl	80040fc <__errno>
 80015cc:	4603      	mov	r3, r0
 80015ce:	220c      	movs	r2, #12
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295
 80015d6:	e009      	b.n	80015ec <_sbrk+0x54>
 80015d8:	4b08      	ldr	r3, [pc, #32]	@ (80015fc <_sbrk+0x64>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	4b07      	ldr	r3, [pc, #28]	@ (80015fc <_sbrk+0x64>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4413      	add	r3, r2
 80015e6:	4a05      	ldr	r2, [pc, #20]	@ (80015fc <_sbrk+0x64>)
 80015e8:	6013      	str	r3, [r2, #0]
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20005000 	.word	0x20005000
 80015f8:	00000400 	.word	0x00000400
 80015fc:	200013a0 	.word	0x200013a0
 8001600:	200014f0 	.word	0x200014f0

08001604 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <Reset_Handler>:
 8001610:	f7ff fff8 	bl	8001604 <SystemInit>
 8001614:	480b      	ldr	r0, [pc, #44]	@ (8001644 <LoopFillZerobss+0xe>)
 8001616:	490c      	ldr	r1, [pc, #48]	@ (8001648 <LoopFillZerobss+0x12>)
 8001618:	4a0c      	ldr	r2, [pc, #48]	@ (800164c <LoopFillZerobss+0x16>)
 800161a:	2300      	movs	r3, #0
 800161c:	e002      	b.n	8001624 <LoopCopyDataInit>

0800161e <CopyDataInit>:
 800161e:	58d4      	ldr	r4, [r2, r3]
 8001620:	50c4      	str	r4, [r0, r3]
 8001622:	3304      	adds	r3, #4

08001624 <LoopCopyDataInit>:
 8001624:	18c4      	adds	r4, r0, r3
 8001626:	428c      	cmp	r4, r1
 8001628:	d3f9      	bcc.n	800161e <CopyDataInit>
 800162a:	4a09      	ldr	r2, [pc, #36]	@ (8001650 <LoopFillZerobss+0x1a>)
 800162c:	4c09      	ldr	r4, [pc, #36]	@ (8001654 <LoopFillZerobss+0x1e>)
 800162e:	2300      	movs	r3, #0
 8001630:	e001      	b.n	8001636 <LoopFillZerobss>

08001632 <FillZerobss>:
 8001632:	6013      	str	r3, [r2, #0]
 8001634:	3204      	adds	r2, #4

08001636 <LoopFillZerobss>:
 8001636:	42a2      	cmp	r2, r4
 8001638:	d3fb      	bcc.n	8001632 <FillZerobss>
 800163a:	f002 fd65 	bl	8004108 <__libc_init_array>
 800163e:	f7fe fff5 	bl	800062c <main>
 8001642:	4770      	bx	lr
 8001644:	20000000 	.word	0x20000000
 8001648:	2000005c 	.word	0x2000005c
 800164c:	08005924 	.word	0x08005924
 8001650:	2000005c 	.word	0x2000005c
 8001654:	200014f0 	.word	0x200014f0

08001658 <ADC1_2_IRQHandler>:
 8001658:	e7fe      	b.n	8001658 <ADC1_2_IRQHandler>
	...

0800165c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001660:	4b08      	ldr	r3, [pc, #32]	@ (8001684 <HAL_Init+0x28>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a07      	ldr	r2, [pc, #28]	@ (8001684 <HAL_Init+0x28>)
 8001666:	f043 0310 	orr.w	r3, r3, #16
 800166a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800166c:	2003      	movs	r0, #3
 800166e:	f000 f947 	bl	8001900 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001672:	200f      	movs	r0, #15
 8001674:	f000 f808 	bl	8001688 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001678:	f7ff fe06 	bl	8001288 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40022000 	.word	0x40022000

08001688 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001690:	4b12      	ldr	r3, [pc, #72]	@ (80016dc <HAL_InitTick+0x54>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	4b12      	ldr	r3, [pc, #72]	@ (80016e0 <HAL_InitTick+0x58>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	4619      	mov	r1, r3
 800169a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800169e:	fbb3 f3f1 	udiv	r3, r3, r1
 80016a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a6:	4618      	mov	r0, r3
 80016a8:	f000 f95f 	bl	800196a <HAL_SYSTICK_Config>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e00e      	b.n	80016d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2b0f      	cmp	r3, #15
 80016ba:	d80a      	bhi.n	80016d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016bc:	2200      	movs	r2, #0
 80016be:	6879      	ldr	r1, [r7, #4]
 80016c0:	f04f 30ff 	mov.w	r0, #4294967295
 80016c4:	f000 f927 	bl	8001916 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016c8:	4a06      	ldr	r2, [pc, #24]	@ (80016e4 <HAL_InitTick+0x5c>)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016ce:	2300      	movs	r3, #0
 80016d0:	e000      	b.n	80016d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	20000000 	.word	0x20000000
 80016e0:	20000008 	.word	0x20000008
 80016e4:	20000004 	.word	0x20000004

080016e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016ec:	4b05      	ldr	r3, [pc, #20]	@ (8001704 <HAL_IncTick+0x1c>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	461a      	mov	r2, r3
 80016f2:	4b05      	ldr	r3, [pc, #20]	@ (8001708 <HAL_IncTick+0x20>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4413      	add	r3, r2
 80016f8:	4a03      	ldr	r2, [pc, #12]	@ (8001708 <HAL_IncTick+0x20>)
 80016fa:	6013      	str	r3, [r2, #0]
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr
 8001704:	20000008 	.word	0x20000008
 8001708:	200013a4 	.word	0x200013a4

0800170c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  return uwTick;
 8001710:	4b02      	ldr	r3, [pc, #8]	@ (800171c <HAL_GetTick+0x10>)
 8001712:	681b      	ldr	r3, [r3, #0]
}
 8001714:	4618      	mov	r0, r3
 8001716:	46bd      	mov	sp, r7
 8001718:	bc80      	pop	{r7}
 800171a:	4770      	bx	lr
 800171c:	200013a4 	.word	0x200013a4

08001720 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001728:	f7ff fff0 	bl	800170c <HAL_GetTick>
 800172c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001738:	d005      	beq.n	8001746 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800173a:	4b0a      	ldr	r3, [pc, #40]	@ (8001764 <HAL_Delay+0x44>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	461a      	mov	r2, r3
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	4413      	add	r3, r2
 8001744:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001746:	bf00      	nop
 8001748:	f7ff ffe0 	bl	800170c <HAL_GetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	68fa      	ldr	r2, [r7, #12]
 8001754:	429a      	cmp	r2, r3
 8001756:	d8f7      	bhi.n	8001748 <HAL_Delay+0x28>
  {
  }
}
 8001758:	bf00      	nop
 800175a:	bf00      	nop
 800175c:	3710      	adds	r7, #16
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000008 	.word	0x20000008

08001768 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001778:	4b0c      	ldr	r3, [pc, #48]	@ (80017ac <__NVIC_SetPriorityGrouping+0x44>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800177e:	68ba      	ldr	r2, [r7, #8]
 8001780:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001784:	4013      	ands	r3, r2
 8001786:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001790:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001794:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800179a:	4a04      	ldr	r2, [pc, #16]	@ (80017ac <__NVIC_SetPriorityGrouping+0x44>)
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	60d3      	str	r3, [r2, #12]
}
 80017a0:	bf00      	nop
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bc80      	pop	{r7}
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b4:	4b04      	ldr	r3, [pc, #16]	@ (80017c8 <__NVIC_GetPriorityGrouping+0x18>)
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	0a1b      	lsrs	r3, r3, #8
 80017ba:	f003 0307 	and.w	r3, r3, #7
}
 80017be:	4618      	mov	r0, r3
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	db0b      	blt.n	80017f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	f003 021f 	and.w	r2, r3, #31
 80017e4:	4906      	ldr	r1, [pc, #24]	@ (8001800 <__NVIC_EnableIRQ+0x34>)
 80017e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ea:	095b      	lsrs	r3, r3, #5
 80017ec:	2001      	movs	r0, #1
 80017ee:	fa00 f202 	lsl.w	r2, r0, r2
 80017f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bc80      	pop	{r7}
 80017fe:	4770      	bx	lr
 8001800:	e000e100 	.word	0xe000e100

08001804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	6039      	str	r1, [r7, #0]
 800180e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001814:	2b00      	cmp	r3, #0
 8001816:	db0a      	blt.n	800182e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	b2da      	uxtb	r2, r3
 800181c:	490c      	ldr	r1, [pc, #48]	@ (8001850 <__NVIC_SetPriority+0x4c>)
 800181e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001822:	0112      	lsls	r2, r2, #4
 8001824:	b2d2      	uxtb	r2, r2
 8001826:	440b      	add	r3, r1
 8001828:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800182c:	e00a      	b.n	8001844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	b2da      	uxtb	r2, r3
 8001832:	4908      	ldr	r1, [pc, #32]	@ (8001854 <__NVIC_SetPriority+0x50>)
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	3b04      	subs	r3, #4
 800183c:	0112      	lsls	r2, r2, #4
 800183e:	b2d2      	uxtb	r2, r2
 8001840:	440b      	add	r3, r1
 8001842:	761a      	strb	r2, [r3, #24]
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	bc80      	pop	{r7}
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	e000e100 	.word	0xe000e100
 8001854:	e000ed00 	.word	0xe000ed00

08001858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001858:	b480      	push	{r7}
 800185a:	b089      	sub	sp, #36	@ 0x24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f1c3 0307 	rsb	r3, r3, #7
 8001872:	2b04      	cmp	r3, #4
 8001874:	bf28      	it	cs
 8001876:	2304      	movcs	r3, #4
 8001878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3304      	adds	r3, #4
 800187e:	2b06      	cmp	r3, #6
 8001880:	d902      	bls.n	8001888 <NVIC_EncodePriority+0x30>
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	3b03      	subs	r3, #3
 8001886:	e000      	b.n	800188a <NVIC_EncodePriority+0x32>
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800188c:	f04f 32ff 	mov.w	r2, #4294967295
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	43da      	mvns	r2, r3
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	401a      	ands	r2, r3
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018a0:	f04f 31ff 	mov.w	r1, #4294967295
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	fa01 f303 	lsl.w	r3, r1, r3
 80018aa:	43d9      	mvns	r1, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b0:	4313      	orrs	r3, r2
         );
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3724      	adds	r7, #36	@ 0x24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr

080018bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018cc:	d301      	bcc.n	80018d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ce:	2301      	movs	r3, #1
 80018d0:	e00f      	b.n	80018f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018d2:	4a0a      	ldr	r2, [pc, #40]	@ (80018fc <SysTick_Config+0x40>)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3b01      	subs	r3, #1
 80018d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018da:	210f      	movs	r1, #15
 80018dc:	f04f 30ff 	mov.w	r0, #4294967295
 80018e0:	f7ff ff90 	bl	8001804 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018e4:	4b05      	ldr	r3, [pc, #20]	@ (80018fc <SysTick_Config+0x40>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ea:	4b04      	ldr	r3, [pc, #16]	@ (80018fc <SysTick_Config+0x40>)
 80018ec:	2207      	movs	r2, #7
 80018ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	e000e010 	.word	0xe000e010

08001900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff ff2d 	bl	8001768 <__NVIC_SetPriorityGrouping>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001916:	b580      	push	{r7, lr}
 8001918:	b086      	sub	sp, #24
 800191a:	af00      	add	r7, sp, #0
 800191c:	4603      	mov	r3, r0
 800191e:	60b9      	str	r1, [r7, #8]
 8001920:	607a      	str	r2, [r7, #4]
 8001922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001928:	f7ff ff42 	bl	80017b0 <__NVIC_GetPriorityGrouping>
 800192c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	68b9      	ldr	r1, [r7, #8]
 8001932:	6978      	ldr	r0, [r7, #20]
 8001934:	f7ff ff90 	bl	8001858 <NVIC_EncodePriority>
 8001938:	4602      	mov	r2, r0
 800193a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800193e:	4611      	mov	r1, r2
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff ff5f 	bl	8001804 <__NVIC_SetPriority>
}
 8001946:	bf00      	nop
 8001948:	3718      	adds	r7, #24
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b082      	sub	sp, #8
 8001952:	af00      	add	r7, sp, #0
 8001954:	4603      	mov	r3, r0
 8001956:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff ff35 	bl	80017cc <__NVIC_EnableIRQ>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff ffa2 	bl	80018bc <SysTick_Config>
 8001978:	4603      	mov	r3, r0
}
 800197a:	4618      	mov	r0, r3
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800198c:	2300      	movs	r3, #0
 800198e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d101      	bne.n	800199a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e043      	b.n	8001a22 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	461a      	mov	r2, r3
 80019a0:	4b22      	ldr	r3, [pc, #136]	@ (8001a2c <HAL_DMA_Init+0xa8>)
 80019a2:	4413      	add	r3, r2
 80019a4:	4a22      	ldr	r2, [pc, #136]	@ (8001a30 <HAL_DMA_Init+0xac>)
 80019a6:	fba2 2303 	umull	r2, r3, r2, r3
 80019aa:	091b      	lsrs	r3, r3, #4
 80019ac:	009a      	lsls	r2, r3, #2
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a1f      	ldr	r2, [pc, #124]	@ (8001a34 <HAL_DMA_Init+0xb0>)
 80019b6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2202      	movs	r2, #2
 80019bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80019ce:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80019d2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80019dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	68db      	ldr	r3, [r3, #12]
 80019e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	695b      	ldr	r3, [r3, #20]
 80019ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80019fc:	68fa      	ldr	r2, [r7, #12]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2201      	movs	r2, #1
 8001a14:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3714      	adds	r7, #20
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bc80      	pop	{r7}
 8001a2a:	4770      	bx	lr
 8001a2c:	bffdfff8 	.word	0xbffdfff8
 8001a30:	cccccccd 	.word	0xcccccccd
 8001a34:	40020000 	.word	0x40020000

08001a38 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]
 8001a44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a46:	2300      	movs	r3, #0
 8001a48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d101      	bne.n	8001a58 <HAL_DMA_Start_IT+0x20>
 8001a54:	2302      	movs	r3, #2
 8001a56:	e04b      	b.n	8001af0 <HAL_DMA_Start_IT+0xb8>
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d13a      	bne.n	8001ae2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2202      	movs	r2, #2
 8001a70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2200      	movs	r2, #0
 8001a78:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 0201 	bic.w	r2, r2, #1
 8001a88:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	68b9      	ldr	r1, [r7, #8]
 8001a90:	68f8      	ldr	r0, [r7, #12]
 8001a92:	f000 f9af 	bl	8001df4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d008      	beq.n	8001ab0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f042 020e 	orr.w	r2, r2, #14
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	e00f      	b.n	8001ad0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f022 0204 	bic.w	r2, r2, #4
 8001abe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f042 020a 	orr.w	r2, r2, #10
 8001ace:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f042 0201 	orr.w	r2, r2, #1
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	e005      	b.n	8001aee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001aea:	2302      	movs	r3, #2
 8001aec:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b00:	2300      	movs	r3, #0
 8001b02:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d005      	beq.n	8001b1c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2204      	movs	r2, #4
 8001b14:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	73fb      	strb	r3, [r7, #15]
 8001b1a:	e051      	b.n	8001bc0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f022 020e 	bic.w	r2, r2, #14
 8001b2a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f022 0201 	bic.w	r2, r2, #1
 8001b3a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a22      	ldr	r2, [pc, #136]	@ (8001bcc <HAL_DMA_Abort_IT+0xd4>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d029      	beq.n	8001b9a <HAL_DMA_Abort_IT+0xa2>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a21      	ldr	r2, [pc, #132]	@ (8001bd0 <HAL_DMA_Abort_IT+0xd8>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d022      	beq.n	8001b96 <HAL_DMA_Abort_IT+0x9e>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a1f      	ldr	r2, [pc, #124]	@ (8001bd4 <HAL_DMA_Abort_IT+0xdc>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d01a      	beq.n	8001b90 <HAL_DMA_Abort_IT+0x98>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a1e      	ldr	r2, [pc, #120]	@ (8001bd8 <HAL_DMA_Abort_IT+0xe0>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d012      	beq.n	8001b8a <HAL_DMA_Abort_IT+0x92>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a1c      	ldr	r2, [pc, #112]	@ (8001bdc <HAL_DMA_Abort_IT+0xe4>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d00a      	beq.n	8001b84 <HAL_DMA_Abort_IT+0x8c>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a1b      	ldr	r2, [pc, #108]	@ (8001be0 <HAL_DMA_Abort_IT+0xe8>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d102      	bne.n	8001b7e <HAL_DMA_Abort_IT+0x86>
 8001b78:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001b7c:	e00e      	b.n	8001b9c <HAL_DMA_Abort_IT+0xa4>
 8001b7e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b82:	e00b      	b.n	8001b9c <HAL_DMA_Abort_IT+0xa4>
 8001b84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b88:	e008      	b.n	8001b9c <HAL_DMA_Abort_IT+0xa4>
 8001b8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b8e:	e005      	b.n	8001b9c <HAL_DMA_Abort_IT+0xa4>
 8001b90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b94:	e002      	b.n	8001b9c <HAL_DMA_Abort_IT+0xa4>
 8001b96:	2310      	movs	r3, #16
 8001b98:	e000      	b.n	8001b9c <HAL_DMA_Abort_IT+0xa4>
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	4a11      	ldr	r2, [pc, #68]	@ (8001be4 <HAL_DMA_Abort_IT+0xec>)
 8001b9e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2200      	movs	r2, #0
 8001bac:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	4798      	blx	r3
    } 
  }
  return status;
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40020008 	.word	0x40020008
 8001bd0:	4002001c 	.word	0x4002001c
 8001bd4:	40020030 	.word	0x40020030
 8001bd8:	40020044 	.word	0x40020044
 8001bdc:	40020058 	.word	0x40020058
 8001be0:	4002006c 	.word	0x4002006c
 8001be4:	40020000 	.word	0x40020000

08001be8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c04:	2204      	movs	r2, #4
 8001c06:	409a      	lsls	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d04f      	beq.n	8001cb0 <HAL_DMA_IRQHandler+0xc8>
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	f003 0304 	and.w	r3, r3, #4
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d04a      	beq.n	8001cb0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0320 	and.w	r3, r3, #32
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d107      	bne.n	8001c38 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f022 0204 	bic.w	r2, r2, #4
 8001c36:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a66      	ldr	r2, [pc, #408]	@ (8001dd8 <HAL_DMA_IRQHandler+0x1f0>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d029      	beq.n	8001c96 <HAL_DMA_IRQHandler+0xae>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a65      	ldr	r2, [pc, #404]	@ (8001ddc <HAL_DMA_IRQHandler+0x1f4>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d022      	beq.n	8001c92 <HAL_DMA_IRQHandler+0xaa>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a63      	ldr	r2, [pc, #396]	@ (8001de0 <HAL_DMA_IRQHandler+0x1f8>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d01a      	beq.n	8001c8c <HAL_DMA_IRQHandler+0xa4>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a62      	ldr	r2, [pc, #392]	@ (8001de4 <HAL_DMA_IRQHandler+0x1fc>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d012      	beq.n	8001c86 <HAL_DMA_IRQHandler+0x9e>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a60      	ldr	r2, [pc, #384]	@ (8001de8 <HAL_DMA_IRQHandler+0x200>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d00a      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x98>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a5f      	ldr	r2, [pc, #380]	@ (8001dec <HAL_DMA_IRQHandler+0x204>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d102      	bne.n	8001c7a <HAL_DMA_IRQHandler+0x92>
 8001c74:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c78:	e00e      	b.n	8001c98 <HAL_DMA_IRQHandler+0xb0>
 8001c7a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001c7e:	e00b      	b.n	8001c98 <HAL_DMA_IRQHandler+0xb0>
 8001c80:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001c84:	e008      	b.n	8001c98 <HAL_DMA_IRQHandler+0xb0>
 8001c86:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c8a:	e005      	b.n	8001c98 <HAL_DMA_IRQHandler+0xb0>
 8001c8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c90:	e002      	b.n	8001c98 <HAL_DMA_IRQHandler+0xb0>
 8001c92:	2340      	movs	r3, #64	@ 0x40
 8001c94:	e000      	b.n	8001c98 <HAL_DMA_IRQHandler+0xb0>
 8001c96:	2304      	movs	r3, #4
 8001c98:	4a55      	ldr	r2, [pc, #340]	@ (8001df0 <HAL_DMA_IRQHandler+0x208>)
 8001c9a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	f000 8094 	beq.w	8001dce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001cae:	e08e      	b.n	8001dce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb4:	2202      	movs	r2, #2
 8001cb6:	409a      	lsls	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	4013      	ands	r3, r2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d056      	beq.n	8001d6e <HAL_DMA_IRQHandler+0x186>
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d051      	beq.n	8001d6e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0320 	and.w	r3, r3, #32
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d10b      	bne.n	8001cf0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f022 020a 	bic.w	r2, r2, #10
 8001ce6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a38      	ldr	r2, [pc, #224]	@ (8001dd8 <HAL_DMA_IRQHandler+0x1f0>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d029      	beq.n	8001d4e <HAL_DMA_IRQHandler+0x166>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a37      	ldr	r2, [pc, #220]	@ (8001ddc <HAL_DMA_IRQHandler+0x1f4>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d022      	beq.n	8001d4a <HAL_DMA_IRQHandler+0x162>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a35      	ldr	r2, [pc, #212]	@ (8001de0 <HAL_DMA_IRQHandler+0x1f8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d01a      	beq.n	8001d44 <HAL_DMA_IRQHandler+0x15c>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a34      	ldr	r2, [pc, #208]	@ (8001de4 <HAL_DMA_IRQHandler+0x1fc>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d012      	beq.n	8001d3e <HAL_DMA_IRQHandler+0x156>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a32      	ldr	r2, [pc, #200]	@ (8001de8 <HAL_DMA_IRQHandler+0x200>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d00a      	beq.n	8001d38 <HAL_DMA_IRQHandler+0x150>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a31      	ldr	r2, [pc, #196]	@ (8001dec <HAL_DMA_IRQHandler+0x204>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d102      	bne.n	8001d32 <HAL_DMA_IRQHandler+0x14a>
 8001d2c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d30:	e00e      	b.n	8001d50 <HAL_DMA_IRQHandler+0x168>
 8001d32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d36:	e00b      	b.n	8001d50 <HAL_DMA_IRQHandler+0x168>
 8001d38:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d3c:	e008      	b.n	8001d50 <HAL_DMA_IRQHandler+0x168>
 8001d3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d42:	e005      	b.n	8001d50 <HAL_DMA_IRQHandler+0x168>
 8001d44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d48:	e002      	b.n	8001d50 <HAL_DMA_IRQHandler+0x168>
 8001d4a:	2320      	movs	r3, #32
 8001d4c:	e000      	b.n	8001d50 <HAL_DMA_IRQHandler+0x168>
 8001d4e:	2302      	movs	r3, #2
 8001d50:	4a27      	ldr	r2, [pc, #156]	@ (8001df0 <HAL_DMA_IRQHandler+0x208>)
 8001d52:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d034      	beq.n	8001dce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001d6c:	e02f      	b.n	8001dce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d72:	2208      	movs	r2, #8
 8001d74:	409a      	lsls	r2, r3
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d028      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x1e8>
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	f003 0308 	and.w	r3, r3, #8
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d023      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f022 020e 	bic.w	r2, r2, #14
 8001d96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001da0:	2101      	movs	r1, #1
 8001da2:	fa01 f202 	lsl.w	r2, r1, r2
 8001da6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2201      	movs	r2, #1
 8001db2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d004      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	4798      	blx	r3
    }
  }
  return;
 8001dce:	bf00      	nop
 8001dd0:	bf00      	nop
}
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40020008 	.word	0x40020008
 8001ddc:	4002001c 	.word	0x4002001c
 8001de0:	40020030 	.word	0x40020030
 8001de4:	40020044 	.word	0x40020044
 8001de8:	40020058 	.word	0x40020058
 8001dec:	4002006c 	.word	0x4002006c
 8001df0:	40020000 	.word	0x40020000

08001df4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
 8001e00:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e0a:	2101      	movs	r1, #1
 8001e0c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e10:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	2b10      	cmp	r3, #16
 8001e20:	d108      	bne.n	8001e34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68ba      	ldr	r2, [r7, #8]
 8001e30:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e32:	e007      	b.n	8001e44 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68ba      	ldr	r2, [r7, #8]
 8001e3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	60da      	str	r2, [r3, #12]
}
 8001e44:	bf00      	nop
 8001e46:	3714      	adds	r7, #20
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bc80      	pop	{r7}
 8001e4c:	4770      	bx	lr
	...

08001e50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b08b      	sub	sp, #44	@ 0x2c
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e62:	e169      	b.n	8002138 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e64:	2201      	movs	r2, #1
 8001e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	69fa      	ldr	r2, [r7, #28]
 8001e74:	4013      	ands	r3, r2
 8001e76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e78:	69ba      	ldr	r2, [r7, #24]
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	f040 8158 	bne.w	8002132 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	4a9a      	ldr	r2, [pc, #616]	@ (80020f0 <HAL_GPIO_Init+0x2a0>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d05e      	beq.n	8001f4a <HAL_GPIO_Init+0xfa>
 8001e8c:	4a98      	ldr	r2, [pc, #608]	@ (80020f0 <HAL_GPIO_Init+0x2a0>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d875      	bhi.n	8001f7e <HAL_GPIO_Init+0x12e>
 8001e92:	4a98      	ldr	r2, [pc, #608]	@ (80020f4 <HAL_GPIO_Init+0x2a4>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d058      	beq.n	8001f4a <HAL_GPIO_Init+0xfa>
 8001e98:	4a96      	ldr	r2, [pc, #600]	@ (80020f4 <HAL_GPIO_Init+0x2a4>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d86f      	bhi.n	8001f7e <HAL_GPIO_Init+0x12e>
 8001e9e:	4a96      	ldr	r2, [pc, #600]	@ (80020f8 <HAL_GPIO_Init+0x2a8>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d052      	beq.n	8001f4a <HAL_GPIO_Init+0xfa>
 8001ea4:	4a94      	ldr	r2, [pc, #592]	@ (80020f8 <HAL_GPIO_Init+0x2a8>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d869      	bhi.n	8001f7e <HAL_GPIO_Init+0x12e>
 8001eaa:	4a94      	ldr	r2, [pc, #592]	@ (80020fc <HAL_GPIO_Init+0x2ac>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d04c      	beq.n	8001f4a <HAL_GPIO_Init+0xfa>
 8001eb0:	4a92      	ldr	r2, [pc, #584]	@ (80020fc <HAL_GPIO_Init+0x2ac>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d863      	bhi.n	8001f7e <HAL_GPIO_Init+0x12e>
 8001eb6:	4a92      	ldr	r2, [pc, #584]	@ (8002100 <HAL_GPIO_Init+0x2b0>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d046      	beq.n	8001f4a <HAL_GPIO_Init+0xfa>
 8001ebc:	4a90      	ldr	r2, [pc, #576]	@ (8002100 <HAL_GPIO_Init+0x2b0>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d85d      	bhi.n	8001f7e <HAL_GPIO_Init+0x12e>
 8001ec2:	2b12      	cmp	r3, #18
 8001ec4:	d82a      	bhi.n	8001f1c <HAL_GPIO_Init+0xcc>
 8001ec6:	2b12      	cmp	r3, #18
 8001ec8:	d859      	bhi.n	8001f7e <HAL_GPIO_Init+0x12e>
 8001eca:	a201      	add	r2, pc, #4	@ (adr r2, 8001ed0 <HAL_GPIO_Init+0x80>)
 8001ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ed0:	08001f4b 	.word	0x08001f4b
 8001ed4:	08001f25 	.word	0x08001f25
 8001ed8:	08001f37 	.word	0x08001f37
 8001edc:	08001f79 	.word	0x08001f79
 8001ee0:	08001f7f 	.word	0x08001f7f
 8001ee4:	08001f7f 	.word	0x08001f7f
 8001ee8:	08001f7f 	.word	0x08001f7f
 8001eec:	08001f7f 	.word	0x08001f7f
 8001ef0:	08001f7f 	.word	0x08001f7f
 8001ef4:	08001f7f 	.word	0x08001f7f
 8001ef8:	08001f7f 	.word	0x08001f7f
 8001efc:	08001f7f 	.word	0x08001f7f
 8001f00:	08001f7f 	.word	0x08001f7f
 8001f04:	08001f7f 	.word	0x08001f7f
 8001f08:	08001f7f 	.word	0x08001f7f
 8001f0c:	08001f7f 	.word	0x08001f7f
 8001f10:	08001f7f 	.word	0x08001f7f
 8001f14:	08001f2d 	.word	0x08001f2d
 8001f18:	08001f41 	.word	0x08001f41
 8001f1c:	4a79      	ldr	r2, [pc, #484]	@ (8002104 <HAL_GPIO_Init+0x2b4>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d013      	beq.n	8001f4a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f22:	e02c      	b.n	8001f7e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	623b      	str	r3, [r7, #32]
          break;
 8001f2a:	e029      	b.n	8001f80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	3304      	adds	r3, #4
 8001f32:	623b      	str	r3, [r7, #32]
          break;
 8001f34:	e024      	b.n	8001f80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	3308      	adds	r3, #8
 8001f3c:	623b      	str	r3, [r7, #32]
          break;
 8001f3e:	e01f      	b.n	8001f80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	330c      	adds	r3, #12
 8001f46:	623b      	str	r3, [r7, #32]
          break;
 8001f48:	e01a      	b.n	8001f80 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d102      	bne.n	8001f58 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f52:	2304      	movs	r3, #4
 8001f54:	623b      	str	r3, [r7, #32]
          break;
 8001f56:	e013      	b.n	8001f80 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d105      	bne.n	8001f6c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f60:	2308      	movs	r3, #8
 8001f62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69fa      	ldr	r2, [r7, #28]
 8001f68:	611a      	str	r2, [r3, #16]
          break;
 8001f6a:	e009      	b.n	8001f80 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f6c:	2308      	movs	r3, #8
 8001f6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	69fa      	ldr	r2, [r7, #28]
 8001f74:	615a      	str	r2, [r3, #20]
          break;
 8001f76:	e003      	b.n	8001f80 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	623b      	str	r3, [r7, #32]
          break;
 8001f7c:	e000      	b.n	8001f80 <HAL_GPIO_Init+0x130>
          break;
 8001f7e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	2bff      	cmp	r3, #255	@ 0xff
 8001f84:	d801      	bhi.n	8001f8a <HAL_GPIO_Init+0x13a>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	e001      	b.n	8001f8e <HAL_GPIO_Init+0x13e>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	3304      	adds	r3, #4
 8001f8e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	2bff      	cmp	r3, #255	@ 0xff
 8001f94:	d802      	bhi.n	8001f9c <HAL_GPIO_Init+0x14c>
 8001f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	e002      	b.n	8001fa2 <HAL_GPIO_Init+0x152>
 8001f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9e:	3b08      	subs	r3, #8
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	210f      	movs	r1, #15
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	401a      	ands	r2, r3
 8001fb4:	6a39      	ldr	r1, [r7, #32]
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fbc:	431a      	orrs	r2, r3
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f000 80b1 	beq.w	8002132 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001fd0:	4b4d      	ldr	r3, [pc, #308]	@ (8002108 <HAL_GPIO_Init+0x2b8>)
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	4a4c      	ldr	r2, [pc, #304]	@ (8002108 <HAL_GPIO_Init+0x2b8>)
 8001fd6:	f043 0301 	orr.w	r3, r3, #1
 8001fda:	6193      	str	r3, [r2, #24]
 8001fdc:	4b4a      	ldr	r3, [pc, #296]	@ (8002108 <HAL_GPIO_Init+0x2b8>)
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	f003 0301 	and.w	r3, r3, #1
 8001fe4:	60bb      	str	r3, [r7, #8]
 8001fe6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fe8:	4a48      	ldr	r2, [pc, #288]	@ (800210c <HAL_GPIO_Init+0x2bc>)
 8001fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fec:	089b      	lsrs	r3, r3, #2
 8001fee:	3302      	adds	r3, #2
 8001ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff8:	f003 0303 	and.w	r3, r3, #3
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	220f      	movs	r2, #15
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	43db      	mvns	r3, r3
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	4013      	ands	r3, r2
 800200a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4a40      	ldr	r2, [pc, #256]	@ (8002110 <HAL_GPIO_Init+0x2c0>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d013      	beq.n	800203c <HAL_GPIO_Init+0x1ec>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a3f      	ldr	r2, [pc, #252]	@ (8002114 <HAL_GPIO_Init+0x2c4>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d00d      	beq.n	8002038 <HAL_GPIO_Init+0x1e8>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4a3e      	ldr	r2, [pc, #248]	@ (8002118 <HAL_GPIO_Init+0x2c8>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d007      	beq.n	8002034 <HAL_GPIO_Init+0x1e4>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4a3d      	ldr	r2, [pc, #244]	@ (800211c <HAL_GPIO_Init+0x2cc>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d101      	bne.n	8002030 <HAL_GPIO_Init+0x1e0>
 800202c:	2303      	movs	r3, #3
 800202e:	e006      	b.n	800203e <HAL_GPIO_Init+0x1ee>
 8002030:	2304      	movs	r3, #4
 8002032:	e004      	b.n	800203e <HAL_GPIO_Init+0x1ee>
 8002034:	2302      	movs	r3, #2
 8002036:	e002      	b.n	800203e <HAL_GPIO_Init+0x1ee>
 8002038:	2301      	movs	r3, #1
 800203a:	e000      	b.n	800203e <HAL_GPIO_Init+0x1ee>
 800203c:	2300      	movs	r3, #0
 800203e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002040:	f002 0203 	and.w	r2, r2, #3
 8002044:	0092      	lsls	r2, r2, #2
 8002046:	4093      	lsls	r3, r2
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	4313      	orrs	r3, r2
 800204c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800204e:	492f      	ldr	r1, [pc, #188]	@ (800210c <HAL_GPIO_Init+0x2bc>)
 8002050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002052:	089b      	lsrs	r3, r3, #2
 8002054:	3302      	adds	r3, #2
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d006      	beq.n	8002076 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002068:	4b2d      	ldr	r3, [pc, #180]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 800206a:	689a      	ldr	r2, [r3, #8]
 800206c:	492c      	ldr	r1, [pc, #176]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	4313      	orrs	r3, r2
 8002072:	608b      	str	r3, [r1, #8]
 8002074:	e006      	b.n	8002084 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002076:	4b2a      	ldr	r3, [pc, #168]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 8002078:	689a      	ldr	r2, [r3, #8]
 800207a:	69bb      	ldr	r3, [r7, #24]
 800207c:	43db      	mvns	r3, r3
 800207e:	4928      	ldr	r1, [pc, #160]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 8002080:	4013      	ands	r3, r2
 8002082:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d006      	beq.n	800209e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002090:	4b23      	ldr	r3, [pc, #140]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 8002092:	68da      	ldr	r2, [r3, #12]
 8002094:	4922      	ldr	r1, [pc, #136]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	4313      	orrs	r3, r2
 800209a:	60cb      	str	r3, [r1, #12]
 800209c:	e006      	b.n	80020ac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800209e:	4b20      	ldr	r3, [pc, #128]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 80020a0:	68da      	ldr	r2, [r3, #12]
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	43db      	mvns	r3, r3
 80020a6:	491e      	ldr	r1, [pc, #120]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 80020a8:	4013      	ands	r3, r2
 80020aa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d006      	beq.n	80020c6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020b8:	4b19      	ldr	r3, [pc, #100]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 80020ba:	685a      	ldr	r2, [r3, #4]
 80020bc:	4918      	ldr	r1, [pc, #96]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	604b      	str	r3, [r1, #4]
 80020c4:	e006      	b.n	80020d4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020c6:	4b16      	ldr	r3, [pc, #88]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 80020c8:	685a      	ldr	r2, [r3, #4]
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	43db      	mvns	r3, r3
 80020ce:	4914      	ldr	r1, [pc, #80]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 80020d0:	4013      	ands	r3, r2
 80020d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d021      	beq.n	8002124 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	490e      	ldr	r1, [pc, #56]	@ (8002120 <HAL_GPIO_Init+0x2d0>)
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	600b      	str	r3, [r1, #0]
 80020ec:	e021      	b.n	8002132 <HAL_GPIO_Init+0x2e2>
 80020ee:	bf00      	nop
 80020f0:	10320000 	.word	0x10320000
 80020f4:	10310000 	.word	0x10310000
 80020f8:	10220000 	.word	0x10220000
 80020fc:	10210000 	.word	0x10210000
 8002100:	10120000 	.word	0x10120000
 8002104:	10110000 	.word	0x10110000
 8002108:	40021000 	.word	0x40021000
 800210c:	40010000 	.word	0x40010000
 8002110:	40010800 	.word	0x40010800
 8002114:	40010c00 	.word	0x40010c00
 8002118:	40011000 	.word	0x40011000
 800211c:	40011400 	.word	0x40011400
 8002120:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002124:	4b0b      	ldr	r3, [pc, #44]	@ (8002154 <HAL_GPIO_Init+0x304>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	43db      	mvns	r3, r3
 800212c:	4909      	ldr	r1, [pc, #36]	@ (8002154 <HAL_GPIO_Init+0x304>)
 800212e:	4013      	ands	r3, r2
 8002130:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002134:	3301      	adds	r3, #1
 8002136:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213e:	fa22 f303 	lsr.w	r3, r2, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	f47f ae8e 	bne.w	8001e64 <HAL_GPIO_Init+0x14>
  }
}
 8002148:	bf00      	nop
 800214a:	bf00      	nop
 800214c:	372c      	adds	r7, #44	@ 0x2c
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr
 8002154:	40010400 	.word	0x40010400

08002158 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	460b      	mov	r3, r1
 8002162:	807b      	strh	r3, [r7, #2]
 8002164:	4613      	mov	r3, r2
 8002166:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002168:	787b      	ldrb	r3, [r7, #1]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d003      	beq.n	8002176 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800216e:	887a      	ldrh	r2, [r7, #2]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002174:	e003      	b.n	800217e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002176:	887b      	ldrh	r3, [r7, #2]
 8002178:	041a      	lsls	r2, r3, #16
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	611a      	str	r2, [r3, #16]
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	bc80      	pop	{r7}
 8002186:	4770      	bx	lr

08002188 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d101      	bne.n	800219a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e12b      	b.n	80023f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d106      	bne.n	80021b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f7ff f89c 	bl	80012ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2224      	movs	r2, #36	@ 0x24
 80021b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f022 0201 	bic.w	r2, r2, #1
 80021ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80021ec:	f000 fcda 	bl	8002ba4 <HAL_RCC_GetPCLK1Freq>
 80021f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	4a81      	ldr	r2, [pc, #516]	@ (80023fc <HAL_I2C_Init+0x274>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d807      	bhi.n	800220c <HAL_I2C_Init+0x84>
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4a80      	ldr	r2, [pc, #512]	@ (8002400 <HAL_I2C_Init+0x278>)
 8002200:	4293      	cmp	r3, r2
 8002202:	bf94      	ite	ls
 8002204:	2301      	movls	r3, #1
 8002206:	2300      	movhi	r3, #0
 8002208:	b2db      	uxtb	r3, r3
 800220a:	e006      	b.n	800221a <HAL_I2C_Init+0x92>
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	4a7d      	ldr	r2, [pc, #500]	@ (8002404 <HAL_I2C_Init+0x27c>)
 8002210:	4293      	cmp	r3, r2
 8002212:	bf94      	ite	ls
 8002214:	2301      	movls	r3, #1
 8002216:	2300      	movhi	r3, #0
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e0e7      	b.n	80023f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	4a78      	ldr	r2, [pc, #480]	@ (8002408 <HAL_I2C_Init+0x280>)
 8002226:	fba2 2303 	umull	r2, r3, r2, r3
 800222a:	0c9b      	lsrs	r3, r3, #18
 800222c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	68ba      	ldr	r2, [r7, #8]
 800223e:	430a      	orrs	r2, r1
 8002240:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	6a1b      	ldr	r3, [r3, #32]
 8002248:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	4a6a      	ldr	r2, [pc, #424]	@ (80023fc <HAL_I2C_Init+0x274>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d802      	bhi.n	800225c <HAL_I2C_Init+0xd4>
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	3301      	adds	r3, #1
 800225a:	e009      	b.n	8002270 <HAL_I2C_Init+0xe8>
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002262:	fb02 f303 	mul.w	r3, r2, r3
 8002266:	4a69      	ldr	r2, [pc, #420]	@ (800240c <HAL_I2C_Init+0x284>)
 8002268:	fba2 2303 	umull	r2, r3, r2, r3
 800226c:	099b      	lsrs	r3, r3, #6
 800226e:	3301      	adds	r3, #1
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	6812      	ldr	r2, [r2, #0]
 8002274:	430b      	orrs	r3, r1
 8002276:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002282:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	495c      	ldr	r1, [pc, #368]	@ (80023fc <HAL_I2C_Init+0x274>)
 800228c:	428b      	cmp	r3, r1
 800228e:	d819      	bhi.n	80022c4 <HAL_I2C_Init+0x13c>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	1e59      	subs	r1, r3, #1
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	fbb1 f3f3 	udiv	r3, r1, r3
 800229e:	1c59      	adds	r1, r3, #1
 80022a0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80022a4:	400b      	ands	r3, r1
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d00a      	beq.n	80022c0 <HAL_I2C_Init+0x138>
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	1e59      	subs	r1, r3, #1
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80022b8:	3301      	adds	r3, #1
 80022ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022be:	e051      	b.n	8002364 <HAL_I2C_Init+0x1dc>
 80022c0:	2304      	movs	r3, #4
 80022c2:	e04f      	b.n	8002364 <HAL_I2C_Init+0x1dc>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d111      	bne.n	80022f0 <HAL_I2C_Init+0x168>
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	1e58      	subs	r0, r3, #1
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6859      	ldr	r1, [r3, #4]
 80022d4:	460b      	mov	r3, r1
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	440b      	add	r3, r1
 80022da:	fbb0 f3f3 	udiv	r3, r0, r3
 80022de:	3301      	adds	r3, #1
 80022e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	bf0c      	ite	eq
 80022e8:	2301      	moveq	r3, #1
 80022ea:	2300      	movne	r3, #0
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	e012      	b.n	8002316 <HAL_I2C_Init+0x18e>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	1e58      	subs	r0, r3, #1
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6859      	ldr	r1, [r3, #4]
 80022f8:	460b      	mov	r3, r1
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	440b      	add	r3, r1
 80022fe:	0099      	lsls	r1, r3, #2
 8002300:	440b      	add	r3, r1
 8002302:	fbb0 f3f3 	udiv	r3, r0, r3
 8002306:	3301      	adds	r3, #1
 8002308:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800230c:	2b00      	cmp	r3, #0
 800230e:	bf0c      	ite	eq
 8002310:	2301      	moveq	r3, #1
 8002312:	2300      	movne	r3, #0
 8002314:	b2db      	uxtb	r3, r3
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <HAL_I2C_Init+0x196>
 800231a:	2301      	movs	r3, #1
 800231c:	e022      	b.n	8002364 <HAL_I2C_Init+0x1dc>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d10e      	bne.n	8002344 <HAL_I2C_Init+0x1bc>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	1e58      	subs	r0, r3, #1
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6859      	ldr	r1, [r3, #4]
 800232e:	460b      	mov	r3, r1
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	440b      	add	r3, r1
 8002334:	fbb0 f3f3 	udiv	r3, r0, r3
 8002338:	3301      	adds	r3, #1
 800233a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800233e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002342:	e00f      	b.n	8002364 <HAL_I2C_Init+0x1dc>
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	1e58      	subs	r0, r3, #1
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6859      	ldr	r1, [r3, #4]
 800234c:	460b      	mov	r3, r1
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	440b      	add	r3, r1
 8002352:	0099      	lsls	r1, r3, #2
 8002354:	440b      	add	r3, r1
 8002356:	fbb0 f3f3 	udiv	r3, r0, r3
 800235a:	3301      	adds	r3, #1
 800235c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002360:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002364:	6879      	ldr	r1, [r7, #4]
 8002366:	6809      	ldr	r1, [r1, #0]
 8002368:	4313      	orrs	r3, r2
 800236a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	69da      	ldr	r2, [r3, #28]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a1b      	ldr	r3, [r3, #32]
 800237e:	431a      	orrs	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	430a      	orrs	r2, r1
 8002386:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002392:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	6911      	ldr	r1, [r2, #16]
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	68d2      	ldr	r2, [r2, #12]
 800239e:	4311      	orrs	r1, r2
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	6812      	ldr	r2, [r2, #0]
 80023a4:	430b      	orrs	r3, r1
 80023a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	695a      	ldr	r2, [r3, #20]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	699b      	ldr	r3, [r3, #24]
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	430a      	orrs	r2, r1
 80023c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 0201 	orr.w	r2, r2, #1
 80023d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2220      	movs	r2, #32
 80023de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80023f0:	2300      	movs	r3, #0
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3710      	adds	r7, #16
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	000186a0 	.word	0x000186a0
 8002400:	001e847f 	.word	0x001e847f
 8002404:	003d08ff 	.word	0x003d08ff
 8002408:	431bde83 	.word	0x431bde83
 800240c:	10624dd3 	.word	0x10624dd3

08002410 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e272      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	2b00      	cmp	r3, #0
 800242c:	f000 8087 	beq.w	800253e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002430:	4b92      	ldr	r3, [pc, #584]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f003 030c 	and.w	r3, r3, #12
 8002438:	2b04      	cmp	r3, #4
 800243a:	d00c      	beq.n	8002456 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800243c:	4b8f      	ldr	r3, [pc, #572]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f003 030c 	and.w	r3, r3, #12
 8002444:	2b08      	cmp	r3, #8
 8002446:	d112      	bne.n	800246e <HAL_RCC_OscConfig+0x5e>
 8002448:	4b8c      	ldr	r3, [pc, #560]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002454:	d10b      	bne.n	800246e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002456:	4b89      	ldr	r3, [pc, #548]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d06c      	beq.n	800253c <HAL_RCC_OscConfig+0x12c>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d168      	bne.n	800253c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e24c      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002476:	d106      	bne.n	8002486 <HAL_RCC_OscConfig+0x76>
 8002478:	4b80      	ldr	r3, [pc, #512]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a7f      	ldr	r2, [pc, #508]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 800247e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002482:	6013      	str	r3, [r2, #0]
 8002484:	e02e      	b.n	80024e4 <HAL_RCC_OscConfig+0xd4>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d10c      	bne.n	80024a8 <HAL_RCC_OscConfig+0x98>
 800248e:	4b7b      	ldr	r3, [pc, #492]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a7a      	ldr	r2, [pc, #488]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002494:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002498:	6013      	str	r3, [r2, #0]
 800249a:	4b78      	ldr	r3, [pc, #480]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a77      	ldr	r2, [pc, #476]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024a4:	6013      	str	r3, [r2, #0]
 80024a6:	e01d      	b.n	80024e4 <HAL_RCC_OscConfig+0xd4>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024b0:	d10c      	bne.n	80024cc <HAL_RCC_OscConfig+0xbc>
 80024b2:	4b72      	ldr	r3, [pc, #456]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a71      	ldr	r2, [pc, #452]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024bc:	6013      	str	r3, [r2, #0]
 80024be:	4b6f      	ldr	r3, [pc, #444]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a6e      	ldr	r2, [pc, #440]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024c8:	6013      	str	r3, [r2, #0]
 80024ca:	e00b      	b.n	80024e4 <HAL_RCC_OscConfig+0xd4>
 80024cc:	4b6b      	ldr	r3, [pc, #428]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a6a      	ldr	r2, [pc, #424]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024d6:	6013      	str	r3, [r2, #0]
 80024d8:	4b68      	ldr	r3, [pc, #416]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a67      	ldr	r2, [pc, #412]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d013      	beq.n	8002514 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ec:	f7ff f90e 	bl	800170c <HAL_GetTick>
 80024f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024f4:	f7ff f90a 	bl	800170c <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b64      	cmp	r3, #100	@ 0x64
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e200      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002506:	4b5d      	ldr	r3, [pc, #372]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d0f0      	beq.n	80024f4 <HAL_RCC_OscConfig+0xe4>
 8002512:	e014      	b.n	800253e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002514:	f7ff f8fa 	bl	800170c <HAL_GetTick>
 8002518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800251c:	f7ff f8f6 	bl	800170c <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b64      	cmp	r3, #100	@ 0x64
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e1ec      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800252e:	4b53      	ldr	r3, [pc, #332]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1f0      	bne.n	800251c <HAL_RCC_OscConfig+0x10c>
 800253a:	e000      	b.n	800253e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800253c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d063      	beq.n	8002612 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800254a:	4b4c      	ldr	r3, [pc, #304]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f003 030c 	and.w	r3, r3, #12
 8002552:	2b00      	cmp	r3, #0
 8002554:	d00b      	beq.n	800256e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002556:	4b49      	ldr	r3, [pc, #292]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f003 030c 	and.w	r3, r3, #12
 800255e:	2b08      	cmp	r3, #8
 8002560:	d11c      	bne.n	800259c <HAL_RCC_OscConfig+0x18c>
 8002562:	4b46      	ldr	r3, [pc, #280]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d116      	bne.n	800259c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800256e:	4b43      	ldr	r3, [pc, #268]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d005      	beq.n	8002586 <HAL_RCC_OscConfig+0x176>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	691b      	ldr	r3, [r3, #16]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d001      	beq.n	8002586 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e1c0      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002586:	4b3d      	ldr	r3, [pc, #244]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	4939      	ldr	r1, [pc, #228]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002596:	4313      	orrs	r3, r2
 8002598:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800259a:	e03a      	b.n	8002612 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	691b      	ldr	r3, [r3, #16]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d020      	beq.n	80025e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025a4:	4b36      	ldr	r3, [pc, #216]	@ (8002680 <HAL_RCC_OscConfig+0x270>)
 80025a6:	2201      	movs	r2, #1
 80025a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025aa:	f7ff f8af 	bl	800170c <HAL_GetTick>
 80025ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025b0:	e008      	b.n	80025c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025b2:	f7ff f8ab 	bl	800170c <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d901      	bls.n	80025c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e1a1      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025c4:	4b2d      	ldr	r3, [pc, #180]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0302 	and.w	r3, r3, #2
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d0f0      	beq.n	80025b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d0:	4b2a      	ldr	r3, [pc, #168]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	4927      	ldr	r1, [pc, #156]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80025e0:	4313      	orrs	r3, r2
 80025e2:	600b      	str	r3, [r1, #0]
 80025e4:	e015      	b.n	8002612 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025e6:	4b26      	ldr	r3, [pc, #152]	@ (8002680 <HAL_RCC_OscConfig+0x270>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ec:	f7ff f88e 	bl	800170c <HAL_GetTick>
 80025f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f4:	f7ff f88a 	bl	800170c <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e180      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002606:	4b1d      	ldr	r3, [pc, #116]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1f0      	bne.n	80025f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0308 	and.w	r3, r3, #8
 800261a:	2b00      	cmp	r3, #0
 800261c:	d03a      	beq.n	8002694 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d019      	beq.n	800265a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002626:	4b17      	ldr	r3, [pc, #92]	@ (8002684 <HAL_RCC_OscConfig+0x274>)
 8002628:	2201      	movs	r2, #1
 800262a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800262c:	f7ff f86e 	bl	800170c <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002634:	f7ff f86a 	bl	800170c <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b02      	cmp	r3, #2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e160      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002646:	4b0d      	ldr	r3, [pc, #52]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d0f0      	beq.n	8002634 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002652:	2001      	movs	r0, #1
 8002654:	f000 face 	bl	8002bf4 <RCC_Delay>
 8002658:	e01c      	b.n	8002694 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800265a:	4b0a      	ldr	r3, [pc, #40]	@ (8002684 <HAL_RCC_OscConfig+0x274>)
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002660:	f7ff f854 	bl	800170c <HAL_GetTick>
 8002664:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002666:	e00f      	b.n	8002688 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002668:	f7ff f850 	bl	800170c <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b02      	cmp	r3, #2
 8002674:	d908      	bls.n	8002688 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e146      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
 800267a:	bf00      	nop
 800267c:	40021000 	.word	0x40021000
 8002680:	42420000 	.word	0x42420000
 8002684:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002688:	4b92      	ldr	r3, [pc, #584]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800268a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1e9      	bne.n	8002668 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	f000 80a6 	beq.w	80027ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026a2:	2300      	movs	r3, #0
 80026a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026a6:	4b8b      	ldr	r3, [pc, #556]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10d      	bne.n	80026ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026b2:	4b88      	ldr	r3, [pc, #544]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80026b4:	69db      	ldr	r3, [r3, #28]
 80026b6:	4a87      	ldr	r2, [pc, #540]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80026b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026bc:	61d3      	str	r3, [r2, #28]
 80026be:	4b85      	ldr	r3, [pc, #532]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80026c0:	69db      	ldr	r3, [r3, #28]
 80026c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026c6:	60bb      	str	r3, [r7, #8]
 80026c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026ca:	2301      	movs	r3, #1
 80026cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ce:	4b82      	ldr	r3, [pc, #520]	@ (80028d8 <HAL_RCC_OscConfig+0x4c8>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d118      	bne.n	800270c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026da:	4b7f      	ldr	r3, [pc, #508]	@ (80028d8 <HAL_RCC_OscConfig+0x4c8>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a7e      	ldr	r2, [pc, #504]	@ (80028d8 <HAL_RCC_OscConfig+0x4c8>)
 80026e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026e6:	f7ff f811 	bl	800170c <HAL_GetTick>
 80026ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ec:	e008      	b.n	8002700 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ee:	f7ff f80d 	bl	800170c <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b64      	cmp	r3, #100	@ 0x64
 80026fa:	d901      	bls.n	8002700 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e103      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002700:	4b75      	ldr	r3, [pc, #468]	@ (80028d8 <HAL_RCC_OscConfig+0x4c8>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002708:	2b00      	cmp	r3, #0
 800270a:	d0f0      	beq.n	80026ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d106      	bne.n	8002722 <HAL_RCC_OscConfig+0x312>
 8002714:	4b6f      	ldr	r3, [pc, #444]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	4a6e      	ldr	r2, [pc, #440]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800271a:	f043 0301 	orr.w	r3, r3, #1
 800271e:	6213      	str	r3, [r2, #32]
 8002720:	e02d      	b.n	800277e <HAL_RCC_OscConfig+0x36e>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d10c      	bne.n	8002744 <HAL_RCC_OscConfig+0x334>
 800272a:	4b6a      	ldr	r3, [pc, #424]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800272c:	6a1b      	ldr	r3, [r3, #32]
 800272e:	4a69      	ldr	r2, [pc, #420]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002730:	f023 0301 	bic.w	r3, r3, #1
 8002734:	6213      	str	r3, [r2, #32]
 8002736:	4b67      	ldr	r3, [pc, #412]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002738:	6a1b      	ldr	r3, [r3, #32]
 800273a:	4a66      	ldr	r2, [pc, #408]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800273c:	f023 0304 	bic.w	r3, r3, #4
 8002740:	6213      	str	r3, [r2, #32]
 8002742:	e01c      	b.n	800277e <HAL_RCC_OscConfig+0x36e>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	2b05      	cmp	r3, #5
 800274a:	d10c      	bne.n	8002766 <HAL_RCC_OscConfig+0x356>
 800274c:	4b61      	ldr	r3, [pc, #388]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800274e:	6a1b      	ldr	r3, [r3, #32]
 8002750:	4a60      	ldr	r2, [pc, #384]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002752:	f043 0304 	orr.w	r3, r3, #4
 8002756:	6213      	str	r3, [r2, #32]
 8002758:	4b5e      	ldr	r3, [pc, #376]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800275a:	6a1b      	ldr	r3, [r3, #32]
 800275c:	4a5d      	ldr	r2, [pc, #372]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800275e:	f043 0301 	orr.w	r3, r3, #1
 8002762:	6213      	str	r3, [r2, #32]
 8002764:	e00b      	b.n	800277e <HAL_RCC_OscConfig+0x36e>
 8002766:	4b5b      	ldr	r3, [pc, #364]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002768:	6a1b      	ldr	r3, [r3, #32]
 800276a:	4a5a      	ldr	r2, [pc, #360]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800276c:	f023 0301 	bic.w	r3, r3, #1
 8002770:	6213      	str	r3, [r2, #32]
 8002772:	4b58      	ldr	r3, [pc, #352]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	4a57      	ldr	r2, [pc, #348]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002778:	f023 0304 	bic.w	r3, r3, #4
 800277c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d015      	beq.n	80027b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002786:	f7fe ffc1 	bl	800170c <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800278c:	e00a      	b.n	80027a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800278e:	f7fe ffbd 	bl	800170c <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	f241 3288 	movw	r2, #5000	@ 0x1388
 800279c:	4293      	cmp	r3, r2
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e0b1      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027a4:	4b4b      	ldr	r3, [pc, #300]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80027a6:	6a1b      	ldr	r3, [r3, #32]
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0ee      	beq.n	800278e <HAL_RCC_OscConfig+0x37e>
 80027b0:	e014      	b.n	80027dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b2:	f7fe ffab 	bl	800170c <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027b8:	e00a      	b.n	80027d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ba:	f7fe ffa7 	bl	800170c <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e09b      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027d0:	4b40      	ldr	r3, [pc, #256]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d1ee      	bne.n	80027ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80027dc:	7dfb      	ldrb	r3, [r7, #23]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d105      	bne.n	80027ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027e2:	4b3c      	ldr	r3, [pc, #240]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	4a3b      	ldr	r2, [pc, #236]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80027e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 8087 	beq.w	8002906 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027f8:	4b36      	ldr	r3, [pc, #216]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 030c 	and.w	r3, r3, #12
 8002800:	2b08      	cmp	r3, #8
 8002802:	d061      	beq.n	80028c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	69db      	ldr	r3, [r3, #28]
 8002808:	2b02      	cmp	r3, #2
 800280a:	d146      	bne.n	800289a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800280c:	4b33      	ldr	r3, [pc, #204]	@ (80028dc <HAL_RCC_OscConfig+0x4cc>)
 800280e:	2200      	movs	r2, #0
 8002810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002812:	f7fe ff7b 	bl	800170c <HAL_GetTick>
 8002816:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002818:	e008      	b.n	800282c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800281a:	f7fe ff77 	bl	800170c <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d901      	bls.n	800282c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e06d      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800282c:	4b29      	ldr	r3, [pc, #164]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1f0      	bne.n	800281a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a1b      	ldr	r3, [r3, #32]
 800283c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002840:	d108      	bne.n	8002854 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002842:	4b24      	ldr	r3, [pc, #144]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	4921      	ldr	r1, [pc, #132]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002850:	4313      	orrs	r3, r2
 8002852:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002854:	4b1f      	ldr	r3, [pc, #124]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a19      	ldr	r1, [r3, #32]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002864:	430b      	orrs	r3, r1
 8002866:	491b      	ldr	r1, [pc, #108]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002868:	4313      	orrs	r3, r2
 800286a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800286c:	4b1b      	ldr	r3, [pc, #108]	@ (80028dc <HAL_RCC_OscConfig+0x4cc>)
 800286e:	2201      	movs	r2, #1
 8002870:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002872:	f7fe ff4b 	bl	800170c <HAL_GetTick>
 8002876:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002878:	e008      	b.n	800288c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800287a:	f7fe ff47 	bl	800170c <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d901      	bls.n	800288c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e03d      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800288c:	4b11      	ldr	r3, [pc, #68]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d0f0      	beq.n	800287a <HAL_RCC_OscConfig+0x46a>
 8002898:	e035      	b.n	8002906 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800289a:	4b10      	ldr	r3, [pc, #64]	@ (80028dc <HAL_RCC_OscConfig+0x4cc>)
 800289c:	2200      	movs	r2, #0
 800289e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a0:	f7fe ff34 	bl	800170c <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a8:	f7fe ff30 	bl	800170c <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e026      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028ba:	4b06      	ldr	r3, [pc, #24]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d1f0      	bne.n	80028a8 <HAL_RCC_OscConfig+0x498>
 80028c6:	e01e      	b.n	8002906 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	69db      	ldr	r3, [r3, #28]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d107      	bne.n	80028e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e019      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
 80028d4:	40021000 	.word	0x40021000
 80028d8:	40007000 	.word	0x40007000
 80028dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80028e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002910 <HAL_RCC_OscConfig+0x500>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a1b      	ldr	r3, [r3, #32]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d106      	bne.n	8002902 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028fe:	429a      	cmp	r2, r3
 8002900:	d001      	beq.n	8002906 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e000      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	3718      	adds	r7, #24
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40021000 	.word	0x40021000

08002914 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e0d0      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002928:	4b6a      	ldr	r3, [pc, #424]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	683a      	ldr	r2, [r7, #0]
 8002932:	429a      	cmp	r2, r3
 8002934:	d910      	bls.n	8002958 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002936:	4b67      	ldr	r3, [pc, #412]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f023 0207 	bic.w	r2, r3, #7
 800293e:	4965      	ldr	r1, [pc, #404]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	4313      	orrs	r3, r2
 8002944:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002946:	4b63      	ldr	r3, [pc, #396]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	683a      	ldr	r2, [r7, #0]
 8002950:	429a      	cmp	r2, r3
 8002952:	d001      	beq.n	8002958 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e0b8      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d020      	beq.n	80029a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0304 	and.w	r3, r3, #4
 800296c:	2b00      	cmp	r3, #0
 800296e:	d005      	beq.n	800297c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002970:	4b59      	ldr	r3, [pc, #356]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	4a58      	ldr	r2, [pc, #352]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002976:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800297a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0308 	and.w	r3, r3, #8
 8002984:	2b00      	cmp	r3, #0
 8002986:	d005      	beq.n	8002994 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002988:	4b53      	ldr	r3, [pc, #332]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	4a52      	ldr	r2, [pc, #328]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 800298e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002992:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002994:	4b50      	ldr	r3, [pc, #320]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	494d      	ldr	r1, [pc, #308]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d040      	beq.n	8002a34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d107      	bne.n	80029ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ba:	4b47      	ldr	r3, [pc, #284]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d115      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e07f      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d107      	bne.n	80029e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029d2:	4b41      	ldr	r3, [pc, #260]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d109      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e073      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e2:	4b3d      	ldr	r3, [pc, #244]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e06b      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029f2:	4b39      	ldr	r3, [pc, #228]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f023 0203 	bic.w	r2, r3, #3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	4936      	ldr	r1, [pc, #216]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a04:	f7fe fe82 	bl	800170c <HAL_GetTick>
 8002a08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a0a:	e00a      	b.n	8002a22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a0c:	f7fe fe7e 	bl	800170c <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e053      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a22:	4b2d      	ldr	r3, [pc, #180]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f003 020c 	and.w	r2, r3, #12
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d1eb      	bne.n	8002a0c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a34:	4b27      	ldr	r3, [pc, #156]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0307 	and.w	r3, r3, #7
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d210      	bcs.n	8002a64 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a42:	4b24      	ldr	r3, [pc, #144]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f023 0207 	bic.w	r2, r3, #7
 8002a4a:	4922      	ldr	r1, [pc, #136]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a52:	4b20      	ldr	r3, [pc, #128]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0307 	and.w	r3, r3, #7
 8002a5a:	683a      	ldr	r2, [r7, #0]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d001      	beq.n	8002a64 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e032      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0304 	and.w	r3, r3, #4
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d008      	beq.n	8002a82 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a70:	4b19      	ldr	r3, [pc, #100]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	4916      	ldr	r1, [pc, #88]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0308 	and.w	r3, r3, #8
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d009      	beq.n	8002aa2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a8e:	4b12      	ldr	r3, [pc, #72]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	490e      	ldr	r1, [pc, #56]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002aa2:	f000 f821 	bl	8002ae8 <HAL_RCC_GetSysClockFreq>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	091b      	lsrs	r3, r3, #4
 8002aae:	f003 030f 	and.w	r3, r3, #15
 8002ab2:	490a      	ldr	r1, [pc, #40]	@ (8002adc <HAL_RCC_ClockConfig+0x1c8>)
 8002ab4:	5ccb      	ldrb	r3, [r1, r3]
 8002ab6:	fa22 f303 	lsr.w	r3, r2, r3
 8002aba:	4a09      	ldr	r2, [pc, #36]	@ (8002ae0 <HAL_RCC_ClockConfig+0x1cc>)
 8002abc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002abe:	4b09      	ldr	r3, [pc, #36]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1d0>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7fe fde0 	bl	8001688 <HAL_InitTick>

  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40022000 	.word	0x40022000
 8002ad8:	40021000 	.word	0x40021000
 8002adc:	080057b4 	.word	0x080057b4
 8002ae0:	20000000 	.word	0x20000000
 8002ae4:	20000004 	.word	0x20000004

08002ae8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b087      	sub	sp, #28
 8002aec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	60fb      	str	r3, [r7, #12]
 8002af2:	2300      	movs	r3, #0
 8002af4:	60bb      	str	r3, [r7, #8]
 8002af6:	2300      	movs	r3, #0
 8002af8:	617b      	str	r3, [r7, #20]
 8002afa:	2300      	movs	r3, #0
 8002afc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002afe:	2300      	movs	r3, #0
 8002b00:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b02:	4b1e      	ldr	r3, [pc, #120]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x94>)
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f003 030c 	and.w	r3, r3, #12
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d002      	beq.n	8002b18 <HAL_RCC_GetSysClockFreq+0x30>
 8002b12:	2b08      	cmp	r3, #8
 8002b14:	d003      	beq.n	8002b1e <HAL_RCC_GetSysClockFreq+0x36>
 8002b16:	e027      	b.n	8002b68 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b18:	4b19      	ldr	r3, [pc, #100]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b1a:	613b      	str	r3, [r7, #16]
      break;
 8002b1c:	e027      	b.n	8002b6e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	0c9b      	lsrs	r3, r3, #18
 8002b22:	f003 030f 	and.w	r3, r3, #15
 8002b26:	4a17      	ldr	r2, [pc, #92]	@ (8002b84 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b28:	5cd3      	ldrb	r3, [r2, r3]
 8002b2a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d010      	beq.n	8002b58 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b36:	4b11      	ldr	r3, [pc, #68]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x94>)
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	0c5b      	lsrs	r3, r3, #17
 8002b3c:	f003 0301 	and.w	r3, r3, #1
 8002b40:	4a11      	ldr	r2, [pc, #68]	@ (8002b88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b42:	5cd3      	ldrb	r3, [r2, r3]
 8002b44:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a0d      	ldr	r2, [pc, #52]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b4a:	fb03 f202 	mul.w	r2, r3, r2
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b54:	617b      	str	r3, [r7, #20]
 8002b56:	e004      	b.n	8002b62 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a0c      	ldr	r2, [pc, #48]	@ (8002b8c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b5c:	fb02 f303 	mul.w	r3, r2, r3
 8002b60:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	613b      	str	r3, [r7, #16]
      break;
 8002b66:	e002      	b.n	8002b6e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b68:	4b05      	ldr	r3, [pc, #20]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b6a:	613b      	str	r3, [r7, #16]
      break;
 8002b6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b6e:	693b      	ldr	r3, [r7, #16]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	371c      	adds	r7, #28
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bc80      	pop	{r7}
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	007a1200 	.word	0x007a1200
 8002b84:	080057cc 	.word	0x080057cc
 8002b88:	080057dc 	.word	0x080057dc
 8002b8c:	003d0900 	.word	0x003d0900

08002b90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b94:	4b02      	ldr	r3, [pc, #8]	@ (8002ba0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b96:	681b      	ldr	r3, [r3, #0]
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr
 8002ba0:	20000000 	.word	0x20000000

08002ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ba8:	f7ff fff2 	bl	8002b90 <HAL_RCC_GetHCLKFreq>
 8002bac:	4602      	mov	r2, r0
 8002bae:	4b05      	ldr	r3, [pc, #20]	@ (8002bc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	0a1b      	lsrs	r3, r3, #8
 8002bb4:	f003 0307 	and.w	r3, r3, #7
 8002bb8:	4903      	ldr	r1, [pc, #12]	@ (8002bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bba:	5ccb      	ldrb	r3, [r1, r3]
 8002bbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	080057c4 	.word	0x080057c4

08002bcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bd0:	f7ff ffde 	bl	8002b90 <HAL_RCC_GetHCLKFreq>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	4b05      	ldr	r3, [pc, #20]	@ (8002bec <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	0adb      	lsrs	r3, r3, #11
 8002bdc:	f003 0307 	and.w	r3, r3, #7
 8002be0:	4903      	ldr	r1, [pc, #12]	@ (8002bf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002be2:	5ccb      	ldrb	r3, [r1, r3]
 8002be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	080057c4 	.word	0x080057c4

08002bf4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8002c28 <RCC_Delay+0x34>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a0a      	ldr	r2, [pc, #40]	@ (8002c2c <RCC_Delay+0x38>)
 8002c02:	fba2 2303 	umull	r2, r3, r2, r3
 8002c06:	0a5b      	lsrs	r3, r3, #9
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	fb02 f303 	mul.w	r3, r2, r3
 8002c0e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c10:	bf00      	nop
  }
  while (Delay --);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	1e5a      	subs	r2, r3, #1
 8002c16:	60fa      	str	r2, [r7, #12]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d1f9      	bne.n	8002c10 <RCC_Delay+0x1c>
}
 8002c1c:	bf00      	nop
 8002c1e:	bf00      	nop
 8002c20:	3714      	adds	r7, #20
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bc80      	pop	{r7}
 8002c26:	4770      	bx	lr
 8002c28:	20000000 	.word	0x20000000
 8002c2c:	10624dd3 	.word	0x10624dd3

08002c30 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e041      	b.n	8002cc6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d106      	bne.n	8002c5c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f7fe fb86 	bl	8001368 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2202      	movs	r2, #2
 8002c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	3304      	adds	r3, #4
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4610      	mov	r0, r2
 8002c70:	f000 fc3c 	bl	80034ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2201      	movs	r2, #1
 8002c88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
	...

08002cd0 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
 8002cdc:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d109      	bne.n	8002cfc <HAL_TIM_PWM_Start_DMA+0x2c>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	bf0c      	ite	eq
 8002cf4:	2301      	moveq	r3, #1
 8002cf6:	2300      	movne	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	e022      	b.n	8002d42 <HAL_TIM_PWM_Start_DMA+0x72>
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	2b04      	cmp	r3, #4
 8002d00:	d109      	bne.n	8002d16 <HAL_TIM_PWM_Start_DMA+0x46>
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	bf0c      	ite	eq
 8002d0e:	2301      	moveq	r3, #1
 8002d10:	2300      	movne	r3, #0
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	e015      	b.n	8002d42 <HAL_TIM_PWM_Start_DMA+0x72>
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	2b08      	cmp	r3, #8
 8002d1a:	d109      	bne.n	8002d30 <HAL_TIM_PWM_Start_DMA+0x60>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	bf0c      	ite	eq
 8002d28:	2301      	moveq	r3, #1
 8002d2a:	2300      	movne	r3, #0
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	e008      	b.n	8002d42 <HAL_TIM_PWM_Start_DMA+0x72>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	bf0c      	ite	eq
 8002d3c:	2301      	moveq	r3, #1
 8002d3e:	2300      	movne	r3, #0
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8002d46:	2302      	movs	r3, #2
 8002d48:	e153      	b.n	8002ff2 <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d109      	bne.n	8002d64 <HAL_TIM_PWM_Start_DMA+0x94>
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	bf0c      	ite	eq
 8002d5c:	2301      	moveq	r3, #1
 8002d5e:	2300      	movne	r3, #0
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	e022      	b.n	8002daa <HAL_TIM_PWM_Start_DMA+0xda>
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	2b04      	cmp	r3, #4
 8002d68:	d109      	bne.n	8002d7e <HAL_TIM_PWM_Start_DMA+0xae>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	bf0c      	ite	eq
 8002d76:	2301      	moveq	r3, #1
 8002d78:	2300      	movne	r3, #0
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	e015      	b.n	8002daa <HAL_TIM_PWM_Start_DMA+0xda>
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	2b08      	cmp	r3, #8
 8002d82:	d109      	bne.n	8002d98 <HAL_TIM_PWM_Start_DMA+0xc8>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	bf0c      	ite	eq
 8002d90:	2301      	moveq	r3, #1
 8002d92:	2300      	movne	r3, #0
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	e008      	b.n	8002daa <HAL_TIM_PWM_Start_DMA+0xda>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	bf0c      	ite	eq
 8002da4:	2301      	moveq	r3, #1
 8002da6:	2300      	movne	r3, #0
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d024      	beq.n	8002df8 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d002      	beq.n	8002dba <HAL_TIM_PWM_Start_DMA+0xea>
 8002db4:	887b      	ldrh	r3, [r7, #2]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d101      	bne.n	8002dbe <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e119      	b.n	8002ff2 <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d104      	bne.n	8002dce <HAL_TIM_PWM_Start_DMA+0xfe>
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002dcc:	e016      	b.n	8002dfc <HAL_TIM_PWM_Start_DMA+0x12c>
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	2b04      	cmp	r3, #4
 8002dd2:	d104      	bne.n	8002dde <HAL_TIM_PWM_Start_DMA+0x10e>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ddc:	e00e      	b.n	8002dfc <HAL_TIM_PWM_Start_DMA+0x12c>
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	2b08      	cmp	r3, #8
 8002de2:	d104      	bne.n	8002dee <HAL_TIM_PWM_Start_DMA+0x11e>
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2202      	movs	r2, #2
 8002de8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002dec:	e006      	b.n	8002dfc <HAL_TIM_PWM_Start_DMA+0x12c>
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2202      	movs	r2, #2
 8002df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002df6:	e001      	b.n	8002dfc <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e0fa      	b.n	8002ff2 <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	2b0c      	cmp	r3, #12
 8002e00:	f200 80ae 	bhi.w	8002f60 <HAL_TIM_PWM_Start_DMA+0x290>
 8002e04:	a201      	add	r2, pc, #4	@ (adr r2, 8002e0c <HAL_TIM_PWM_Start_DMA+0x13c>)
 8002e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e0a:	bf00      	nop
 8002e0c:	08002e41 	.word	0x08002e41
 8002e10:	08002f61 	.word	0x08002f61
 8002e14:	08002f61 	.word	0x08002f61
 8002e18:	08002f61 	.word	0x08002f61
 8002e1c:	08002e89 	.word	0x08002e89
 8002e20:	08002f61 	.word	0x08002f61
 8002e24:	08002f61 	.word	0x08002f61
 8002e28:	08002f61 	.word	0x08002f61
 8002e2c:	08002ed1 	.word	0x08002ed1
 8002e30:	08002f61 	.word	0x08002f61
 8002e34:	08002f61 	.word	0x08002f61
 8002e38:	08002f61 	.word	0x08002f61
 8002e3c:	08002f19 	.word	0x08002f19
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e44:	4a6d      	ldr	r2, [pc, #436]	@ (8002ffc <HAL_TIM_PWM_Start_DMA+0x32c>)
 8002e46:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4c:	4a6c      	ldr	r2, [pc, #432]	@ (8003000 <HAL_TIM_PWM_Start_DMA+0x330>)
 8002e4e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e54:	4a6b      	ldr	r2, [pc, #428]	@ (8003004 <HAL_TIM_PWM_Start_DMA+0x334>)
 8002e56:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8002e5c:	6879      	ldr	r1, [r7, #4]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	3334      	adds	r3, #52	@ 0x34
 8002e64:	461a      	mov	r2, r3
 8002e66:	887b      	ldrh	r3, [r7, #2]
 8002e68:	f7fe fde6 	bl	8001a38 <HAL_DMA_Start_IT>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e0bd      	b.n	8002ff2 <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68da      	ldr	r2, [r3, #12]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e84:	60da      	str	r2, [r3, #12]
      break;
 8002e86:	e06e      	b.n	8002f66 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e8c:	4a5b      	ldr	r2, [pc, #364]	@ (8002ffc <HAL_TIM_PWM_Start_DMA+0x32c>)
 8002e8e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e94:	4a5a      	ldr	r2, [pc, #360]	@ (8003000 <HAL_TIM_PWM_Start_DMA+0x330>)
 8002e96:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e9c:	4a59      	ldr	r2, [pc, #356]	@ (8003004 <HAL_TIM_PWM_Start_DMA+0x334>)
 8002e9e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8002ea4:	6879      	ldr	r1, [r7, #4]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	3338      	adds	r3, #56	@ 0x38
 8002eac:	461a      	mov	r2, r3
 8002eae:	887b      	ldrh	r3, [r7, #2]
 8002eb0:	f7fe fdc2 	bl	8001a38 <HAL_DMA_Start_IT>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e099      	b.n	8002ff2 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68da      	ldr	r2, [r3, #12]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ecc:	60da      	str	r2, [r3, #12]
      break;
 8002ece:	e04a      	b.n	8002f66 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed4:	4a49      	ldr	r2, [pc, #292]	@ (8002ffc <HAL_TIM_PWM_Start_DMA+0x32c>)
 8002ed6:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002edc:	4a48      	ldr	r2, [pc, #288]	@ (8003000 <HAL_TIM_PWM_Start_DMA+0x330>)
 8002ede:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee4:	4a47      	ldr	r2, [pc, #284]	@ (8003004 <HAL_TIM_PWM_Start_DMA+0x334>)
 8002ee6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002eec:	6879      	ldr	r1, [r7, #4]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	333c      	adds	r3, #60	@ 0x3c
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	887b      	ldrh	r3, [r7, #2]
 8002ef8:	f7fe fd9e 	bl	8001a38 <HAL_DMA_Start_IT>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e075      	b.n	8002ff2 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	68da      	ldr	r2, [r3, #12]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f14:	60da      	str	r2, [r3, #12]
      break;
 8002f16:	e026      	b.n	8002f66 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1c:	4a37      	ldr	r2, [pc, #220]	@ (8002ffc <HAL_TIM_PWM_Start_DMA+0x32c>)
 8002f1e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f24:	4a36      	ldr	r2, [pc, #216]	@ (8003000 <HAL_TIM_PWM_Start_DMA+0x330>)
 8002f26:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2c:	4a35      	ldr	r2, [pc, #212]	@ (8003004 <HAL_TIM_PWM_Start_DMA+0x334>)
 8002f2e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002f34:	6879      	ldr	r1, [r7, #4]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	3340      	adds	r3, #64	@ 0x40
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	887b      	ldrh	r3, [r7, #2]
 8002f40:	f7fe fd7a 	bl	8001a38 <HAL_DMA_Start_IT>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e051      	b.n	8002ff2 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68da      	ldr	r2, [r3, #12]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002f5c:	60da      	str	r2, [r3, #12]
      break;
 8002f5e:	e002      	b.n	8002f66 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	75fb      	strb	r3, [r7, #23]
      break;
 8002f64:	bf00      	nop
  }

  if (status == HAL_OK)
 8002f66:	7dfb      	ldrb	r3, [r7, #23]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d141      	bne.n	8002ff0 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2201      	movs	r2, #1
 8002f72:	68b9      	ldr	r1, [r7, #8]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f000 fcaf 	bl	80038d8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a22      	ldr	r2, [pc, #136]	@ (8003008 <HAL_TIM_PWM_Start_DMA+0x338>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d107      	bne.n	8002f94 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f92:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a1b      	ldr	r2, [pc, #108]	@ (8003008 <HAL_TIM_PWM_Start_DMA+0x338>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d00e      	beq.n	8002fbc <HAL_TIM_PWM_Start_DMA+0x2ec>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fa6:	d009      	beq.n	8002fbc <HAL_TIM_PWM_Start_DMA+0x2ec>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a17      	ldr	r2, [pc, #92]	@ (800300c <HAL_TIM_PWM_Start_DMA+0x33c>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d004      	beq.n	8002fbc <HAL_TIM_PWM_Start_DMA+0x2ec>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a16      	ldr	r2, [pc, #88]	@ (8003010 <HAL_TIM_PWM_Start_DMA+0x340>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d111      	bne.n	8002fe0 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 0307 	and.w	r3, r3, #7
 8002fc6:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	2b06      	cmp	r3, #6
 8002fcc:	d010      	beq.n	8002ff0 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f042 0201 	orr.w	r2, r2, #1
 8002fdc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fde:	e007      	b.n	8002ff0 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f042 0201 	orr.w	r2, r2, #1
 8002fee:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002ff0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3718      	adds	r7, #24
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	080033db 	.word	0x080033db
 8003000:	08003483 	.word	0x08003483
 8003004:	08003349 	.word	0x08003349
 8003008:	40012c00 	.word	0x40012c00
 800300c:	40000400 	.word	0x40000400
 8003010:	40000800 	.word	0x40000800

08003014 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800301e:	2300      	movs	r3, #0
 8003020:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	2b0c      	cmp	r3, #12
 8003026:	d855      	bhi.n	80030d4 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8003028:	a201      	add	r2, pc, #4	@ (adr r2, 8003030 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800302a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800302e:	bf00      	nop
 8003030:	08003065 	.word	0x08003065
 8003034:	080030d5 	.word	0x080030d5
 8003038:	080030d5 	.word	0x080030d5
 800303c:	080030d5 	.word	0x080030d5
 8003040:	08003081 	.word	0x08003081
 8003044:	080030d5 	.word	0x080030d5
 8003048:	080030d5 	.word	0x080030d5
 800304c:	080030d5 	.word	0x080030d5
 8003050:	0800309d 	.word	0x0800309d
 8003054:	080030d5 	.word	0x080030d5
 8003058:	080030d5 	.word	0x080030d5
 800305c:	080030d5 	.word	0x080030d5
 8003060:	080030b9 	.word	0x080030b9
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68da      	ldr	r2, [r3, #12]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003072:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003078:	4618      	mov	r0, r3
 800307a:	f7fe fd3d 	bl	8001af8 <HAL_DMA_Abort_IT>
      break;
 800307e:	e02c      	b.n	80030da <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	68da      	ldr	r2, [r3, #12]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800308e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003094:	4618      	mov	r0, r3
 8003096:	f7fe fd2f 	bl	8001af8 <HAL_DMA_Abort_IT>
      break;
 800309a:	e01e      	b.n	80030da <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030aa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7fe fd21 	bl	8001af8 <HAL_DMA_Abort_IT>
      break;
 80030b6:	e010      	b.n	80030da <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68da      	ldr	r2, [r3, #12]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80030c6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7fe fd13 	bl	8001af8 <HAL_DMA_Abort_IT>
      break;
 80030d2:	e002      	b.n	80030da <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	73fb      	strb	r3, [r7, #15]
      break;
 80030d8:	bf00      	nop
  }

  if (status == HAL_OK)
 80030da:	7bfb      	ldrb	r3, [r7, #15]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d157      	bne.n	8003190 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2200      	movs	r2, #0
 80030e6:	6839      	ldr	r1, [r7, #0]
 80030e8:	4618      	mov	r0, r3
 80030ea:	f000 fbf5 	bl	80038d8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a2a      	ldr	r2, [pc, #168]	@ (800319c <HAL_TIM_PWM_Stop_DMA+0x188>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d117      	bne.n	8003128 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6a1a      	ldr	r2, [r3, #32]
 80030fe:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003102:	4013      	ands	r3, r2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d10f      	bne.n	8003128 <HAL_TIM_PWM_Stop_DMA+0x114>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	6a1a      	ldr	r2, [r3, #32]
 800310e:	f240 4344 	movw	r3, #1092	@ 0x444
 8003112:	4013      	ands	r3, r2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d107      	bne.n	8003128 <HAL_TIM_PWM_Stop_DMA+0x114>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003126:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	6a1a      	ldr	r2, [r3, #32]
 800312e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003132:	4013      	ands	r3, r2
 8003134:	2b00      	cmp	r3, #0
 8003136:	d10f      	bne.n	8003158 <HAL_TIM_PWM_Stop_DMA+0x144>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6a1a      	ldr	r2, [r3, #32]
 800313e:	f240 4344 	movw	r3, #1092	@ 0x444
 8003142:	4013      	ands	r3, r2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d107      	bne.n	8003158 <HAL_TIM_PWM_Stop_DMA+0x144>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0201 	bic.w	r2, r2, #1
 8003156:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d104      	bne.n	8003168 <HAL_TIM_PWM_Stop_DMA+0x154>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2201      	movs	r2, #1
 8003162:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003166:	e013      	b.n	8003190 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	2b04      	cmp	r3, #4
 800316c:	d104      	bne.n	8003178 <HAL_TIM_PWM_Stop_DMA+0x164>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2201      	movs	r2, #1
 8003172:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003176:	e00b      	b.n	8003190 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	2b08      	cmp	r3, #8
 800317c:	d104      	bne.n	8003188 <HAL_TIM_PWM_Stop_DMA+0x174>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003186:	e003      	b.n	8003190 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8003190:	7bfb      	ldrb	r3, [r7, #15]
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	40012c00 	.word	0x40012c00

080031a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031ac:	2300      	movs	r3, #0
 80031ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d101      	bne.n	80031be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80031ba:	2302      	movs	r3, #2
 80031bc:	e0ae      	b.n	800331c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2b0c      	cmp	r3, #12
 80031ca:	f200 809f 	bhi.w	800330c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80031ce:	a201      	add	r2, pc, #4	@ (adr r2, 80031d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80031d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d4:	08003209 	.word	0x08003209
 80031d8:	0800330d 	.word	0x0800330d
 80031dc:	0800330d 	.word	0x0800330d
 80031e0:	0800330d 	.word	0x0800330d
 80031e4:	08003249 	.word	0x08003249
 80031e8:	0800330d 	.word	0x0800330d
 80031ec:	0800330d 	.word	0x0800330d
 80031f0:	0800330d 	.word	0x0800330d
 80031f4:	0800328b 	.word	0x0800328b
 80031f8:	0800330d 	.word	0x0800330d
 80031fc:	0800330d 	.word	0x0800330d
 8003200:	0800330d 	.word	0x0800330d
 8003204:	080032cb 	.word	0x080032cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68b9      	ldr	r1, [r7, #8]
 800320e:	4618      	mov	r0, r3
 8003210:	f000 f9da 	bl	80035c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	699a      	ldr	r2, [r3, #24]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f042 0208 	orr.w	r2, r2, #8
 8003222:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	699a      	ldr	r2, [r3, #24]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f022 0204 	bic.w	r2, r2, #4
 8003232:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	6999      	ldr	r1, [r3, #24]
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	691a      	ldr	r2, [r3, #16]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	430a      	orrs	r2, r1
 8003244:	619a      	str	r2, [r3, #24]
      break;
 8003246:	e064      	b.n	8003312 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68b9      	ldr	r1, [r7, #8]
 800324e:	4618      	mov	r0, r3
 8003250:	f000 fa20 	bl	8003694 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	699a      	ldr	r2, [r3, #24]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003262:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	699a      	ldr	r2, [r3, #24]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003272:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6999      	ldr	r1, [r3, #24]
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	021a      	lsls	r2, r3, #8
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	430a      	orrs	r2, r1
 8003286:	619a      	str	r2, [r3, #24]
      break;
 8003288:	e043      	b.n	8003312 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	68b9      	ldr	r1, [r7, #8]
 8003290:	4618      	mov	r0, r3
 8003292:	f000 fa69 	bl	8003768 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	69da      	ldr	r2, [r3, #28]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f042 0208 	orr.w	r2, r2, #8
 80032a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	69da      	ldr	r2, [r3, #28]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 0204 	bic.w	r2, r2, #4
 80032b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	69d9      	ldr	r1, [r3, #28]
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	691a      	ldr	r2, [r3, #16]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	430a      	orrs	r2, r1
 80032c6:	61da      	str	r2, [r3, #28]
      break;
 80032c8:	e023      	b.n	8003312 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68b9      	ldr	r1, [r7, #8]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f000 fab3 	bl	800383c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	69da      	ldr	r2, [r3, #28]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	69da      	ldr	r2, [r3, #28]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	69d9      	ldr	r1, [r3, #28]
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	691b      	ldr	r3, [r3, #16]
 8003300:	021a      	lsls	r2, r3, #8
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	430a      	orrs	r2, r1
 8003308:	61da      	str	r2, [r3, #28]
      break;
 800330a:	e002      	b.n	8003312 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	75fb      	strb	r3, [r7, #23]
      break;
 8003310:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800331a:	7dfb      	ldrb	r3, [r7, #23]
}
 800331c:	4618      	mov	r0, r3
 800331e:	3718      	adds	r7, #24
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}

08003324 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800332c:	bf00      	nop
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	bc80      	pop	{r7}
 8003334:	4770      	bx	lr

08003336 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003336:	b480      	push	{r7}
 8003338:	b083      	sub	sp, #12
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800333e:	bf00      	nop
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	bc80      	pop	{r7}
 8003346:	4770      	bx	lr

08003348 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003354:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	429a      	cmp	r2, r3
 800335e:	d107      	bne.n	8003370 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2201      	movs	r2, #1
 8003364:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2201      	movs	r2, #1
 800336a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800336e:	e02a      	b.n	80033c6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	429a      	cmp	r2, r3
 8003378:	d107      	bne.n	800338a <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2202      	movs	r2, #2
 800337e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003388:	e01d      	b.n	80033c6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	429a      	cmp	r2, r3
 8003392:	d107      	bne.n	80033a4 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2204      	movs	r2, #4
 8003398:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033a2:	e010      	b.n	80033c6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d107      	bne.n	80033be <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2208      	movs	r2, #8
 80033b2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80033bc:	e003      	b.n	80033c6 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f7ff ffb5 	bl	8003336 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2200      	movs	r2, #0
 80033d0:	771a      	strb	r2, [r3, #28]
}
 80033d2:	bf00      	nop
 80033d4:	3710      	adds	r7, #16
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}

080033da <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b084      	sub	sp, #16
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d10b      	bne.n	800340a <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2201      	movs	r2, #1
 80033f6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d136      	bne.n	800346e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003408:	e031      	b.n	800346e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	429a      	cmp	r2, r3
 8003412:	d10b      	bne.n	800342c <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2202      	movs	r2, #2
 8003418:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	699b      	ldr	r3, [r3, #24]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d125      	bne.n	800346e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2201      	movs	r2, #1
 8003426:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800342a:	e020      	b.n	800346e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	429a      	cmp	r2, r3
 8003434:	d10b      	bne.n	800344e <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2204      	movs	r2, #4
 800343a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	699b      	ldr	r3, [r3, #24]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d114      	bne.n	800346e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800344c:	e00f      	b.n	800346e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	429a      	cmp	r2, r3
 8003456:	d10a      	bne.n	800346e <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2208      	movs	r2, #8
 800345c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d103      	bne.n	800346e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f7fc ff9e 	bl	80003b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	771a      	strb	r2, [r3, #28]
}
 800347a:	bf00      	nop
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}

08003482 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003482:	b580      	push	{r7, lr}
 8003484:	b084      	sub	sp, #16
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	429a      	cmp	r2, r3
 8003498:	d103      	bne.n	80034a2 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2201      	movs	r2, #1
 800349e:	771a      	strb	r2, [r3, #28]
 80034a0:	e019      	b.n	80034d6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d103      	bne.n	80034b4 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2202      	movs	r2, #2
 80034b0:	771a      	strb	r2, [r3, #28]
 80034b2:	e010      	b.n	80034d6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d103      	bne.n	80034c6 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2204      	movs	r2, #4
 80034c2:	771a      	strb	r2, [r3, #28]
 80034c4:	e007      	b.n	80034d6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d102      	bne.n	80034d6 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2208      	movs	r2, #8
 80034d4:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f7ff ff24 	bl	8003324 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	771a      	strb	r2, [r3, #28]
}
 80034e2:	bf00      	nop
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
	...

080034ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a2f      	ldr	r2, [pc, #188]	@ (80035bc <TIM_Base_SetConfig+0xd0>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d00b      	beq.n	800351c <TIM_Base_SetConfig+0x30>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800350a:	d007      	beq.n	800351c <TIM_Base_SetConfig+0x30>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a2c      	ldr	r2, [pc, #176]	@ (80035c0 <TIM_Base_SetConfig+0xd4>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d003      	beq.n	800351c <TIM_Base_SetConfig+0x30>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a2b      	ldr	r2, [pc, #172]	@ (80035c4 <TIM_Base_SetConfig+0xd8>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d108      	bne.n	800352e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003522:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	68fa      	ldr	r2, [r7, #12]
 800352a:	4313      	orrs	r3, r2
 800352c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a22      	ldr	r2, [pc, #136]	@ (80035bc <TIM_Base_SetConfig+0xd0>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d00b      	beq.n	800354e <TIM_Base_SetConfig+0x62>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800353c:	d007      	beq.n	800354e <TIM_Base_SetConfig+0x62>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a1f      	ldr	r2, [pc, #124]	@ (80035c0 <TIM_Base_SetConfig+0xd4>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d003      	beq.n	800354e <TIM_Base_SetConfig+0x62>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a1e      	ldr	r2, [pc, #120]	@ (80035c4 <TIM_Base_SetConfig+0xd8>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d108      	bne.n	8003560 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003554:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	68fa      	ldr	r2, [r7, #12]
 800355c:	4313      	orrs	r3, r2
 800355e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	4313      	orrs	r3, r2
 800356c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	68fa      	ldr	r2, [r7, #12]
 8003572:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a0d      	ldr	r2, [pc, #52]	@ (80035bc <TIM_Base_SetConfig+0xd0>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d103      	bne.n	8003594 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	691a      	ldr	r2, [r3, #16]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	f003 0301 	and.w	r3, r3, #1
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d005      	beq.n	80035b2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	f023 0201 	bic.w	r2, r3, #1
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	611a      	str	r2, [r3, #16]
  }
}
 80035b2:	bf00      	nop
 80035b4:	3714      	adds	r7, #20
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bc80      	pop	{r7}
 80035ba:	4770      	bx	lr
 80035bc:	40012c00 	.word	0x40012c00
 80035c0:	40000400 	.word	0x40000400
 80035c4:	40000800 	.word	0x40000800

080035c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b087      	sub	sp, #28
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a1b      	ldr	r3, [r3, #32]
 80035dc:	f023 0201 	bic.w	r2, r3, #1
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f023 0303 	bic.w	r3, r3, #3
 80035fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	4313      	orrs	r3, r2
 8003608:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	f023 0302 	bic.w	r3, r3, #2
 8003610:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	4313      	orrs	r3, r2
 800361a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a1c      	ldr	r2, [pc, #112]	@ (8003690 <TIM_OC1_SetConfig+0xc8>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d10c      	bne.n	800363e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	f023 0308 	bic.w	r3, r3, #8
 800362a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	697a      	ldr	r2, [r7, #20]
 8003632:	4313      	orrs	r3, r2
 8003634:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	f023 0304 	bic.w	r3, r3, #4
 800363c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a13      	ldr	r2, [pc, #76]	@ (8003690 <TIM_OC1_SetConfig+0xc8>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d111      	bne.n	800366a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800364c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003654:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	4313      	orrs	r3, r2
 800365e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	699b      	ldr	r3, [r3, #24]
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	4313      	orrs	r3, r2
 8003668:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	697a      	ldr	r2, [r7, #20]
 8003682:	621a      	str	r2, [r3, #32]
}
 8003684:	bf00      	nop
 8003686:	371c      	adds	r7, #28
 8003688:	46bd      	mov	sp, r7
 800368a:	bc80      	pop	{r7}
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	40012c00 	.word	0x40012c00

08003694 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003694:	b480      	push	{r7}
 8003696:	b087      	sub	sp, #28
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a1b      	ldr	r3, [r3, #32]
 80036a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a1b      	ldr	r3, [r3, #32]
 80036a8:	f023 0210 	bic.w	r2, r3, #16
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80036c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	021b      	lsls	r3, r3, #8
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	f023 0320 	bic.w	r3, r3, #32
 80036de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	011b      	lsls	r3, r3, #4
 80036e6:	697a      	ldr	r2, [r7, #20]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	4a1d      	ldr	r2, [pc, #116]	@ (8003764 <TIM_OC2_SetConfig+0xd0>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d10d      	bne.n	8003710 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	011b      	lsls	r3, r3, #4
 8003702:	697a      	ldr	r2, [r7, #20]
 8003704:	4313      	orrs	r3, r2
 8003706:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800370e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4a14      	ldr	r2, [pc, #80]	@ (8003764 <TIM_OC2_SetConfig+0xd0>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d113      	bne.n	8003740 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800371e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003726:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	4313      	orrs	r3, r2
 8003732:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	699b      	ldr	r3, [r3, #24]
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	693a      	ldr	r2, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	621a      	str	r2, [r3, #32]
}
 800375a:	bf00      	nop
 800375c:	371c      	adds	r7, #28
 800375e:	46bd      	mov	sp, r7
 8003760:	bc80      	pop	{r7}
 8003762:	4770      	bx	lr
 8003764:	40012c00 	.word	0x40012c00

08003768 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003768:	b480      	push	{r7}
 800376a:	b087      	sub	sp, #28
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a1b      	ldr	r3, [r3, #32]
 8003776:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	69db      	ldr	r3, [r3, #28]
 800378e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003796:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f023 0303 	bic.w	r3, r3, #3
 800379e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80037b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	021b      	lsls	r3, r3, #8
 80037b8:	697a      	ldr	r2, [r7, #20]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003838 <TIM_OC3_SetConfig+0xd0>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d10d      	bne.n	80037e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80037cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	021b      	lsls	r3, r3, #8
 80037d4:	697a      	ldr	r2, [r7, #20]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80037e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a14      	ldr	r2, [pc, #80]	@ (8003838 <TIM_OC3_SetConfig+0xd0>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d113      	bne.n	8003812 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80037f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	4313      	orrs	r3, r2
 8003804:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	011b      	lsls	r3, r3, #4
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	4313      	orrs	r3, r2
 8003810:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	68fa      	ldr	r2, [r7, #12]
 800381c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	685a      	ldr	r2, [r3, #4]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	621a      	str	r2, [r3, #32]
}
 800382c:	bf00      	nop
 800382e:	371c      	adds	r7, #28
 8003830:	46bd      	mov	sp, r7
 8003832:	bc80      	pop	{r7}
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	40012c00 	.word	0x40012c00

0800383c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800383c:	b480      	push	{r7}
 800383e:	b087      	sub	sp, #28
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a1b      	ldr	r3, [r3, #32]
 800384a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69db      	ldr	r3, [r3, #28]
 8003862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800386a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003872:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	021b      	lsls	r3, r3, #8
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	4313      	orrs	r3, r2
 800387e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003886:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	031b      	lsls	r3, r3, #12
 800388e:	693a      	ldr	r2, [r7, #16]
 8003890:	4313      	orrs	r3, r2
 8003892:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4a0f      	ldr	r2, [pc, #60]	@ (80038d4 <TIM_OC4_SetConfig+0x98>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d109      	bne.n	80038b0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80038a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	019b      	lsls	r3, r3, #6
 80038aa:	697a      	ldr	r2, [r7, #20]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685a      	ldr	r2, [r3, #4]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	693a      	ldr	r2, [r7, #16]
 80038c8:	621a      	str	r2, [r3, #32]
}
 80038ca:	bf00      	nop
 80038cc:	371c      	adds	r7, #28
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bc80      	pop	{r7}
 80038d2:	4770      	bx	lr
 80038d4:	40012c00 	.word	0x40012c00

080038d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80038d8:	b480      	push	{r7}
 80038da:	b087      	sub	sp, #28
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	f003 031f 	and.w	r3, r3, #31
 80038ea:	2201      	movs	r2, #1
 80038ec:	fa02 f303 	lsl.w	r3, r2, r3
 80038f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6a1a      	ldr	r2, [r3, #32]
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	43db      	mvns	r3, r3
 80038fa:	401a      	ands	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6a1a      	ldr	r2, [r3, #32]
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	f003 031f 	and.w	r3, r3, #31
 800390a:	6879      	ldr	r1, [r7, #4]
 800390c:	fa01 f303 	lsl.w	r3, r1, r3
 8003910:	431a      	orrs	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	621a      	str	r2, [r3, #32]
}
 8003916:	bf00      	nop
 8003918:	371c      	adds	r7, #28
 800391a:	46bd      	mov	sp, r7
 800391c:	bc80      	pop	{r7}
 800391e:	4770      	bx	lr

08003920 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003920:	b480      	push	{r7}
 8003922:	b085      	sub	sp, #20
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003930:	2b01      	cmp	r3, #1
 8003932:	d101      	bne.n	8003938 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003934:	2302      	movs	r3, #2
 8003936:	e046      	b.n	80039c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2202      	movs	r2, #2
 8003944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800395e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68fa      	ldr	r2, [r7, #12]
 8003966:	4313      	orrs	r3, r2
 8003968:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	68fa      	ldr	r2, [r7, #12]
 8003970:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a16      	ldr	r2, [pc, #88]	@ (80039d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d00e      	beq.n	800399a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003984:	d009      	beq.n	800399a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a12      	ldr	r2, [pc, #72]	@ (80039d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d004      	beq.n	800399a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a10      	ldr	r2, [pc, #64]	@ (80039d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d10c      	bne.n	80039b4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68ba      	ldr	r2, [r7, #8]
 80039b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2201      	movs	r2, #1
 80039b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80039c4:	2300      	movs	r3, #0
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3714      	adds	r7, #20
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bc80      	pop	{r7}
 80039ce:	4770      	bx	lr
 80039d0:	40012c00 	.word	0x40012c00
 80039d4:	40000400 	.word	0x40000400
 80039d8:	40000800 	.word	0x40000800

080039dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d101      	bne.n	80039ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e042      	b.n	8003a74 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d106      	bne.n	8003a08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7fd fd46 	bl	8001494 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2224      	movs	r2, #36	@ 0x24
 8003a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68da      	ldr	r2, [r3, #12]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 fa09 	bl	8003e38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	691a      	ldr	r2, [r3, #16]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	695a      	ldr	r2, [r3, #20]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68da      	ldr	r2, [r3, #12]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2220      	movs	r2, #32
 8003a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3708      	adds	r7, #8
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b08a      	sub	sp, #40	@ 0x28
 8003a80:	af02      	add	r7, sp, #8
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	603b      	str	r3, [r7, #0]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	2b20      	cmp	r3, #32
 8003a9a:	d175      	bne.n	8003b88 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d002      	beq.n	8003aa8 <HAL_UART_Transmit+0x2c>
 8003aa2:	88fb      	ldrh	r3, [r7, #6]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d101      	bne.n	8003aac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e06e      	b.n	8003b8a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2221      	movs	r2, #33	@ 0x21
 8003ab6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003aba:	f7fd fe27 	bl	800170c <HAL_GetTick>
 8003abe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	88fa      	ldrh	r2, [r7, #6]
 8003ac4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	88fa      	ldrh	r2, [r7, #6]
 8003aca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ad4:	d108      	bne.n	8003ae8 <HAL_UART_Transmit+0x6c>
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d104      	bne.n	8003ae8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	61bb      	str	r3, [r7, #24]
 8003ae6:	e003      	b.n	8003af0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003aec:	2300      	movs	r3, #0
 8003aee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003af0:	e02e      	b.n	8003b50 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	9300      	str	r3, [sp, #0]
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	2200      	movs	r2, #0
 8003afa:	2180      	movs	r1, #128	@ 0x80
 8003afc:	68f8      	ldr	r0, [r7, #12]
 8003afe:	f000 f8df 	bl	8003cc0 <UART_WaitOnFlagUntilTimeout>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d005      	beq.n	8003b14 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2220      	movs	r2, #32
 8003b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003b10:	2303      	movs	r3, #3
 8003b12:	e03a      	b.n	8003b8a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d10b      	bne.n	8003b32 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	881b      	ldrh	r3, [r3, #0]
 8003b1e:	461a      	mov	r2, r3
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b28:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	3302      	adds	r3, #2
 8003b2e:	61bb      	str	r3, [r7, #24]
 8003b30:	e007      	b.n	8003b42 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	781a      	ldrb	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	3301      	adds	r3, #1
 8003b40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	3b01      	subs	r3, #1
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1cb      	bne.n	8003af2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	9300      	str	r3, [sp, #0]
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	2200      	movs	r2, #0
 8003b62:	2140      	movs	r1, #64	@ 0x40
 8003b64:	68f8      	ldr	r0, [r7, #12]
 8003b66:	f000 f8ab 	bl	8003cc0 <UART_WaitOnFlagUntilTimeout>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d005      	beq.n	8003b7c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2220      	movs	r2, #32
 8003b74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e006      	b.n	8003b8a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2220      	movs	r2, #32
 8003b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003b84:	2300      	movs	r3, #0
 8003b86:	e000      	b.n	8003b8a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003b88:	2302      	movs	r3, #2
  }
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3720      	adds	r7, #32
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b08a      	sub	sp, #40	@ 0x28
 8003b96:	af02      	add	r7, sp, #8
 8003b98:	60f8      	str	r0, [r7, #12]
 8003b9a:	60b9      	str	r1, [r7, #8]
 8003b9c:	603b      	str	r3, [r7, #0]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b20      	cmp	r3, #32
 8003bb0:	f040 8081 	bne.w	8003cb6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d002      	beq.n	8003bc0 <HAL_UART_Receive+0x2e>
 8003bba:	88fb      	ldrh	r3, [r7, #6]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d101      	bne.n	8003bc4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e079      	b.n	8003cb8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2222      	movs	r2, #34	@ 0x22
 8003bce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bd8:	f7fd fd98 	bl	800170c <HAL_GetTick>
 8003bdc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	88fa      	ldrh	r2, [r7, #6]
 8003be2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	88fa      	ldrh	r2, [r7, #6]
 8003be8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bf2:	d108      	bne.n	8003c06 <HAL_UART_Receive+0x74>
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	691b      	ldr	r3, [r3, #16]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d104      	bne.n	8003c06 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	61bb      	str	r3, [r7, #24]
 8003c04:	e003      	b.n	8003c0e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003c0e:	e047      	b.n	8003ca0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	9300      	str	r3, [sp, #0]
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	2200      	movs	r2, #0
 8003c18:	2120      	movs	r1, #32
 8003c1a:	68f8      	ldr	r0, [r7, #12]
 8003c1c:	f000 f850 	bl	8003cc0 <UART_WaitOnFlagUntilTimeout>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d005      	beq.n	8003c32 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2220      	movs	r2, #32
 8003c2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e042      	b.n	8003cb8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10c      	bne.n	8003c52 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c44:	b29a      	uxth	r2, r3
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003c4a:	69bb      	ldr	r3, [r7, #24]
 8003c4c:	3302      	adds	r3, #2
 8003c4e:	61bb      	str	r3, [r7, #24]
 8003c50:	e01f      	b.n	8003c92 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c5a:	d007      	beq.n	8003c6c <HAL_UART_Receive+0xda>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d10a      	bne.n	8003c7a <HAL_UART_Receive+0xe8>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	691b      	ldr	r3, [r3, #16]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d106      	bne.n	8003c7a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	b2da      	uxtb	r2, r3
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	701a      	strb	r2, [r3, #0]
 8003c78:	e008      	b.n	8003c8c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c86:	b2da      	uxtb	r2, r3
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	3301      	adds	r3, #1
 8003c90:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d1b2      	bne.n	8003c10 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2220      	movs	r2, #32
 8003cae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	e000      	b.n	8003cb8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003cb6:	2302      	movs	r3, #2
  }
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3720      	adds	r7, #32
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b086      	sub	sp, #24
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	60f8      	str	r0, [r7, #12]
 8003cc8:	60b9      	str	r1, [r7, #8]
 8003cca:	603b      	str	r3, [r7, #0]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cd0:	e03b      	b.n	8003d4a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cd2:	6a3b      	ldr	r3, [r7, #32]
 8003cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd8:	d037      	beq.n	8003d4a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cda:	f7fd fd17 	bl	800170c <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	6a3a      	ldr	r2, [r7, #32]
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d302      	bcc.n	8003cf0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003cea:	6a3b      	ldr	r3, [r7, #32]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d101      	bne.n	8003cf4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e03a      	b.n	8003d6a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f003 0304 	and.w	r3, r3, #4
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d023      	beq.n	8003d4a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	2b80      	cmp	r3, #128	@ 0x80
 8003d06:	d020      	beq.n	8003d4a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	2b40      	cmp	r3, #64	@ 0x40
 8003d0c:	d01d      	beq.n	8003d4a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0308 	and.w	r3, r3, #8
 8003d18:	2b08      	cmp	r3, #8
 8003d1a:	d116      	bne.n	8003d4a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	617b      	str	r3, [r7, #20]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	617b      	str	r3, [r7, #20]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	617b      	str	r3, [r7, #20]
 8003d30:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f000 f81d 	bl	8003d72 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2208      	movs	r2, #8
 8003d3c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e00f      	b.n	8003d6a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	4013      	ands	r3, r2
 8003d54:	68ba      	ldr	r2, [r7, #8]
 8003d56:	429a      	cmp	r2, r3
 8003d58:	bf0c      	ite	eq
 8003d5a:	2301      	moveq	r3, #1
 8003d5c:	2300      	movne	r3, #0
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	461a      	mov	r2, r3
 8003d62:	79fb      	ldrb	r3, [r7, #7]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d0b4      	beq.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3718      	adds	r7, #24
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}

08003d72 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d72:	b480      	push	{r7}
 8003d74:	b095      	sub	sp, #84	@ 0x54
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	330c      	adds	r3, #12
 8003d80:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d84:	e853 3f00 	ldrex	r3, [r3]
 8003d88:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	330c      	adds	r3, #12
 8003d98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d9a:	643a      	str	r2, [r7, #64]	@ 0x40
 8003d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d9e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003da0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003da2:	e841 2300 	strex	r3, r2, [r1]
 8003da6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1e5      	bne.n	8003d7a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	3314      	adds	r3, #20
 8003db4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db6:	6a3b      	ldr	r3, [r7, #32]
 8003db8:	e853 3f00 	ldrex	r3, [r3]
 8003dbc:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	f023 0301 	bic.w	r3, r3, #1
 8003dc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	3314      	adds	r3, #20
 8003dcc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003dce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003dd6:	e841 2300 	strex	r3, r2, [r1]
 8003dda:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1e5      	bne.n	8003dae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d119      	bne.n	8003e1e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	330c      	adds	r3, #12
 8003df0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	e853 3f00 	ldrex	r3, [r3]
 8003df8:	60bb      	str	r3, [r7, #8]
   return(result);
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	f023 0310 	bic.w	r3, r3, #16
 8003e00:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	330c      	adds	r3, #12
 8003e08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e0a:	61ba      	str	r2, [r7, #24]
 8003e0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e0e:	6979      	ldr	r1, [r7, #20]
 8003e10:	69ba      	ldr	r2, [r7, #24]
 8003e12:	e841 2300 	strex	r3, r2, [r1]
 8003e16:	613b      	str	r3, [r7, #16]
   return(result);
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1e5      	bne.n	8003dea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2220      	movs	r2, #32
 8003e22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e2c:	bf00      	nop
 8003e2e:	3754      	adds	r7, #84	@ 0x54
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bc80      	pop	{r7}
 8003e34:	4770      	bx	lr
	...

08003e38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	68da      	ldr	r2, [r3, #12]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	430a      	orrs	r2, r1
 8003e54:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	689a      	ldr	r2, [r3, #8]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	431a      	orrs	r2, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	695b      	ldr	r3, [r3, #20]
 8003e64:	4313      	orrs	r3, r2
 8003e66:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003e72:	f023 030c 	bic.w	r3, r3, #12
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	6812      	ldr	r2, [r2, #0]
 8003e7a:	68b9      	ldr	r1, [r7, #8]
 8003e7c:	430b      	orrs	r3, r1
 8003e7e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	699a      	ldr	r2, [r3, #24]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	430a      	orrs	r2, r1
 8003e94:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a2c      	ldr	r2, [pc, #176]	@ (8003f4c <UART_SetConfig+0x114>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d103      	bne.n	8003ea8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003ea0:	f7fe fe94 	bl	8002bcc <HAL_RCC_GetPCLK2Freq>
 8003ea4:	60f8      	str	r0, [r7, #12]
 8003ea6:	e002      	b.n	8003eae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003ea8:	f7fe fe7c 	bl	8002ba4 <HAL_RCC_GetPCLK1Freq>
 8003eac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	009a      	lsls	r2, r3, #2
 8003eb8:	441a      	add	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec4:	4a22      	ldr	r2, [pc, #136]	@ (8003f50 <UART_SetConfig+0x118>)
 8003ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eca:	095b      	lsrs	r3, r3, #5
 8003ecc:	0119      	lsls	r1, r3, #4
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	4413      	add	r3, r2
 8003ed6:	009a      	lsls	r2, r3, #2
 8003ed8:	441a      	add	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ee4:	4b1a      	ldr	r3, [pc, #104]	@ (8003f50 <UART_SetConfig+0x118>)
 8003ee6:	fba3 0302 	umull	r0, r3, r3, r2
 8003eea:	095b      	lsrs	r3, r3, #5
 8003eec:	2064      	movs	r0, #100	@ 0x64
 8003eee:	fb00 f303 	mul.w	r3, r0, r3
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	011b      	lsls	r3, r3, #4
 8003ef6:	3332      	adds	r3, #50	@ 0x32
 8003ef8:	4a15      	ldr	r2, [pc, #84]	@ (8003f50 <UART_SetConfig+0x118>)
 8003efa:	fba2 2303 	umull	r2, r3, r2, r3
 8003efe:	095b      	lsrs	r3, r3, #5
 8003f00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f04:	4419      	add	r1, r3
 8003f06:	68fa      	ldr	r2, [r7, #12]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	4413      	add	r3, r2
 8003f0e:	009a      	lsls	r2, r3, #2
 8003f10:	441a      	add	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f50 <UART_SetConfig+0x118>)
 8003f1e:	fba3 0302 	umull	r0, r3, r3, r2
 8003f22:	095b      	lsrs	r3, r3, #5
 8003f24:	2064      	movs	r0, #100	@ 0x64
 8003f26:	fb00 f303 	mul.w	r3, r0, r3
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	011b      	lsls	r3, r3, #4
 8003f2e:	3332      	adds	r3, #50	@ 0x32
 8003f30:	4a07      	ldr	r2, [pc, #28]	@ (8003f50 <UART_SetConfig+0x118>)
 8003f32:	fba2 2303 	umull	r2, r3, r2, r3
 8003f36:	095b      	lsrs	r3, r3, #5
 8003f38:	f003 020f 	and.w	r2, r3, #15
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	440a      	add	r2, r1
 8003f42:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003f44:	bf00      	nop
 8003f46:	3710      	adds	r7, #16
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	40013800 	.word	0x40013800
 8003f50:	51eb851f 	.word	0x51eb851f

08003f54 <atoi>:
 8003f54:	220a      	movs	r2, #10
 8003f56:	2100      	movs	r1, #0
 8003f58:	f000 b87a 	b.w	8004050 <strtol>

08003f5c <_strtol_l.constprop.0>:
 8003f5c:	2b24      	cmp	r3, #36	@ 0x24
 8003f5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f62:	4686      	mov	lr, r0
 8003f64:	4690      	mov	r8, r2
 8003f66:	d801      	bhi.n	8003f6c <_strtol_l.constprop.0+0x10>
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d106      	bne.n	8003f7a <_strtol_l.constprop.0+0x1e>
 8003f6c:	f000 f8c6 	bl	80040fc <__errno>
 8003f70:	2316      	movs	r3, #22
 8003f72:	6003      	str	r3, [r0, #0]
 8003f74:	2000      	movs	r0, #0
 8003f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f7a:	460d      	mov	r5, r1
 8003f7c:	4833      	ldr	r0, [pc, #204]	@ (800404c <_strtol_l.constprop.0+0xf0>)
 8003f7e:	462a      	mov	r2, r5
 8003f80:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003f84:	5d06      	ldrb	r6, [r0, r4]
 8003f86:	f016 0608 	ands.w	r6, r6, #8
 8003f8a:	d1f8      	bne.n	8003f7e <_strtol_l.constprop.0+0x22>
 8003f8c:	2c2d      	cmp	r4, #45	@ 0x2d
 8003f8e:	d12d      	bne.n	8003fec <_strtol_l.constprop.0+0x90>
 8003f90:	2601      	movs	r6, #1
 8003f92:	782c      	ldrb	r4, [r5, #0]
 8003f94:	1c95      	adds	r5, r2, #2
 8003f96:	f033 0210 	bics.w	r2, r3, #16
 8003f9a:	d109      	bne.n	8003fb0 <_strtol_l.constprop.0+0x54>
 8003f9c:	2c30      	cmp	r4, #48	@ 0x30
 8003f9e:	d12a      	bne.n	8003ff6 <_strtol_l.constprop.0+0x9a>
 8003fa0:	782a      	ldrb	r2, [r5, #0]
 8003fa2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8003fa6:	2a58      	cmp	r2, #88	@ 0x58
 8003fa8:	d125      	bne.n	8003ff6 <_strtol_l.constprop.0+0x9a>
 8003faa:	2310      	movs	r3, #16
 8003fac:	786c      	ldrb	r4, [r5, #1]
 8003fae:	3502      	adds	r5, #2
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8003fb6:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003fba:	fbbc f9f3 	udiv	r9, ip, r3
 8003fbe:	4610      	mov	r0, r2
 8003fc0:	fb03 ca19 	mls	sl, r3, r9, ip
 8003fc4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003fc8:	2f09      	cmp	r7, #9
 8003fca:	d81b      	bhi.n	8004004 <_strtol_l.constprop.0+0xa8>
 8003fcc:	463c      	mov	r4, r7
 8003fce:	42a3      	cmp	r3, r4
 8003fd0:	dd27      	ble.n	8004022 <_strtol_l.constprop.0+0xc6>
 8003fd2:	1c57      	adds	r7, r2, #1
 8003fd4:	d007      	beq.n	8003fe6 <_strtol_l.constprop.0+0x8a>
 8003fd6:	4581      	cmp	r9, r0
 8003fd8:	d320      	bcc.n	800401c <_strtol_l.constprop.0+0xc0>
 8003fda:	d101      	bne.n	8003fe0 <_strtol_l.constprop.0+0x84>
 8003fdc:	45a2      	cmp	sl, r4
 8003fde:	db1d      	blt.n	800401c <_strtol_l.constprop.0+0xc0>
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	fb00 4003 	mla	r0, r0, r3, r4
 8003fe6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003fea:	e7eb      	b.n	8003fc4 <_strtol_l.constprop.0+0x68>
 8003fec:	2c2b      	cmp	r4, #43	@ 0x2b
 8003fee:	bf04      	itt	eq
 8003ff0:	782c      	ldrbeq	r4, [r5, #0]
 8003ff2:	1c95      	addeq	r5, r2, #2
 8003ff4:	e7cf      	b.n	8003f96 <_strtol_l.constprop.0+0x3a>
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1da      	bne.n	8003fb0 <_strtol_l.constprop.0+0x54>
 8003ffa:	2c30      	cmp	r4, #48	@ 0x30
 8003ffc:	bf0c      	ite	eq
 8003ffe:	2308      	moveq	r3, #8
 8004000:	230a      	movne	r3, #10
 8004002:	e7d5      	b.n	8003fb0 <_strtol_l.constprop.0+0x54>
 8004004:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004008:	2f19      	cmp	r7, #25
 800400a:	d801      	bhi.n	8004010 <_strtol_l.constprop.0+0xb4>
 800400c:	3c37      	subs	r4, #55	@ 0x37
 800400e:	e7de      	b.n	8003fce <_strtol_l.constprop.0+0x72>
 8004010:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004014:	2f19      	cmp	r7, #25
 8004016:	d804      	bhi.n	8004022 <_strtol_l.constprop.0+0xc6>
 8004018:	3c57      	subs	r4, #87	@ 0x57
 800401a:	e7d8      	b.n	8003fce <_strtol_l.constprop.0+0x72>
 800401c:	f04f 32ff 	mov.w	r2, #4294967295
 8004020:	e7e1      	b.n	8003fe6 <_strtol_l.constprop.0+0x8a>
 8004022:	1c53      	adds	r3, r2, #1
 8004024:	d108      	bne.n	8004038 <_strtol_l.constprop.0+0xdc>
 8004026:	2322      	movs	r3, #34	@ 0x22
 8004028:	4660      	mov	r0, ip
 800402a:	f8ce 3000 	str.w	r3, [lr]
 800402e:	f1b8 0f00 	cmp.w	r8, #0
 8004032:	d0a0      	beq.n	8003f76 <_strtol_l.constprop.0+0x1a>
 8004034:	1e69      	subs	r1, r5, #1
 8004036:	e006      	b.n	8004046 <_strtol_l.constprop.0+0xea>
 8004038:	b106      	cbz	r6, 800403c <_strtol_l.constprop.0+0xe0>
 800403a:	4240      	negs	r0, r0
 800403c:	f1b8 0f00 	cmp.w	r8, #0
 8004040:	d099      	beq.n	8003f76 <_strtol_l.constprop.0+0x1a>
 8004042:	2a00      	cmp	r2, #0
 8004044:	d1f6      	bne.n	8004034 <_strtol_l.constprop.0+0xd8>
 8004046:	f8c8 1000 	str.w	r1, [r8]
 800404a:	e794      	b.n	8003f76 <_strtol_l.constprop.0+0x1a>
 800404c:	080057df 	.word	0x080057df

08004050 <strtol>:
 8004050:	4613      	mov	r3, r2
 8004052:	460a      	mov	r2, r1
 8004054:	4601      	mov	r1, r0
 8004056:	4802      	ldr	r0, [pc, #8]	@ (8004060 <strtol+0x10>)
 8004058:	6800      	ldr	r0, [r0, #0]
 800405a:	f7ff bf7f 	b.w	8003f5c <_strtol_l.constprop.0>
 800405e:	bf00      	nop
 8004060:	2000000c 	.word	0x2000000c

08004064 <siprintf>:
 8004064:	b40e      	push	{r1, r2, r3}
 8004066:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800406a:	b500      	push	{lr}
 800406c:	b09c      	sub	sp, #112	@ 0x70
 800406e:	ab1d      	add	r3, sp, #116	@ 0x74
 8004070:	9002      	str	r0, [sp, #8]
 8004072:	9006      	str	r0, [sp, #24]
 8004074:	9107      	str	r1, [sp, #28]
 8004076:	9104      	str	r1, [sp, #16]
 8004078:	4808      	ldr	r0, [pc, #32]	@ (800409c <siprintf+0x38>)
 800407a:	4909      	ldr	r1, [pc, #36]	@ (80040a0 <siprintf+0x3c>)
 800407c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004080:	9105      	str	r1, [sp, #20]
 8004082:	6800      	ldr	r0, [r0, #0]
 8004084:	a902      	add	r1, sp, #8
 8004086:	9301      	str	r3, [sp, #4]
 8004088:	f000 f9b6 	bl	80043f8 <_svfiprintf_r>
 800408c:	2200      	movs	r2, #0
 800408e:	9b02      	ldr	r3, [sp, #8]
 8004090:	701a      	strb	r2, [r3, #0]
 8004092:	b01c      	add	sp, #112	@ 0x70
 8004094:	f85d eb04 	ldr.w	lr, [sp], #4
 8004098:	b003      	add	sp, #12
 800409a:	4770      	bx	lr
 800409c:	2000000c 	.word	0x2000000c
 80040a0:	ffff0208 	.word	0xffff0208

080040a4 <memset>:
 80040a4:	4603      	mov	r3, r0
 80040a6:	4402      	add	r2, r0
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d100      	bne.n	80040ae <memset+0xa>
 80040ac:	4770      	bx	lr
 80040ae:	f803 1b01 	strb.w	r1, [r3], #1
 80040b2:	e7f9      	b.n	80040a8 <memset+0x4>

080040b4 <strchr>:
 80040b4:	4603      	mov	r3, r0
 80040b6:	b2c9      	uxtb	r1, r1
 80040b8:	4618      	mov	r0, r3
 80040ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040be:	b112      	cbz	r2, 80040c6 <strchr+0x12>
 80040c0:	428a      	cmp	r2, r1
 80040c2:	d1f9      	bne.n	80040b8 <strchr+0x4>
 80040c4:	4770      	bx	lr
 80040c6:	2900      	cmp	r1, #0
 80040c8:	bf18      	it	ne
 80040ca:	2000      	movne	r0, #0
 80040cc:	4770      	bx	lr

080040ce <strstr>:
 80040ce:	780a      	ldrb	r2, [r1, #0]
 80040d0:	b570      	push	{r4, r5, r6, lr}
 80040d2:	b96a      	cbnz	r2, 80040f0 <strstr+0x22>
 80040d4:	bd70      	pop	{r4, r5, r6, pc}
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d109      	bne.n	80040ee <strstr+0x20>
 80040da:	460c      	mov	r4, r1
 80040dc:	4605      	mov	r5, r0
 80040de:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d0f6      	beq.n	80040d4 <strstr+0x6>
 80040e6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80040ea:	429e      	cmp	r6, r3
 80040ec:	d0f7      	beq.n	80040de <strstr+0x10>
 80040ee:	3001      	adds	r0, #1
 80040f0:	7803      	ldrb	r3, [r0, #0]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1ef      	bne.n	80040d6 <strstr+0x8>
 80040f6:	4618      	mov	r0, r3
 80040f8:	e7ec      	b.n	80040d4 <strstr+0x6>
	...

080040fc <__errno>:
 80040fc:	4b01      	ldr	r3, [pc, #4]	@ (8004104 <__errno+0x8>)
 80040fe:	6818      	ldr	r0, [r3, #0]
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	2000000c 	.word	0x2000000c

08004108 <__libc_init_array>:
 8004108:	b570      	push	{r4, r5, r6, lr}
 800410a:	2600      	movs	r6, #0
 800410c:	4d0c      	ldr	r5, [pc, #48]	@ (8004140 <__libc_init_array+0x38>)
 800410e:	4c0d      	ldr	r4, [pc, #52]	@ (8004144 <__libc_init_array+0x3c>)
 8004110:	1b64      	subs	r4, r4, r5
 8004112:	10a4      	asrs	r4, r4, #2
 8004114:	42a6      	cmp	r6, r4
 8004116:	d109      	bne.n	800412c <__libc_init_array+0x24>
 8004118:	f000 fc78 	bl	8004a0c <_init>
 800411c:	2600      	movs	r6, #0
 800411e:	4d0a      	ldr	r5, [pc, #40]	@ (8004148 <__libc_init_array+0x40>)
 8004120:	4c0a      	ldr	r4, [pc, #40]	@ (800414c <__libc_init_array+0x44>)
 8004122:	1b64      	subs	r4, r4, r5
 8004124:	10a4      	asrs	r4, r4, #2
 8004126:	42a6      	cmp	r6, r4
 8004128:	d105      	bne.n	8004136 <__libc_init_array+0x2e>
 800412a:	bd70      	pop	{r4, r5, r6, pc}
 800412c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004130:	4798      	blx	r3
 8004132:	3601      	adds	r6, #1
 8004134:	e7ee      	b.n	8004114 <__libc_init_array+0xc>
 8004136:	f855 3b04 	ldr.w	r3, [r5], #4
 800413a:	4798      	blx	r3
 800413c:	3601      	adds	r6, #1
 800413e:	e7f2      	b.n	8004126 <__libc_init_array+0x1e>
 8004140:	0800591c 	.word	0x0800591c
 8004144:	0800591c 	.word	0x0800591c
 8004148:	0800591c 	.word	0x0800591c
 800414c:	08005920 	.word	0x08005920

08004150 <__retarget_lock_acquire_recursive>:
 8004150:	4770      	bx	lr

08004152 <__retarget_lock_release_recursive>:
 8004152:	4770      	bx	lr

08004154 <_free_r>:
 8004154:	b538      	push	{r3, r4, r5, lr}
 8004156:	4605      	mov	r5, r0
 8004158:	2900      	cmp	r1, #0
 800415a:	d040      	beq.n	80041de <_free_r+0x8a>
 800415c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004160:	1f0c      	subs	r4, r1, #4
 8004162:	2b00      	cmp	r3, #0
 8004164:	bfb8      	it	lt
 8004166:	18e4      	addlt	r4, r4, r3
 8004168:	f000 f8de 	bl	8004328 <__malloc_lock>
 800416c:	4a1c      	ldr	r2, [pc, #112]	@ (80041e0 <_free_r+0x8c>)
 800416e:	6813      	ldr	r3, [r2, #0]
 8004170:	b933      	cbnz	r3, 8004180 <_free_r+0x2c>
 8004172:	6063      	str	r3, [r4, #4]
 8004174:	6014      	str	r4, [r2, #0]
 8004176:	4628      	mov	r0, r5
 8004178:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800417c:	f000 b8da 	b.w	8004334 <__malloc_unlock>
 8004180:	42a3      	cmp	r3, r4
 8004182:	d908      	bls.n	8004196 <_free_r+0x42>
 8004184:	6820      	ldr	r0, [r4, #0]
 8004186:	1821      	adds	r1, r4, r0
 8004188:	428b      	cmp	r3, r1
 800418a:	bf01      	itttt	eq
 800418c:	6819      	ldreq	r1, [r3, #0]
 800418e:	685b      	ldreq	r3, [r3, #4]
 8004190:	1809      	addeq	r1, r1, r0
 8004192:	6021      	streq	r1, [r4, #0]
 8004194:	e7ed      	b.n	8004172 <_free_r+0x1e>
 8004196:	461a      	mov	r2, r3
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	b10b      	cbz	r3, 80041a0 <_free_r+0x4c>
 800419c:	42a3      	cmp	r3, r4
 800419e:	d9fa      	bls.n	8004196 <_free_r+0x42>
 80041a0:	6811      	ldr	r1, [r2, #0]
 80041a2:	1850      	adds	r0, r2, r1
 80041a4:	42a0      	cmp	r0, r4
 80041a6:	d10b      	bne.n	80041c0 <_free_r+0x6c>
 80041a8:	6820      	ldr	r0, [r4, #0]
 80041aa:	4401      	add	r1, r0
 80041ac:	1850      	adds	r0, r2, r1
 80041ae:	4283      	cmp	r3, r0
 80041b0:	6011      	str	r1, [r2, #0]
 80041b2:	d1e0      	bne.n	8004176 <_free_r+0x22>
 80041b4:	6818      	ldr	r0, [r3, #0]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	4408      	add	r0, r1
 80041ba:	6010      	str	r0, [r2, #0]
 80041bc:	6053      	str	r3, [r2, #4]
 80041be:	e7da      	b.n	8004176 <_free_r+0x22>
 80041c0:	d902      	bls.n	80041c8 <_free_r+0x74>
 80041c2:	230c      	movs	r3, #12
 80041c4:	602b      	str	r3, [r5, #0]
 80041c6:	e7d6      	b.n	8004176 <_free_r+0x22>
 80041c8:	6820      	ldr	r0, [r4, #0]
 80041ca:	1821      	adds	r1, r4, r0
 80041cc:	428b      	cmp	r3, r1
 80041ce:	bf01      	itttt	eq
 80041d0:	6819      	ldreq	r1, [r3, #0]
 80041d2:	685b      	ldreq	r3, [r3, #4]
 80041d4:	1809      	addeq	r1, r1, r0
 80041d6:	6021      	streq	r1, [r4, #0]
 80041d8:	6063      	str	r3, [r4, #4]
 80041da:	6054      	str	r4, [r2, #4]
 80041dc:	e7cb      	b.n	8004176 <_free_r+0x22>
 80041de:	bd38      	pop	{r3, r4, r5, pc}
 80041e0:	200014ec 	.word	0x200014ec

080041e4 <sbrk_aligned>:
 80041e4:	b570      	push	{r4, r5, r6, lr}
 80041e6:	4e0f      	ldr	r6, [pc, #60]	@ (8004224 <sbrk_aligned+0x40>)
 80041e8:	460c      	mov	r4, r1
 80041ea:	6831      	ldr	r1, [r6, #0]
 80041ec:	4605      	mov	r5, r0
 80041ee:	b911      	cbnz	r1, 80041f6 <sbrk_aligned+0x12>
 80041f0:	f000 fbaa 	bl	8004948 <_sbrk_r>
 80041f4:	6030      	str	r0, [r6, #0]
 80041f6:	4621      	mov	r1, r4
 80041f8:	4628      	mov	r0, r5
 80041fa:	f000 fba5 	bl	8004948 <_sbrk_r>
 80041fe:	1c43      	adds	r3, r0, #1
 8004200:	d103      	bne.n	800420a <sbrk_aligned+0x26>
 8004202:	f04f 34ff 	mov.w	r4, #4294967295
 8004206:	4620      	mov	r0, r4
 8004208:	bd70      	pop	{r4, r5, r6, pc}
 800420a:	1cc4      	adds	r4, r0, #3
 800420c:	f024 0403 	bic.w	r4, r4, #3
 8004210:	42a0      	cmp	r0, r4
 8004212:	d0f8      	beq.n	8004206 <sbrk_aligned+0x22>
 8004214:	1a21      	subs	r1, r4, r0
 8004216:	4628      	mov	r0, r5
 8004218:	f000 fb96 	bl	8004948 <_sbrk_r>
 800421c:	3001      	adds	r0, #1
 800421e:	d1f2      	bne.n	8004206 <sbrk_aligned+0x22>
 8004220:	e7ef      	b.n	8004202 <sbrk_aligned+0x1e>
 8004222:	bf00      	nop
 8004224:	200014e8 	.word	0x200014e8

08004228 <_malloc_r>:
 8004228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800422c:	1ccd      	adds	r5, r1, #3
 800422e:	f025 0503 	bic.w	r5, r5, #3
 8004232:	3508      	adds	r5, #8
 8004234:	2d0c      	cmp	r5, #12
 8004236:	bf38      	it	cc
 8004238:	250c      	movcc	r5, #12
 800423a:	2d00      	cmp	r5, #0
 800423c:	4606      	mov	r6, r0
 800423e:	db01      	blt.n	8004244 <_malloc_r+0x1c>
 8004240:	42a9      	cmp	r1, r5
 8004242:	d904      	bls.n	800424e <_malloc_r+0x26>
 8004244:	230c      	movs	r3, #12
 8004246:	6033      	str	r3, [r6, #0]
 8004248:	2000      	movs	r0, #0
 800424a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800424e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004324 <_malloc_r+0xfc>
 8004252:	f000 f869 	bl	8004328 <__malloc_lock>
 8004256:	f8d8 3000 	ldr.w	r3, [r8]
 800425a:	461c      	mov	r4, r3
 800425c:	bb44      	cbnz	r4, 80042b0 <_malloc_r+0x88>
 800425e:	4629      	mov	r1, r5
 8004260:	4630      	mov	r0, r6
 8004262:	f7ff ffbf 	bl	80041e4 <sbrk_aligned>
 8004266:	1c43      	adds	r3, r0, #1
 8004268:	4604      	mov	r4, r0
 800426a:	d158      	bne.n	800431e <_malloc_r+0xf6>
 800426c:	f8d8 4000 	ldr.w	r4, [r8]
 8004270:	4627      	mov	r7, r4
 8004272:	2f00      	cmp	r7, #0
 8004274:	d143      	bne.n	80042fe <_malloc_r+0xd6>
 8004276:	2c00      	cmp	r4, #0
 8004278:	d04b      	beq.n	8004312 <_malloc_r+0xea>
 800427a:	6823      	ldr	r3, [r4, #0]
 800427c:	4639      	mov	r1, r7
 800427e:	4630      	mov	r0, r6
 8004280:	eb04 0903 	add.w	r9, r4, r3
 8004284:	f000 fb60 	bl	8004948 <_sbrk_r>
 8004288:	4581      	cmp	r9, r0
 800428a:	d142      	bne.n	8004312 <_malloc_r+0xea>
 800428c:	6821      	ldr	r1, [r4, #0]
 800428e:	4630      	mov	r0, r6
 8004290:	1a6d      	subs	r5, r5, r1
 8004292:	4629      	mov	r1, r5
 8004294:	f7ff ffa6 	bl	80041e4 <sbrk_aligned>
 8004298:	3001      	adds	r0, #1
 800429a:	d03a      	beq.n	8004312 <_malloc_r+0xea>
 800429c:	6823      	ldr	r3, [r4, #0]
 800429e:	442b      	add	r3, r5
 80042a0:	6023      	str	r3, [r4, #0]
 80042a2:	f8d8 3000 	ldr.w	r3, [r8]
 80042a6:	685a      	ldr	r2, [r3, #4]
 80042a8:	bb62      	cbnz	r2, 8004304 <_malloc_r+0xdc>
 80042aa:	f8c8 7000 	str.w	r7, [r8]
 80042ae:	e00f      	b.n	80042d0 <_malloc_r+0xa8>
 80042b0:	6822      	ldr	r2, [r4, #0]
 80042b2:	1b52      	subs	r2, r2, r5
 80042b4:	d420      	bmi.n	80042f8 <_malloc_r+0xd0>
 80042b6:	2a0b      	cmp	r2, #11
 80042b8:	d917      	bls.n	80042ea <_malloc_r+0xc2>
 80042ba:	1961      	adds	r1, r4, r5
 80042bc:	42a3      	cmp	r3, r4
 80042be:	6025      	str	r5, [r4, #0]
 80042c0:	bf18      	it	ne
 80042c2:	6059      	strne	r1, [r3, #4]
 80042c4:	6863      	ldr	r3, [r4, #4]
 80042c6:	bf08      	it	eq
 80042c8:	f8c8 1000 	streq.w	r1, [r8]
 80042cc:	5162      	str	r2, [r4, r5]
 80042ce:	604b      	str	r3, [r1, #4]
 80042d0:	4630      	mov	r0, r6
 80042d2:	f000 f82f 	bl	8004334 <__malloc_unlock>
 80042d6:	f104 000b 	add.w	r0, r4, #11
 80042da:	1d23      	adds	r3, r4, #4
 80042dc:	f020 0007 	bic.w	r0, r0, #7
 80042e0:	1ac2      	subs	r2, r0, r3
 80042e2:	bf1c      	itt	ne
 80042e4:	1a1b      	subne	r3, r3, r0
 80042e6:	50a3      	strne	r3, [r4, r2]
 80042e8:	e7af      	b.n	800424a <_malloc_r+0x22>
 80042ea:	6862      	ldr	r2, [r4, #4]
 80042ec:	42a3      	cmp	r3, r4
 80042ee:	bf0c      	ite	eq
 80042f0:	f8c8 2000 	streq.w	r2, [r8]
 80042f4:	605a      	strne	r2, [r3, #4]
 80042f6:	e7eb      	b.n	80042d0 <_malloc_r+0xa8>
 80042f8:	4623      	mov	r3, r4
 80042fa:	6864      	ldr	r4, [r4, #4]
 80042fc:	e7ae      	b.n	800425c <_malloc_r+0x34>
 80042fe:	463c      	mov	r4, r7
 8004300:	687f      	ldr	r7, [r7, #4]
 8004302:	e7b6      	b.n	8004272 <_malloc_r+0x4a>
 8004304:	461a      	mov	r2, r3
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	42a3      	cmp	r3, r4
 800430a:	d1fb      	bne.n	8004304 <_malloc_r+0xdc>
 800430c:	2300      	movs	r3, #0
 800430e:	6053      	str	r3, [r2, #4]
 8004310:	e7de      	b.n	80042d0 <_malloc_r+0xa8>
 8004312:	230c      	movs	r3, #12
 8004314:	4630      	mov	r0, r6
 8004316:	6033      	str	r3, [r6, #0]
 8004318:	f000 f80c 	bl	8004334 <__malloc_unlock>
 800431c:	e794      	b.n	8004248 <_malloc_r+0x20>
 800431e:	6005      	str	r5, [r0, #0]
 8004320:	e7d6      	b.n	80042d0 <_malloc_r+0xa8>
 8004322:	bf00      	nop
 8004324:	200014ec 	.word	0x200014ec

08004328 <__malloc_lock>:
 8004328:	4801      	ldr	r0, [pc, #4]	@ (8004330 <__malloc_lock+0x8>)
 800432a:	f7ff bf11 	b.w	8004150 <__retarget_lock_acquire_recursive>
 800432e:	bf00      	nop
 8004330:	200014e4 	.word	0x200014e4

08004334 <__malloc_unlock>:
 8004334:	4801      	ldr	r0, [pc, #4]	@ (800433c <__malloc_unlock+0x8>)
 8004336:	f7ff bf0c 	b.w	8004152 <__retarget_lock_release_recursive>
 800433a:	bf00      	nop
 800433c:	200014e4 	.word	0x200014e4

08004340 <__ssputs_r>:
 8004340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004344:	461f      	mov	r7, r3
 8004346:	688e      	ldr	r6, [r1, #8]
 8004348:	4682      	mov	sl, r0
 800434a:	42be      	cmp	r6, r7
 800434c:	460c      	mov	r4, r1
 800434e:	4690      	mov	r8, r2
 8004350:	680b      	ldr	r3, [r1, #0]
 8004352:	d82d      	bhi.n	80043b0 <__ssputs_r+0x70>
 8004354:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004358:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800435c:	d026      	beq.n	80043ac <__ssputs_r+0x6c>
 800435e:	6965      	ldr	r5, [r4, #20]
 8004360:	6909      	ldr	r1, [r1, #16]
 8004362:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004366:	eba3 0901 	sub.w	r9, r3, r1
 800436a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800436e:	1c7b      	adds	r3, r7, #1
 8004370:	444b      	add	r3, r9
 8004372:	106d      	asrs	r5, r5, #1
 8004374:	429d      	cmp	r5, r3
 8004376:	bf38      	it	cc
 8004378:	461d      	movcc	r5, r3
 800437a:	0553      	lsls	r3, r2, #21
 800437c:	d527      	bpl.n	80043ce <__ssputs_r+0x8e>
 800437e:	4629      	mov	r1, r5
 8004380:	f7ff ff52 	bl	8004228 <_malloc_r>
 8004384:	4606      	mov	r6, r0
 8004386:	b360      	cbz	r0, 80043e2 <__ssputs_r+0xa2>
 8004388:	464a      	mov	r2, r9
 800438a:	6921      	ldr	r1, [r4, #16]
 800438c:	f000 fafa 	bl	8004984 <memcpy>
 8004390:	89a3      	ldrh	r3, [r4, #12]
 8004392:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004396:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800439a:	81a3      	strh	r3, [r4, #12]
 800439c:	6126      	str	r6, [r4, #16]
 800439e:	444e      	add	r6, r9
 80043a0:	6026      	str	r6, [r4, #0]
 80043a2:	463e      	mov	r6, r7
 80043a4:	6165      	str	r5, [r4, #20]
 80043a6:	eba5 0509 	sub.w	r5, r5, r9
 80043aa:	60a5      	str	r5, [r4, #8]
 80043ac:	42be      	cmp	r6, r7
 80043ae:	d900      	bls.n	80043b2 <__ssputs_r+0x72>
 80043b0:	463e      	mov	r6, r7
 80043b2:	4632      	mov	r2, r6
 80043b4:	4641      	mov	r1, r8
 80043b6:	6820      	ldr	r0, [r4, #0]
 80043b8:	f000 faac 	bl	8004914 <memmove>
 80043bc:	2000      	movs	r0, #0
 80043be:	68a3      	ldr	r3, [r4, #8]
 80043c0:	1b9b      	subs	r3, r3, r6
 80043c2:	60a3      	str	r3, [r4, #8]
 80043c4:	6823      	ldr	r3, [r4, #0]
 80043c6:	4433      	add	r3, r6
 80043c8:	6023      	str	r3, [r4, #0]
 80043ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043ce:	462a      	mov	r2, r5
 80043d0:	f000 fae6 	bl	80049a0 <_realloc_r>
 80043d4:	4606      	mov	r6, r0
 80043d6:	2800      	cmp	r0, #0
 80043d8:	d1e0      	bne.n	800439c <__ssputs_r+0x5c>
 80043da:	4650      	mov	r0, sl
 80043dc:	6921      	ldr	r1, [r4, #16]
 80043de:	f7ff feb9 	bl	8004154 <_free_r>
 80043e2:	230c      	movs	r3, #12
 80043e4:	f8ca 3000 	str.w	r3, [sl]
 80043e8:	89a3      	ldrh	r3, [r4, #12]
 80043ea:	f04f 30ff 	mov.w	r0, #4294967295
 80043ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80043f2:	81a3      	strh	r3, [r4, #12]
 80043f4:	e7e9      	b.n	80043ca <__ssputs_r+0x8a>
	...

080043f8 <_svfiprintf_r>:
 80043f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043fc:	4698      	mov	r8, r3
 80043fe:	898b      	ldrh	r3, [r1, #12]
 8004400:	4607      	mov	r7, r0
 8004402:	061b      	lsls	r3, r3, #24
 8004404:	460d      	mov	r5, r1
 8004406:	4614      	mov	r4, r2
 8004408:	b09d      	sub	sp, #116	@ 0x74
 800440a:	d510      	bpl.n	800442e <_svfiprintf_r+0x36>
 800440c:	690b      	ldr	r3, [r1, #16]
 800440e:	b973      	cbnz	r3, 800442e <_svfiprintf_r+0x36>
 8004410:	2140      	movs	r1, #64	@ 0x40
 8004412:	f7ff ff09 	bl	8004228 <_malloc_r>
 8004416:	6028      	str	r0, [r5, #0]
 8004418:	6128      	str	r0, [r5, #16]
 800441a:	b930      	cbnz	r0, 800442a <_svfiprintf_r+0x32>
 800441c:	230c      	movs	r3, #12
 800441e:	603b      	str	r3, [r7, #0]
 8004420:	f04f 30ff 	mov.w	r0, #4294967295
 8004424:	b01d      	add	sp, #116	@ 0x74
 8004426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800442a:	2340      	movs	r3, #64	@ 0x40
 800442c:	616b      	str	r3, [r5, #20]
 800442e:	2300      	movs	r3, #0
 8004430:	9309      	str	r3, [sp, #36]	@ 0x24
 8004432:	2320      	movs	r3, #32
 8004434:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004438:	2330      	movs	r3, #48	@ 0x30
 800443a:	f04f 0901 	mov.w	r9, #1
 800443e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004442:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80045dc <_svfiprintf_r+0x1e4>
 8004446:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800444a:	4623      	mov	r3, r4
 800444c:	469a      	mov	sl, r3
 800444e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004452:	b10a      	cbz	r2, 8004458 <_svfiprintf_r+0x60>
 8004454:	2a25      	cmp	r2, #37	@ 0x25
 8004456:	d1f9      	bne.n	800444c <_svfiprintf_r+0x54>
 8004458:	ebba 0b04 	subs.w	fp, sl, r4
 800445c:	d00b      	beq.n	8004476 <_svfiprintf_r+0x7e>
 800445e:	465b      	mov	r3, fp
 8004460:	4622      	mov	r2, r4
 8004462:	4629      	mov	r1, r5
 8004464:	4638      	mov	r0, r7
 8004466:	f7ff ff6b 	bl	8004340 <__ssputs_r>
 800446a:	3001      	adds	r0, #1
 800446c:	f000 80a7 	beq.w	80045be <_svfiprintf_r+0x1c6>
 8004470:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004472:	445a      	add	r2, fp
 8004474:	9209      	str	r2, [sp, #36]	@ 0x24
 8004476:	f89a 3000 	ldrb.w	r3, [sl]
 800447a:	2b00      	cmp	r3, #0
 800447c:	f000 809f 	beq.w	80045be <_svfiprintf_r+0x1c6>
 8004480:	2300      	movs	r3, #0
 8004482:	f04f 32ff 	mov.w	r2, #4294967295
 8004486:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800448a:	f10a 0a01 	add.w	sl, sl, #1
 800448e:	9304      	str	r3, [sp, #16]
 8004490:	9307      	str	r3, [sp, #28]
 8004492:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004496:	931a      	str	r3, [sp, #104]	@ 0x68
 8004498:	4654      	mov	r4, sl
 800449a:	2205      	movs	r2, #5
 800449c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044a0:	484e      	ldr	r0, [pc, #312]	@ (80045dc <_svfiprintf_r+0x1e4>)
 80044a2:	f000 fa61 	bl	8004968 <memchr>
 80044a6:	9a04      	ldr	r2, [sp, #16]
 80044a8:	b9d8      	cbnz	r0, 80044e2 <_svfiprintf_r+0xea>
 80044aa:	06d0      	lsls	r0, r2, #27
 80044ac:	bf44      	itt	mi
 80044ae:	2320      	movmi	r3, #32
 80044b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80044b4:	0711      	lsls	r1, r2, #28
 80044b6:	bf44      	itt	mi
 80044b8:	232b      	movmi	r3, #43	@ 0x2b
 80044ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80044be:	f89a 3000 	ldrb.w	r3, [sl]
 80044c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80044c4:	d015      	beq.n	80044f2 <_svfiprintf_r+0xfa>
 80044c6:	4654      	mov	r4, sl
 80044c8:	2000      	movs	r0, #0
 80044ca:	f04f 0c0a 	mov.w	ip, #10
 80044ce:	9a07      	ldr	r2, [sp, #28]
 80044d0:	4621      	mov	r1, r4
 80044d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80044d6:	3b30      	subs	r3, #48	@ 0x30
 80044d8:	2b09      	cmp	r3, #9
 80044da:	d94b      	bls.n	8004574 <_svfiprintf_r+0x17c>
 80044dc:	b1b0      	cbz	r0, 800450c <_svfiprintf_r+0x114>
 80044de:	9207      	str	r2, [sp, #28]
 80044e0:	e014      	b.n	800450c <_svfiprintf_r+0x114>
 80044e2:	eba0 0308 	sub.w	r3, r0, r8
 80044e6:	fa09 f303 	lsl.w	r3, r9, r3
 80044ea:	4313      	orrs	r3, r2
 80044ec:	46a2      	mov	sl, r4
 80044ee:	9304      	str	r3, [sp, #16]
 80044f0:	e7d2      	b.n	8004498 <_svfiprintf_r+0xa0>
 80044f2:	9b03      	ldr	r3, [sp, #12]
 80044f4:	1d19      	adds	r1, r3, #4
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	9103      	str	r1, [sp, #12]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	bfbb      	ittet	lt
 80044fe:	425b      	neglt	r3, r3
 8004500:	f042 0202 	orrlt.w	r2, r2, #2
 8004504:	9307      	strge	r3, [sp, #28]
 8004506:	9307      	strlt	r3, [sp, #28]
 8004508:	bfb8      	it	lt
 800450a:	9204      	strlt	r2, [sp, #16]
 800450c:	7823      	ldrb	r3, [r4, #0]
 800450e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004510:	d10a      	bne.n	8004528 <_svfiprintf_r+0x130>
 8004512:	7863      	ldrb	r3, [r4, #1]
 8004514:	2b2a      	cmp	r3, #42	@ 0x2a
 8004516:	d132      	bne.n	800457e <_svfiprintf_r+0x186>
 8004518:	9b03      	ldr	r3, [sp, #12]
 800451a:	3402      	adds	r4, #2
 800451c:	1d1a      	adds	r2, r3, #4
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	9203      	str	r2, [sp, #12]
 8004522:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004526:	9305      	str	r3, [sp, #20]
 8004528:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80045e0 <_svfiprintf_r+0x1e8>
 800452c:	2203      	movs	r2, #3
 800452e:	4650      	mov	r0, sl
 8004530:	7821      	ldrb	r1, [r4, #0]
 8004532:	f000 fa19 	bl	8004968 <memchr>
 8004536:	b138      	cbz	r0, 8004548 <_svfiprintf_r+0x150>
 8004538:	2240      	movs	r2, #64	@ 0x40
 800453a:	9b04      	ldr	r3, [sp, #16]
 800453c:	eba0 000a 	sub.w	r0, r0, sl
 8004540:	4082      	lsls	r2, r0
 8004542:	4313      	orrs	r3, r2
 8004544:	3401      	adds	r4, #1
 8004546:	9304      	str	r3, [sp, #16]
 8004548:	f814 1b01 	ldrb.w	r1, [r4], #1
 800454c:	2206      	movs	r2, #6
 800454e:	4825      	ldr	r0, [pc, #148]	@ (80045e4 <_svfiprintf_r+0x1ec>)
 8004550:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004554:	f000 fa08 	bl	8004968 <memchr>
 8004558:	2800      	cmp	r0, #0
 800455a:	d036      	beq.n	80045ca <_svfiprintf_r+0x1d2>
 800455c:	4b22      	ldr	r3, [pc, #136]	@ (80045e8 <_svfiprintf_r+0x1f0>)
 800455e:	bb1b      	cbnz	r3, 80045a8 <_svfiprintf_r+0x1b0>
 8004560:	9b03      	ldr	r3, [sp, #12]
 8004562:	3307      	adds	r3, #7
 8004564:	f023 0307 	bic.w	r3, r3, #7
 8004568:	3308      	adds	r3, #8
 800456a:	9303      	str	r3, [sp, #12]
 800456c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800456e:	4433      	add	r3, r6
 8004570:	9309      	str	r3, [sp, #36]	@ 0x24
 8004572:	e76a      	b.n	800444a <_svfiprintf_r+0x52>
 8004574:	460c      	mov	r4, r1
 8004576:	2001      	movs	r0, #1
 8004578:	fb0c 3202 	mla	r2, ip, r2, r3
 800457c:	e7a8      	b.n	80044d0 <_svfiprintf_r+0xd8>
 800457e:	2300      	movs	r3, #0
 8004580:	f04f 0c0a 	mov.w	ip, #10
 8004584:	4619      	mov	r1, r3
 8004586:	3401      	adds	r4, #1
 8004588:	9305      	str	r3, [sp, #20]
 800458a:	4620      	mov	r0, r4
 800458c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004590:	3a30      	subs	r2, #48	@ 0x30
 8004592:	2a09      	cmp	r2, #9
 8004594:	d903      	bls.n	800459e <_svfiprintf_r+0x1a6>
 8004596:	2b00      	cmp	r3, #0
 8004598:	d0c6      	beq.n	8004528 <_svfiprintf_r+0x130>
 800459a:	9105      	str	r1, [sp, #20]
 800459c:	e7c4      	b.n	8004528 <_svfiprintf_r+0x130>
 800459e:	4604      	mov	r4, r0
 80045a0:	2301      	movs	r3, #1
 80045a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80045a6:	e7f0      	b.n	800458a <_svfiprintf_r+0x192>
 80045a8:	ab03      	add	r3, sp, #12
 80045aa:	9300      	str	r3, [sp, #0]
 80045ac:	462a      	mov	r2, r5
 80045ae:	4638      	mov	r0, r7
 80045b0:	4b0e      	ldr	r3, [pc, #56]	@ (80045ec <_svfiprintf_r+0x1f4>)
 80045b2:	a904      	add	r1, sp, #16
 80045b4:	f3af 8000 	nop.w
 80045b8:	1c42      	adds	r2, r0, #1
 80045ba:	4606      	mov	r6, r0
 80045bc:	d1d6      	bne.n	800456c <_svfiprintf_r+0x174>
 80045be:	89ab      	ldrh	r3, [r5, #12]
 80045c0:	065b      	lsls	r3, r3, #25
 80045c2:	f53f af2d 	bmi.w	8004420 <_svfiprintf_r+0x28>
 80045c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80045c8:	e72c      	b.n	8004424 <_svfiprintf_r+0x2c>
 80045ca:	ab03      	add	r3, sp, #12
 80045cc:	9300      	str	r3, [sp, #0]
 80045ce:	462a      	mov	r2, r5
 80045d0:	4638      	mov	r0, r7
 80045d2:	4b06      	ldr	r3, [pc, #24]	@ (80045ec <_svfiprintf_r+0x1f4>)
 80045d4:	a904      	add	r1, sp, #16
 80045d6:	f000 f87d 	bl	80046d4 <_printf_i>
 80045da:	e7ed      	b.n	80045b8 <_svfiprintf_r+0x1c0>
 80045dc:	080058df 	.word	0x080058df
 80045e0:	080058e5 	.word	0x080058e5
 80045e4:	080058e9 	.word	0x080058e9
 80045e8:	00000000 	.word	0x00000000
 80045ec:	08004341 	.word	0x08004341

080045f0 <_printf_common>:
 80045f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045f4:	4616      	mov	r6, r2
 80045f6:	4698      	mov	r8, r3
 80045f8:	688a      	ldr	r2, [r1, #8]
 80045fa:	690b      	ldr	r3, [r1, #16]
 80045fc:	4607      	mov	r7, r0
 80045fe:	4293      	cmp	r3, r2
 8004600:	bfb8      	it	lt
 8004602:	4613      	movlt	r3, r2
 8004604:	6033      	str	r3, [r6, #0]
 8004606:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800460a:	460c      	mov	r4, r1
 800460c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004610:	b10a      	cbz	r2, 8004616 <_printf_common+0x26>
 8004612:	3301      	adds	r3, #1
 8004614:	6033      	str	r3, [r6, #0]
 8004616:	6823      	ldr	r3, [r4, #0]
 8004618:	0699      	lsls	r1, r3, #26
 800461a:	bf42      	ittt	mi
 800461c:	6833      	ldrmi	r3, [r6, #0]
 800461e:	3302      	addmi	r3, #2
 8004620:	6033      	strmi	r3, [r6, #0]
 8004622:	6825      	ldr	r5, [r4, #0]
 8004624:	f015 0506 	ands.w	r5, r5, #6
 8004628:	d106      	bne.n	8004638 <_printf_common+0x48>
 800462a:	f104 0a19 	add.w	sl, r4, #25
 800462e:	68e3      	ldr	r3, [r4, #12]
 8004630:	6832      	ldr	r2, [r6, #0]
 8004632:	1a9b      	subs	r3, r3, r2
 8004634:	42ab      	cmp	r3, r5
 8004636:	dc2b      	bgt.n	8004690 <_printf_common+0xa0>
 8004638:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800463c:	6822      	ldr	r2, [r4, #0]
 800463e:	3b00      	subs	r3, #0
 8004640:	bf18      	it	ne
 8004642:	2301      	movne	r3, #1
 8004644:	0692      	lsls	r2, r2, #26
 8004646:	d430      	bmi.n	80046aa <_printf_common+0xba>
 8004648:	4641      	mov	r1, r8
 800464a:	4638      	mov	r0, r7
 800464c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004650:	47c8      	blx	r9
 8004652:	3001      	adds	r0, #1
 8004654:	d023      	beq.n	800469e <_printf_common+0xae>
 8004656:	6823      	ldr	r3, [r4, #0]
 8004658:	6922      	ldr	r2, [r4, #16]
 800465a:	f003 0306 	and.w	r3, r3, #6
 800465e:	2b04      	cmp	r3, #4
 8004660:	bf14      	ite	ne
 8004662:	2500      	movne	r5, #0
 8004664:	6833      	ldreq	r3, [r6, #0]
 8004666:	f04f 0600 	mov.w	r6, #0
 800466a:	bf08      	it	eq
 800466c:	68e5      	ldreq	r5, [r4, #12]
 800466e:	f104 041a 	add.w	r4, r4, #26
 8004672:	bf08      	it	eq
 8004674:	1aed      	subeq	r5, r5, r3
 8004676:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800467a:	bf08      	it	eq
 800467c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004680:	4293      	cmp	r3, r2
 8004682:	bfc4      	itt	gt
 8004684:	1a9b      	subgt	r3, r3, r2
 8004686:	18ed      	addgt	r5, r5, r3
 8004688:	42b5      	cmp	r5, r6
 800468a:	d11a      	bne.n	80046c2 <_printf_common+0xd2>
 800468c:	2000      	movs	r0, #0
 800468e:	e008      	b.n	80046a2 <_printf_common+0xb2>
 8004690:	2301      	movs	r3, #1
 8004692:	4652      	mov	r2, sl
 8004694:	4641      	mov	r1, r8
 8004696:	4638      	mov	r0, r7
 8004698:	47c8      	blx	r9
 800469a:	3001      	adds	r0, #1
 800469c:	d103      	bne.n	80046a6 <_printf_common+0xb6>
 800469e:	f04f 30ff 	mov.w	r0, #4294967295
 80046a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046a6:	3501      	adds	r5, #1
 80046a8:	e7c1      	b.n	800462e <_printf_common+0x3e>
 80046aa:	2030      	movs	r0, #48	@ 0x30
 80046ac:	18e1      	adds	r1, r4, r3
 80046ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80046b2:	1c5a      	adds	r2, r3, #1
 80046b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80046b8:	4422      	add	r2, r4
 80046ba:	3302      	adds	r3, #2
 80046bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80046c0:	e7c2      	b.n	8004648 <_printf_common+0x58>
 80046c2:	2301      	movs	r3, #1
 80046c4:	4622      	mov	r2, r4
 80046c6:	4641      	mov	r1, r8
 80046c8:	4638      	mov	r0, r7
 80046ca:	47c8      	blx	r9
 80046cc:	3001      	adds	r0, #1
 80046ce:	d0e6      	beq.n	800469e <_printf_common+0xae>
 80046d0:	3601      	adds	r6, #1
 80046d2:	e7d9      	b.n	8004688 <_printf_common+0x98>

080046d4 <_printf_i>:
 80046d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046d8:	7e0f      	ldrb	r7, [r1, #24]
 80046da:	4691      	mov	r9, r2
 80046dc:	2f78      	cmp	r7, #120	@ 0x78
 80046de:	4680      	mov	r8, r0
 80046e0:	460c      	mov	r4, r1
 80046e2:	469a      	mov	sl, r3
 80046e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80046e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80046ea:	d807      	bhi.n	80046fc <_printf_i+0x28>
 80046ec:	2f62      	cmp	r7, #98	@ 0x62
 80046ee:	d80a      	bhi.n	8004706 <_printf_i+0x32>
 80046f0:	2f00      	cmp	r7, #0
 80046f2:	f000 80d3 	beq.w	800489c <_printf_i+0x1c8>
 80046f6:	2f58      	cmp	r7, #88	@ 0x58
 80046f8:	f000 80ba 	beq.w	8004870 <_printf_i+0x19c>
 80046fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004700:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004704:	e03a      	b.n	800477c <_printf_i+0xa8>
 8004706:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800470a:	2b15      	cmp	r3, #21
 800470c:	d8f6      	bhi.n	80046fc <_printf_i+0x28>
 800470e:	a101      	add	r1, pc, #4	@ (adr r1, 8004714 <_printf_i+0x40>)
 8004710:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004714:	0800476d 	.word	0x0800476d
 8004718:	08004781 	.word	0x08004781
 800471c:	080046fd 	.word	0x080046fd
 8004720:	080046fd 	.word	0x080046fd
 8004724:	080046fd 	.word	0x080046fd
 8004728:	080046fd 	.word	0x080046fd
 800472c:	08004781 	.word	0x08004781
 8004730:	080046fd 	.word	0x080046fd
 8004734:	080046fd 	.word	0x080046fd
 8004738:	080046fd 	.word	0x080046fd
 800473c:	080046fd 	.word	0x080046fd
 8004740:	08004883 	.word	0x08004883
 8004744:	080047ab 	.word	0x080047ab
 8004748:	0800483d 	.word	0x0800483d
 800474c:	080046fd 	.word	0x080046fd
 8004750:	080046fd 	.word	0x080046fd
 8004754:	080048a5 	.word	0x080048a5
 8004758:	080046fd 	.word	0x080046fd
 800475c:	080047ab 	.word	0x080047ab
 8004760:	080046fd 	.word	0x080046fd
 8004764:	080046fd 	.word	0x080046fd
 8004768:	08004845 	.word	0x08004845
 800476c:	6833      	ldr	r3, [r6, #0]
 800476e:	1d1a      	adds	r2, r3, #4
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	6032      	str	r2, [r6, #0]
 8004774:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004778:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800477c:	2301      	movs	r3, #1
 800477e:	e09e      	b.n	80048be <_printf_i+0x1ea>
 8004780:	6833      	ldr	r3, [r6, #0]
 8004782:	6820      	ldr	r0, [r4, #0]
 8004784:	1d19      	adds	r1, r3, #4
 8004786:	6031      	str	r1, [r6, #0]
 8004788:	0606      	lsls	r6, r0, #24
 800478a:	d501      	bpl.n	8004790 <_printf_i+0xbc>
 800478c:	681d      	ldr	r5, [r3, #0]
 800478e:	e003      	b.n	8004798 <_printf_i+0xc4>
 8004790:	0645      	lsls	r5, r0, #25
 8004792:	d5fb      	bpl.n	800478c <_printf_i+0xb8>
 8004794:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004798:	2d00      	cmp	r5, #0
 800479a:	da03      	bge.n	80047a4 <_printf_i+0xd0>
 800479c:	232d      	movs	r3, #45	@ 0x2d
 800479e:	426d      	negs	r5, r5
 80047a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047a4:	230a      	movs	r3, #10
 80047a6:	4859      	ldr	r0, [pc, #356]	@ (800490c <_printf_i+0x238>)
 80047a8:	e011      	b.n	80047ce <_printf_i+0xfa>
 80047aa:	6821      	ldr	r1, [r4, #0]
 80047ac:	6833      	ldr	r3, [r6, #0]
 80047ae:	0608      	lsls	r0, r1, #24
 80047b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80047b4:	d402      	bmi.n	80047bc <_printf_i+0xe8>
 80047b6:	0649      	lsls	r1, r1, #25
 80047b8:	bf48      	it	mi
 80047ba:	b2ad      	uxthmi	r5, r5
 80047bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80047be:	6033      	str	r3, [r6, #0]
 80047c0:	bf14      	ite	ne
 80047c2:	230a      	movne	r3, #10
 80047c4:	2308      	moveq	r3, #8
 80047c6:	4851      	ldr	r0, [pc, #324]	@ (800490c <_printf_i+0x238>)
 80047c8:	2100      	movs	r1, #0
 80047ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80047ce:	6866      	ldr	r6, [r4, #4]
 80047d0:	2e00      	cmp	r6, #0
 80047d2:	bfa8      	it	ge
 80047d4:	6821      	ldrge	r1, [r4, #0]
 80047d6:	60a6      	str	r6, [r4, #8]
 80047d8:	bfa4      	itt	ge
 80047da:	f021 0104 	bicge.w	r1, r1, #4
 80047de:	6021      	strge	r1, [r4, #0]
 80047e0:	b90d      	cbnz	r5, 80047e6 <_printf_i+0x112>
 80047e2:	2e00      	cmp	r6, #0
 80047e4:	d04b      	beq.n	800487e <_printf_i+0x1aa>
 80047e6:	4616      	mov	r6, r2
 80047e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80047ec:	fb03 5711 	mls	r7, r3, r1, r5
 80047f0:	5dc7      	ldrb	r7, [r0, r7]
 80047f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80047f6:	462f      	mov	r7, r5
 80047f8:	42bb      	cmp	r3, r7
 80047fa:	460d      	mov	r5, r1
 80047fc:	d9f4      	bls.n	80047e8 <_printf_i+0x114>
 80047fe:	2b08      	cmp	r3, #8
 8004800:	d10b      	bne.n	800481a <_printf_i+0x146>
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	07df      	lsls	r7, r3, #31
 8004806:	d508      	bpl.n	800481a <_printf_i+0x146>
 8004808:	6923      	ldr	r3, [r4, #16]
 800480a:	6861      	ldr	r1, [r4, #4]
 800480c:	4299      	cmp	r1, r3
 800480e:	bfde      	ittt	le
 8004810:	2330      	movle	r3, #48	@ 0x30
 8004812:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004816:	f106 36ff 	addle.w	r6, r6, #4294967295
 800481a:	1b92      	subs	r2, r2, r6
 800481c:	6122      	str	r2, [r4, #16]
 800481e:	464b      	mov	r3, r9
 8004820:	4621      	mov	r1, r4
 8004822:	4640      	mov	r0, r8
 8004824:	f8cd a000 	str.w	sl, [sp]
 8004828:	aa03      	add	r2, sp, #12
 800482a:	f7ff fee1 	bl	80045f0 <_printf_common>
 800482e:	3001      	adds	r0, #1
 8004830:	d14a      	bne.n	80048c8 <_printf_i+0x1f4>
 8004832:	f04f 30ff 	mov.w	r0, #4294967295
 8004836:	b004      	add	sp, #16
 8004838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800483c:	6823      	ldr	r3, [r4, #0]
 800483e:	f043 0320 	orr.w	r3, r3, #32
 8004842:	6023      	str	r3, [r4, #0]
 8004844:	2778      	movs	r7, #120	@ 0x78
 8004846:	4832      	ldr	r0, [pc, #200]	@ (8004910 <_printf_i+0x23c>)
 8004848:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800484c:	6823      	ldr	r3, [r4, #0]
 800484e:	6831      	ldr	r1, [r6, #0]
 8004850:	061f      	lsls	r7, r3, #24
 8004852:	f851 5b04 	ldr.w	r5, [r1], #4
 8004856:	d402      	bmi.n	800485e <_printf_i+0x18a>
 8004858:	065f      	lsls	r7, r3, #25
 800485a:	bf48      	it	mi
 800485c:	b2ad      	uxthmi	r5, r5
 800485e:	6031      	str	r1, [r6, #0]
 8004860:	07d9      	lsls	r1, r3, #31
 8004862:	bf44      	itt	mi
 8004864:	f043 0320 	orrmi.w	r3, r3, #32
 8004868:	6023      	strmi	r3, [r4, #0]
 800486a:	b11d      	cbz	r5, 8004874 <_printf_i+0x1a0>
 800486c:	2310      	movs	r3, #16
 800486e:	e7ab      	b.n	80047c8 <_printf_i+0xf4>
 8004870:	4826      	ldr	r0, [pc, #152]	@ (800490c <_printf_i+0x238>)
 8004872:	e7e9      	b.n	8004848 <_printf_i+0x174>
 8004874:	6823      	ldr	r3, [r4, #0]
 8004876:	f023 0320 	bic.w	r3, r3, #32
 800487a:	6023      	str	r3, [r4, #0]
 800487c:	e7f6      	b.n	800486c <_printf_i+0x198>
 800487e:	4616      	mov	r6, r2
 8004880:	e7bd      	b.n	80047fe <_printf_i+0x12a>
 8004882:	6833      	ldr	r3, [r6, #0]
 8004884:	6825      	ldr	r5, [r4, #0]
 8004886:	1d18      	adds	r0, r3, #4
 8004888:	6961      	ldr	r1, [r4, #20]
 800488a:	6030      	str	r0, [r6, #0]
 800488c:	062e      	lsls	r6, r5, #24
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	d501      	bpl.n	8004896 <_printf_i+0x1c2>
 8004892:	6019      	str	r1, [r3, #0]
 8004894:	e002      	b.n	800489c <_printf_i+0x1c8>
 8004896:	0668      	lsls	r0, r5, #25
 8004898:	d5fb      	bpl.n	8004892 <_printf_i+0x1be>
 800489a:	8019      	strh	r1, [r3, #0]
 800489c:	2300      	movs	r3, #0
 800489e:	4616      	mov	r6, r2
 80048a0:	6123      	str	r3, [r4, #16]
 80048a2:	e7bc      	b.n	800481e <_printf_i+0x14a>
 80048a4:	6833      	ldr	r3, [r6, #0]
 80048a6:	2100      	movs	r1, #0
 80048a8:	1d1a      	adds	r2, r3, #4
 80048aa:	6032      	str	r2, [r6, #0]
 80048ac:	681e      	ldr	r6, [r3, #0]
 80048ae:	6862      	ldr	r2, [r4, #4]
 80048b0:	4630      	mov	r0, r6
 80048b2:	f000 f859 	bl	8004968 <memchr>
 80048b6:	b108      	cbz	r0, 80048bc <_printf_i+0x1e8>
 80048b8:	1b80      	subs	r0, r0, r6
 80048ba:	6060      	str	r0, [r4, #4]
 80048bc:	6863      	ldr	r3, [r4, #4]
 80048be:	6123      	str	r3, [r4, #16]
 80048c0:	2300      	movs	r3, #0
 80048c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048c6:	e7aa      	b.n	800481e <_printf_i+0x14a>
 80048c8:	4632      	mov	r2, r6
 80048ca:	4649      	mov	r1, r9
 80048cc:	4640      	mov	r0, r8
 80048ce:	6923      	ldr	r3, [r4, #16]
 80048d0:	47d0      	blx	sl
 80048d2:	3001      	adds	r0, #1
 80048d4:	d0ad      	beq.n	8004832 <_printf_i+0x15e>
 80048d6:	6823      	ldr	r3, [r4, #0]
 80048d8:	079b      	lsls	r3, r3, #30
 80048da:	d413      	bmi.n	8004904 <_printf_i+0x230>
 80048dc:	68e0      	ldr	r0, [r4, #12]
 80048de:	9b03      	ldr	r3, [sp, #12]
 80048e0:	4298      	cmp	r0, r3
 80048e2:	bfb8      	it	lt
 80048e4:	4618      	movlt	r0, r3
 80048e6:	e7a6      	b.n	8004836 <_printf_i+0x162>
 80048e8:	2301      	movs	r3, #1
 80048ea:	4632      	mov	r2, r6
 80048ec:	4649      	mov	r1, r9
 80048ee:	4640      	mov	r0, r8
 80048f0:	47d0      	blx	sl
 80048f2:	3001      	adds	r0, #1
 80048f4:	d09d      	beq.n	8004832 <_printf_i+0x15e>
 80048f6:	3501      	adds	r5, #1
 80048f8:	68e3      	ldr	r3, [r4, #12]
 80048fa:	9903      	ldr	r1, [sp, #12]
 80048fc:	1a5b      	subs	r3, r3, r1
 80048fe:	42ab      	cmp	r3, r5
 8004900:	dcf2      	bgt.n	80048e8 <_printf_i+0x214>
 8004902:	e7eb      	b.n	80048dc <_printf_i+0x208>
 8004904:	2500      	movs	r5, #0
 8004906:	f104 0619 	add.w	r6, r4, #25
 800490a:	e7f5      	b.n	80048f8 <_printf_i+0x224>
 800490c:	080058f0 	.word	0x080058f0
 8004910:	08005901 	.word	0x08005901

08004914 <memmove>:
 8004914:	4288      	cmp	r0, r1
 8004916:	b510      	push	{r4, lr}
 8004918:	eb01 0402 	add.w	r4, r1, r2
 800491c:	d902      	bls.n	8004924 <memmove+0x10>
 800491e:	4284      	cmp	r4, r0
 8004920:	4623      	mov	r3, r4
 8004922:	d807      	bhi.n	8004934 <memmove+0x20>
 8004924:	1e43      	subs	r3, r0, #1
 8004926:	42a1      	cmp	r1, r4
 8004928:	d008      	beq.n	800493c <memmove+0x28>
 800492a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800492e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004932:	e7f8      	b.n	8004926 <memmove+0x12>
 8004934:	4601      	mov	r1, r0
 8004936:	4402      	add	r2, r0
 8004938:	428a      	cmp	r2, r1
 800493a:	d100      	bne.n	800493e <memmove+0x2a>
 800493c:	bd10      	pop	{r4, pc}
 800493e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004942:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004946:	e7f7      	b.n	8004938 <memmove+0x24>

08004948 <_sbrk_r>:
 8004948:	b538      	push	{r3, r4, r5, lr}
 800494a:	2300      	movs	r3, #0
 800494c:	4d05      	ldr	r5, [pc, #20]	@ (8004964 <_sbrk_r+0x1c>)
 800494e:	4604      	mov	r4, r0
 8004950:	4608      	mov	r0, r1
 8004952:	602b      	str	r3, [r5, #0]
 8004954:	f7fc fe20 	bl	8001598 <_sbrk>
 8004958:	1c43      	adds	r3, r0, #1
 800495a:	d102      	bne.n	8004962 <_sbrk_r+0x1a>
 800495c:	682b      	ldr	r3, [r5, #0]
 800495e:	b103      	cbz	r3, 8004962 <_sbrk_r+0x1a>
 8004960:	6023      	str	r3, [r4, #0]
 8004962:	bd38      	pop	{r3, r4, r5, pc}
 8004964:	200014e0 	.word	0x200014e0

08004968 <memchr>:
 8004968:	4603      	mov	r3, r0
 800496a:	b510      	push	{r4, lr}
 800496c:	b2c9      	uxtb	r1, r1
 800496e:	4402      	add	r2, r0
 8004970:	4293      	cmp	r3, r2
 8004972:	4618      	mov	r0, r3
 8004974:	d101      	bne.n	800497a <memchr+0x12>
 8004976:	2000      	movs	r0, #0
 8004978:	e003      	b.n	8004982 <memchr+0x1a>
 800497a:	7804      	ldrb	r4, [r0, #0]
 800497c:	3301      	adds	r3, #1
 800497e:	428c      	cmp	r4, r1
 8004980:	d1f6      	bne.n	8004970 <memchr+0x8>
 8004982:	bd10      	pop	{r4, pc}

08004984 <memcpy>:
 8004984:	440a      	add	r2, r1
 8004986:	4291      	cmp	r1, r2
 8004988:	f100 33ff 	add.w	r3, r0, #4294967295
 800498c:	d100      	bne.n	8004990 <memcpy+0xc>
 800498e:	4770      	bx	lr
 8004990:	b510      	push	{r4, lr}
 8004992:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004996:	4291      	cmp	r1, r2
 8004998:	f803 4f01 	strb.w	r4, [r3, #1]!
 800499c:	d1f9      	bne.n	8004992 <memcpy+0xe>
 800499e:	bd10      	pop	{r4, pc}

080049a0 <_realloc_r>:
 80049a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049a4:	4680      	mov	r8, r0
 80049a6:	4615      	mov	r5, r2
 80049a8:	460c      	mov	r4, r1
 80049aa:	b921      	cbnz	r1, 80049b6 <_realloc_r+0x16>
 80049ac:	4611      	mov	r1, r2
 80049ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049b2:	f7ff bc39 	b.w	8004228 <_malloc_r>
 80049b6:	b92a      	cbnz	r2, 80049c4 <_realloc_r+0x24>
 80049b8:	f7ff fbcc 	bl	8004154 <_free_r>
 80049bc:	2400      	movs	r4, #0
 80049be:	4620      	mov	r0, r4
 80049c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049c4:	f000 f81a 	bl	80049fc <_malloc_usable_size_r>
 80049c8:	4285      	cmp	r5, r0
 80049ca:	4606      	mov	r6, r0
 80049cc:	d802      	bhi.n	80049d4 <_realloc_r+0x34>
 80049ce:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80049d2:	d8f4      	bhi.n	80049be <_realloc_r+0x1e>
 80049d4:	4629      	mov	r1, r5
 80049d6:	4640      	mov	r0, r8
 80049d8:	f7ff fc26 	bl	8004228 <_malloc_r>
 80049dc:	4607      	mov	r7, r0
 80049de:	2800      	cmp	r0, #0
 80049e0:	d0ec      	beq.n	80049bc <_realloc_r+0x1c>
 80049e2:	42b5      	cmp	r5, r6
 80049e4:	462a      	mov	r2, r5
 80049e6:	4621      	mov	r1, r4
 80049e8:	bf28      	it	cs
 80049ea:	4632      	movcs	r2, r6
 80049ec:	f7ff ffca 	bl	8004984 <memcpy>
 80049f0:	4621      	mov	r1, r4
 80049f2:	4640      	mov	r0, r8
 80049f4:	f7ff fbae 	bl	8004154 <_free_r>
 80049f8:	463c      	mov	r4, r7
 80049fa:	e7e0      	b.n	80049be <_realloc_r+0x1e>

080049fc <_malloc_usable_size_r>:
 80049fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a00:	1f18      	subs	r0, r3, #4
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	bfbc      	itt	lt
 8004a06:	580b      	ldrlt	r3, [r1, r0]
 8004a08:	18c0      	addlt	r0, r0, r3
 8004a0a:	4770      	bx	lr

08004a0c <_init>:
 8004a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a0e:	bf00      	nop
 8004a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a12:	bc08      	pop	{r3}
 8004a14:	469e      	mov	lr, r3
 8004a16:	4770      	bx	lr

08004a18 <_fini>:
 8004a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a1a:	bf00      	nop
 8004a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a1e:	bc08      	pop	{r3}
 8004a20:	469e      	mov	lr, r3
 8004a22:	4770      	bx	lr
