module_name test2
option_port{
	io,1,sig_inout
	o,4,led_out
}
use_fifo_8
use_fifo_32
//make_8_alw{
//}
make_32_alw{
	w,32,sensor_data
}
w_cycle_32 3
//r_cycle_32
//w_cycle_8
//r_cycle_8 4
reg_list{
	1,req_reg
}
wire_list{
	1,busy_wire
}
sub_module_name sonic_sensor uut
//connection type normal or handshake
assign_port sonic_sensor normal{
	req=req_reg
	busy=busy_reg
	sig=sig_inout
	out_data=sensor_data
	led=led_out
}
end