#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x175bbb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x175bd40 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1744d50 .functor NOT 1, L_0x179c1f0, C4<0>, C4<0>, C4<0>;
L_0x179c040 .functor XOR 10, L_0x179be70, L_0x179bfa0, C4<0000000000>, C4<0000000000>;
L_0x179c150 .functor XOR 10, L_0x179c040, L_0x179c0b0, C4<0000000000>, C4<0000000000>;
v0x1798230_0 .net *"_ivl_10", 9 0, L_0x179c0b0;  1 drivers
v0x1798330_0 .net *"_ivl_12", 9 0, L_0x179c150;  1 drivers
v0x1798410_0 .net *"_ivl_2", 9 0, L_0x179bdd0;  1 drivers
v0x17984d0_0 .net *"_ivl_4", 9 0, L_0x179be70;  1 drivers
v0x17985b0_0 .net *"_ivl_6", 9 0, L_0x179bfa0;  1 drivers
v0x17986e0_0 .net *"_ivl_8", 9 0, L_0x179c040;  1 drivers
v0x17987c0_0 .var "clk", 0 0;
v0x1798860_0 .net "in", 3 0, v0x1795930_0;  1 drivers
v0x1798900_0 .net "out_any_dut", 3 1, L_0x179aac0;  1 drivers
v0x17989c0_0 .net "out_any_ref", 3 1, L_0x1745310;  1 drivers
v0x1798a90_0 .net "out_both_dut", 2 0, L_0x1799f80;  1 drivers
v0x1798b60_0 .net "out_both_ref", 2 0, L_0x1745040;  1 drivers
v0x1798c30_0 .net "out_different_dut", 3 0, L_0x179b3d0;  1 drivers
v0x1798d00_0 .net "out_different_ref", 3 0, L_0x1745560;  1 drivers
v0x1798dd0_0 .var/2u "stats1", 287 0;
v0x1798e90_0 .var/2u "strobe", 0 0;
v0x1798f50_0 .net "tb_match", 0 0, L_0x179c1f0;  1 drivers
v0x1799020_0 .net "tb_mismatch", 0 0, L_0x1744d50;  1 drivers
v0x17990c0_0 .net "wavedrom_enable", 0 0, v0x1795a90_0;  1 drivers
v0x1799190_0 .net "wavedrom_title", 511 0, v0x1795b30_0;  1 drivers
E_0x1755890/0 .event negedge, v0x1795870_0;
E_0x1755890/1 .event posedge, v0x1795870_0;
E_0x1755890 .event/or E_0x1755890/0, E_0x1755890/1;
L_0x179bdd0 .concat [ 4 3 3 0], L_0x1745560, L_0x1745310, L_0x1745040;
L_0x179be70 .concat [ 4 3 3 0], L_0x1745560, L_0x1745310, L_0x1745040;
L_0x179bfa0 .concat [ 4 3 3 0], L_0x179b3d0, L_0x179aac0, L_0x1799f80;
L_0x179c0b0 .concat [ 4 3 3 0], L_0x1745560, L_0x1745310, L_0x1745040;
L_0x179c1f0 .cmp/eeq 10, L_0x179bdd0, L_0x179c150;
S_0x175bed0 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x175bd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1745040 .functor AND 3, L_0x1799290, L_0x1799330, C4<111>, C4<111>;
L_0x1745310 .functor OR 3, L_0x17994c0, L_0x1799560, C4<000>, C4<000>;
L_0x1745560 .functor XOR 4, v0x1795930_0, L_0x17999b0, C4<0000>, C4<0000>;
v0x1744540_0 .net *"_ivl_1", 2 0, L_0x1799290;  1 drivers
v0x1744880_0 .net *"_ivl_13", 0 0, L_0x1799720;  1 drivers
v0x1744b50_0 .net *"_ivl_15", 2 0, L_0x17998d0;  1 drivers
v0x1744e60_0 .net *"_ivl_16", 3 0, L_0x17999b0;  1 drivers
v0x1745150_0 .net *"_ivl_3", 2 0, L_0x1799330;  1 drivers
v0x1745420_0 .net *"_ivl_7", 2 0, L_0x17994c0;  1 drivers
v0x1745630_0 .net *"_ivl_9", 2 0, L_0x1799560;  1 drivers
v0x1794c40_0 .net "in", 3 0, v0x1795930_0;  alias, 1 drivers
v0x1794d20_0 .net "out_any", 3 1, L_0x1745310;  alias, 1 drivers
v0x1794e90_0 .net "out_both", 2 0, L_0x1745040;  alias, 1 drivers
v0x1794f70_0 .net "out_different", 3 0, L_0x1745560;  alias, 1 drivers
L_0x1799290 .part v0x1795930_0, 0, 3;
L_0x1799330 .part v0x1795930_0, 1, 3;
L_0x17994c0 .part v0x1795930_0, 0, 3;
L_0x1799560 .part v0x1795930_0, 1, 3;
L_0x1799720 .part v0x1795930_0, 0, 1;
L_0x17998d0 .part v0x1795930_0, 1, 3;
L_0x17999b0 .concat [ 3 1 0 0], L_0x17998d0, L_0x1799720;
S_0x17950d0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x175bd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1795870_0 .net "clk", 0 0, v0x17987c0_0;  1 drivers
v0x1795930_0 .var "in", 3 0;
v0x17959f0_0 .net "tb_match", 0 0, L_0x179c1f0;  alias, 1 drivers
v0x1795a90_0 .var "wavedrom_enable", 0 0;
v0x1795b30_0 .var "wavedrom_title", 511 0;
E_0x1755420 .event posedge, v0x1795870_0;
E_0x1755d10 .event negedge, v0x1795870_0;
S_0x1795370 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x17950d0;
 .timescale -12 -12;
v0x1795570_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1795670 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x17950d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1795d00 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x175bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x175cb10 .functor AND 1, L_0x1799b90, L_0x1799c30, C4<1>, C4<1>;
L_0x176d7d0 .functor AND 1, L_0x1799d70, L_0x1799e10, C4<1>, C4<1>;
L_0x176d840 .functor AND 1, L_0x179a110, L_0x179a1f0, C4<1>, C4<1>;
L_0x179a720 .functor OR 1, L_0x179a590, L_0x179a680, C4<0>, C4<0>;
L_0x179aa00 .functor OR 1, L_0x179a860, L_0x179a960, C4<0>, C4<0>;
L_0x179ac50 .functor OR 1, L_0x179acc0, L_0x179ad60, C4<0>, C4<0>;
L_0x179b180 .functor XOR 1, L_0x179afb0, L_0x179b050, C4<0>, C4<0>;
L_0x179b470 .functor XOR 1, L_0x179b290, L_0x179b330, C4<0>, C4<0>;
L_0x179b7c0 .functor XOR 1, L_0x179b5d0, L_0x179b670, C4<0>, C4<0>;
L_0x179bc10 .functor XOR 1, L_0x179ba10, L_0x179bb70, C4<0>, C4<0>;
v0x1795f70_0 .net *"_ivl_11", 0 0, L_0x1799d70;  1 drivers
v0x1796050_0 .net *"_ivl_13", 0 0, L_0x1799e10;  1 drivers
v0x1796130_0 .net *"_ivl_14", 0 0, L_0x176d7d0;  1 drivers
v0x1796220_0 .net *"_ivl_20", 0 0, L_0x179a110;  1 drivers
v0x1796300_0 .net *"_ivl_22", 0 0, L_0x179a1f0;  1 drivers
v0x1796430_0 .net *"_ivl_23", 0 0, L_0x176d840;  1 drivers
v0x1796510_0 .net *"_ivl_28", 0 0, L_0x179a590;  1 drivers
v0x17965f0_0 .net *"_ivl_3", 0 0, L_0x1799b90;  1 drivers
v0x17966d0_0 .net *"_ivl_30", 0 0, L_0x179a680;  1 drivers
v0x1796840_0 .net *"_ivl_31", 0 0, L_0x179a720;  1 drivers
v0x1796920_0 .net *"_ivl_36", 0 0, L_0x179a860;  1 drivers
v0x1796a00_0 .net *"_ivl_38", 0 0, L_0x179a960;  1 drivers
v0x1796ae0_0 .net *"_ivl_39", 0 0, L_0x179aa00;  1 drivers
v0x1796bc0_0 .net *"_ivl_45", 0 0, L_0x179acc0;  1 drivers
v0x1796ca0_0 .net *"_ivl_47", 0 0, L_0x179ad60;  1 drivers
v0x1796d80_0 .net *"_ivl_48", 0 0, L_0x179ac50;  1 drivers
v0x1796e60_0 .net *"_ivl_5", 0 0, L_0x1799c30;  1 drivers
v0x1796f40_0 .net *"_ivl_53", 0 0, L_0x179afb0;  1 drivers
v0x1797020_0 .net *"_ivl_55", 0 0, L_0x179b050;  1 drivers
v0x1797100_0 .net *"_ivl_56", 0 0, L_0x179b180;  1 drivers
v0x17971c0_0 .net *"_ivl_6", 0 0, L_0x175cb10;  1 drivers
v0x17972a0_0 .net *"_ivl_61", 0 0, L_0x179b290;  1 drivers
v0x1797380_0 .net *"_ivl_63", 0 0, L_0x179b330;  1 drivers
v0x1797460_0 .net *"_ivl_64", 0 0, L_0x179b470;  1 drivers
v0x1797520_0 .net *"_ivl_69", 0 0, L_0x179b5d0;  1 drivers
v0x1797600_0 .net *"_ivl_71", 0 0, L_0x179b670;  1 drivers
v0x17976e0_0 .net *"_ivl_72", 0 0, L_0x179b7c0;  1 drivers
v0x17977a0_0 .net *"_ivl_78", 0 0, L_0x179ba10;  1 drivers
v0x1797880_0 .net *"_ivl_80", 0 0, L_0x179bb70;  1 drivers
v0x1797960_0 .net *"_ivl_81", 0 0, L_0x179bc10;  1 drivers
v0x1797a20_0 .net "in", 3 0, v0x1795930_0;  alias, 1 drivers
v0x1797ae0_0 .net "out_any", 3 1, L_0x179aac0;  alias, 1 drivers
v0x1797bc0_0 .net "out_both", 2 0, L_0x1799f80;  alias, 1 drivers
v0x1797eb0_0 .net "out_different", 3 0, L_0x179b3d0;  alias, 1 drivers
L_0x1799b90 .part v0x1795930_0, 2, 1;
L_0x1799c30 .part v0x1795930_0, 3, 1;
L_0x1799d70 .part v0x1795930_0, 1, 1;
L_0x1799e10 .part v0x1795930_0, 2, 1;
L_0x1799f80 .concat8 [ 1 1 1 0], L_0x176d840, L_0x176d7d0, L_0x175cb10;
L_0x179a110 .part v0x1795930_0, 0, 1;
L_0x179a1f0 .part v0x1795930_0, 1, 1;
L_0x179a590 .part v0x1795930_0, 2, 1;
L_0x179a680 .part v0x1795930_0, 3, 1;
L_0x179a860 .part v0x1795930_0, 1, 1;
L_0x179a960 .part v0x1795930_0, 2, 1;
L_0x179aac0 .concat8 [ 1 1 1 0], L_0x179ac50, L_0x179aa00, L_0x179a720;
L_0x179acc0 .part v0x1795930_0, 0, 1;
L_0x179ad60 .part v0x1795930_0, 1, 1;
L_0x179afb0 .part v0x1795930_0, 2, 1;
L_0x179b050 .part v0x1795930_0, 3, 1;
L_0x179b290 .part v0x1795930_0, 1, 1;
L_0x179b330 .part v0x1795930_0, 2, 1;
L_0x179b5d0 .part v0x1795930_0, 0, 1;
L_0x179b670 .part v0x1795930_0, 1, 1;
L_0x179b3d0 .concat8 [ 1 1 1 1], L_0x179bc10, L_0x179b7c0, L_0x179b470, L_0x179b180;
L_0x179ba10 .part v0x1795930_0, 3, 1;
L_0x179bb70 .part v0x1795930_0, 0, 1;
S_0x1798010 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x175bd40;
 .timescale -12 -12;
E_0x173da20 .event anyedge, v0x1798e90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1798e90_0;
    %nor/r;
    %assign/vec4 v0x1798e90_0, 0;
    %wait E_0x173da20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17950d0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1795930_0, 0;
    %wait E_0x1755d10;
    %wait E_0x1755420;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1795930_0, 0;
    %wait E_0x1755420;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1795930_0, 0;
    %wait E_0x1755420;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1795930_0, 0;
    %wait E_0x1755420;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x1795930_0, 0;
    %wait E_0x1755420;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1795930_0, 0;
    %wait E_0x1755d10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1795670;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1795930_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1755d10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1795930_0, 0;
    %wait E_0x1755420;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1795930_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x175bd40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17987c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1798e90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x175bd40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17987c0_0;
    %inv;
    %store/vec4 v0x17987c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x175bd40;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1795870_0, v0x1799020_0, v0x1798860_0, v0x1798b60_0, v0x1798a90_0, v0x17989c0_0, v0x1798900_0, v0x1798d00_0, v0x1798c30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x175bd40;
T_7 ;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x175bd40;
T_8 ;
    %wait E_0x1755890;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1798dd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1798dd0_0, 4, 32;
    %load/vec4 v0x1798f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1798dd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1798dd0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1798dd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1798b60_0;
    %load/vec4 v0x1798b60_0;
    %load/vec4 v0x1798a90_0;
    %xor;
    %load/vec4 v0x1798b60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1798dd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1798dd0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x17989c0_0;
    %load/vec4 v0x17989c0_0;
    %load/vec4 v0x1798900_0;
    %xor;
    %load/vec4 v0x17989c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1798dd0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1798dd0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1798d00_0;
    %load/vec4 v0x1798d00_0;
    %load/vec4 v0x1798c30_0;
    %xor;
    %load/vec4 v0x1798d00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1798dd0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1798dd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1798dd0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/gatesv/iter0/response1/top_module.sv";
