###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Mon Nov 17 19:52:16 2025
#  Design:            MCU
#  Command:           report_clock_timing \
#    -type skew \
#    -nworst 10 > $REPORT_DIR/$DESIGN_NAME.report_clock_timing.skew.signoff.rpt
###############################################################

  Clock: clk_hfxt
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.045	          	r    timer0/timer_value_reg[28]/CK
       0.016	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.045	          	r    timer0/timer_value_reg[25]/CK
       0.016	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.045	          	r    timer0/timer_value_reg[24]/CK
       0.016	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.045	          	r    timer0/timer_value_reg[23]/CK
       0.016	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.045	          	r    timer0/timer_value_reg[21]/CK
       0.016	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.045	          	r    timer0/timer_value_reg[20]/CK
       0.016	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.045	          	r    timer0/timer_value_reg[19]/CK
       0.016	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.045	          	r    timer0/timer_value_reg[18]/CK
       0.016	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.045	          	r    timer0/timer_value_reg[22]/CK
       0.016	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.045	          	r    timer0/timer_value_reg[17]/CK
       0.016	     0.029	    -0.000	r    timer0/compare0_output_reg/CK

  Clock: smclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.024	          	r    i2c1/ClearI2CMST_reg/CK
       0.146	    -0.122	    -0.000	r    i2c1/CGMaster/EnLat_reg/CK
            	     0.023	          	r    i2c1/I2CMCB_reg/CK
       0.144	    -0.122	    -0.000	r    i2c1/CGMaster/EnLat_reg/CK
            	     0.030	          	r    afe0/adc_fsm/counter/count_reg_reg[9]/CK
       0.141	    -0.111	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.030	          	r    afe0/adc_fsm/counter/count_reg_reg[8]/CK
       0.141	    -0.111	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.030	          	r    afe0/adc_fsm/counter/count_reg_reg[7]/CK
       0.141	    -0.111	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.030	          	r    afe0/adc_fsm/counter/count_reg_reg[6]/CK
       0.141	    -0.111	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.030	          	r    afe0/adc_fsm/counter/count_reg_reg[5]/CK
       0.141	    -0.111	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.030	          	r    afe0/adc_fsm/counter/count_reg_reg[4]/CK
       0.141	    -0.111	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.030	          	r    afe0/adc_fsm/counter/count_reg_reg[3]/CK
       0.141	    -0.111	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.030	          	r    afe0/adc_fsm/counter/count_reg_reg[2]/CK
       0.141	    -0.111	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK

  Clock: clk_cpu
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.226	          	ri   adddec0/write_data_reg[2]/CK
       0.313	    -0.087	    -0.000	r    system0/SYS_BLOCK_PWR_reg[2]/CK
            	     0.226	          	ri   adddec0/write_data_reg[1]/CK
       0.313	    -0.087	    -0.000	r    system0/SYS_BLOCK_PWR_reg[1]/CK
            	     0.226	          	ri   adddec0/write_data_reg[0]/CK
       0.313	    -0.087	    -0.000	r    system0/SYS_BLOCK_PWR_reg[0]/CK
            	     0.241	          	ri   adddec0/write_data_reg[10]/CK
       0.313	    -0.072	    -0.000	r    system0/unlock_reg/CK
            	     0.241	          	ri   adddec0/write_data_reg[9]/CK
       0.313	    -0.072	    -0.000	r    system0/unlock_reg/CK
            	     0.241	          	ri   adddec0/write_data_reg[9]/CK
       0.313	    -0.072	    -0.000	r    system0/clr_wdt_reg/CK
            	     0.241	          	ri   adddec0/write_data_reg[8]/CK
       0.313	    -0.072	    -0.000	r    system0/unlock_reg/CK
            	     0.241	          	ri   adddec0/write_data_reg[8]/CK
       0.313	    -0.072	    -0.000	r    system0/clr_wdt_reg/CK
            	     0.241	          	ri   adddec0/write_data_reg[13]/CK
       0.313	    -0.072	    -0.000	r    system0/unlock_reg/CK
            	     0.241	          	ri   adddec0/write_data_reg[13]/CK
       0.313	    -0.072	    -0.000	r    system0/clr_wdt_reg/CK

  Clock: clk_lfxt
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.048	          	r    timer0/timer_value_reg[28]/CK
       0.016	     0.031	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[25]/CK
       0.016	     0.031	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[24]/CK
       0.016	     0.031	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[23]/CK
       0.016	     0.031	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[21]/CK
       0.016	     0.031	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[20]/CK
       0.016	     0.031	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[19]/CK
       0.016	     0.031	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[18]/CK
       0.016	     0.031	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[22]/CK
       0.016	     0.031	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[17]/CK
       0.016	     0.031	    -0.000	r    timer0/compare0_output_reg/CK

  Clock: clk_sck1
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.028	          	ri   spi1/s_counter_reg[5]/CK
       0.022	     0.006	    -0.000	r    spi1/s_tx_sreg_reg[20]/CK
            	     0.028	          	ri   spi1/s_counter_reg[4]/CK
       0.022	     0.006	    -0.000	r    spi1/s_tx_sreg_reg[20]/CK
            	     0.028	          	ri   spi1/s_counter_reg[3]/CK
       0.022	     0.006	    -0.000	r    spi1/s_tx_sreg_reg[20]/CK
            	     0.028	          	ri   spi1/s_counter_reg[2]/CK
       0.022	     0.006	    -0.000	r    spi1/s_tx_sreg_reg[20]/CK
            	     0.028	          	ri   spi1/s_counter_reg[1]/CK
       0.022	     0.006	    -0.000	r    spi1/s_tx_sreg_reg[20]/CK
            	     0.028	          	ri   spi1/s_counter_reg[5]/CK
       0.022	     0.006	    -0.000	r    spi1/s_tx_sreg_reg[2]/CK
            	     0.028	          	ri   spi1/s_counter_reg[4]/CK
       0.022	     0.006	    -0.000	r    spi1/s_tx_sreg_reg[2]/CK
            	     0.028	          	ri   spi1/s_counter_reg[3]/CK
       0.022	     0.006	    -0.000	r    spi1/s_tx_sreg_reg[2]/CK
            	     0.028	          	ri   spi1/s_counter_reg[3]/CK
       0.022	     0.006	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.028	          	ri   spi1/s_counter_reg[2]/CK
       0.022	     0.006	    -0.000	r    spi1/s_tx_sreg_reg[12]/CK

  Clock: mclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[22][27]/CK
       0.164	    -0.103	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[22][26]/CK
       0.164	    -0.103	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[22][25]/CK
       0.164	    -0.103	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[22][19]/CK
       0.164	    -0.103	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[22][14]/CK
       0.164	    -0.103	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[22][14]/CK
       0.164	    -0.103	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[22][12]/CK
       0.164	    -0.103	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[22][12]/CK
       0.164	    -0.103	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[22][8]/CK
       0.164	    -0.103	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[22][8]/CK
       0.164	    -0.103	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK

  Clock: clk_sck0
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.035	          	ri   spi0/s_counter_reg[5]/CK
       0.033	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[12]/CK
            	     0.035	          	ri   spi0/s_counter_reg[5]/CK
       0.033	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[10]/CK
            	     0.035	          	ri   spi0/s_counter_reg[4]/CK
       0.033	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[12]/CK
            	     0.035	          	ri   spi0/s_counter_reg[4]/CK
       0.033	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[10]/CK
            	     0.035	          	ri   spi0/s_counter_reg[3]/CK
       0.033	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[12]/CK
            	     0.035	          	ri   spi0/s_counter_reg[3]/CK
       0.033	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[10]/CK
            	     0.035	          	ri   spi0/s_counter_reg[2]/CK
       0.033	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[12]/CK
            	     0.035	          	ri   spi0/s_counter_reg[2]/CK
       0.033	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[10]/CK
            	     0.035	          	ri   spi0/s_counter_reg[1]/CK
       0.033	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[12]/CK
            	     0.035	          	ri   spi0/s_counter_reg[1]/CK
       0.033	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[10]/CK

