	component mysystem is
		port (
			clk_clk                   : in    std_logic                     := 'X';             -- clk
			reset_reset_n             : in    std_logic                     := 'X';             -- reset_n
			sdram_addr                : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_ba                  : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n               : out   std_logic;                                        -- cas_n
			sdram_cke                 : out   std_logic;                                        -- cke
			sdram_cs_n                : out   std_logic;                                        -- cs_n
			sdram_dq                  : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm                 : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n               : out   std_logic;                                        -- ras_n
			sdram_we_n                : out   std_logic;                                        -- we_n
			uart_0_rxd                : in    std_logic                     := 'X';             -- rxd
			uart_0_txd                : out   std_logic;                                        -- txd
			pio_led_export            : out   std_logic_vector(3 downto 0);                     -- export
			pio_key_export            : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			altpll_0_sdram_clk        : out   std_logic;                                        -- clk
			ir_decode_export          : in    std_logic                     := 'X';             -- export
			altpll_0_areset_export    : in    std_logic                     := 'X';             -- export
			altpll_0_locked_export    : out   std_logic;                                        -- export
			altpll_0_phasedone_export : out   std_logic;                                        -- export
			pio_seg7_export           : out   std_logic_vector(31 downto 0);                    -- export
			pio_seg7_en_export        : out   std_logic;                                        -- export
			epcs_dclk                 : out   std_logic;                                        -- dclk
			epcs_sce                  : out   std_logic;                                        -- sce
			epcs_sdo                  : out   std_logic;                                        -- sdo
			epcs_data0                : in    std_logic                     := 'X'              -- data0
		);
	end component mysystem;

