*****************************************************************

Copyright (c) 2014 by SHENZHEN PANGO MICROSYSTEMS CO.,LTD
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_DDRPHY_DFT]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

  IMPORTANT [SCRIPT GENERATED, DO NOT EDIT MANUALLY!]

*******************************************************************************/

tech
operator GTP_DDRPHY_DFT
{
    parameter
    (
        bit TEST_PATTERN2[31:0] = 32'h00000000,
        bit TEST_PATTERN3[31:0] = 32'h00000000,
        int T200US = 54000,
        bit MR0_DDR3[15:0] = 16'h1108,
        bit MR1_DDR3[15:0] = 16'h0001,
        bit MR2_DDR3[15:0] = 16'h0000,
        bit MR3_DDR3[15:0] = 16'h0000,
        bit MR_DDR2[15:0] = 16'h0100,
        bit EMR1_DDR2[15:0] = 16'h0401,
        bit EMR2_DDR2[15:0] = 16'h0000,
        bit EMR3_DDR2[15:0] = 16'h0000,
        bit MR_LPDDR[15:0] = 16'h0003,
        bit EMR_LPDDR[15:0] = 16'h0000,
        int TMRD = 0,
        int TMOD = 0,
        int TZQINIT = 0,
        int TXPR = 0,
        int TRP = 0,
        int TRFC = 0,
        string WL_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string DDR_TYPE = "DDR3",
        string DATA_WIDTH = "16BIT",
        bit DQS_GATE_MODE[1:0] = 2'b00,
        string WRDATA_PATH_ADJ = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string CTRL_PATH_ADJ = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        bit WL_MAX_STEP[7:0] = 8'b00000000,
        bit WL_MAX_CHECK[4:0] = 5'b00000,
        string MAN_WRLVL_DQS_L = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string MAN_WRLVL_DQS_H = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        bit WL_CTRL_L[2:0] = 3'b000,
        bit WL_CTRL_H[2:0] = 3'b000,
        bit INIT_READ_CLK_CTRL[1:0] = 2'b00,
        bit INIT_READ_CLK_CTRL_H[1:0] = 2'b00,
        bit INIT_SLIP_STEP[3:0] = 4'b0000,
        bit INIT_SLIP_STEP_H[3:0] = 4'b0000,
        string FORCE_READ_CLK_CTRL_L = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string FORCE_READ_CLK_CTRL_H = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string STOP_WITH_ERROR = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        bit DQGT_DEBUG = 1'b0,
        bit WRITE_DEBUG = 1'b0,
        bit RDEL_ADJ_MAX_RANG[4:0] = 5'b00000,
        bit MIN_DQSI_WIN[3:0] = 4'b0000,
        bit INIT_SAMP_POSITION[7:0] = 8'b00000000,
        bit INIT_SAMP_POSITION_H[7:0] = 8'b00000000,
        string FORCE_SAMP_POSITION_L = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string FORCE_SAMP_POSITION_H = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        bit RDEL_RD_CNT[18:0] = 19'b0000000000000000000,
        int T400NS = 0,
        bit T_LPDDR[8:0] = 9'b000000000,
        bit REF_CNT[7:0] = 8'b00000000,
        string APB_VLD = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        bit TEST_PATTERN1[127:0] = 128'h0000ffff0000ffff0000ffff0000ffff,
        string TRAIN_RST_TYPE = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        bit TXS[7:0] = 8'b00000000,
        bit WL_SETTING = 1'b0,
        bit WCLK_DEL_SEL = 1'b0,
        bit INIT_WRLVL_STEP_L[7:0] = 8'b00000000,
        bit INIT_WRLVL_STEP_H[7:0] = 8'b00000000
    );

    port
    (
        input DDRPHY_UPDATE_TYPE[1:0],
        input DDRPHY_UPDATE_COMP_VAL_L[1:0],
        input DDRPHY_UPDATE_COMP_DIR_L,
        input DDRPHY_UPDATE_COMP_VAL_H[1:0],
        input DDRPHY_UPDATE_COMP_DIR_H,
        input DDRPHY_CLKIN /* pragma PAP_IS_CLOCK_PIN */,
        input DDRPHY_RST,
        output DDRPHY_RST_REQ,
        input DDRPHY_RST_ACK,
        input DDRPHY_UPDATE,
        output DDRPHY_UPDATE_DONE,
        input PCLK /* pragma PAP_IS_CLOCK_PIN */,
        input PRESET,
        input PADDR[11:0],
        input PWDATA[31:0],
        input PWRITE,
        input PSEL,
        input PENABLE,
        output PREADY,
        output PRDATA[31:0],
        output DDRPHY_GATEI_H,
        output DDRPHY_GATEI_L,
        input DDRPHY_DQ_L[7:0],
        input DDRPHY_DQ_H[7:0],
        input DLL_UPDATE_ACK,
        output DLL_UPDATE_REQ,
        output DDRPHY_WL_STEP_L[7:0],
        output DDRPHY_WL_CTRL_L[2:0],
        output DDRPHY_RDQS_STEP_L[2:0],
        output DDRPHY_DQS_GATE_CTRL_L[1:0],
        output DDRPHY_READ_CLK_CTRL_L[2:0],
        input DDRPHY_WL_OV_L,
        input DDRPHY_DGTS_L,
        input DDRPHY_READ_VALID_L,
        input DDRPHY_DLL_STEP[7:0],
        input DDRPHY_RDEL_OV_L,
        input DDRPHY_RDATA_L[31:0],
        output DDRPHY_WEN_L[15:0],
        output DDRPHY_WDATA_L[31:0],
        output DDRPHY_WDQS_L[3:0],
        output DDRPHY_WDQS_EN_L[1:0],
        output DDRPHY_DM_L[3:0],
        output DDRPHY_WL_STEP_H[7:0],
        output DDRPHY_WL_CTRL_H[2:0],
        output DDRPHY_RDQS_STEP_H[2:0],
        output DDRPHY_DQS_GATE_CTRL_H[1:0],
        output DDRPHY_READ_CLK_CTRL_H[2:0],
        input DDRPHY_WL_OV_H,
        input DDRPHY_DGTS_H,
        input DDRPHY_READ_VALID_H,
        input DDRPHY_RDEL_OV_H,
        output DDRPHY_WEN_H[15:0],
        input DDRPHY_RDATA_H[31:0],
        output DDRPHY_WDATA_H[31:0],
        output DDRPHY_WDQS_H[3:0],
        output DDRPHY_DM_H[3:0],
        output DDRPHY_WDQS_EN_H[1:0],
        output IOL_CE[59:0],
        output IOL_CLK_SYS[59:0],
        output IOL_LRS[59:0],
        output RST_DLL,
        output UPDATE_N,
        output DLL_CLK_INPUT,
        output DLL_FREEZE,
        output DQS_RST[4:0],
        output DQS_RST_TRAINING_N[4:0],
        output DQS_CLK_REGIONAL[4:0],
        output DQS_GATEI[2:0],
        output DQS_WL_STEP[23:0],
        output DQS_WL_CTRL[8:0],
        output DQS_DQS_GATE_CTRL[11:0],
        output DQS_DQS_GATE_CTRL_TF2[3:0],
        output DQS_READ_CLK_CTRL[8:0],
        output DQS_RDEL_CTRL[8:0],
        output IOL_TX_DATA_TF8[103:0],
        output IOL_TX_DATA_TF4[183:0],
        output IOL_TX_DATA_TF7[6:0],
        output IOL_IODLY_CTRL[179:0],
        output IOL_MIPI_SW_DYN_I[59:0],
        output IOL_TS_CTRL_TF4[51:0],
        output IOL_TS_CTRL_TF2[91:0],
        output IOL_TS_CTRL_TF3[2:0],
        output MEM_RST_EN,
        input SRB_RST_DLL,
        input DLL_UPDATE_N,
        input SRB_DLL_FREEZE,
        input SRB_IOL_RST,
        input SRB_DQS_RST,
        input SRB_DQS_RST_TRAINING,
        output DDRPHY_CA_EN[55:0],
        output DDRPHY_ADDR[63:0],
        output DDRPHY_BA[11:0],
        output DDRPHY_CK[3:0],
        output DDRPHY_CKE[3:0],
        output DDRPHY_CS_N[3:0],
        output DDRPHY_RAS_N[3:0],
        output DDRPHY_CAS_N[3:0],
        output DDRPHY_WE_N[3:0],
        output DDRPHY_ODT[3:0],
        output DDRPHY_MEM_RST,
        output DFI_RDDATA[63:0],
        output DFI_RDDATA_VALID[3:0],
        output DFI_CTRLUPD_ACK,
        output DFI_INIT_COMPLETE,
        output DFI_PHYUPD_REQ,
        output DFI_PHYUPD_TYPE[1:0],
        output DFI_LP_ACK,
        output DFI_ERROR,
        output DFI_ERROR_INFO[2:0],
        input DFI_ADDRESS[31:0],
        input DFI_BANK[5:0],
        input DFI_CAS_N[1:0],
        input DFI_RAS_N[1:0],
        input DFI_WE_N[1:0],
        input DFI_CKE[1:0],
        input DFI_CS[1:0],
        input DFI_ODT[1:0],
        input DFI_RESET_N[1:0],
        input DFI_WRDATA[63:0],
        input DFI_WRDATA_MASK[7:0],
        input DFI_WRDATA_EN[3:0],
        input DFI_RDDATA_EN[3:0],
        input DFI_CTRLUPD_REQ,
        input DFI_DRAM_CLK_DISABLE,
        input DFI_INIT_START,
        input DFI_FREQUENCY[4:0],
        input DFI_PHYUPD_ACK,
        input DFI_LP_REQ,
        input DFI_LP_WAKEUP[3:0],
        input MODE_SEL_DBG,
        output DDRPHY_DBG[143:0]
    );
};
