// Seed: 1985194699
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri1 id_4
);
  wire id_6;
  always $display(1'b0, 1'h0, id_1 + id_0);
  assign id_6 = 1;
  always id_6 = 1;
  module_2();
  wire id_7;
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1
);
  assign id_0 = id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2;
  reg id_1;
  reg id_2;
  always id_1 = id_1;
  if (1) reg id_3;
  assign id_2 = 1'b0;
  id_4 :
  assert property (@(*) 1)
    @(*) begin
      begin
        $display(id_2, id_4);
        id_2 = id_4;
        id_4 <= (1);
        assign id_3 = id_3;
        reg id_5;
        begin
          @(posedge id_4) begin
            begin
              id_1 <= id_5;
            end
          end
        end
        disable id_6;
      end : id_7
    end
  assign id_2 = id_4;
  always begin
    $display(id_1);
  end
  wire id_8;
endmodule
