#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb 26 16:01:15 2020
# Process ID: 26107
# Current directory: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5
# Command line: vivado -mode batch -source scripts/z1top_fifo_display.tcl
# Log file: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/vivado.log
# Journal file: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/vivado.jou
#-----------------------------------------------------------
source scripts/z1top_fifo_display.tcl
# create_project -force z1top_fifo_display_proj z1top_fifo_display_proj -part xc7z020clg400-1
# set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
# add_files -norecurse src/z1top_fifo_display.v
# add_files -norecurse src/button_parser.v
# add_files -norecurse src/debouncer.v
# add_files -norecurse src/synchronizer.v
# add_files -norecurse src/edge_detector.v
# add_files -norecurse src/display_controller.v
# add_files -norecurse src/clk_wiz.v
# add_files -norecurse src/pixel_stream.v
# add_files -norecurse src/fifo.v
# add_files -norecurse ../lib/EECS151.v
# add_files -norecurse src/ucb_wheeler_hall_bin.mif
# add_files -fileset constrs_1 -norecurse constrs/pynq-z1.xdc
# update_compile_order -fileset sources_1
# check_syntax
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
INFO: [HDL 9-1065] Parsing verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v" included at line 2. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/z1top_fifo_display.v:2]
INFO: [HDL 9-3290] back to file '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/z1top_fifo_display.v' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/z1top_fifo_display.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v" included at line 1. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/pixel_stream.v:1]
INFO: [HDL 9-3290] back to file '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/pixel_stream.v' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/pixel_stream.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v" included at line 1. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/fifo.v:1]
INFO: [HDL 9-3290] back to file '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/fifo.v' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/fifo.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v" included at line 1. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/display_controller.v:1]
INFO: [HDL 9-3290] back to file '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/display_controller.v' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/display_controller.v:1]
# update_compile_order -fileset sources_1
# set_property ip_repo_paths digilent_ips [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/digilent_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/instsww/xilinx/Vivado/2019.1/data/ip'.
# create_bd_design "z1top_fifo_display_bd"
Wrote  : </home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/z1top_fifo_display_bd.bd> 
# set rgb2dvi_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0 ]
# set_property -dict [ list CONFIG.kClkRange {3} ] $rgb2dvi_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'FIFO_WIDTH' by 8 for port or parameter 'fifo_enq_data'
INFO: [IP_Flow 19-5107] Inferred bus interface 'pixel_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'pixel_clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'pixel_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/digilent_ips'.
# set z1top_fifo_display_0 [create_bd_cell -type module -reference z1top_fifo_display z1top_fifo_display_0]
# set TMDS_0 [ create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:tmds_rtl:1.0 TMDS_0 ]
# set BUTTONS [ create_bd_port -dir I -from 3 -to 0 BUTTONS ]
# set CLK_125MHZ_FPGA [ create_bd_port -dir I CLK_125MHZ_FPGA ]
# set LEDS [ create_bd_port -dir O -from 5 -to 0 LEDS ]
# set SWITCHES [ create_bd_port -dir I -from 1 -to 0 SWITCHES ]
# connect_bd_intf_net -intf_net rgb2dvi_0_TMDS [get_bd_intf_ports TMDS_0] [get_bd_intf_pins rgb2dvi_0/TMDS]
# connect_bd_net -net BUTTONS [get_bd_ports BUTTONS] [get_bd_pins z1top_fifo_display_0/BUTTONS]
# connect_bd_net -net CLK_125MHZ_FPGA [get_bd_ports CLK_125MHZ_FPGA] [get_bd_pins z1top_fifo_display_0/CLK_125MHZ_FPGA]
# connect_bd_net -net SWITCHES [get_bd_ports SWITCHES] [get_bd_pins z1top_fifo_display_0/SWITCHES]
# connect_bd_net -net z1top_fifo_display_0_LEDS [get_bd_ports LEDS] [get_bd_pins z1top_fifo_display_0/LEDS]
# connect_bd_net -net z1top_fifo_display_0_pixel_clk [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins z1top_fifo_display_0/pixel_clk]
# connect_bd_net -net z1top_fifo_display_0_video_out_pData [get_bd_pins rgb2dvi_0/vid_pData] [get_bd_pins z1top_fifo_display_0/video_out_pData]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
# connect_bd_net -net z1top_fifo_display_0_video_out_pHSync [get_bd_pins rgb2dvi_0/vid_pHSync] [get_bd_pins z1top_fifo_display_0/video_out_pHSync]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
# connect_bd_net -net z1top_fifo_display_0_video_out_pVDE [get_bd_pins rgb2dvi_0/vid_pVDE] [get_bd_pins z1top_fifo_display_0/video_out_pVDE]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pVDE is being overridden by the user. This pin will not be connected as a part of interface connection RGB
# connect_bd_net -net z1top_fifo_display_0_video_out_pVSync [get_bd_pins rgb2dvi_0/vid_pVSync] [get_bd_pins z1top_fifo_display_0/video_out_pVSync]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
# validate_bd_design
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=z1top_fifo_display_bd_z1top_fifo_display_0_0_pixel_clk 
WARNING: [BD 41-927] Following properties on pin /z1top_fifo_display_0/pixel_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=z1top_fifo_display_bd_z1top_fifo_display_0_0_pixel_clk 
# save_bd_design
Wrote  : </home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/z1top_fifo_display_bd.bd> 
# make_wrapper -files [get_files z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/z1top_fifo_display_bd.bd] -top
INFO: [BD 41-1662] The design 'z1top_fifo_display_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/synth/z1top_fifo_display_bd.v
VHDL Output written to : /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/sim/z1top_fifo_display_bd.v
VHDL Output written to : /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/hdl/z1top_fifo_display_bd_wrapper.v
# add_files -norecurse           z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/hdl/z1top_fifo_display_bd_wrapper.v
# update_compile_order -fileset sources_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
# set_property top z1top_fifo_display_bd_wrapper [current_fileset]
# update_compile_order -fileset sources_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
# launch_runs synth_1
INFO: [BD 41-1662] The design 'z1top_fifo_display_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/synth/z1top_fifo_display_bd.v
VHDL Output written to : /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/sim/z1top_fifo_display_bd.v
VHDL Output written to : /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/hdl/z1top_fifo_display_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block z1top_fifo_display_0 .
Exporting to file /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/hw_handoff/z1top_fifo_display_bd.hwh
Generated Block Design Tcl file /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/hw_handoff/z1top_fifo_display_bd_bd.tcl
Generated Hardware Definition File /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/synth/z1top_fifo_display_bd.hwdef
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:38]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:82]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:112]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:187]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:225]
WARNING: [HDL 9-3756] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
WARNING: [HDL 9-3756] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:335]
[Wed Feb 26 16:01:45 2020] Launched z1top_fifo_display_bd_rgb2dvi_0_0_synth_1, z1top_fifo_display_bd_z1top_fifo_display_0_0_synth_1...
Run output will be captured here:
z1top_fifo_display_bd_rgb2dvi_0_0_synth_1: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/z1top_fifo_display_bd_rgb2dvi_0_0_synth_1/runme.log
z1top_fifo_display_bd_z1top_fifo_display_0_0_synth_1: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/z1top_fifo_display_bd_z1top_fifo_display_0_0_synth_1/runme.log
[Wed Feb 26 16:01:46 2020] Launched synth_1...
Run output will be captured here: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1753.746 ; gain = 101.020 ; free physical = 7012 ; free virtual = 15056
# wait_on_run synth_1 -verbose
[Wed Feb 26 16:01:46 2020] Waiting for synth_1 to finish...
[Wed Feb 26 16:03:03 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:59 ; elapsed = 00:01:17 . Memory (MB): peak = 1753.746 ; gain = 0.000 ; free physical = 7035 ; free virtual = 15081
# if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {   
#   error "ERROR: synth_1 failed"   
# } 
ERROR: synth_1 failed
    while executing
"error "ERROR: synth_1 failed"   "
    invoked from within
"if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {   
  error "ERROR: synth_1 failed"   
} "
    (file "scripts/z1top_fifo_display.tcl" line 79)
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 16:03:03 2020...
