$date
	Mon Oct 11 21:11:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module amba_apb_slave $end
$var wire 8 ! paddr [7:0] $end
$var wire 1 " pclk $end
$var wire 1 # penable $end
$var wire 1 $ preset $end
$var wire 1 % psel $end
$var wire 8 & pwdata [7:0] $end
$var wire 1 ' pwrite $end
$var reg 8 ( prdata [7:0] $end
$var reg 1 ) pready $end
$var integer 32 * i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 *
0)
b0 (
0'
b0 &
0%
1$
0#
1"
b0 !
$end
#5000
0"
#10000
0$
1%
b1000000 *
1"
#15000
0"
#20000
1#
1'
b101 !
b1010 &
1"
#25000
0"
#30000
1)
1"
#35000
0"
#40000
1)
1"
#45000
0"
#50000
0#
1)
1"
#55000
0"
#60000
0)
1"
#65000
0"
#70000
1#
b1011 !
b10100 &
1"
#75000
0"
#80000
1)
1"
#85000
0"
#90000
1)
1"
#95000
0"
#100000
0#
1)
1"
#105000
0"
#110000
0)
1"
#115000
0"
#120000
1#
b1101 !
b11110 &
1"
#125000
0"
#130000
1)
1"
#135000
0"
#140000
1)
1"
#145000
0"
#150000
0#
1)
1"
#155000
0"
#160000
0)
1"
#165000
0"
#170000
1#
0'
b101 !
1"
#175000
0"
#180000
1)
b1010 (
1"
#185000
0"
#190000
1)
1"
#195000
0"
#200000
0#
1)
1"
#205000
0"
#210000
0)
1"
#215000
0"
#220000
1#
b1 !
1"
#225000
0"
#230000
1)
b0 (
1"
#235000
0"
#240000
1)
1"
#245000
0"
#250000
0#
1)
1"
#255000
0"
#260000
0)
1"
#265000
0"
#270000
1#
b1011 !
1"
#275000
0"
#280000
1)
b10100 (
1"
#285000
0"
#290000
1)
1"
#295000
0"
#300000
0#
1)
1"
#305000
0"
#310000
0)
1"
#310001
