
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004134                       # Number of seconds simulated
sim_ticks                                  4134199441                       # Number of ticks simulated
final_tick                               5196133362441                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 529560                       # Simulator instruction rate (inst/s)
host_op_rate                                   745252                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              730323517                       # Simulator tick rate (ticks/s)
host_mem_usage                                4018944                       # Number of bytes of host memory used
host_seconds                                     5.66                       # Real time elapsed on the host
sim_insts                                     2997706                       # Number of instructions simulated
sim_ops                                       4218695                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst        12160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       224000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        12160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       224128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        12160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       222528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             707904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        72128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           72128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         3477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1127                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst             15481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data             46442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             15481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             46442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             15481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data             46442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      2941319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     54182195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2941319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     54213156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2941319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     53826141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             171231217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst        15481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        15481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        15481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      2941319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2941319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2941319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8870399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        17446667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17446667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        17446667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst            15481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data            46442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            15481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            46442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            15481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data            46442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      2941319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     54182195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2941319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     54213156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2941319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     53826141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188677883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11049                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1127                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11049                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1127                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 707136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   70464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  707136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                72128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               81                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4133930766                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11049                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1127                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     74.310533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    68.835617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.887023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9727     93.05%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          567      5.42%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          103      0.99%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      0.12%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      0.11%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.06%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.06%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.03%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10453                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           65                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     169.107692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    130.466020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    342.585351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            35     53.85%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           29     44.62%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      1.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            65                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           65                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.938462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.909622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               34     52.31%     52.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.54%     53.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30     46.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            65                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    325376620                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               532545370                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   55245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29448.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48198.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       171.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        17.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    171.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.66                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      980                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     704                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  8.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     339514.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    13.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 40026840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 21248205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                42368760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2197620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         325759200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            182007840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6910080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1480190250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       180872640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2281581435                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            551.881294                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3716967516                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3163000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     137800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    471172504                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     276129581                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3245924356                       # Time in different power states
system.mem_ctrls_1.actEnergy                 34700400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 18420930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                36521100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3549600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         328217760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            171350550                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7227840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1395387930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       259991520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     2832165.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2258274615                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            546.243713                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3737725154                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4157081                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     138870000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      2309474                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    676934071                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     251972974                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3059945841                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     4134199441                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                              11                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          4                       # Number of instructions committed
system.cpu0.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    6                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     3                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           6                       # number of integer instructions
system.cpu0.num_fp_insts                            3                       # number of float instructions
system.cpu0.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   3                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        11                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        2     28.57%     28.57% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      1     14.29%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::MemRead                       1     14.29%     57.14% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1     14.29%     71.43% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         7                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             4341                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          373.039836                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55539                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4341                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.794057                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     5192544969206                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     2.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   370.039839                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.007812                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.963645                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.971458                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3216807                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3216807                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       421648                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         421648                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       108973                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        108974                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       530621                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          530622                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       530621                       # number of overall hits
system.cpu0.dcache.overall_hits::total         530622                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         4220                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         4223                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          502                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         4722                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4725                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         4722                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4725                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    380238677                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    380238677                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     58610713                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     58610713                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    438849390                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    438849390                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    438849390                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    438849390                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       425868                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       425871                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       109475                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       109476                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus0.data       535343                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       535347                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       535343                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       535347                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009909                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009916                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.004586                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004585                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.750000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008821                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008826                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.750000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008821                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008826                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90103.951896                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90039.942458                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 116754.408367                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 116754.408367                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 92937.185515                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92878.177778                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 92937.185515                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92878.177778                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks          483                       # number of writebacks
system.cpu0.dcache.writebacks::total              483                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4220                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4220                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          502                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          502                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4722                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4722                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4722                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4722                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    373208157                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    373208157                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     57774381                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     57774381                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    430982538                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    430982538                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    430982538                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    430982538                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009909                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009909                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.004586                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.004585                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.008821                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008820                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.008821                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008820                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88437.951896                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88437.951896                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 115088.408367                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 115088.408367                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91271.185515                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91271.185515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91271.185515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91271.185515                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse          188.263721                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     1.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   187.263721                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.001953                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.365749                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.367703                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         13407863                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        13407863                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst            7                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1675761                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1675768                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst            7                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1675761                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1675768                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst            7                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1675761                       # number of overall hits
system.cpu0.icache.overall_hits::total        1675768                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          190                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          191                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          190                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           191                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          190                       # number of overall misses
system.cpu0.icache.overall_misses::total          191                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     19459713                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19459713                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     19459713                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19459713                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     19459713                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19459713                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1675951                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1675959                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst            8                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1675951                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1675959                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst            8                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1675951                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1675959                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.125000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000113                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.125000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000113                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 102419.542105                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101883.314136                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 102419.542105                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101883.314136                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 102419.542105                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101883.314136                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst          190                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst          190                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst          190                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     19143173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19143173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     19143173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19143173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     19143173                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19143173                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100753.542105                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 100753.542105                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 100753.542105                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 100753.542105                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 100753.542105                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 100753.542105                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     4134199441                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              11                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          4                       # Number of instructions committed
system.cpu1.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    6                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     3                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           6                       # number of integer instructions
system.cpu1.num_fp_insts                            3                       # number of float instructions
system.cpu1.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   3                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        11                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        2     28.57%     28.57% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      1     14.29%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::MemRead                       1     14.29%     57.14% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     14.29%     71.43% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         7                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             4332                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          373.037499                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              55439                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4332                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.797553                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     5192544962542                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     2.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.037502                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.007812                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.963639                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971452                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3209688                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3209688                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       420708                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         420708                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       108737                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        108738                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       529445                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          529446                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       529445                       # number of overall hits
system.cpu1.dcache.overall_hits::total         529446                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         4217                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4220                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          496                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          496                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         4713                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4716                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         4713                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4716                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    387027627                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    387027627                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     60010986                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     60010986                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    447038613                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    447038613                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    447038613                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    447038613                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       424925                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       424928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       109233                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       109234                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::switch_cpus1.data       534158                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       534162                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       534158                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       534162                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009924                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009931                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004541                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004541                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.750000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008823                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008829                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.750000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008823                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008829                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 91777.952810                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91712.707820                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 120989.891129                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 120989.891129                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 94852.241248                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94791.902672                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 94852.241248                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94791.902672                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks          483                       # number of writebacks
system.cpu1.dcache.writebacks::total              483                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4217                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4217                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          496                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          496                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4713                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4713                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    380002105                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    380002105                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     59184650                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     59184650                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    439186755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    439186755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    439186755                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    439186755                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.009924                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009924                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.004541                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.004541                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.008823                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008823                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.008823                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008823                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90111.952810                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90111.952810                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 119323.891129                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 119323.891129                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93186.241248                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93186.241248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93186.241248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93186.241248                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse          188.263730                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     1.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   187.263730                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.001953                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.365749                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.367703                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13378135                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13378135                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst            7                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1672045                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1672052                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst            7                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1672045                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1672052                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst            7                       # number of overall hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1672045                       # number of overall hits
system.cpu1.icache.overall_hits::total        1672052                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          190                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          191                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          190                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           191                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          190                       # number of overall misses
system.cpu1.icache.overall_misses::total          191                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     19419729                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     19419729                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     19419729                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     19419729                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     19419729                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     19419729                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1672235                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1672243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst            8                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1672235                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1672243                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst            8                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1672235                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1672243                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.125000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000114                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.125000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000114                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 102209.100000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 101673.973822                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 102209.100000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 101673.973822                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 102209.100000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 101673.973822                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst          190                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     19103189                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     19103189                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     19103189                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     19103189                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     19103189                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     19103189                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000114                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000114                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000114                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000114                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100543.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 100543.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 100543.100000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 100543.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 100543.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 100543.100000                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     4134199441                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                              11                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          4                       # Number of instructions committed
system.cpu2.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    6                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     3                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           6                       # number of integer instructions
system.cpu2.num_fp_insts                            3                       # number of float instructions
system.cpu2.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   3                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        11                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        2     28.57%     28.57% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      1     14.29%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::MemRead                       1     14.29%     57.14% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1     14.29%     71.43% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         7                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             4340                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          373.091093                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              55516                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             4340                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.791705                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     5192543194916                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     2.999997                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   370.091096                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.007812                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.963779                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.971591                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3216368                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3216368                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       421588                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         421588                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data            1                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       108961                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        108962                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       530549                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          530550                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       530549                       # number of overall hits
system.cpu2.dcache.overall_hits::total         530550                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         4219                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4222                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          502                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         4721                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          4724                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         4721                       # number of overall misses
system.cpu2.dcache.overall_misses::total         4724                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    377755504                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    377755504                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     61735296                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     61735296                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    439490800                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    439490800                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    439490800                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    439490800                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       425807                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       425810                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       109463                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       109464                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::switch_cpus2.data       535270                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       535274                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       535270                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       535274                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009908                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009915                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004586                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004586                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.750000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008820                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008825                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.750000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008820                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008825                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 89536.739512                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 89473.117954                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 122978.677291                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 122978.677291                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 93092.734590                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93033.615580                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 93092.734590                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93033.615580                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks          483                       # number of writebacks
system.cpu2.dcache.writebacks::total              483                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4219                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4219                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          502                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          502                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4721                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4721                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4721                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4721                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    370726650                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    370726650                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     60898964                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     60898964                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    431625614                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    431625614                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    431625614                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    431625614                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.009908                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.009908                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.004586                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.004586                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.008820                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.008820                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.008820                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.008820                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87870.739512                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87870.739512                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 121312.677291                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 121312.677291                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91426.734590                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91426.734590                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91426.734590                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91426.734590                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse          188.276488                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   187.276488                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.001953                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.365774                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.367728                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         13406423                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        13406423                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst            7                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1675581                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1675588                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst            7                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1675581                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1675588                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst            7                       # number of overall hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1675581                       # number of overall hits
system.cpu2.icache.overall_hits::total        1675588                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          190                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          191                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          190                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           191                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          190                       # number of overall misses
system.cpu2.icache.overall_misses::total          191                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     19237302                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     19237302                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     19237302                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     19237302                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     19237302                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     19237302                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1675771                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1675779                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst            8                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1675771                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1675779                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst            8                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1675771                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1675779                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.125000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.125000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 101248.957895                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 100718.858639                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 101248.957895                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 100718.858639                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 101248.957895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 100718.858639                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     18920762                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     18920762                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     18920762                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     18920762                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     18920762                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     18920762                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 99582.957895                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 99582.957895                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 99582.957895                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 99582.957895                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 99582.957895                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 99582.957895                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      6988                       # number of replacements
system.l2.tags.tagsinuse                  3406.200330                       # Cycle average of tags in use
system.l2.tags.total_refs                        9153                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6988                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.309817                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5195025208000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.880959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.116678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         1.411635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.116698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.437594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.728185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.463415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    73.610816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1035.007425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   104.580451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1015.250398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    91.585394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1079.010683                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.017971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.252687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.025532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.247864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.022360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.263430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.831592                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1765                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2085                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    233092                       # Number of tag accesses
system.l2.tags.data_accesses                   233092                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         1449                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1449                       # number of WritebackDirty hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         1244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3677                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data         1222                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1211                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1244                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3677                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         1222                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1211                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1244                       # number of overall hits
system.l2.overall_hits::total                    3677                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data          502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1500                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              573                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         2998                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         3006                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         2975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8988                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst          190                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3500                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          190                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3502                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          190                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3477                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11061                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu1.data                 3                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu2.data                 3                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst          190                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3500                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          190                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3502                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          190                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3477                       # number of overall misses
system.l2.overall_misses::total                 11061                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data     56519883                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     57945146                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data     59642800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     174107829                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst     18667530                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst     18626713                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst     18445952                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55740195                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data    341276768                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data    348274801                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data    338416246                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1027967815                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     18667530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    397796651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     18626713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    406219947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     18445952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    398059046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1257815839                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     18667530                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    397796651                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     18626713                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    406219947                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     18445952                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    398059046                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1257815839                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         1449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1449                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst          190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         4220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         4217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         4219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst          190                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4722                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          190                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4713                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          190                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4721                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14738                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          190                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4722                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          190                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4713                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          190                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4721                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14738                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.710427                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.712829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.705143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.709672                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.741211                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.743051                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.736497                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.750509                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.741211                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.743051                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.736497                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.750509                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 112589.408367                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 116824.891129                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 118810.358566                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116071.886000                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 98250.157895                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 98035.331579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 97083.957895                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97277.827225                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 113834.812542                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 115859.880572                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 113753.360000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114371.140966                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 98250.157895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 113656.186000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 98035.331579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 115996.558252                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 97083.957895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 114483.475985                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113716.285960                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 98250.157895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 113656.186000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 98035.331579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 115996.558252                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 97083.957895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 114483.475985                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113716.285960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1127                       # number of writebacks
system.l2.writebacks::total                      1127                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          499                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           499                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data          502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1500                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst          190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst          190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst          190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          570                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data         2998                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data         3006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data         2975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8979                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11049                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst          190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11049                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     47962528                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     49485935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     51085403                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    148533866                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst     15414196                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst     15374697                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst     15198997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45987890                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data    290171187                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data    297037832                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data    287697328                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    874906347                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     15414196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    338133715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     15374697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    346523767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst     15198997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    338782731                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1069428103                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     15414196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    338133715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     15374697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    346523767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst     15198997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    338782731                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1069428103                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.710427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.712829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.705143                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.708962                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.741211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.743051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.736497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.749695                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.741211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.743051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.736497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.749695                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 95542.884462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 99770.030242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 101763.750996                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99022.577333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 81127.347368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 80919.457895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 79994.721053                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80680.508772                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 96788.254503                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 98814.980705                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 96704.984202                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97439.174407                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 81127.347368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 96609.632857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 80919.457895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 98950.247573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 79994.721053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 97435.355479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96789.583039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 81127.347368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 96609.632857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 80919.457895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 98950.247573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 79994.721053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 97435.355479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96789.583039                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         17360                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         6299                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9561                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1127                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5172                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1500                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1500                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9561                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       780032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       780032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  780032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11061                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11061    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11061                       # Request fanout histogram
system.membus.reqLayer6.occupancy            30357516                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           61643657                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON   4134199441                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                 4963012                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts            1000000                       # Number of instructions committed
system.switch_cpus0.committedOps              1407304                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       599390                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses       1282038                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts          655                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              599390                       # number of integer instructions
system.switch_cpus0.num_fp_insts              1282038                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1685382                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112983                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads      2218793                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes      1184175                       # number of times the floating registers were written
system.switch_cpus0.num_cc_register_reads         3291                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        37600                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs               535343                       # number of memory refs
system.switch_cpus0.num_load_insts             425868                       # Number of load instructions
system.switch_cpus0.num_store_insts            109475                       # Number of store instructions
system.switch_cpus0.num_idle_cycles         12.004772                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      4962999.995228                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.999998                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.000002                       # Percentage of idle cycles
system.switch_cpus0.Branches                      671                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           348171     24.74%     24.74% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     24.74% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     24.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         523790     37.22%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           49607      3.52%     65.48% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          11612      0.83%     66.31% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead       376261     26.74%     93.05% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite        97863      6.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1407304                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON   4134199441                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                 4963011                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts             997794                       # Number of instructions committed
system.switch_cpus1.committedOps              1404212                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       598083                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses       1279168                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts          654                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              598083                       # number of integer instructions
system.switch_cpus1.num_fp_insts              1279168                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1681686                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       112779                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads      2213873                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes      1181530                       # number of times the floating registers were written
system.switch_cpus1.num_cc_register_reads         3286                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes        37540                       # number of times the CC registers were written
system.switch_cpus1.num_mem_refs               534158                       # number of memory refs
system.switch_cpus1.num_load_insts             424925                       # Number of load instructions
system.switch_cpus1.num_store_insts            109233                       # Number of store instructions
system.switch_cpus1.num_idle_cycles         12.004769                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      4962998.995231                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.999998                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.000002                       # Percentage of idle cycles
system.switch_cpus1.Branches                      670                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           347427     24.74%     24.74% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     24.74% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     24.74% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         522627     37.22%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           49524      3.53%     65.49% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          11595      0.83%     66.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead       375401     26.73%     93.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite        97638      6.95%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1404212                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON   4134199441                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                 4963011                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts             999900                       # Number of instructions committed
system.switch_cpus2.committedOps              1407158                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       599313                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       1281896                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts          655                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              599313                       # number of integer instructions
system.switch_cpus2.num_fp_insts              1281896                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1685159                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       112979                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      2218584                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      1184045                       # number of times the floating registers were written
system.switch_cpus2.num_cc_register_reads         3291                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes        37600                       # number of times the CC registers were written
system.switch_cpus2.num_mem_refs               535270                       # number of memory refs
system.switch_cpus2.num_load_insts             425807                       # Number of load instructions
system.switch_cpus2.num_store_insts            109463                       # Number of store instructions
system.switch_cpus2.num_idle_cycles         12.004769                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      4962998.995231                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999998                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000002                       # Percentage of idle cycles
system.switch_cpus2.Branches                      671                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           348157     24.74%     24.74% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     24.74% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     24.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         523731     37.22%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           49607      3.53%     65.49% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          11612      0.83%     66.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead       376200     26.73%     93.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        97851      6.95%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1407158                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        27751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        13013                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1188                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1188                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5196133362441                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             13238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2576                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17425                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1500                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1500                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           573                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12665                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        13791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        13788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 42489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        12224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       333312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        12224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       332736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        12224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       333248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1035968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6988                       # Total snoops (count)
system.tol2bus.snoopTraffic                     72128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            21726                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054681                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.227362                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  20538     94.53%     94.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1188      5.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              21726                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           25520621                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            474810                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          11801942                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            474810                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          11777787                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            474810                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          11798611                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.440016                       # Number of seconds simulated
sim_ticks                                440015899876                       # Number of ticks simulated
final_tick                               5636149262317                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 507031                       # Simulator instruction rate (inst/s)
host_op_rate                                   714040                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              736377895                       # Simulator tick rate (ticks/s)
host_mem_usage                                4069848                       # Number of bytes of host memory used
host_seconds                                   597.54                       # Real time elapsed on the host
sim_insts                                   302971555                       # Number of instructions simulated
sim_ops                                     426668087                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst        89536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     35620224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        89536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     35632448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        90176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     35611072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          107132992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        89536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        89536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        90176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        269248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     32211904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32211904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       556566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       556757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         1409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       556423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1673953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        503311                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             503311                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       203484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     80952129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       203484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     80979910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       204938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     80931330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             243475274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       203484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       203484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       204938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           611905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        73206227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             73206227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        73206227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       203484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     80952129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       203484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     80979910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       204938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     80931330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            316681502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1673953                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     503311                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1673953                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   503311                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              107131776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32211584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               107132992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32211904                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            100525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            110672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            110163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            117933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            130847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            117895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            102026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            103646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            100113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            96971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            95726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            94667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            97319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            95760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             39331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29409                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  440016016496                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1673953                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               503311                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1241582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  353851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   78501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1905047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     73.144618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    69.583165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    33.578307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1718356     90.20%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       169783      8.91%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14291      0.75%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1805      0.09%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          461      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          163      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           73      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           74      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1905047                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.328375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.257210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.437617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           6960     23.00%     23.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         15306     50.59%     73.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2516      8.32%     81.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         4636     15.32%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          598      1.98%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          104      0.34%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           45      0.15%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           36      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           20      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           14      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           10      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30255                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.635465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.606670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21146     69.89%     69.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              276      0.91%     70.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7739     25.58%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              921      3.04%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              157      0.52%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30255                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  58350118285                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             89736380785                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 8369670000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34858.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53608.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       243.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        73.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    243.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     73.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    37366                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  234836                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  2.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     202095.85                       # Average gap between requests
system.mem_ctrls.pageHitRate                    12.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7301878080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3881025060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              6440872620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1396856340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         35027104320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          28824841860                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            756291840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    153002871300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     16379880000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        214354185                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           253226245395                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            570.136489                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         375226455141                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    333326857                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   14679452000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    779185455                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  42176148967                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   49776653154                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 332271133443                       # Time in different power states
system.mem_ctrls_1.actEnergy               6374820480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3388297440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              5589906000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1236148200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         35747462400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          27969147030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            994269600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    136815387720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     26882304000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3885023580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           248888509830                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            560.368200                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         376472216223                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    997080358                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   14998619944                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  10171796899                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  69327983786                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   47547983351                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 296972435538                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                  10                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   440015899876                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           704678                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                 384                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           54391176                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           705062                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            77.143820                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.056056                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   383.943944                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000146                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999854                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        328429304                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       328429304                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     42571543                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42571543                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     11344550                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      11344550                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     53916093                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        53916093                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     53916093                       # number of overall hits
system.cpu0.dcache.overall_hits::total       53916093                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       536480                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       536480                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       168198                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       168198                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       704678                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        704678                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       704678                       # number of overall misses
system.cpu0.dcache.overall_misses::total       704678                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  51151175509                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  51151175509                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  20764197664                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20764197664                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  71915373173                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  71915373173                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  71915373173                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  71915373173                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     43108023                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43108023                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     11512748                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     11512748                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     54620771                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     54620771                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     54620771                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     54620771                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012445                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012445                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.014610                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014610                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012901                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012901                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012901                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012901                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95345.913192                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95345.913192                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 123450.918941                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 123450.918941                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102054.233527                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102054.233527                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102054.233527                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102054.233527                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       179480                       # number of writebacks
system.cpu0.dcache.writebacks::total           179480                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       536480                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       536480                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       168198                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       168198                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       704678                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       704678                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       704678                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       704678                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  50257399829                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  50257399829                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  20483979796                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  20483979796                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  70741379625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  70741379625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  70741379625                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  70741379625                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.012445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.014610                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014610                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.012901                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012901                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.012901                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012901                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93679.913192                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93679.913192                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 121784.918941                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 121784.918941                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 100388.233527                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100388.233527                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 100388.233527                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100388.233527                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             1291                       # number of replacements
system.cpu0.icache.tags.tagsinuse          504.494406                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          168612094                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1803                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         93517.523017                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     5209865364109                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.026819                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   504.467587                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000052                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.985288                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.985341                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1335505116                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1335505116                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    166936326                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      166936326                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    166936326                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       166936326                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    166936326                       # number of overall hits
system.cpu0.icache.overall_hits::total      166936326                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         1612                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1612                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         1612                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1612                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         1612                       # number of overall misses
system.cpu0.icache.overall_misses::total         1612                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    160396649                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    160396649                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    160396649                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    160396649                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    160396649                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    160396649                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    166937938                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    166937938                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    166937938                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    166937938                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    166937938                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    166937938                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 99501.643300                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 99501.643300                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 99501.643300                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 99501.643300                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 99501.643300                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 99501.643300                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         1291                       # number of writebacks
system.cpu0.icache.writebacks::total             1291                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         1612                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1612                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         1612                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1612                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         1612                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1612                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    157711057                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    157711057                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    157711057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    157711057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    157711057                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    157711057                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 97835.643300                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 97835.643300                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 97835.643300                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 97835.643300                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 97835.643300                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 97835.643300                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                  10                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON   440015899876                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           704556                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                 384                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           54375796                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           704940                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            77.135353                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.056168                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   383.943832                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.999854                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        328342626                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       328342626                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     42560173                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       42560173                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     11341616                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      11341616                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     53901789                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        53901789                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     53901789                       # number of overall hits
system.cpu1.dcache.overall_hits::total       53901789                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       536364                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       536364                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       168192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       168192                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       704556                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        704556                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       704556                       # number of overall misses
system.cpu1.dcache.overall_misses::total       704556                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  51199177967                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  51199177967                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  20812882349                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  20812882349                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  72012060316                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  72012060316                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  72012060316                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  72012060316                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     43096537                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43096537                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     11509808                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     11509808                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     54606345                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     54606345                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     54606345                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     54606345                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012446                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012446                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.014613                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.014613                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012902                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012902                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012902                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012902                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95456.029799                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95456.029799                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 123744.781851                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123744.781851                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102209.136415                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102209.136415                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102209.136415                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102209.136415                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       179577                       # number of writebacks
system.cpu1.dcache.writebacks::total           179577                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       536364                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       536364                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       168192                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       168192                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       704556                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       704556                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       704556                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       704556                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  50305595543                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50305595543                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  20532674477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  20532674477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  70838270020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70838270020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  70838270020                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70838270020                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.012446                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012446                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.014613                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.014613                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.012902                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012902                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.012902                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012902                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93790.029799                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93790.029799                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 122078.781851                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 122078.781851                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 100543.136415                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100543.136415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 100543.136415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100543.136415                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             1291                       # number of replacements
system.cpu1.icache.tags.tagsinuse          504.480668                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          168563036                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1803                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         93490.313921                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     5209889955102                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.026865                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   504.453804                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000052                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.985261                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.985314                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1335142380                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1335142380                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    166890984                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      166890984                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    166890984                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       166890984                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    166890984                       # number of overall hits
system.cpu1.icache.overall_hits::total      166890984                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1612                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1612                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1612                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1612                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1612                       # number of overall misses
system.cpu1.icache.overall_misses::total         1612                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    163079742                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    163079742                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    163079742                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    163079742                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    163079742                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    163079742                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    166892596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    166892596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    166892596                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    166892596                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    166892596                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    166892596                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 101166.093052                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 101166.093052                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 101166.093052                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 101166.093052                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 101166.093052                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 101166.093052                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         1291                       # number of writebacks
system.cpu1.icache.writebacks::total             1291                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         1612                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1612                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         1612                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1612                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         1612                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1612                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    160394150                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    160394150                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    160394150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    160394150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    160394150                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    160394150                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99500.093052                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 99500.093052                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 99500.093052                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 99500.093052                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 99500.093052                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 99500.093052                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                  10                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON   440015899876                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements           704686                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                 384                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           54391695                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           705070                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            77.143681                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.056026                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   383.943974                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000146                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999854                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        328432774                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       328432774                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     42572010                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42572010                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     11344651                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      11344651                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     53916661                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        53916661                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     53916661                       # number of overall hits
system.cpu2.dcache.overall_hits::total       53916661                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       536489                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       536489                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       168198                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       168198                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       704687                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        704687                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       704687                       # number of overall misses
system.cpu2.dcache.overall_misses::total       704687                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  51167419009                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  51167419009                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  20741024437                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  20741024437                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  71908443446                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  71908443446                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  71908443446                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  71908443446                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     43108499                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     43108499                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     11512849                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     11512849                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     54621348                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     54621348                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     54621348                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     54621348                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012445                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012445                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.014610                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014610                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012901                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012901                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012901                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012901                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 95374.591108                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95374.591108                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 123313.145442                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 123313.145442                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102043.096362                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102043.096362                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102043.096362                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102043.096362                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks       179476                       # number of writebacks
system.cpu2.dcache.writebacks::total           179476                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       536489                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       536489                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       168198                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       168198                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       704687                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       704687                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       704687                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       704687                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  50273630001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50273630001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  20460806569                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  20460806569                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  70734436570                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  70734436570                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  70734436570                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70734436570                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.012445                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.012445                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.014610                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.014610                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.012901                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012901                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.012901                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012901                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93708.594213                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93708.594213                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 121647.145442                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 121647.145442                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 100377.098726                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100377.098726                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 100377.098726                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100377.098726                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             1291                       # number of replacements
system.cpu2.icache.tags.tagsinuse          504.497945                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          168613505                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1803                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         93518.305602                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     5209860741792                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.026807                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   504.471138                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000052                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.985295                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.985348                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1335517844                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1335517844                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    166937917                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      166937917                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    166937917                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       166937917                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    166937917                       # number of overall hits
system.cpu2.icache.overall_hits::total      166937917                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         1612                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1612                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         1612                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1612                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         1612                       # number of overall misses
system.cpu2.icache.overall_misses::total         1612                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    163644516                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    163644516                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    163644516                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    163644516                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    163644516                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    163644516                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    166939529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    166939529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    166939529                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    166939529                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    166939529                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    166939529                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 101516.449132                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 101516.449132                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 101516.449132                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 101516.449132                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 101516.449132                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 101516.449132                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         1291                       # number of writebacks
system.cpu2.icache.writebacks::total             1291                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst         1612                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1612                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst         1612                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1612                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst         1612                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1612                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    160958924                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    160958924                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    160958924                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    160958924                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    160958924                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    160958924                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 99850.449132                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 99850.449132                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 99850.449132                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 99850.449132                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 99850.449132                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 99850.449132                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1770547                       # number of replacements
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     2322766                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1774643                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.308864                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       76.583979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     2.278027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1344.741693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     2.596728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1355.045252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     2.314869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1312.439453                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.018697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.328306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.330822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.320420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          264                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  35662947                       # Number of tag accesses
system.l2.tags.data_accesses                 35662947                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       538533                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           538533                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3873                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3873                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus0.data          334                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          298                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          331                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   963                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst          203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                629                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       147778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       147501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       147933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            443212                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          213                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       148112                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          213                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       147799                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst          203                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       148264                       # number of demand (read+write) hits
system.l2.demand_hits::total                   444804                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          213                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       148112                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          213                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       147799                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst          203                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       148264                       # number of overall hits
system.l2.overall_hits::total                  444804                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data       167864                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       167894                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       167867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              503625                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         1409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4207                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       388702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       388863                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       388556                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1166121                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1399                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       556566                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1399                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       556757                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         1409                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       556423                       # number of demand (read+write) misses
system.l2.demand_misses::total                1673953                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1399                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       556566                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1399                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       556757                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         1409                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       556423                       # number of overall misses
system.l2.overall_misses::total               1673953                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data  20056519182                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data  20105691172                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  20033399267                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   60195609621                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst    149912511                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst    152610598                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst    153336141                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    455859250                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data  46327774808                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data  46380923540                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  46341294398                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 139049992746                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    149912511                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  66384293990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    152610598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  66486614712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    153336141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  66374693665                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     199701461617                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    149912511                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  66384293990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    152610598                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  66486614712                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    153336141                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  66374693665                       # number of overall miss cycles
system.l2.overall_miss_latency::total    199701461617                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       538533                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       538533                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3873                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3873                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       168198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       168192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       168198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            504588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         1612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         1612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       536480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       536364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       536489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1609333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         1612                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       704678                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1612                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       704556                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         1612                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       704687                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2118757                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         1612                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       704678                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1612                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       704556                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         1612                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       704687                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2118757                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.998014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.998228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.998032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998092                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.867866                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.867866                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.874069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.869934                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.724541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.724998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.724257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.724599                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.867866                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.789816                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.867866                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.790224                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.874069                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.789603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.790064                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.867866                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.789816                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.867866                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.790224                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.874069                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.789603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.790064                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 119480.765274                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 119752.291160                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 119340.902423                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119524.665418                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 107156.905647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 109085.488206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 108826.217885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 108357.321131                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 119185.841102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 119273.172145                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 119265.419651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119241.479011                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 107156.905647                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 119274.792190                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 109085.488206                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 119417.653863                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 108826.217885                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 119288.192014                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119299.324185                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 107156.905647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 119274.792190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 109085.488206                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 119417.653863                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 108826.217885                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 119288.192014                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119299.324185                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               503311                       # number of writebacks
system.l2.writebacks::total                    503311                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       150251                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        150251                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       167864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data       167894                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       167867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         503625                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst         1399                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst         1399                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst         1409                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4207                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data       388702                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data       388863                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       388556                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1166121                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       556566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       556757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         1409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       556423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1673953                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       556566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       556757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         1409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       556423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1673953                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  17196962604                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data  17245269329                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  17173490597                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  51615722530                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst    126011514                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst    128703387                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst    129268893                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    383983794                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data  39700363707                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data  39751500732                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  39716955230                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 119168819669                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    126011514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  56897326311                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    128703387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  56996770061                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    129268893                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  56890445827                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 171168525993                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    126011514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  56897326311                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    128703387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  56996770061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    129268893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  56890445827                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 171168525993                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.998014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.998228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.998032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.867866                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.867866                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.874069                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.869934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.724541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.724998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.724257                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.724599                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.867866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.789816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.867866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.790224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.874069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.789603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.790064                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.867866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.789816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.867866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.790224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.874069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.789603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.790064                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 102445.804961                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 102715.221086                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 102304.149100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102488.404130                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 90072.561830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 91996.702645                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 91745.133428                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91272.591871                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 102135.733047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 102224.950000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 102216.811039                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102192.499465                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90072.561830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 102229.252795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91996.702645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 102372.794704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91745.133428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 102243.160019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102254.081204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90072.561830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 102229.252795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91996.702645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 102372.794704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91745.133428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 102243.160019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102254.081204                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       3346985                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1673032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1170327                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       503311                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1169721                       # Transaction distribution
system.membus.trans_dist::ReadExReq            503625                       # Transaction distribution
system.membus.trans_dist::ReadExResp           503625                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1170328                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5020937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5020937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5020937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    139344832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    139344832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               139344832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1673953                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1673953    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1673953                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6956428547                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9410292481                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 440015899876                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               528230372                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts          100000001                       # Number of instructions committed
system.switch_cpus0.committedOps            140828732                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     62527701                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     125640570                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              39668                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       276242                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            62527701                       # number of integer instructions
system.switch_cpus0.num_fp_insts            125640570                       # number of float instructions
system.switch_cpus0.num_int_register_reads    174303286                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     13649841                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    216107629                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    115333250                       # number of times the floating registers were written
system.switch_cpus0.num_cc_register_reads      1671589                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes      4451776                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs             54620771                       # number of memory refs
system.switch_cpus0.num_load_insts           43108023                       # Number of load instructions
system.switch_cpus0.num_store_insts          11512748                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles         528230372                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                   328663                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         7672      0.01%      0.01% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         35039484     24.88%     24.89% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             312      0.00%     24.89% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv              336      0.00%     24.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       51160157     36.33%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         6068100      4.31%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        1210708      0.86%     66.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     37039923     26.30%     92.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     10302040      7.32%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         140828732                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 440015899876                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               528230372                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts           99972928                       # Number of instructions committed
system.switch_cpus1.committedOps            140790603                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses     62511580                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     125605744                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              39668                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       276225                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts            62511580                       # number of integer instructions
system.switch_cpus1.num_fp_insts            125605744                       # number of float instructions
system.switch_cpus1.num_int_register_reads    174257990                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     13646845                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    216047251                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    115301074                       # number of times the floating registers were written
system.switch_cpus1.num_cc_register_reads      1671504                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      4450788                       # number of times the CC registers were written
system.switch_cpus1.num_mem_refs             54606344                       # number of memory refs
system.switch_cpus1.num_load_insts           43096536                       # Number of load instructions
system.switch_cpus1.num_store_insts          11509808                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles         528230372                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                   328646                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         7672      0.01%      0.01% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         35030006     24.88%     24.89% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             312      0.00%     24.89% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv              336      0.00%     24.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       51145933     36.33%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         6066781      4.31%     65.52% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        1210418      0.86%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     37029755     26.30%     92.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     10299390      7.32%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         140790603                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 440015899876                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               528230272                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts          100000920                       # Number of instructions committed
system.switch_cpus2.committedOps            140830057                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     62528360                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     125641763                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              39668                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       276243                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            62528360                       # number of integer instructions
system.switch_cpus2.num_fp_insts            125641763                       # number of float instructions
system.switch_cpus2.num_int_register_reads    174305118                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     13649956                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    216109550                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    115334358                       # number of times the floating registers were written
system.switch_cpus2.num_cc_register_reads      1671594                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      4451830                       # number of times the CC registers were written
system.switch_cpus2.num_mem_refs             54621347                       # number of memory refs
system.switch_cpus2.num_load_insts           43108498                       # Number of load instructions
system.switch_cpus2.num_store_insts          11512849                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles         528230272                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.Branches                   328664                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         7672      0.01%      0.01% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         35039719     24.88%     24.89% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             312      0.00%     24.89% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv              336      0.00%     24.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       51160671     36.33%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     61.21% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         6068133      4.31%     65.52% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        1210724      0.86%     66.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     37040365     26.30%     92.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     10302125      7.32%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         140830057                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      4236550                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2117793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         247766                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       247766                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 440015899876                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1614168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1041844                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3873                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2842623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           504588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          504588                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4836                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1609333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         4515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2114034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2113668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2114059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6355306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       185792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     56586112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       185792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     56584512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       185792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     56586368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              170314368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1770547                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32211904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3889304                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063704                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.244226                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3641538     93.63%     93.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 247766      6.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3889304                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4432694546                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4028388                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1761153394                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4030052                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1760858500                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           4028388                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1761182538                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
