// Seed: 2486885133
module module_0;
  wire id_1;
  always_latch id_2 = (id_1);
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1,
    input  wand id_2,
    output tri1 id_3,
    input  tri1 id_4
);
  wor  id_6 = 1;
  wand id_7;
  assign id_3 = 1'b0;
  wire id_8, id_9;
  wire id_10;
  module_0 modCall_1 ();
  parameter id_11 = -1'b0 - id_7;
  id_12(
      -1, 1, id_6
  ); id_13(
      id_2
  );
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wor id_7,
    input supply0 id_8,
    output tri id_9,
    input tri1 id_10,
    output supply1 id_11
);
  wire id_13, id_14;
  module_0 modCall_1 ();
endmodule
