strict digraph "compose( ,  )" {
	node [label="\N"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f22207b5410>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f22206d6810>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"14:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"Leaf_26:AL"	[def_var="['q']",
		label="Leaf_26:AL"];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f22206c3fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"Leaf_26:AL" -> "12:AL";
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2220731150>",
		clk_sens=True,
		fillcolor=gold,
		label="26:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q']"];
	"Leaf_26:AL" -> "26:AL";
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2220723210>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f22206cebd0>",
		fillcolor=firebrick,
		label="20:NS
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f22206cebd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:IF" -> "20:NS"	[cond="['slowena', 'q']",
		label="(slowena && (q < 9))",
		lineno=19];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2220731450>",
		fillcolor=turquoise,
		label="26:BL
q <= q;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2220731650>]",
		style=filled,
		typ=Block];
	"26:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f22206d6bd0>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f22207b50d0>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f22206d6910>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"20:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"13:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"13:IF" -> "18:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"12:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"26:AL" -> "26:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
	"Leaf_12:AL" -> "26:AL";
}
