Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan 25 15:51:22 2018
| Host         : QUANGDAO-PC running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file reports_RISCY/pulpino.utilization.rpt
| Design       : pulpino
| Device       : 7a35ticsg324-1L
| Design State : Synthesized
----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------+--------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|                       Instance                       |                            Module                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------+--------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| pulpino                                              |                                                        (top) |      16179 |      16179 |       0 |    0 | 9907 |     16 |      0 |            8 |
|   (pulpino)                                          |                                                        (top) |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|   pulpino_i                                          |                                                  pulpino_top |      16177 |      16177 |       0 |    0 | 9907 |     16 |      0 |            8 |
|     (pulpino_i)                                      |                                                  pulpino_top |          6 |          6 |       0 |    0 |    0 |      0 |      0 |            0 |
|     axi_interconnect_i                               |                                           axi_node_intf_wrap |        703 |        703 |       0 |    0 |  321 |      0 |      0 |            0 |
|       axi_node_i                                     |                                                     axi_node |        703 |        703 |       0 |    0 |  321 |      0 |      0 |            0 |
|         _REQ_BLOCK_GEN[0].REQ_BLOCK                  |                                            axi_request_block |         91 |         91 |       0 |    0 |   37 |      0 |      0 |            0 |
|           AR_ALLOCATOR                               |                                          axi_AR_allocator_80 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|             AW_ARB_TREE                              |                                       axi_ArbitrationTree_86 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                                 |                                           axi_RR_Flag_Req_87 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|           AW_ALLOCATOR                               |                                          axi_AW_allocator_81 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|             AW_ARB_TREE                              |                                       axi_ArbitrationTree_84 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                                 |                                           axi_RR_Flag_Req_85 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|           DW_ALLOC                                   |                                          axi_DW_allocator_82 |         88 |         88 |       0 |    0 |   33 |      0 |      0 |            0 |
|             (DW_ALLOC)                               |                                          axi_DW_allocator_82 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                           |                              generic_fifo__parameterized9_83 |         88 |         88 |       0 |    0 |   32 |      0 |      0 |            0 |
|         _REQ_BLOCK_GEN[1].REQ_BLOCK                  |                                         axi_request_block_44 |         89 |         89 |       0 |    0 |   37 |      0 |      0 |            0 |
|           AR_ALLOCATOR                               |                                          axi_AR_allocator_72 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|             AW_ARB_TREE                              |                                       axi_ArbitrationTree_78 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                                 |                                           axi_RR_Flag_Req_79 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|           AW_ALLOCATOR                               |                                          axi_AW_allocator_73 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|             AW_ARB_TREE                              |                                       axi_ArbitrationTree_76 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                                 |                                           axi_RR_Flag_Req_77 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|           DW_ALLOC                                   |                                          axi_DW_allocator_74 |         86 |         86 |       0 |    0 |   33 |      0 |      0 |            0 |
|             (DW_ALLOC)                               |                                          axi_DW_allocator_74 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                           |                              generic_fifo__parameterized9_75 |         86 |         86 |       0 |    0 |   32 |      0 |      0 |            0 |
|         _REQ_BLOCK_GEN[2].REQ_BLOCK                  |                                         axi_request_block_45 |         87 |         87 |       0 |    0 |   37 |      0 |      0 |            0 |
|           AR_ALLOCATOR                               |                                             axi_AR_allocator |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|             AW_ARB_TREE                              |                                       axi_ArbitrationTree_70 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                                 |                                           axi_RR_Flag_Req_71 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|           AW_ALLOCATOR                               |                                             axi_AW_allocator |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|             AW_ARB_TREE                              |                                          axi_ArbitrationTree |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                                 |                                           axi_RR_Flag_Req_69 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|           DW_ALLOC                                   |                                             axi_DW_allocator |         84 |         84 |       0 |    0 |   33 |      0 |      0 |            0 |
|             (DW_ALLOC)                               |                                             axi_DW_allocator |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                           |                                 generic_fifo__parameterized9 |         84 |         84 |       0 |    0 |   32 |      0 |      0 |            0 |
|         _RESP_BLOCK_GEN[0].RESP_BLOCK                |                                           axi_response_block |        138 |        138 |       0 |    0 |   70 |      0 |      0 |            0 |
|           AR_ADDR_DEC                                |                                    axi_address_decoder_AR_59 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           AW_ADDR_DEC                                |                                    axi_address_decoder_AW_60 |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |
|           BR_ALLOC                                   |                                          axi_BR_allocator_61 |         63 |         63 |       0 |    0 |   22 |      0 |      0 |            0 |
|             (BR_ALLOC)                               |                                          axi_BR_allocator_61 |         61 |         61 |       0 |    0 |   20 |      0 |      0 |            0 |
|             ARB_TREE.BR_ARB_TREE                     |                       axi_ArbitrationTree__parameterized1_67 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                                 |                                           axi_RR_Flag_Req_68 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|           BW_ALLOC                                   |                                          axi_BW_allocator_62 |         23 |         23 |       0 |    0 |   13 |      0 |      0 |            0 |
|             (BW_ALLOC)                               |                                          axi_BW_allocator_62 |         22 |         22 |       0 |    0 |   11 |      0 |      0 |            0 |
|             ARB_TREE.BW_ARB_TREE                     |                       axi_ArbitrationTree__parameterized0_65 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                                 |                                           axi_RR_Flag_Req_66 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|           DW_ADDR_DEC                                |                                    axi_address_decoder_DW_63 |         48 |         48 |       0 |    0 |   32 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                           |                             generic_fifo__parameterized10_64 |         48 |         48 |       0 |    0 |   32 |      0 |      0 |            0 |
|         _RESP_BLOCK_GEN[1].RESP_BLOCK                |                                        axi_response_block_46 |        146 |        146 |       0 |    0 |   70 |      0 |      0 |            0 |
|           AR_ADDR_DEC                                |                                    axi_address_decoder_AR_49 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           AW_ADDR_DEC                                |                                    axi_address_decoder_AW_50 |          3 |          3 |       0 |    0 |    2 |      0 |      0 |            0 |
|           BR_ALLOC                                   |                                          axi_BR_allocator_51 |         69 |         69 |       0 |    0 |   22 |      0 |      0 |            0 |
|             (BR_ALLOC)                               |                                          axi_BR_allocator_51 |         68 |         68 |       0 |    0 |   20 |      0 |      0 |            0 |
|             ARB_TREE.BR_ARB_TREE                     |                       axi_ArbitrationTree__parameterized1_57 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                                 |                                           axi_RR_Flag_Req_58 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|           BW_ALLOC                                   |                                          axi_BW_allocator_52 |         23 |         23 |       0 |    0 |   13 |      0 |      0 |            0 |
|             (BW_ALLOC)                               |                                          axi_BW_allocator_52 |         22 |         22 |       0 |    0 |   11 |      0 |      0 |            0 |
|             ARB_TREE.BW_ARB_TREE                     |                       axi_ArbitrationTree__parameterized0_55 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                                 |                                           axi_RR_Flag_Req_56 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|           DW_ADDR_DEC                                |                                    axi_address_decoder_DW_53 |         51 |         51 |       0 |    0 |   32 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                           |                             generic_fifo__parameterized10_54 |         51 |         51 |       0 |    0 |   32 |      0 |      0 |            0 |
|         _RESP_BLOCK_GEN[2].RESP_BLOCK                |                                        axi_response_block_47 |        152 |        152 |       0 |    0 |   70 |      0 |      0 |            0 |
|           AR_ADDR_DEC                                |                                       axi_address_decoder_AR |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           AW_ADDR_DEC                                |                                       axi_address_decoder_AW |         11 |         11 |       0 |    0 |    2 |      0 |      0 |            0 |
|           BR_ALLOC                                   |                                             axi_BR_allocator |         64 |         64 |       0 |    0 |   22 |      0 |      0 |            0 |
|             (BR_ALLOC)                               |                                             axi_BR_allocator |         62 |         62 |       0 |    0 |   20 |      0 |      0 |            0 |
|             ARB_TREE.BR_ARB_TREE                     |                          axi_ArbitrationTree__parameterized1 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                                 |                                           axi_RR_Flag_Req_48 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|           BW_ALLOC                                   |                                             axi_BW_allocator |         25 |         25 |       0 |    0 |   13 |      0 |      0 |            0 |
|             (BW_ALLOC)                               |                                             axi_BW_allocator |         22 |         22 |       0 |    0 |   11 |      0 |      0 |            0 |
|             ARB_TREE.BW_ARB_TREE                     |                          axi_ArbitrationTree__parameterized0 |          3 |          3 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                                 |                                              axi_RR_Flag_Req |          3 |          3 |       0 |    0 |    2 |      0 |      0 |            0 |
|           DW_ADDR_DEC                                |                                       axi_address_decoder_DW |         51 |         51 |       0 |    0 |   32 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                           |                                generic_fifo__parameterized10 |         51 |         51 |       0 |    0 |   32 |      0 |      0 |            0 |
|     clk_rst_gen_i                                    |                                                  clk_rst_gen |          2 |          2 |       0 |    0 |    5 |      0 |      0 |            0 |
|       i_rst_gen_soc                                  |                                                       rstgen |          2 |          2 |       0 |    0 |    5 |      0 |      0 |            0 |
|     core_region_i                                    |                                                  core_region |       9693 |       9693 |       0 |    0 | 4441 |     16 |      0 |            8 |
|       (core_region_i)                                |                                                  core_region |         42 |         42 |       0 |    0 |    1 |      0 |      0 |            0 |
|       CORE.RISCV_CORE                                |                                                   riscv_core |       6748 |       6748 |       0 |    0 | 2577 |      0 |      0 |            8 |
|         (CORE.RISCV_CORE)                            |                                                   riscv_core |         10 |         10 |       0 |    0 |    1 |      0 |      0 |            0 |
|         cs_registers_i                               |                                           riscv_cs_registers |        573 |        573 |       0 |    0 |  450 |      0 |      0 |            0 |
|         debug_unit_i                                 |                                             riscv_debug_unit |        389 |        389 |       0 |    0 |   71 |      0 |      0 |            0 |
|         ex_stage_i                                   |                                               riscv_ex_stage |        435 |        435 |       0 |    0 |  117 |      0 |      0 |            8 |
|           (ex_stage_i)                               |                                               riscv_ex_stage |         36 |         36 |       0 |    0 |    6 |      0 |      0 |            2 |
|           alu_i                                      |                                                    riscv_alu |        211 |        211 |       0 |    0 |  107 |      0 |      0 |            0 |
|             alu_popcnt_i                             |                                                   alu_popcnt |         34 |         34 |       0 |    0 |    0 |      0 |      0 |            0 |
|             int_div.div_i                            |                                                riscv_alu_div |        177 |        177 |       0 |    0 |  107 |      0 |      0 |            0 |
|           mult_i                                     |                                                   riscv_mult |        188 |        188 |       0 |    0 |    4 |      0 |      0 |            6 |
|         id_stage_i                                   |                                               riscv_id_stage |       3757 |       3757 |       0 |    0 | 1582 |      0 |      0 |            0 |
|           (id_stage_i)                               |                                               riscv_id_stage |       1174 |       1174 |       0 |    0 |  384 |      0 |      0 |            0 |
|           controller_i                               |                                             riscv_controller |        216 |        216 |       0 |    0 |    7 |      0 |      0 |            0 |
|           decoder_i                                  |                                                riscv_decoder |         17 |         17 |       0 |    0 |    0 |      0 |      0 |            0 |
|           hwloop_regs_i                              |                                            riscv_hwloop_regs |        124 |        124 |       0 |    0 |  192 |      0 |      0 |            0 |
|           int_controller_i                           |                                         riscv_int_controller |          5 |          5 |       0 |    0 |    7 |      0 |      0 |            0 |
|           registers_i                                |                                          riscv_register_file |       2221 |       2221 |       0 |    0 |  992 |      0 |      0 |            0 |
|         if_stage_i                                   |                                               riscv_if_stage |       1491 |       1491 |       0 |    0 |  316 |      0 |      0 |            0 |
|           (if_stage_i)                               |                                               riscv_if_stage |        734 |        734 |       0 |    0 |   81 |      0 |      0 |            0 |
|           prefetch_32.prefetch_buffer_i              |                                        riscv_prefetch_buffer |        757 |        757 |       0 |    0 |  235 |      0 |      0 |            0 |
|             (prefetch_32.prefetch_buffer_i)          |                                        riscv_prefetch_buffer |        112 |        112 |       0 |    0 |   36 |      0 |      0 |            0 |
|             fifo_i                                   |                                             riscv_fetch_fifo |        645 |        645 |       0 |    0 |  199 |      0 |      0 |            0 |
|         load_store_unit_i                            |                                        riscv_load_store_unit |         93 |         93 |       0 |    0 |   40 |      0 |      0 |            0 |
|       adv_dbg_if_i                                   |                                                   adv_dbg_if |        713 |        713 |       0 |    0 |  455 |      0 |      0 |            0 |
|         cluster_tap_i                                |                                                 adbg_tap_top |         57 |         57 |       0 |    0 |   46 |      0 |      0 |            0 |
|         dbg_module_i                                 |                                                     adbg_top |        656 |        656 |       0 |    0 |  409 |      0 |      0 |            0 |
|           (dbg_module_i)                             |                                                     adbg_top |          1 |          1 |       0 |    0 |   62 |      0 |      0 |            0 |
|           i_dbg_axi                                  |                                              adbg_axi_module |        532 |        532 |       0 |    0 |  273 |      0 |      0 |            0 |
|             (i_dbg_axi)                              |                                              adbg_axi_module |         70 |         70 |       0 |    0 |  128 |      0 |      0 |            0 |
|             axi_biu_i                                |                                                 adbg_axi_biu |        438 |        438 |       0 |    0 |  113 |      0 |      0 |            0 |
|             axi_crc_i                                |                                                adbg_crc32_43 |         24 |         24 |       0 |    0 |   32 |      0 |      0 |            0 |
|           i_dbg_cpu_or1k                             |                                             adbg_or1k_module |        123 |        123 |       0 |    0 |   74 |      0 |      0 |            0 |
|             (i_dbg_cpu_or1k)                         |                                             adbg_or1k_module |         31 |         31 |       0 |    0 |   31 |      0 |      0 |            0 |
|             or1k_biu_i                               |                                                adbg_or1k_biu |         66 |         66 |       0 |    0 |   10 |      0 |      0 |            0 |
|             or1k_crc_i                               |                                                   adbg_crc32 |         23 |         23 |       0 |    0 |   32 |      0 |      0 |            0 |
|             or1k_statusreg_i                         |                                         adbg_or1k_status_reg |          3 |          3 |       0 |    0 |    1 |      0 |      0 |            0 |
|       axi_slice_core2axi                             |                                               axi_slice_wrap |        534 |        534 |       0 |    0 |  290 |      0 |      0 |            0 |
|         WITH_SLICE.axi_slice_i                       |                                                    axi_slice |        534 |        534 |       0 |    0 |  290 |      0 |      0 |            0 |
|           ar_buffer_i                                |                                                axi_ar_buffer |        164 |        164 |       0 |    0 |   70 |      0 |      0 |            0 |
|             buffer_i                                 |                                              generic_fifo_42 |        164 |        164 |       0 |    0 |   70 |      0 |      0 |            0 |
|           aw_buffer_i                                |                                                axi_aw_buffer |        213 |        213 |       0 |    0 |   70 |      0 |      0 |            0 |
|             buffer_i                                 |                                                 generic_fifo |        213 |        213 |       0 |    0 |   70 |      0 |      0 |            0 |
|           b_buffer_i                                 |                                                 axi_b_buffer |         31 |         31 |       0 |    0 |    4 |      0 |      0 |            0 |
|             buffer_i                                 |                                 generic_fifo__parameterized1 |         31 |         31 |       0 |    0 |    4 |      0 |      0 |            0 |
|           r_buffer_i                                 |                                                 axi_r_buffer |         67 |         67 |       0 |    0 |   68 |      0 |      0 |            0 |
|             buffer_i                                 |                              generic_fifo__parameterized0_41 |         67 |         67 |       0 |    0 |   68 |      0 |      0 |            0 |
|           w_buffer_i                                 |                                              axi_w_buffer_39 |         59 |         59 |       0 |    0 |   78 |      0 |      0 |            0 |
|             buffer_i                                 |                              generic_fifo__parameterized0_40 |         59 |         59 |       0 |    0 |   78 |      0 |      0 |            0 |
|       core2axi_i                                     |                                                core2axi_wrap |         11 |         11 |       0 |    0 |    3 |      0 |      0 |            0 |
|         core2axi_i                                   |                                                     core2axi |         11 |         11 |       0 |    0 |    3 |      0 |      0 |            0 |
|       data_mem                                       |                                          xilinx_dmem_8192x32 |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|         (data_mem)                                   |                                          xilinx_dmem_8192x32 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         U0                                           |                       xilinx_dmem_8192x32_blk_mem_gen_v8_3_6 |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|           (U0)                                       |                       xilinx_dmem_8192x32_blk_mem_gen_v8_3_6 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|           inst_blk_mem_gen                           |                 xilinx_dmem_8192x32_blk_mem_gen_v8_3_6_synth |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen     |                          xilinx_dmem_8192x32_blk_mem_gen_top |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|               valid.cstr                             |                 xilinx_dmem_8192x32_blk_mem_gen_generic_cstr |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|                 has_mux_a.A                          |                          xilinx_dmem_8192x32_blk_mem_gen_mux |         17 |         17 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 ramloop[0].ram.r                     |                   xilinx_dmem_8192x32_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   prim_noinit.ram                    |                 xilinx_dmem_8192x32_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 ramloop[1].ram.r                     |   xilinx_dmem_8192x32_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   prim_noinit.ram                    | xilinx_dmem_8192x32_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 ramloop[2].ram.r                     |   xilinx_dmem_8192x32_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   prim_noinit.ram                    | xilinx_dmem_8192x32_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 ramloop[3].ram.r                     |   xilinx_dmem_8192x32_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   prim_noinit.ram                    | xilinx_dmem_8192x32_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 ramloop[4].ram.r                     |   xilinx_dmem_8192x32_blk_mem_gen_prim_width__parameterized3 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   prim_noinit.ram                    | xilinx_dmem_8192x32_blk_mem_gen_prim_wrapper__parameterized3 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 ramloop[5].ram.r                     |   xilinx_dmem_8192x32_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   prim_noinit.ram                    | xilinx_dmem_8192x32_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 ramloop[6].ram.r                     |   xilinx_dmem_8192x32_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   prim_noinit.ram                    | xilinx_dmem_8192x32_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                 ramloop[7].ram.r                     |   xilinx_dmem_8192x32_blk_mem_gen_prim_width__parameterized6 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   prim_noinit.ram                    | xilinx_dmem_8192x32_blk_mem_gen_prim_wrapper__parameterized6 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|       data_mem_axi_if                                |                           axi_mem_if_SP_wrap__parameterized0 |        471 |        471 |       0 |    0 |  533 |      0 |      0 |            0 |
|         axi_mem_if_SP_i                              |                                axi_mem_if_SP__parameterized0 |        471 |        471 |       0 |    0 |  533 |      0 |      0 |            0 |
|           (axi_mem_if_SP_i)                          |                                axi_mem_if_SP__parameterized0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           READ_CTRL                                  |                           axi_read_only_ctrl__parameterized0 |        136 |        136 |       0 |    0 |   59 |      0 |      0 |            0 |
|           Slave_ar_buffer_LP                         |                             axi_ar_buffer__parameterized0_29 |         49 |         49 |       0 |    0 |   66 |      0 |      0 |            0 |
|             buffer_i                                 |                              generic_fifo__parameterized2_38 |         49 |         49 |       0 |    0 |   66 |      0 |      0 |            0 |
|           Slave_aw_buffer_LP                         |                             axi_aw_buffer__parameterized0_30 |         49 |         49 |       0 |    0 |   66 |      0 |      0 |            0 |
|             buffer_i                                 |                              generic_fifo__parameterized2_37 |         49 |         49 |       0 |    0 |   66 |      0 |      0 |            0 |
|           Slave_b_buffer_LP                          |                              axi_b_buffer__parameterized0_31 |         39 |         39 |       0 |    0 |   14 |      0 |      0 |            0 |
|             buffer_i                                 |                              generic_fifo__parameterized5_36 |         39 |         39 |       0 |    0 |   14 |      0 |      0 |            0 |
|           Slave_r_buffer_LP                          |                              axi_r_buffer__parameterized0_32 |         71 |         71 |       0 |    0 |  146 |      0 |      0 |            0 |
|             buffer_i                                 |                              generic_fifo__parameterized4_35 |         71 |         71 |       0 |    0 |  146 |      0 |      0 |            0 |
|           Slave_w_buffer_LP                          |                              axi_w_buffer__parameterized0_33 |         73 |         73 |       0 |    0 |  154 |      0 |      0 |            0 |
|             buffer_i                                 |                              generic_fifo__parameterized3_34 |         73 |         73 |       0 |    0 |  154 |      0 |      0 |            0 |
|           WRITE_CTRL                                 |                          axi_write_only_ctrl__parameterized0 |         54 |         54 |       0 |    0 |   27 |      0 |      0 |            0 |
|       data_ram_mux_i                                 |                                      ram_mux__parameterized0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|       instr_mem                                      |                                               instr_ram_wrap |        582 |        582 |       0 |    0 |   36 |      8 |      0 |            0 |
|         (instr_mem)                                  |                                               instr_ram_wrap |         26 |         26 |       0 |    0 |    1 |      0 |      0 |            0 |
|         boot_rom_wrap_i                              |                                                boot_rom_wrap |        535 |        535 |       0 |    0 |   34 |      0 |      0 |            0 |
|           boot_code_i                                |                                                    boot_code |        535 |        535 |       0 |    0 |   34 |      0 |      0 |            0 |
|         sp_ram_wrap_i                                |                                                  sp_ram_wrap |         21 |         21 |       0 |    0 |    1 |      8 |      0 |            0 |
|           (sp_ram_wrap_i)                            |                                                  sp_ram_wrap |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|           sp_ram_i                                   |                                           xilinx_mem_8192x32 |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|             (sp_ram_i)                               |                                           xilinx_mem_8192x32 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|             U0                                       |                        xilinx_mem_8192x32_blk_mem_gen_v8_3_6 |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|               (U0)                                   |                        xilinx_mem_8192x32_blk_mem_gen_v8_3_6 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|               inst_blk_mem_gen                       |                  xilinx_mem_8192x32_blk_mem_gen_v8_3_6_synth |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen |                           xilinx_mem_8192x32_blk_mem_gen_top |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|                   valid.cstr                         |                  xilinx_mem_8192x32_blk_mem_gen_generic_cstr |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|                     has_mux_a.A                      |                           xilinx_mem_8192x32_blk_mem_gen_mux |         17 |         17 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     ramloop[0].ram.r                 |                    xilinx_mem_8192x32_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram                |                  xilinx_mem_8192x32_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[1].ram.r                 |    xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram                |  xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[2].ram.r                 |    xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram                |  xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[3].ram.r                 |    xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram                |  xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[4].ram.r                 |    xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized3 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram                |  xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized3 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[5].ram.r                 |    xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram                |  xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[6].ram.r                 |    xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram                |  xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[7].ram.r                 |    xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized6 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram                |  xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized6 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|       instr_mem_axi_if                               |                                           axi_mem_if_SP_wrap |        573 |        573 |       0 |    0 |  543 |      0 |      0 |            0 |
|         axi_mem_if_SP_i                              |                                                axi_mem_if_SP |        573 |        573 |       0 |    0 |  543 |      0 |      0 |            0 |
|           (axi_mem_if_SP_i)                          |                                                axi_mem_if_SP |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           READ_CTRL                                  |                                           axi_read_only_ctrl |        126 |        126 |       0 |    0 |   60 |      0 |      0 |            0 |
|           Slave_ar_buffer_LP                         |                                axi_ar_buffer__parameterized0 |         51 |         51 |       0 |    0 |   70 |      0 |      0 |            0 |
|             buffer_i                                 |                              generic_fifo__parameterized2_28 |         51 |         51 |       0 |    0 |   70 |      0 |      0 |            0 |
|           Slave_aw_buffer_LP                         |                                axi_aw_buffer__parameterized0 |         50 |         50 |       0 |    0 |   70 |      0 |      0 |            0 |
|             buffer_i                                 |                                 generic_fifo__parameterized2 |         50 |         50 |       0 |    0 |   70 |      0 |      0 |            0 |
|           Slave_b_buffer_LP                          |                                 axi_b_buffer__parameterized0 |         38 |         38 |       0 |    0 |   14 |      0 |      0 |            0 |
|             buffer_i                                 |                                 generic_fifo__parameterized5 |         38 |         38 |       0 |    0 |   14 |      0 |      0 |            0 |
|           Slave_r_buffer_LP                          |                                 axi_r_buffer__parameterized0 |        178 |        178 |       0 |    0 |  146 |      0 |      0 |            0 |
|             buffer_i                                 |                                 generic_fifo__parameterized4 |        178 |        178 |       0 |    0 |  146 |      0 |      0 |            0 |
|           Slave_w_buffer_LP                          |                                 axi_w_buffer__parameterized0 |         73 |         73 |       0 |    0 |  154 |      0 |      0 |            0 |
|             buffer_i                                 |                                 generic_fifo__parameterized3 |         73 |         73 |       0 |    0 |  154 |      0 |      0 |            0 |
|           WRITE_CTRL                                 |                                          axi_write_only_ctrl |         57 |         57 |       0 |    0 |   28 |      0 |      0 |            0 |
|       instr_ram_mux_i                                |                                                      ram_mux |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|     peripherals_i                                    |                                                  peripherals |       5773 |       5773 |       0 |    0 | 5140 |      0 |      0 |            0 |
|       apb2per_debug_i                                |                                                      apb2per |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|       apb_event_unit_i                               |                                               apb_event_unit |        241 |        241 |       0 |    0 |  357 |      0 |      0 |            0 |
|         (apb_event_unit_i)                           |                                               apb_event_unit |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|         i_event_unit                                 |                                         generic_service_unit |        106 |        106 |       0 |    0 |  160 |      0 |      0 |            0 |
|         i_interrupt_unit                             |                                      generic_service_unit_27 |        131 |        131 |       0 |    0 |  160 |      0 |      0 |            0 |
|         i_sleep_unit                                 |                                                   sleep_unit |          4 |          4 |       0 |    0 |   35 |      0 |      0 |            0 |
|       apb_fll_if_i                                   |                                                   apb_fll_if |          3 |          3 |       0 |    0 |    4 |      0 |      0 |            0 |
|       apb_gpio_i                                     |                                                     apb_gpio |        185 |        185 |       0 |    0 |  513 |      0 |      0 |            0 |
|       apb_i2c_i                                      |                                                      apb_i2c |        130 |        130 |       0 |    0 |  130 |      0 |      0 |            0 |
|         (apb_i2c_i)                                  |                                                      apb_i2c |          2 |          2 |       0 |    0 |   45 |      0 |      0 |            0 |
|         byte_controller                              |                                         i2c_master_byte_ctrl |        128 |        128 |       0 |    0 |   85 |      0 |      0 |            0 |
|           (byte_controller)                          |                                         i2c_master_byte_ctrl |         27 |         27 |       0 |    0 |   23 |      0 |      0 |            0 |
|           bit_controller                             |                                          i2c_master_bit_ctrl |        101 |        101 |       0 |    0 |   62 |      0 |      0 |            0 |
|       apb_pulpino_i                                  |                                                  apb_pulpino |         82 |         82 |       0 |    0 |  290 |      0 |      0 |            0 |
|       apb_spi_master_i                               |                                               apb_spi_master |        675 |        675 |       0 |    0 |  870 |      0 |      0 |            0 |
|         (apb_spi_master_i)                           |                                               apb_spi_master |          4 |          4 |       0 |    0 |   14 |      0 |      0 |            0 |
|         u_axiregs                                    |                                            spi_master_apb_if |        216 |        216 |       0 |    0 |  164 |      0 |      0 |            0 |
|         u_rxfifo                                     |                                              spi_master_fifo |         97 |         97 |       0 |    0 |  267 |      0 |      0 |            0 |
|         u_spictrl                                    |                                        spi_master_controller |        277 |        277 |       0 |    0 |  158 |      0 |      0 |            0 |
|           (u_spictrl)                                |                                        spi_master_controller |          4 |          4 |       0 |    0 |    9 |      0 |      0 |            0 |
|           u_clkgen                                   |                                            spi_master_clkgen |        140 |        140 |       0 |    0 |   18 |      0 |      0 |            0 |
|           u_rxreg                                    |                                                spi_master_rx |         80 |         80 |       0 |    0 |   66 |      0 |      0 |            0 |
|           u_txreg                                    |                                                spi_master_tx |         53 |         53 |       0 |    0 |   65 |      0 |      0 |            0 |
|         u_txfifo                                     |                                           spi_master_fifo_26 |         81 |         81 |       0 |    0 |  267 |      0 |      0 |            0 |
|       apb_timer_i                                    |                                                    apb_timer |        252 |        252 |       0 |    0 |  256 |      0 |      0 |            0 |
|         TIMER_GEN[0].timer_i                         |                                                        timer |        126 |        126 |       0 |    0 |  128 |      0 |      0 |            0 |
|         TIMER_GEN[1].timer_i                         |                                                     timer_25 |        126 |        126 |       0 |    0 |  128 |      0 |      0 |            0 |
|       apb_uart_i                                     |                                                     apb_uart |        787 |        787 |       0 |    0 | 1476 |      0 |      0 |            0 |
|         (apb_uart_i)                                 |                                                     apb_uart |         20 |         20 |       0 |    0 |  104 |      0 |      0 |            0 |
|         UART_BG16                                    |                                                 uart_baudgen |         30 |         30 |       0 |    0 |   17 |      0 |      0 |            0 |
|         UART_BG2                                     |                                               slib_clock_div |          3 |          3 |       0 |    0 |    4 |      0 |      0 |            0 |
|         UART_BIDET                                   |                                             slib_edge_detect |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_ED_CTS                                  |                                          slib_edge_detect_10 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_ED_DCD                                  |                                          slib_edge_detect_11 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_ED_DSR                                  |                                          slib_edge_detect_12 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_ED_RI                                   |                                          slib_edge_detect_13 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_FEDET                                   |                                          slib_edge_detect_14 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_IF_CTS                                  |                                            slib_input_filter |          6 |          6 |       0 |    0 |    3 |      0 |      0 |            0 |
|         UART_IF_DCD                                  |                                         slib_input_filter_15 |          6 |          6 |       0 |    0 |    3 |      0 |      0 |            0 |
|         UART_IF_DSR                                  |                                         slib_input_filter_16 |          6 |          6 |       0 |    0 |    3 |      0 |      0 |            0 |
|         UART_IF_RI                                   |                                         slib_input_filter_17 |          5 |          5 |       0 |    0 |    3 |      0 |      0 |            0 |
|         UART_IIC                                     |                                xil_defaultlib_uart_interrupt |          5 |          5 |       0 |    0 |    4 |      0 |      0 |            0 |
|         UART_IIC_THRE_ED                             |                                          slib_edge_detect_18 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_IS_CTS                                  |                                              slib_input_sync |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|         UART_IS_DCD                                  |                                           slib_input_sync_19 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|         UART_IS_DSR                                  |                                           slib_input_sync_20 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|         UART_IS_RI                                   |                                           slib_input_sync_21 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|         UART_IS_SIN                                  |                                           slib_input_sync_22 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|         UART_PEDET                                   |                                          slib_edge_detect_23 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_RCLK                                    |                                          slib_edge_detect_24 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_RX                                      |                                                uart_receiver |         54 |         54 |       0 |    0 |   33 |      0 |      0 |            0 |
|           (UART_RX)                                  |                                                uart_receiver |         14 |         14 |       0 |    0 |   18 |      0 |      0 |            0 |
|           RX_BRC                                     |                                                 slib_counter |         14 |         14 |       0 |    0 |    5 |      0 |      0 |            0 |
|           RX_IFSB                                    |                            slib_input_filter__parameterized2 |         10 |         10 |       0 |    0 |    4 |      0 |      0 |            0 |
|           RX_MVF                                     |                                               slib_mv_filter |         16 |         16 |       0 |    0 |    6 |      0 |      0 |            0 |
|         UART_RXFF                                    |                                    slib_fifo__parameterized1 |        366 |        366 |       0 |    0 |  736 |      0 |      0 |            0 |
|         UART_TX                                      |                                             uart_transmitter |         17 |         17 |       0 |    0 |    7 |      0 |      0 |            0 |
|         UART_TXFF                                    |                                                    slib_fifo |        267 |        267 |       0 |    0 |  540 |      0 |      0 |            0 |
|       axi2apb_i                                      |                                                 axi2apb_wrap |       2559 |       2559 |       0 |    0 |  332 |      0 |      0 |            0 |
|         axi2apb_i                                    |                                                    axi2apb32 |       2559 |       2559 |       0 |    0 |  332 |      0 |      0 |            0 |
|           (axi2apb_i)                                |                                                    axi2apb32 |          0 |          0 |       0 |    0 |   35 |      0 |      0 |            0 |
|           Slave_ar_buffer                            |                                axi_ar_buffer__parameterized1 |       2017 |       2017 |       0 |    0 |   72 |      0 |      0 |            0 |
|             buffer_i                                 |                               generic_fifo__parameterized6_9 |       2017 |       2017 |       0 |    0 |   72 |      0 |      0 |            0 |
|           Slave_aw_buffer                            |                                axi_aw_buffer__parameterized1 |        142 |        142 |       0 |    0 |   72 |      0 |      0 |            0 |
|             buffer_i                                 |                                 generic_fifo__parameterized6 |        142 |        142 |       0 |    0 |   72 |      0 |      0 |            0 |
|           Slave_b_buffer                             |                                 axi_b_buffer__parameterized1 |         46 |         46 |       0 |    0 |    8 |      0 |      0 |            0 |
|             buffer_i                                 |                                 generic_fifo__parameterized8 |         46 |         46 |       0 |    0 |    8 |      0 |      0 |            0 |
|           Slave_r_buffer                             |                                 axi_r_buffer__parameterized1 |         82 |         82 |       0 |    0 |   74 |      0 |      0 |            0 |
|             buffer_i                                 |                                 generic_fifo__parameterized7 |         82 |         82 |       0 |    0 |   74 |      0 |      0 |            0 |
|           Slave_w_buffer                             |                                                 axi_w_buffer |        272 |        272 |       0 |    0 |   71 |      0 |      0 |            0 |
|             buffer_i                                 |                                 generic_fifo__parameterized0 |        272 |        272 |       0 |    0 |   71 |      0 |      0 |            0 |
|       axi_spi_slave_i                                |                                           axi_spi_slave_wrap |        859 |        859 |       0 |    0 |  911 |      0 |      0 |            0 |
|         axi_spi_slave_i                              |                                                axi_spi_slave |        859 |        859 |       0 |    0 |  911 |      0 |      0 |            0 |
|           (axi_spi_slave_i)                          |                                                axi_spi_slave |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|           u_axiplug                                  |                                           spi_slave_axi_plug |        348 |        348 |       0 |    0 |  116 |      0 |      0 |            0 |
|           u_dcfifo_rx                                |                                            spi_slave_dc_fifo |        115 |        115 |       0 |    0 |  291 |      0 |      0 |            0 |
|             u_din                                    |                                     dc_token_ring_fifo_din_1 |         91 |         91 |       0 |    0 |  267 |      0 |      0 |            0 |
|               buffer                                 |                                             dc_data_buffer_5 |         64 |         64 |       0 |    0 |  256 |      0 |      0 |            0 |
|               full                                   |                                           dc_full_detector_6 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 (full)                               |                                           dc_full_detector_6 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 full_synch                           |                                            dc_synchronizer_8 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               write_tr                               |                                              dc_token_ring_7 |         26 |         26 |       0 |    0 |    8 |      0 |      0 |            0 |
|             u_dout                                   |                                    dc_token_ring_fifo_dout_2 |         24 |         24 |       0 |    0 |   24 |      0 |      0 |            0 |
|               empty_synch                            |                            dc_synchronizer__parameterized0_3 |          5 |          5 |       0 |    0 |   16 |      0 |      0 |            0 |
|               read_tr                                |                              dc_token_ring__parameterized0_4 |         19 |         19 |       0 |    0 |    8 |      0 |      0 |            0 |
|           u_dcfifo_tx                                |                                          spi_slave_dc_fifo_0 |        158 |        158 |       0 |    0 |  291 |      0 |      0 |            0 |
|             u_din                                    |                                       dc_token_ring_fifo_din |        134 |        134 |       0 |    0 |  267 |      0 |      0 |            0 |
|               buffer                                 |                                               dc_data_buffer |         96 |         96 |       0 |    0 |  256 |      0 |      0 |            0 |
|               full                                   |                                             dc_full_detector |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 (full)                               |                                             dc_full_detector |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 full_synch                           |                                              dc_synchronizer |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|               write_tr                               |                                                dc_token_ring |         38 |         38 |       0 |    0 |    8 |      0 |      0 |            0 |
|             u_dout                                   |                                      dc_token_ring_fifo_dout |         24 |         24 |       0 |    0 |   24 |      0 |      0 |            0 |
|               empty_synch                            |                              dc_synchronizer__parameterized0 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |            0 |
|               read_tr                                |                                dc_token_ring__parameterized0 |         24 |         24 |       0 |    0 |    8 |      0 |      0 |            0 |
|           u_rxreg                                    |                                                 spi_slave_rx |         45 |         45 |       0 |    0 |   49 |      0 |      0 |            0 |
|           u_slave_sm                                 |                                         spi_slave_controller |        130 |        130 |       0 |    0 |  114 |      0 |      0 |            0 |
|             (u_slave_sm)                             |                                         spi_slave_controller |         36 |         36 |       0 |    0 |   82 |      0 |      0 |            0 |
|             u_spiregs                                |                                               spi_slave_regs |         94 |         94 |       0 |    0 |   32 |      0 |      0 |            0 |
|           u_syncro                                   |                                             spi_slave_syncro |         49 |         49 |       0 |    0 |    7 |      0 |      0 |            0 |
|           u_txreg                                    |                                                 spi_slave_tx |         12 |         12 |       0 |    0 |   43 |      0 |      0 |            0 |
|       periph_bus_i                                   |                                              periph_bus_wrap |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         apb_node_wrap_i                              |                                                apb_node_wrap |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|           apb_node_i                                 |                                                     apb_node |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
+------------------------------------------------------+--------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+


