library ieee;
use iee.std_logic_1164.all;

entity alu_demo_32 is
port(
result : out std_logic;
cout : out std_logic;
zero : out std_logic;
overflow : out std_logicu
);
end alu_demo_32;

architecture structural of alu_demo_32 is
component alu is
port (
x : in std_logic;
y : in std_logic;
control : in std_logic_vector(2 downto 0);
cout : out std_logic;
zero : out std_logic;
result : out std_logic
);
end component alu;
signal xin : std_logic;
signal yin : std_logic;
signal cin : std_logic_vector(2 downto 0);
signal cout : std_logic;
signal zero : std_logic;
signal result : std_logic;
begin
 alu_map : alu port map (x => xin, y => yin, control => cin, cout => cout, zero => zero, result => result);
 
 test_proc : process
 begin
 "000" => cin;
 '1' => xin;
 '0' => yin;
 wait;

end process;
