/usr/bin/env time -v /data/courses/2024/class_cse494598spring2024_aaror112/vtr_modified/vtr-verilog-to-routing/vpr/vpr k6_frac_N10_mem32K_40nm.xml alu4 --circuit_file alu4.pre-vpr.blif --pack --place --place_algorithm bounding_box --RL_agent_placement off --seed 20
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+bc24720cd-dirty
Revision: v8.0.0-9703-gbc24720cd-dirty
Compiled: 2024-03-08T18:06:23
Compiler: GNU 11.2.0 on Linux-4.18.0-513.5.1.el8_9.x86_64 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/data/courses/2024/class_cse494598spring2024_aaror112/vtr_modified/vtr-verilog-to-routing/vpr/vpr k6_frac_N10_mem32K_40nm.xml alu4 --circuit_file alu4.pre-vpr.blif --pack --place --place_algorithm bounding_box --RL_agent_placement off --seed 20


Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: alu4

# Loading Architecture Description
# Loading Architecture Description took 0.02 seconds (max_rss 15.4 MiB, delta_rss +2.7 MiB)

Timing analysis: ON
Circuit netlist file: alu4.net
Circuit placement file: alu4.place
Circuit routing file: alu4.route
Circuit SDC file: alu4.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: BOUNDING_BOX_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 20
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 22.3 MiB, delta_rss +6.9 MiB)
Circuit file: alu4.pre-vpr.blif
# Load circuit
# Load circuit took 0.02 seconds (max_rss 24.5 MiB, delta_rss +2.2 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 24.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 24.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 24.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1195
    .input :      14
    .output:       8
    6-LUT  :    1173
  Nets  : 1187
    Avg Fanout:     4.9
    Max Fanout:   358.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 7016
  Timing Graph Edges: 11650
  Timing Graph Levels: 14
# Build Timing Graph took 0.02 seconds (max_rss 26.0 MiB, delta_rss +1.5 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'alu4.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'alu4.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 1195, total nets: 1187, total inputs: 14, total outputs: 8
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    47/1195      3%                            4     5 x 5     
    94/1195      7%                            8     6 x 6     
   141/1195     11%                           12     7 x 7     
   188/1195     15%                           16     7 x 7     
   235/1195     19%                           20     7 x 7     
   282/1195     23%                           24     8 x 8     
   329/1195     27%                           28     9 x 9     
   376/1195     31%                           32     9 x 9     
   423/1195     35%                           36    10 x 10    
   470/1195     39%                           40    10 x 10    
   517/1195     43%                           44    10 x 10    
   564/1195     47%                           48    10 x 10    
   611/1195     51%                           52    11 x 11    
   658/1195     55%                           56    11 x 11    
   705/1195     58%                           60    11 x 11    
   752/1195     62%                           65    12 x 12    
   799/1195     66%                           68    12 x 12    
   846/1195     70%                           73    13 x 13    
   893/1195     74%                           77    13 x 13    
   940/1195     78%                           81    13 x 13    
   987/1195     82%                           85    13 x 13    
  1034/1195     86%                           90    14 x 14    
  1081/1195     90%                           95    14 x 14    
  1128/1195     94%                           99    14 x 14    
  1175/1195     98%                          108    14 x 14    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1030
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1030
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000200407 sec
Full Max Req/Worst Slack updates 1 in 2.454e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000311255 sec
FPGA sized to 14 x 14 (auto)
Device Utilization: 0.56 (target 1.00)
	Block Utilization: 0.06 Type: io
	Block Utilization: 0.99 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         22                               0.363636                     0.636364   
       clb        107                                18.1028                      5.03738   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 634 out of 1187 nets, 553 nets not absorbed.

Netlist conversion complete.

# Packing took 1.31 seconds (max_rss 34.4 MiB, delta_rss +8.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'alu4.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.234133 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.25 seconds (max_rss 72.2 MiB, delta_rss +37.8 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 553
Netlist num_blocks: 129
Netlist EMPTY blocks: 0.
Netlist io blocks: 22.
Netlist clb blocks: 107.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 14
Netlist output pins: 8

Pb types usage...
  io             : 22
   inpad         : 14
   outpad        : 8
  clb            : 107
   fle           : 1030
    lut5inter    : 539
     ble5        : 682
      lut5       : 682
       lut       : 682
    ble6         : 491
     lut6        : 491
      lut        : 491

# Create Device
## Build Device Grid
FPGA sized to 14 x 14: 196 grid tiles (auto)

Resource usage...
	Netlist
		22	blocks of type: io
	Architecture
		384	blocks of type: io
	Netlist
		107	blocks of type: clb
	Architecture
		108	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		3	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		4	blocks of type: memory

Device Utilization: 0.56 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.99 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 72.2 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:8816
OPIN->CHANX/CHANY edge count before creating direct connections: 30160
OPIN->CHANX/CHANY edge count after creating direct connections: 30160
CHAN->CHAN type edge count:138240
## Build routing resource graph took 0.30 seconds (max_rss 72.2 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 23168
  RR Graph Edges: 177216
# Create Device took 0.31 seconds (max_rss 72.2 MiB, delta_rss +0.0 MiB)


Bounding box mode is Cube

Using static probabilities for choosing each move type
Probability of Uniform_move : 100.000000 
Probability of Median_move : 0.000000 
Probability of Centroid_move : 0.000000 
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 72.2 MiB, delta_rss +0.0 MiB)

BB estimate of min-dist (placement) wire length: 6733

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 67.3348 td_cost: nan
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 325
Warning 4: Starting t: 49 of 129 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.2e-04   0.957      58.13 nan            nan        nan      nan   0.240  0.0244   13.0     0.00       325  0.200
   2    0.0 4.0e-04   0.986      55.14 nan            nan        nan      nan   0.172  0.0069   10.4     0.00       650  0.950
   3    0.0 3.8e-04   0.986      53.92 nan            nan        nan      nan   0.108  0.0088    7.6     0.00       975  0.950
   4    0.0 3.6e-04   0.990      52.57 nan            nan        nan      nan   0.182  0.0077    5.1     0.00      1300  0.950
   5    0.0 3.4e-04   0.986      51.31 nan            nan        nan      nan   0.215  0.0096    3.8     0.00      1625  0.950
   6    0.0 3.2e-04   0.991      50.03 nan            nan        nan      nan   0.191  0.0051    2.9     0.00      1950  0.950
   7    0.0 3.1e-04   0.996      49.38 nan            nan        nan      nan   0.182  0.0035    2.2     0.00      2275  0.950
   8    0.0 2.9e-04   0.991      48.62 nan            nan        nan      nan   0.234  0.0060    1.6     0.00      2600  0.950
   9    0.0 2.8e-04   0.994      47.87 nan            nan        nan      nan   0.194  0.0027    1.3     0.00      2925  0.950
  10    0.0 2.6e-04   0.996      47.50 nan            nan        nan      nan   0.145  0.0012    1.0     0.00      3250  0.950
  11    0.0 2.1e-04   0.996      47.26 nan            nan        nan      nan   0.188  0.0015    1.0     0.00      3575  0.800
  12    0.0 2.0e-04   0.999      47.04 nan            nan        nan      nan   0.157  0.0010    1.0     0.00      3900  0.950
  13    0.0 1.9e-04   0.998      46.87 nan            nan        nan      nan   0.135  0.0013    1.0     0.00      4225  0.950
  14    0.0 1.5e-04   1.000      46.78 nan            nan        nan      nan   0.154  0.0001    1.0     0.00      4550  0.800
  15    0.0 1.4e-04   1.000      46.75 nan            nan        nan      nan   0.105  0.0003    1.0     0.00      4875  0.950
  16    0.0 1.2e-04   1.000      46.72 nan            nan        nan      nan   0.160  0.0003    1.0     0.00      5200  0.800
  17    0.0 1.1e-04   1.000      46.71 nan            nan        nan      nan   0.111  0.0000    1.0     0.00      5525  0.950
  18    0.0 8.8e-05   0.999      46.67 nan            nan        nan      nan   0.138  0.0007    1.0     0.00      5850  0.800
  19    0.0 7.0e-05   1.000      46.63 nan            nan        nan      nan   0.123  0.0000    1.0     0.00      6175  0.800
  20    0.0 5.6e-05   1.000      46.63 nan            nan        nan      nan   0.126  0.0000    1.0     0.00      6500  0.800
  21    0.0 4.5e-05   1.000      46.62 nan            nan        nan      nan   0.132  0.0000    1.0     0.00      6825  0.800
  22    0.0 3.6e-05   1.000      46.62 nan            nan        nan      nan   0.129  0.0000    1.0     0.00      7150  0.800
  23    0.0 2.9e-05   1.000      46.62 nan            nan        nan      nan   0.123  0.0000    1.0     0.00      7475  0.800
  24    0.0 2.3e-05   1.000      46.62 nan            nan        nan      nan   0.111  0.0000    1.0     0.00      7800  0.800
  25    0.0 1.8e-05   1.000      46.62 nan            nan        nan      nan   0.117  0.0000    1.0     0.00      8125  0.800
  26    0.0 1.5e-05   1.000      46.62 nan            nan        nan      nan   0.108  0.0000    1.0     0.00      8450  0.800
  27    0.0 1.2e-05   1.000      46.62 nan            nan        nan      nan   0.135  0.0001    1.0     0.00      8775  0.800
  28    0.0 9.4e-06   0.999      46.54 nan            nan        nan      nan   0.114  0.0003    1.0     0.00      9100  0.800
  29    0.0 0.0e+00   1.000      46.54 nan            nan        nan      nan   0.120  0.0000    1.0     0.00      9425  0.800
## Placement Quench took 0.00 seconds (max_rss 72.2 MiB)

BB estimate of min-dist (placement) wire length: 4654

Completed placement consistency check successfully.

Swaps called: 9554

Aborted Move Reasons:
  No moves aborted
Placement cost: 1, bb_cost: 46.5367, td_cost: nan, 

Placement resource usage:
  io  implemented as io : 22
  clb implemented as clb: 107

Placement number of temperatures: 29
Placement total # of swap attempts: 9554
	Swaps accepted: 1462 (15.3 %)
	Swaps rejected: 8092 (84.7 %)
	Swaps aborted:    0 ( 0.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                16.95            64.42           35.58          0.00         

clb                Uniform                83.05            5.28            94.72          0.00         


Placement Quench timing analysis took 0 seconds (0 STA, 0 slack) (0 full updates: 0 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0 seconds (0 STA, 0 slack) (0 full updates: 0 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.06 seconds (max_rss 72.2 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.00310699 seconds (0.00255381 STA, 0.00055318 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 2.11 seconds (max_rss 72.2 MiB)
	Command being timed: "/data/courses/2024/class_cse494598spring2024_aaror112/vtr_modified/vtr-verilog-to-routing/vpr/vpr k6_frac_N10_mem32K_40nm.xml alu4 --circuit_file alu4.pre-vpr.blif --pack --place --place_algorithm bounding_box --RL_agent_placement off --seed 20"
	User time (seconds): 2.03
	System time (seconds): 0.06
	Percent of CPU this job got: 97%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:02.14
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 73956
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 38057
	Voluntary context switches: 151
	Involuntary context switches: 13
	Swaps: 0
	File system inputs: 0
	File system outputs: 4400
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
