// Seed: 1449478087
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
  ;
  wire id_6;
  assign id_2 = id_5;
  module_2 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_2,
      id_6,
      id_1,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_1,
      id_6,
      id_1,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_4
  );
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output wand id_2,
    input wire id_3,
    input tri0 id_4,
    output tri id_5,
    output wand id_6
);
  wire id_8;
  ;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
