// Seed: 1182896761
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  assign module_1.id_4 = 0;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd80
) (
    input  wire _id_0,
    output tri1 id_1,
    output wire id_2#(1)
);
  tri1 [id_0 : id_0] id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_1  = 32'd20,
    parameter id_17 = 32'd54,
    parameter id_21 = 32'd38,
    parameter id_9  = 32'd42
) (
    output tri1 id_0,
    input wor _id_1,
    input wire id_2,
    input supply0 id_3,
    input wand id_4,
    output tri1 id_5,
    input tri0 id_6,
    output wire id_7,
    input wire id_8,
    input supply0 _id_9,
    input wand id_10,
    input tri1 id_11,
    input tri0 id_12,
    input uwire id_13,
    output wand id_14,
    input wand id_15,
    output tri id_16,
    input tri _id_17,
    input wire id_18,
    output wand id_19,
    input wand id_20,
    input tri1 _id_21,
    output supply1 id_22,
    output supply0 id_23,
    output supply0 id_24,
    input tri1 id_25,
    inout tri0 id_26,
    output wire id_27,
    input tri id_28,
    input tri0 id_29,
    output wand id_30,
    input wand id_31,
    input supply1 id_32,
    input tri id_33
);
  wire id_35[id_17 : id_1];
  assign id_27 = id_32;
  logic [{  1  ,  id_21  ,  (  -1 'd0 )  ,  (  -1  )  ==  1  } : id_9] id_36;
  module_0 modCall_1 (
      id_36,
      id_35,
      id_36,
      id_36
  );
endmodule
