{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 16:59:38 2016 " "Info: Processing started: Wed Jun 22 16:59:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off please -c please --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off please -c please --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_IN " "Info: Assuming node \"CLK_IN\" is an undefined clock" {  } { { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Turbo_F_div_100k:inst20\|qone_sec_flag " "Info: Detected ripple clock \"Turbo_F_div_100k:inst20\|qone_sec_flag\" as buffer" {  } { { "Turbo_F_div_100K.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_100K.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Turbo_F_div_100k:inst20\|qone_sec_flag" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_IN register MultiTurbo_F_div_quater:inst28\|one_sec\[3\] register MultiTurbo_F_div_quater:inst28\|one_sec\[5\] 117.43 MHz 8.516 ns Internal " "Info: Clock \"CLK_IN\" has Internal fmax of 117.43 MHz between source register \"MultiTurbo_F_div_quater:inst28\|one_sec\[3\]\" and destination register \"MultiTurbo_F_div_quater:inst28\|one_sec\[5\]\" (period= 8.516 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.301 ns + Longest register register " "Info: + Longest register to register delay is 8.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MultiTurbo_F_div_quater:inst28\|one_sec\[3\] 1 REG LCFF_X45_Y27_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y27_N1; Fanout = 6; REG Node = 'MultiTurbo_F_div_quater:inst28\|one_sec\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultiTurbo_F_div_quater:inst28|one_sec[3] } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.393 ns) 1.120 ns MultiTurbo_F_div_quater:inst28\|Add0~3 2 COMB LCCOMB_X47_Y27_N4 2 " "Info: 2: + IC(0.727 ns) + CELL(0.393 ns) = 1.120 ns; Loc. = LCCOMB_X47_Y27_N4; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { MultiTurbo_F_div_quater:inst28|one_sec[3] MultiTurbo_F_div_quater:inst28|Add0~3 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.191 ns MultiTurbo_F_div_quater:inst28\|Add0~5 3 COMB LCCOMB_X47_Y27_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.191 ns; Loc. = LCCOMB_X47_Y27_N6; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~3 MultiTurbo_F_div_quater:inst28|Add0~5 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.262 ns MultiTurbo_F_div_quater:inst28\|Add0~7 4 COMB LCCOMB_X47_Y27_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.262 ns; Loc. = LCCOMB_X47_Y27_N8; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~5 MultiTurbo_F_div_quater:inst28|Add0~7 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.333 ns MultiTurbo_F_div_quater:inst28\|Add0~9 5 COMB LCCOMB_X47_Y27_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.333 ns; Loc. = LCCOMB_X47_Y27_N10; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~7 MultiTurbo_F_div_quater:inst28|Add0~9 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.404 ns MultiTurbo_F_div_quater:inst28\|Add0~11 6 COMB LCCOMB_X47_Y27_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.404 ns; Loc. = LCCOMB_X47_Y27_N12; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~9 MultiTurbo_F_div_quater:inst28|Add0~11 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.563 ns MultiTurbo_F_div_quater:inst28\|Add0~13 7 COMB LCCOMB_X47_Y27_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.563 ns; Loc. = LCCOMB_X47_Y27_N14; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { MultiTurbo_F_div_quater:inst28|Add0~11 MultiTurbo_F_div_quater:inst28|Add0~13 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.634 ns MultiTurbo_F_div_quater:inst28\|Add0~15 8 COMB LCCOMB_X47_Y27_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.634 ns; Loc. = LCCOMB_X47_Y27_N16; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~13 MultiTurbo_F_div_quater:inst28|Add0~15 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.705 ns MultiTurbo_F_div_quater:inst28\|Add0~17 9 COMB LCCOMB_X47_Y27_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.705 ns; Loc. = LCCOMB_X47_Y27_N18; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~15 MultiTurbo_F_div_quater:inst28|Add0~17 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.776 ns MultiTurbo_F_div_quater:inst28\|Add0~19 10 COMB LCCOMB_X47_Y27_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.776 ns; Loc. = LCCOMB_X47_Y27_N20; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~17 MultiTurbo_F_div_quater:inst28|Add0~19 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.847 ns MultiTurbo_F_div_quater:inst28\|Add0~21 11 COMB LCCOMB_X47_Y27_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.847 ns; Loc. = LCCOMB_X47_Y27_N22; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~19 MultiTurbo_F_div_quater:inst28|Add0~21 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.918 ns MultiTurbo_F_div_quater:inst28\|Add0~23 12 COMB LCCOMB_X47_Y27_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.918 ns; Loc. = LCCOMB_X47_Y27_N24; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~21 MultiTurbo_F_div_quater:inst28|Add0~23 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.989 ns MultiTurbo_F_div_quater:inst28\|Add0~25 13 COMB LCCOMB_X47_Y27_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.989 ns; Loc. = LCCOMB_X47_Y27_N26; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~23 MultiTurbo_F_div_quater:inst28|Add0~25 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.060 ns MultiTurbo_F_div_quater:inst28\|Add0~27 14 COMB LCCOMB_X47_Y27_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.060 ns; Loc. = LCCOMB_X47_Y27_N28; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~25 MultiTurbo_F_div_quater:inst28|Add0~27 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.470 ns MultiTurbo_F_div_quater:inst28\|Add0~28 15 COMB LCCOMB_X47_Y27_N30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 2.470 ns; Loc. = LCCOMB_X47_Y27_N30; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { MultiTurbo_F_div_quater:inst28|Add0~27 MultiTurbo_F_div_quater:inst28|Add0~28 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.371 ns) 4.122 ns MultiTurbo_F_div_quater:inst28\|Equal1~5 16 COMB LCCOMB_X44_Y26_N6 1 " "Info: 16: + IC(1.281 ns) + CELL(0.371 ns) = 4.122 ns; Loc. = LCCOMB_X44_Y26_N6; Fanout = 1; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Equal1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { MultiTurbo_F_div_quater:inst28|Add0~28 MultiTurbo_F_div_quater:inst28|Equal1~5 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.410 ns) 5.218 ns MultiTurbo_F_div_quater:inst28\|Equal1~9 17 COMB LCCOMB_X46_Y26_N24 1 " "Info: 17: + IC(0.686 ns) + CELL(0.410 ns) = 5.218 ns; Loc. = LCCOMB_X46_Y26_N24; Fanout = 1; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Equal1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { MultiTurbo_F_div_quater:inst28|Equal1~5 MultiTurbo_F_div_quater:inst28|Equal1~9 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 5.742 ns MultiTurbo_F_div_quater:inst28\|Equal1~10 18 COMB LCCOMB_X46_Y26_N10 2 " "Info: 18: + IC(0.253 ns) + CELL(0.271 ns) = 5.742 ns; Loc. = LCCOMB_X46_Y26_N10; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Equal1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { MultiTurbo_F_div_quater:inst28|Equal1~9 MultiTurbo_F_div_quater:inst28|Equal1~10 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.436 ns) 6.448 ns MultiTurbo_F_div_quater:inst28\|one_sec\[19\]~36 19 COMB LCCOMB_X46_Y26_N12 1 " "Info: 19: + IC(0.270 ns) + CELL(0.436 ns) = 6.448 ns; Loc. = LCCOMB_X46_Y26_N12; Fanout = 1; COMB Node = 'MultiTurbo_F_div_quater:inst28\|one_sec\[19\]~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { MultiTurbo_F_div_quater:inst28|Equal1~10 MultiTurbo_F_div_quater:inst28|one_sec[19]~36 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 6.840 ns MultiTurbo_F_div_quater:inst28\|one_sec\[19\]~41 20 COMB LCCOMB_X46_Y26_N6 29 " "Info: 20: + IC(0.243 ns) + CELL(0.149 ns) = 6.840 ns; Loc. = LCCOMB_X46_Y26_N6; Fanout = 29; COMB Node = 'MultiTurbo_F_div_quater:inst28\|one_sec\[19\]~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { MultiTurbo_F_div_quater:inst28|one_sec[19]~36 MultiTurbo_F_div_quater:inst28|one_sec[19]~41 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.510 ns) 8.301 ns MultiTurbo_F_div_quater:inst28\|one_sec\[5\] 21 REG LCFF_X44_Y27_N25 6 " "Info: 21: + IC(0.951 ns) + CELL(0.510 ns) = 8.301 ns; Loc. = LCFF_X44_Y27_N25; Fanout = 6; REG Node = 'MultiTurbo_F_div_quater:inst28\|one_sec\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { MultiTurbo_F_div_quater:inst28|one_sec[19]~41 MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.890 ns ( 46.86 % ) " "Info: Total cell delay = 3.890 ns ( 46.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.411 ns ( 53.14 % ) " "Info: Total interconnect delay = 4.411 ns ( 53.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.301 ns" { MultiTurbo_F_div_quater:inst28|one_sec[3] MultiTurbo_F_div_quater:inst28|Add0~3 MultiTurbo_F_div_quater:inst28|Add0~5 MultiTurbo_F_div_quater:inst28|Add0~7 MultiTurbo_F_div_quater:inst28|Add0~9 MultiTurbo_F_div_quater:inst28|Add0~11 MultiTurbo_F_div_quater:inst28|Add0~13 MultiTurbo_F_div_quater:inst28|Add0~15 MultiTurbo_F_div_quater:inst28|Add0~17 MultiTurbo_F_div_quater:inst28|Add0~19 MultiTurbo_F_div_quater:inst28|Add0~21 MultiTurbo_F_div_quater:inst28|Add0~23 MultiTurbo_F_div_quater:inst28|Add0~25 MultiTurbo_F_div_quater:inst28|Add0~27 MultiTurbo_F_div_quater:inst28|Add0~28 MultiTurbo_F_div_quater:inst28|Equal1~5 MultiTurbo_F_div_quater:inst28|Equal1~9 MultiTurbo_F_div_quater:inst28|Equal1~10 MultiTurbo_F_div_quater:inst28|one_sec[19]~36 MultiTurbo_F_div_quater:inst28|one_sec[19]~41 MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.301 ns" { MultiTurbo_F_div_quater:inst28|one_sec[3] {} MultiTurbo_F_div_quater:inst28|Add0~3 {} MultiTurbo_F_div_quater:inst28|Add0~5 {} MultiTurbo_F_div_quater:inst28|Add0~7 {} MultiTurbo_F_div_quater:inst28|Add0~9 {} MultiTurbo_F_div_quater:inst28|Add0~11 {} MultiTurbo_F_div_quater:inst28|Add0~13 {} MultiTurbo_F_div_quater:inst28|Add0~15 {} MultiTurbo_F_div_quater:inst28|Add0~17 {} MultiTurbo_F_div_quater:inst28|Add0~19 {} MultiTurbo_F_div_quater:inst28|Add0~21 {} MultiTurbo_F_div_quater:inst28|Add0~23 {} MultiTurbo_F_div_quater:inst28|Add0~25 {} MultiTurbo_F_div_quater:inst28|Add0~27 {} MultiTurbo_F_div_quater:inst28|Add0~28 {} MultiTurbo_F_div_quater:inst28|Equal1~5 {} MultiTurbo_F_div_quater:inst28|Equal1~9 {} MultiTurbo_F_div_quater:inst28|Equal1~10 {} MultiTurbo_F_div_quater:inst28|one_sec[19]~36 {} MultiTurbo_F_div_quater:inst28|one_sec[19]~41 {} MultiTurbo_F_div_quater:inst28|one_sec[5] {} } { 0.000ns 0.727ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.281ns 0.686ns 0.253ns 0.270ns 0.243ns 0.951ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.371ns 0.410ns 0.271ns 0.436ns 0.149ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.643 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_IN\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 724 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 724; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 2.643 ns MultiTurbo_F_div_quater:inst28\|one_sec\[5\] 3 REG LCFF_X44_Y27_N25 6 " "Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X44_Y27_N25; Fanout = 6; REG Node = 'MultiTurbo_F_div_quater:inst28\|one_sec\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.12 % ) " "Info: Total cell delay = 1.536 ns ( 58.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.107 ns ( 41.88 % ) " "Info: Total interconnect delay = 1.107 ns ( 41.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLK_IN CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MultiTurbo_F_div_quater:inst28|one_sec[5] {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.644 ns - Longest register " "Info: - Longest clock path from clock \"CLK_IN\" to source register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 724 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 724; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.644 ns MultiTurbo_F_div_quater:inst28\|one_sec\[3\] 3 REG LCFF_X45_Y27_N1 6 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X45_Y27_N1; Fanout = 6; REG Node = 'MultiTurbo_F_div_quater:inst28\|one_sec\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[3] } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.09 % ) " "Info: Total cell delay = 1.536 ns ( 58.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.108 ns ( 41.91 % ) " "Info: Total interconnect delay = 1.108 ns ( 41.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLK_IN CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MultiTurbo_F_div_quater:inst28|one_sec[3] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLK_IN CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MultiTurbo_F_div_quater:inst28|one_sec[5] {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLK_IN CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MultiTurbo_F_div_quater:inst28|one_sec[3] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.301 ns" { MultiTurbo_F_div_quater:inst28|one_sec[3] MultiTurbo_F_div_quater:inst28|Add0~3 MultiTurbo_F_div_quater:inst28|Add0~5 MultiTurbo_F_div_quater:inst28|Add0~7 MultiTurbo_F_div_quater:inst28|Add0~9 MultiTurbo_F_div_quater:inst28|Add0~11 MultiTurbo_F_div_quater:inst28|Add0~13 MultiTurbo_F_div_quater:inst28|Add0~15 MultiTurbo_F_div_quater:inst28|Add0~17 MultiTurbo_F_div_quater:inst28|Add0~19 MultiTurbo_F_div_quater:inst28|Add0~21 MultiTurbo_F_div_quater:inst28|Add0~23 MultiTurbo_F_div_quater:inst28|Add0~25 MultiTurbo_F_div_quater:inst28|Add0~27 MultiTurbo_F_div_quater:inst28|Add0~28 MultiTurbo_F_div_quater:inst28|Equal1~5 MultiTurbo_F_div_quater:inst28|Equal1~9 MultiTurbo_F_div_quater:inst28|Equal1~10 MultiTurbo_F_div_quater:inst28|one_sec[19]~36 MultiTurbo_F_div_quater:inst28|one_sec[19]~41 MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.301 ns" { MultiTurbo_F_div_quater:inst28|one_sec[3] {} MultiTurbo_F_div_quater:inst28|Add0~3 {} MultiTurbo_F_div_quater:inst28|Add0~5 {} MultiTurbo_F_div_quater:inst28|Add0~7 {} MultiTurbo_F_div_quater:inst28|Add0~9 {} MultiTurbo_F_div_quater:inst28|Add0~11 {} MultiTurbo_F_div_quater:inst28|Add0~13 {} MultiTurbo_F_div_quater:inst28|Add0~15 {} MultiTurbo_F_div_quater:inst28|Add0~17 {} MultiTurbo_F_div_quater:inst28|Add0~19 {} MultiTurbo_F_div_quater:inst28|Add0~21 {} MultiTurbo_F_div_quater:inst28|Add0~23 {} MultiTurbo_F_div_quater:inst28|Add0~25 {} MultiTurbo_F_div_quater:inst28|Add0~27 {} MultiTurbo_F_div_quater:inst28|Add0~28 {} MultiTurbo_F_div_quater:inst28|Equal1~5 {} MultiTurbo_F_div_quater:inst28|Equal1~9 {} MultiTurbo_F_div_quater:inst28|Equal1~10 {} MultiTurbo_F_div_quater:inst28|one_sec[19]~36 {} MultiTurbo_F_div_quater:inst28|one_sec[19]~41 {} MultiTurbo_F_div_quater:inst28|one_sec[5] {} } { 0.000ns 0.727ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.281ns 0.686ns 0.253ns 0.270ns 0.243ns 0.951ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.371ns 0.410ns 0.271ns 0.436ns 0.149ns 0.510ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLK_IN CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MultiTurbo_F_div_quater:inst28|one_sec[5] {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLK_IN CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MultiTurbo_F_div_quater:inst28|one_sec[3] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|node_ena\[1\]~reg0 register sld_hub:auto_hub\|tdo 136.28 MHz 7.338 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 136.28 MHz between source register \"sld_hub:auto_hub\|node_ena\[1\]~reg0\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 7.338 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.456 ns + Longest register register " "Info: + Longest register to register delay is 3.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|node_ena\[1\]~reg0 1 REG LCFF_X16_Y28_N19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y28_N19; Fanout = 8; REG Node = 'sld_hub:auto_hub\|node_ena\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 941 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.420 ns) 0.940 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sdr~0 2 COMB LCCOMB_X17_Y28_N20 5 " "Info: 2: + IC(0.520 ns) + CELL(0.420 ns) = 0.940 ns; Loc. = LCCOMB_X17_Y28_N20; Fanout = 5; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sdr~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { sld_hub:auto_hub|node_ena[1]~reg0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 838 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.275 ns) 1.489 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 3 COMB LCCOMB_X17_Y28_N30 18 " "Info: 3: + IC(0.274 ns) + CELL(0.275 ns) = 1.489 ns; Loc. = LCCOMB_X17_Y28_N30; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 1.894 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1 4 COMB LCCOMB_X17_Y28_N0 1 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 1.894 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.420 ns) 2.577 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 5 COMB LCCOMB_X17_Y28_N12 1 " "Info: 5: + IC(0.263 ns) + CELL(0.420 ns) = 2.577 ns; Loc. = LCCOMB_X17_Y28_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.975 ns sld_hub:auto_hub\|tdo~3 6 COMB LCCOMB_X17_Y28_N28 1 " "Info: 6: + IC(0.248 ns) + CELL(0.150 ns) = 2.975 ns; Loc. = LCCOMB_X17_Y28_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.372 ns sld_hub:auto_hub\|tdo~5 7 COMB LCCOMB_X17_Y28_N16 1 " "Info: 7: + IC(0.247 ns) + CELL(0.150 ns) = 3.372 ns; Loc. = LCCOMB_X17_Y28_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.456 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X17_Y28_N17 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.456 ns; Loc. = LCFF_X17_Y28_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 47.71 % ) " "Info: Total cell delay = 1.649 ns ( 47.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.807 ns ( 52.29 % ) " "Info: Total interconnect delay = 1.807 ns ( 52.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { sld_hub:auto_hub|node_ena[1]~reg0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { sld_hub:auto_hub|node_ena[1]~reg0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.520ns 0.274ns 0.255ns 0.263ns 0.248ns 0.247ns 0.000ns } { 0.000ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.409 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 561 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 561; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 4.409 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X17_Y28_N17 2 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 4.409 ns; Loc. = LCFF_X17_Y28_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.18 % ) " "Info: Total cell delay = 0.537 ns ( 12.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.872 ns ( 87.82 % ) " "Info: Total interconnect delay = 3.872 ns ( 87.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.409 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.408 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 561 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 561; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 4.408 ns sld_hub:auto_hub\|node_ena\[1\]~reg0 3 REG LCFF_X16_Y28_N19 8 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 4.408 ns; Loc. = LCFF_X16_Y28_N19; Fanout = 8; REG Node = 'sld_hub:auto_hub\|node_ena\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 941 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.18 % ) " "Info: Total cell delay = 0.537 ns ( 12.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.871 ns ( 87.82 % ) " "Info: Total interconnect delay = 3.871 ns ( 87.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|node_ena[1]~reg0 {} } { 0.000ns 2.874ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.409 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|node_ena[1]~reg0 {} } { 0.000ns 2.874ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 941 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 941 0 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { sld_hub:auto_hub|node_ena[1]~reg0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { sld_hub:auto_hub|node_ena[1]~reg0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.520ns 0.274ns 0.255ns 0.263ns 0.248ns 0.247ns 0.000ns } { 0.000ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.409 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|node_ena[1]~reg0 {} } { 0.000ns 2.874ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_IN 40 " "Warning: Circuit may not operate. Detected 40 non-operational path(s) clocked by clock \"CLK_IN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[0\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] CLK_IN 2.618 ns " "Info: Found hold time violation between source  pin or register \"Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[0\]\" and destination pin or register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]\" for clock \"CLK_IN\" (Hold time is 2.618 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.078 ns + Largest " "Info: + Largest clock skew is 4.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 6.766 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to destination register is 6.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.787 ns) 3.631 ns Turbo_F_div_100k:inst20\|qone_sec_flag 2 REG LCFF_X45_Y23_N25 1 " "Info: 2: + IC(1.845 ns) + CELL(0.787 ns) = 3.631 ns; Loc. = LCFF_X45_Y23_N25; Fanout = 1; REG Node = 'Turbo_F_div_100k:inst20\|qone_sec_flag'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { CLK_IN Turbo_F_div_100k:inst20|qone_sec_flag } "NODE_NAME" } } { "Turbo_F_div_100K.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_100K.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.000 ns) 5.225 ns Turbo_F_div_100k:inst20\|qone_sec_flag~clkctrl 3 COMB CLKCTRL_G5 637 " "Info: 3: + IC(1.594 ns) + CELL(0.000 ns) = 5.225 ns; Loc. = CLKCTRL_G5; Fanout = 637; COMB Node = 'Turbo_F_div_100k:inst20\|qone_sec_flag~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { Turbo_F_div_100k:inst20|qone_sec_flag Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl } "NODE_NAME" } } { "Turbo_F_div_100K.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_100K.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 6.766 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] 4 REG LCFF_X23_Y27_N3 3 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 6.766 ns; Loc. = LCFF_X23_Y27_N3; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.33 % ) " "Info: Total cell delay = 2.323 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.443 ns ( 65.67 % ) " "Info: Total interconnect delay = 4.443 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { CLK_IN Turbo_F_div_100k:inst20|qone_sec_flag Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.766 ns" { CLK_IN {} CLK_IN~combout {} Turbo_F_div_100k:inst20|qone_sec_flag {} Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] {} } { 0.000ns 0.000ns 1.845ns 1.594ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.688 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_IN\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 724 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 724; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[0\] 3 REG LCFF_X22_Y20_N25 3 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X22_Y20_N25; Fanout = 3; REG Node = 'Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { CLK_IN~clkctrl Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] } "NODE_NAME" } } { "CLOSE_f_paramFin.vhd" "" { Text "C:/Users/mac3/Desktop/project/CLOSE_f_paramFin.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLK_IN CLK_IN~clkctrl Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { CLK_IN Turbo_F_div_100k:inst20|qone_sec_flag Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.766 ns" { CLK_IN {} CLK_IN~combout {} Turbo_F_div_100k:inst20|qone_sec_flag {} Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] {} } { 0.000ns 0.000ns 1.845ns 1.594ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLK_IN CLK_IN~clkctrl Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CLOSE_f_paramFin.vhd" "" { Text "C:/Users/mac3/Desktop/project/CLOSE_f_paramFin.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.476 ns - Shortest register register " "Info: - Shortest register to register delay is 1.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[0\] 1 REG LCFF_X22_Y20_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y20_N25; Fanout = 3; REG Node = 'Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] } "NODE_NAME" } } { "CLOSE_f_paramFin.vhd" "" { Text "C:/Users/mac3/Desktop/project/CLOSE_f_paramFin.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.366 ns) 1.476 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] 2 REG LCFF_X23_Y27_N3 3 " "Info: 2: + IC(1.110 ns) + CELL(0.366 ns) = 1.476 ns; Loc. = LCFF_X23_Y27_N3; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 24.80 % ) " "Info: Total cell delay = 0.366 ns ( 24.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 75.20 % ) " "Info: Total interconnect delay = 1.110 ns ( 75.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.476 ns" { Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] {} } { 0.000ns 1.110ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { CLK_IN Turbo_F_div_100k:inst20|qone_sec_flag Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.766 ns" { CLK_IN {} CLK_IN~combout {} Turbo_F_div_100k:inst20|qone_sec_flag {} Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] {} } { 0.000ns 0.000ns 1.845ns 1.594ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLK_IN CLK_IN~clkctrl Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.476 ns" { Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] {} } { 0.000ns 1.110ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|out_tmp\[0\] RESETn CLK_IN 5.896 ns register " "Info: tsu for register \"Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|out_tmp\[0\]\" (data pin = \"RESETn\", clock pin = \"CLK_IN\") is 5.896 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.592 ns + Longest pin register " "Info: + Longest pin to register delay is 8.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns RESETn 1 PIN PIN_G26 639 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 639; PIN Node = 'RESETn'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 384 168 336 400 "RESETn" "" } { 504 -8 48 520 "RESETn" "" } { 664 32 104 680 "RESETn" "" } { 816 496 547 832 "RESETn" "" } { 352 952 1016 368 "RESETn" "" } { 376 336 387 392 "RESETn" "" } { 1000 104 152 1016 "RESETn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.039 ns) + CELL(0.393 ns) 7.294 ns Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|dynamlenght\[2\]~0 2 COMB LCCOMB_X35_Y24_N6 6 " "Info: 2: + IC(6.039 ns) + CELL(0.393 ns) = 7.294 ns; Loc. = LCCOMB_X35_Y24_N6; Fanout = 6; COMB Node = 'Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|dynamlenght\[2\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { RESETn Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|dynamlenght[2]~0 } "NODE_NAME" } } { "StateMachinefin.vhd" "" { Text "C:/Users/mac3/Desktop/project/StateMachinefin.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.660 ns) 8.592 ns Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|out_tmp\[0\] 3 REG LCFF_X37_Y24_N19 3 " "Info: 3: + IC(0.638 ns) + CELL(0.660 ns) = 8.592 ns; Loc. = LCFF_X37_Y24_N19; Fanout = 3; REG Node = 'Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|out_tmp\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|dynamlenght[2]~0 Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] } "NODE_NAME" } } { "StateMachinefin.vhd" "" { Text "C:/Users/mac3/Desktop/project/StateMachinefin.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 22.29 % ) " "Info: Total cell delay = 1.915 ns ( 22.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.677 ns ( 77.71 % ) " "Info: Total interconnect delay = 6.677 ns ( 77.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.592 ns" { RESETn Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|dynamlenght[2]~0 Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.592 ns" { RESETn {} RESETn~combout {} Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|dynamlenght[2]~0 {} Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] {} } { 0.000ns 0.000ns 6.039ns 0.638ns } { 0.000ns 0.862ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "StateMachinefin.vhd" "" { Text "C:/Users/mac3/Desktop/project/StateMachinefin.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_IN\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 724 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 724; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|out_tmp\[0\] 3 REG LCFF_X37_Y24_N19 3 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X37_Y24_N19; Fanout = 3; REG Node = 'Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|out_tmp\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { CLK_IN~clkctrl Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] } "NODE_NAME" } } { "StateMachinefin.vhd" "" { Text "C:/Users/mac3/Desktop/project/StateMachinefin.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLK_IN CLK_IN~clkctrl Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.592 ns" { RESETn Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|dynamlenght[2]~0 Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.592 ns" { RESETn {} RESETn~combout {} Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|dynamlenght[2]~0 {} Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] {} } { 0.000ns 0.000ns 6.039ns 0.638ns } { 0.000ns 0.862ns 0.393ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLK_IN CLK_IN~clkctrl Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_IN LCD_DATA\[5\] Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[5\] 8.572 ns register " "Info: tco from clock \"CLK_IN\" to destination pin \"LCD_DATA\[5\]\" through register \"Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[5\]\" is 8.572 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.669 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 724 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 724; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[5\] 3 REG LCFF_X24_Y25_N5 4 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X24_Y25_N5; Fanout = 4; REG Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLK_IN~clkctrl Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK_IN CLK_IN~clkctrl Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.653 ns + Longest register pin " "Info: + Longest register to pin delay is 5.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[5\] 1 REG LCFF_X24_Y25_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y25_N5; Fanout = 4; REG Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.011 ns) + CELL(2.642 ns) 5.653 ns LCD_DATA\[5\] 2 PIN PIN_J3 0 " "Info: 2: + IC(3.011 ns) + CELL(2.642 ns) = 5.653 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'LCD_DATA\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.653 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] LCD_DATA[5] } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 736 408 585 752 "LCD_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 46.74 % ) " "Info: Total cell delay = 2.642 ns ( 46.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.011 ns ( 53.26 % ) " "Info: Total interconnect delay = 3.011 ns ( 53.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.653 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] LCD_DATA[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.653 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] {} LCD_DATA[5] {} } { 0.000ns 3.011ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK_IN CLK_IN~clkctrl Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.653 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] LCD_DATA[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.653 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] {} LCD_DATA[5] {} } { 0.000ns 3.011ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.342 ns register " "Info: th for register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.420 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 561 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 561; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 4.420 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\] 3 REG LCFF_X12_Y28_N3 3 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 4.420 ns; Loc. = LCFF_X12_Y28_N3; Fanout = 3; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.15 % ) " "Info: Total cell delay = 0.537 ns ( 12.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.883 ns ( 87.85 % ) " "Info: Total interconnect delay = 3.883 ns ( 87.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] {} } { 0.000ns 2.874ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.344 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.110 ns) + CELL(0.150 ns) 2.260 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt~1 2 COMB LCCOMB_X12_Y28_N2 1 " "Info: 2: + IC(2.110 ns) + CELL(0.150 ns) = 2.260 ns; Loc. = LCCOMB_X12_Y28_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.260 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1025 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.344 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\] 3 REG LCFF_X12_Y28_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.344 ns; Loc. = LCFF_X12_Y28_N3; Fanout = 3; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 9.98 % ) " "Info: Total cell delay = 0.234 ns ( 9.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 90.02 % ) " "Info: Total interconnect delay = 2.110 ns ( 90.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] {} } { 0.000ns 2.110ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] {} } { 0.000ns 2.874ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] {} } { 0.000ns 2.110ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 16:59:39 2016 " "Info: Processing ended: Wed Jun 22 16:59:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
