<stg><name>black_scholes2_loop</name>


<trans_list>

<trans id="287" from="1" to="2">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="2" to="3">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="3" to="4">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="4" to="5">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="5" to="6">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="6" to="7">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="7" to="8">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="8" to="9">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="9" to="10">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="10" to="11">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="11" to="12">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="12" to="13">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="13" to="14">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="14" to="15">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="15" to="16">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="16" to="17">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="17" to="18">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="18" to="19">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="19" to="20">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="20" to="21">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="21" to="22">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="22" to="23">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="23" to="24">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="24" to="25">
<condition id="142">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="25" to="26">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="26" to="27">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="27" to="28">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="28" to="29">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="29" to="30">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="30" to="31">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="31" to="32">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="32" to="33">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="33" to="34">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="34" to="35">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="35" to="36">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="36" to="37">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="37" to="38">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="38" to="39">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="39" to="40">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="40" to="41">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="41" to="42">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="42" to="43">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="43" to="44">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="44" to="45">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="45" to="46">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="46" to="47">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="47" to="48">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="48" to="49">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="49" to="50">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="50" to="51">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="51" to="52">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="52" to="53">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="53" to="54">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="54" to="55">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="55" to="56">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="56" to="57">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="57" to="58">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="58" to="59">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="59" to="60">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="60" to="61">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="61" to="62">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="62" to="63">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="63" to="64">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="64" to="65">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="65" to="66">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="66" to="67">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="67" to="68">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="68" to="69">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="69" to="70">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="70" to="71">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="71" to="72">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="72" to="73">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="73" to="74">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="74" to="75">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="75" to="76">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="76" to="77">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="77" to="78">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="78" to="79">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="79" to="80">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="80" to="81">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="81" to="82">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="82" to="83">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="83" to="84">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="84" to="85">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="85" to="86">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="86" to="87">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="87" to="88">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="88" to="89">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="89" to="90">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="90" to="91">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="91" to="92">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="92" to="93">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="93" to="94">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="94" to="95">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="95" to="96">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="96" to="97">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="97" to="98">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="98" to="99">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="99" to="100">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="100" to="101">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="101" to="102">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="102" to="103">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="103" to="104">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="104" to="105">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="105" to="106">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="106" to="107">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="107" to="108">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="108" to="109">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="109" to="110">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="110" to="111">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="111" to="112">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="112" to="113">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="113" to="114">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="114" to="24">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %sigma_read = call double @_ssdm_op_Read.ap_auto.double(double %sigma) nounwind

]]></node>
<StgValue><ssdm name="sigma_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_6_i = fmul double %sigma_read, %sigma_read

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="117" st_id="2" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_6_i = fmul double %sigma_read, %sigma_read

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="118" st_id="3" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_6_i = fmul double %sigma_read, %sigma_read

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="119" st_id="4" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_6_i = fmul double %sigma_read, %sigma_read

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="120" st_id="5" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_6_i = fmul double %sigma_read, %sigma_read

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="121" st_id="6" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_6_i = fmul double %sigma_read, %sigma_read

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="122" st_id="7" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_7_i = fmul double %tmp_6_i, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="123" st_id="8" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_7_i = fmul double %tmp_6_i, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="124" st_id="9" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_7_i = fmul double %tmp_6_i, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="125" st_id="10" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_7_i = fmul double %tmp_6_i, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="126" st_id="11" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_7_i = fmul double %tmp_6_i, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="127" st_id="12" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_7_i = fmul double %tmp_6_i, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %r_read = call double @_ssdm_op_Read.ap_auto.double(double %r) nounwind

]]></node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_8_i = fsub double %r_read, %tmp_7_i

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="130" st_id="14" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_8_i = fsub double %r_read, %tmp_7_i

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="131" st_id="15" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_8_i = fsub double %r_read, %tmp_7_i

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="132" st_id="16" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_8_i = fsub double %r_read, %tmp_7_i

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="64">
<![CDATA[
:16  %tmp_5_to_int_i = bitcast double %r_read to i64

]]></node>
<StgValue><ssdm name="tmp_5_to_int_i"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_5_neg_i = xor i64 %tmp_5_to_int_i, -9223372036854775808

]]></node>
<StgValue><ssdm name="tmp_5_neg_i"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_8_i = fsub double %r_read, %tmp_7_i

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %T_read = call double @_ssdm_op_Read.ap_auto.double(double %T) nounwind

]]></node>
<StgValue><ssdm name="T_read"/></StgValue>
</operation>

<operation id="137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="64">
<![CDATA[
:18  %tmp_5_i = bitcast i64 %tmp_5_neg_i to double

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="138" st_id="18" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp6 = fmul double %tmp_5_i, %T_read

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_9_i = fmul double %tmp_8_i, %T_read

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="140" st_id="19" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp6 = fmul double %tmp_5_i, %T_read

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_9_i = fmul double %tmp_8_i, %T_read

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="142" st_id="20" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp6 = fmul double %tmp_5_i, %T_read

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_9_i = fmul double %tmp_8_i, %T_read

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="144" st_id="21" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp6 = fmul double %tmp_5_i, %T_read

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_9_i = fmul double %tmp_8_i, %T_read

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="146" st_id="22" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp6 = fmul double %tmp_5_i, %T_read

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="147" st_id="22" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_9_i = fmul double %tmp_8_i, %T_read

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="148" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(double %S) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(double %E) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(double %r) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(double %sigma) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(double %T) nounwind, !map !18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([10000 x double]* %rand_number) nounwind, !map !22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([10000 x double]* %store) nounwind, !map !28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %M) nounwind, !map !32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %M_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %M) nounwind

]]></node>
<StgValue><ssdm name="M_read"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %E_read = call double @_ssdm_op_Read.ap_auto.double(double %E) nounwind

]]></node>
<StgValue><ssdm name="E_read"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %S_read = call double @_ssdm_op_Read.ap_auto.double(double %S) nounwind

]]></node>
<StgValue><ssdm name="S_read"/></StgValue>
</operation>

<operation id="161" st_id="23" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp6 = fmul double %tmp_5_i, %T_read

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_9_i = fmul double %tmp_8_i, %T_read

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i = phi i32 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %sum = phi double [ 0.000000e+00, %0 ], [ %sum_1, %2 ]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp = icmp slt i32 %i, %M_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_1 = add nsw i32 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %2, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="24" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="64">
<![CDATA[
:0  ret double %sum

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="171" st_id="25" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="172" st_id="26" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="173" st_id="27" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="174" st_id="28" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="175" st_id="29" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="176" st_id="30" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="177" st_id="31" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="178" st_id="32" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="179" st_id="33" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="180" st_id="34" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="181" st_id="35" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="182" st_id="36" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="183" st_id="37" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="184" st_id="38" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="185" st_id="39" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="186" st_id="40" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="187" st_id="41" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="188" st_id="42" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="189" st_id="43" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="190" st_id="44" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="191" st_id="45" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="192" st_id="46" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="193" st_id="47" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="194" st_id="48" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="195" st_id="49" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="196" st_id="50" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="197" st_id="51" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="198" st_id="52" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="199" st_id="53" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="200" st_id="54" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_i = call double @llvm.sqrt.f64(double %T_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="201" st_id="55" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_1_i = fmul double %tmp_i, %sigma_read

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="202" st_id="56" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_1_i = fmul double %tmp_i, %sigma_read

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="203" st_id="57" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_1_i = fmul double %tmp_i, %sigma_read

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="204" st_id="58" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_1_i = fmul double %tmp_i, %sigma_read

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="205" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_s = sext i32 %i to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="206" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rand_number_addr = getelementptr [10000 x double]* %rand_number, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="rand_number_addr"/></StgValue>
</operation>

<operation id="207" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="64" op_0_bw="14">
<![CDATA[
:2  %rand_number_load = load double* %rand_number_addr, align 8

]]></node>
<StgValue><ssdm name="rand_number_load"/></StgValue>
</operation>

<operation id="208" st_id="59" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_1_i = fmul double %tmp_i, %sigma_read

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="209" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="64" op_0_bw="14">
<![CDATA[
:2  %rand_number_load = load double* %rand_number_addr, align 8

]]></node>
<StgValue><ssdm name="rand_number_load"/></StgValue>
</operation>

<operation id="210" st_id="60" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_1_i = fmul double %tmp_i, %sigma_read

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="211" st_id="61" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_2_i = fmul double %tmp_1_i, %rand_number_load

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="212" st_id="62" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_2_i = fmul double %tmp_1_i, %rand_number_load

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="213" st_id="63" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_2_i = fmul double %tmp_1_i, %rand_number_load

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="214" st_id="64" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_2_i = fmul double %tmp_1_i, %rand_number_load

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="215" st_id="65" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_2_i = fmul double %tmp_1_i, %rand_number_load

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="216" st_id="66" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_2_i = fmul double %tmp_1_i, %rand_number_load

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="217" st_id="67" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_3_i = fadd double %tmp_9_i, %tmp_2_i

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="218" st_id="68" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_3_i = fadd double %tmp_9_i, %tmp_2_i

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="219" st_id="69" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_3_i = fadd double %tmp_9_i, %tmp_2_i

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="220" st_id="70" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_3_i = fadd double %tmp_9_i, %tmp_2_i

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="221" st_id="71" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_3_i = fadd double %tmp_9_i, %tmp_2_i

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="222" st_id="72" stage="18" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="223" st_id="73" stage="17" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="224" st_id="74" stage="16" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="225" st_id="75" stage="15" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="226" st_id="76" stage="14" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="227" st_id="77" stage="13" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="228" st_id="78" stage="12" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="229" st_id="79" stage="11" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="230" st_id="80" stage="10" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="231" st_id="81" stage="9" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="232" st_id="82" stage="8" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="233" st_id="83" stage="7" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="234" st_id="84" stage="6" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="235" st_id="85" stage="5" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="236" st_id="86" stage="4" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="237" st_id="86" stage="18" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="238" st_id="87" stage="3" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="239" st_id="87" stage="17" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="240" st_id="88" stage="2" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="241" st_id="88" stage="16" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="242" st_id="89" stage="1" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4_i = call double @llvm.exp.f64(double %tmp_3_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="243" st_id="89" stage="15" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="244" st_id="90" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %current_value = fmul double %tmp_4_i, %S_read

]]></node>
<StgValue><ssdm name="current_value"/></StgValue>
</operation>

<operation id="245" st_id="90" stage="14" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="246" st_id="91" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %current_value = fmul double %tmp_4_i, %S_read

]]></node>
<StgValue><ssdm name="current_value"/></StgValue>
</operation>

<operation id="247" st_id="91" stage="13" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="248" st_id="92" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %current_value = fmul double %tmp_4_i, %S_read

]]></node>
<StgValue><ssdm name="current_value"/></StgValue>
</operation>

<operation id="249" st_id="92" stage="12" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="250" st_id="93" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %current_value = fmul double %tmp_4_i, %S_read

]]></node>
<StgValue><ssdm name="current_value"/></StgValue>
</operation>

<operation id="251" st_id="93" stage="11" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="252" st_id="94" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %current_value = fmul double %tmp_4_i, %S_read

]]></node>
<StgValue><ssdm name="current_value"/></StgValue>
</operation>

<operation id="253" st_id="94" stage="10" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="254" st_id="95" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %current_value = fmul double %tmp_4_i, %S_read

]]></node>
<StgValue><ssdm name="current_value"/></StgValue>
</operation>

<operation id="255" st_id="95" stage="9" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="256" st_id="96" stage="8" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="257" st_id="96" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_11_i = fsub double %current_value, %E_read

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="258" st_id="97" stage="7" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="259" st_id="97" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_11_i = fsub double %current_value, %E_read

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="260" st_id="98" stage="6" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="261" st_id="98" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_11_i = fsub double %current_value, %E_read

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="262" st_id="99" stage="5" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="263" st_id="99" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_11_i = fsub double %current_value, %E_read

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="264" st_id="100" stage="4" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="265" st_id="100" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_11_i = fsub double %current_value, %E_read

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="266" st_id="101" stage="3" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="267" st_id="101" stage="3" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_12_i = fcmp olt double %tmp_11_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="268" st_id="102" stage="2" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="269" st_id="102" stage="2" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_12_i = fcmp olt double %tmp_11_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="270" st_id="103" stage="1" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_10_i = call double @llvm.exp.f64(double %tmp6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="271" st_id="103" stage="1" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_12_i = fcmp olt double %tmp_11_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="272" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %tmp_13_i = select i1 %tmp_12_i, double 0.000000e+00, double %tmp_11_i

]]></node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="273" st_id="104" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %mydata = fmul double %tmp_10_i, %tmp_13_i

]]></node>
<StgValue><ssdm name="mydata"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="274" st_id="105" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %mydata = fmul double %tmp_10_i, %tmp_13_i

]]></node>
<StgValue><ssdm name="mydata"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="275" st_id="106" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %mydata = fmul double %tmp_10_i, %tmp_13_i

]]></node>
<StgValue><ssdm name="mydata"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="276" st_id="107" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %mydata = fmul double %tmp_10_i, %tmp_13_i

]]></node>
<StgValue><ssdm name="mydata"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="277" st_id="108" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %mydata = fmul double %tmp_10_i, %tmp_13_i

]]></node>
<StgValue><ssdm name="mydata"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="278" st_id="109" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %mydata = fmul double %tmp_10_i, %tmp_13_i

]]></node>
<StgValue><ssdm name="mydata"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="279" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %store_addr = getelementptr [10000 x double]* %store, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="store_addr"/></StgValue>
</operation>

<operation id="280" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store double %mydata, double* %store_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="110" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %sum_1 = fadd double %sum, %mydata

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="282" st_id="111" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %sum_1 = fadd double %sum, %mydata

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="283" st_id="112" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %sum_1 = fadd double %sum, %mydata

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="284" st_id="113" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %sum_1 = fadd double %sum, %mydata

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="285" st_id="114" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %sum_1 = fadd double %sum, %mydata

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="286" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
