$date
	Sun Oct 23 00:08:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#650691
b111 !
1"
#650694
b111 &
b111 %
1$
#650695
0"
#650698
b10110 &
b10110 %
#650702
b1011 &
b1011 %
#650706
b100010 &
b100010 %
#650710
b10001 &
b10001 %
#650714
b110100 &
b110100 %
#650718
b11010 &
b11010 %
#650722
b1101 &
b1101 %
#650726
b101000 &
b101000 %
#650730
b10100 &
b10100 %
#650734
b1010 &
b1010 %
#650738
b101 &
b101 %
#650742
b10000 &
b10000 %
#650746
b1000 &
b1000 %
#650750
b100 &
b100 %
#650754
b10 &
b10 %
#650758
b1 &
1#
b1 %
#650762
b0 &
b0 %
0#
0$
#1592248
b100 !
1"
#1592250
b100 &
b100 %
1$
#1592251
0"
#1592254
b10 &
b10 %
#1592258
b1 &
b1 %
1#
#1592262
b0 &
0#
b0 %
0$
#2647029
b101 !
1"
#2647030
b101 &
b101 %
1$
#2647031
0"
#2647034
b10000 &
b10000 %
#2647038
b1000 &
b1000 %
#2647042
b100 &
b100 %
#2647046
b10 &
b10 %
#2647050
b1 &
b1 %
1#
#2647054
b0 &
0#
b0 %
0$
#4500012
