// Seed: 734465777
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    input id_4
);
  assign id_0 = 1'b0 == 1;
  assign id_3 = 1'b0;
  assign id_0 = id_4;
  logic id_5;
endmodule
