include mapped_io
include usart
include timer

const
  PINF*   = MappedIoRegister[uint8](0x20)
  PINE*   = MappedIoRegister[uint8](0x21)
  DDRE*   = MappedIoRegister[uint8](0x22)
  PORTE*  = MappedIoRegister[uint8](0x23)
  ADC*    = MappedIoRegister[uint16](0x24)
  ADCL*   = MappedIoRegister[uint8](0x24)
  ADCH*   = MappedIoRegister[uint8](0x25)
  ADCSRA* = MappedIoRegister[uint8](0x26)
  ADMUX*  = MappedIoRegister[uint8](0x27)
  ACSR*   = MappedIoRegister[uint8](0x28)
  UBRR0L* = MappedIoRegister[uint8](0x29)
  UCSR0B* = MappedIoRegister[uint8](0x2A)
  UCSR0A* = MappedIoRegister[uint8](0x2B)
  UDR0*   = MappedIoRegister[uint8](0x2C)
  SPCR*   = MappedIoRegister[uint8](0x2D)
  SPSR*   = MappedIoRegister[uint8](0x2E)
  SPDR*   = MappedIoRegister[uint8](0x2F)
  PIND*   = MappedIoRegister[uint8](0x30)
  DDRD*   = MappedIoRegister[uint8](0x31)
  PORTD*  = MappedIoRegister[uint8](0x32)
  PINC*   = MappedIoRegister[uint8](0x33)
  DDRC*   = MappedIoRegister[uint8](0x34)
  PORTC*  = MappedIoRegister[uint8](0x35)
  PINB*   = MappedIoRegister[uint8](0x36)
  DDRB*   = MappedIoRegister[uint8](0x37)
  PORTB*  = MappedIoRegister[uint8](0x38)
  PINA*   = MappedIoRegister[uint8](0x39)
  DDRA*   = MappedIoRegister[uint8](0x3A)
  PORTA*  = MappedIoRegister[uint8](0x3B)
  EECR*   = MappedIoRegister[uint8](0x3C)
  EEDR*   = MappedIoRegister[uint8](0x3D)
  EEAR*   = MappedIoRegister[uint16](0x3E)
  EEARL*  = MappedIoRegister[uint8](0x3E)
  EEARH*  = MappedIoRegister[uint8](0x3F)
  SFIOR*  = MappedIoRegister[uint8](0x40)
  WDTCR*  = MappedIoRegister[uint8](0x41)
  OCDR*   = MappedIoRegister[uint8](0x42)
  OCR2*   = MappedIoRegister[uint8](0x43)
  TCNT2*  = MappedIoRegister[uint8](0x44)
  TCCR2*  = MappedIoRegister[uint8](0x45)
  ICR1*   = MappedIoRegister[uint16](0x46)
  ICR1L*  = MappedIoRegister[uint8](0x46)
  ICR1H*  = MappedIoRegister[uint8](0x47)
  OCR1B*  = MappedIoRegister[uint16](0x48)
  OCR1BL* = MappedIoRegister[uint8](0x48)
  OCR1BH* = MappedIoRegister[uint8](0x49)
  OCR1A*  = MappedIoRegister[uint16](0x4A)
  OCR1AL* = MappedIoRegister[uint8](0x4A)
  OCR1AH* = MappedIoRegister[uint8](0x4B)
  TCNT1*  = MappedIoRegister[uint16](0x4C)
  TCNT1L* = MappedIoRegister[uint8](0x4C)
  TCNT1H* = MappedIoRegister[uint8](0x4D)
  TCCR1B* = MappedIoRegister[uint8](0x4E)
  TCCR1A* = MappedIoRegister[uint8](0x4F)
  ASSR*   = MappedIoRegister[uint8](0x50)
  OCR0*   = MappedIoRegister[uint8](0x51)
  TCNT0*  = MappedIoRegister[uint8](0x52)
  TCCR0*  = MappedIoRegister[uint8](0x53)
  MCUCSR* = MappedIoRegister[uint8](0x54)
  MCUCR*  = MappedIoRegister[uint8](0x55)
  TIFR*   = MappedIoRegister[uint8](0x56)
  TIMSK*  = MappedIoRegister[uint8](0x57)
  EIFR*   = MappedIoRegister[uint8](0x58)
  EIMSK*  = MappedIoRegister[uint8](0x59)
  EICRB*  = MappedIoRegister[uint8](0x5A)
  RAMPZ*  = MappedIoRegister[uint8](0x5B)
  XDIV*   = MappedIoRegister[uint8](0x5C)
  SP*     = MappedIoRegister[uint16](0x5D)
  SPL*    = MappedIoRegister[uint8](0x5D)
  SPH*    = MappedIoRegister[uint8](0x5E)
  SREG*   = MappedIoRegister[uint8](0x5F)
  DDRF*   = MappedIoRegister[uint8](0x61)
  PORTF*  = MappedIoRegister[uint8](0x62)
  PING*   = MappedIoRegister[uint8](0x63)
  DDRG*   = MappedIoRegister[uint8](0x64)
  PORTG*  = MappedIoRegister[uint8](0x65)
  SPMCSR* = MappedIoRegister[uint8](0x68)
  EICRA*  = MappedIoRegister[uint8](0x6A)
  XMCRB*  = MappedIoRegister[uint8](0x6C)
  XMCRA*  = MappedIoRegister[uint8](0x6D)
  OSCCAL* = MappedIoRegister[uint8](0x6F)
  TWBR*   = MappedIoRegister[uint8](0x70)
  TWSR*   = MappedIoRegister[uint8](0x71)
  TWAR*   = MappedIoRegister[uint8](0x72)
  TWDR*   = MappedIoRegister[uint8](0x73)
  TWCR*   = MappedIoRegister[uint8](0x74)
  OCR1C*  = MappedIoRegister[uint16](0x78)
  OCR1CL* = MappedIoRegister[uint8](0x78)
  OCR1CH* = MappedIoRegister[uint8](0x79)
  TCCR1C* = MappedIoRegister[uint8](0x7A)
  ETIFR*  = MappedIoRegister[uint8](0x7C)
  ETIMSK* = MappedIoRegister[uint8](0x7D)
  ICR3*   = MappedIoRegister[uint16](0x80)
  ICR3L*  = MappedIoRegister[uint8](0x80)
  ICR3H*  = MappedIoRegister[uint8](0x81)
  OCR3C*  = MappedIoRegister[uint16](0x82)
  OCR3CL* = MappedIoRegister[uint8](0x82)
  OCR3CH* = MappedIoRegister[uint8](0x83)
  OCR3B*  = MappedIoRegister[uint16](0x84)
  OCR3BL* = MappedIoRegister[uint8](0x84)
  OCR3BH* = MappedIoRegister[uint8](0x85)
  OCR3A*  = MappedIoRegister[uint16](0x86)
  OCR3AL* = MappedIoRegister[uint8](0x86)
  OCR3AH* = MappedIoRegister[uint8](0x87)
  TCNT3*  = MappedIoRegister[uint16](0x88)
  TCNT3L* = MappedIoRegister[uint8](0x88)
  TCNT3H* = MappedIoRegister[uint8](0x89)
  TCCR3B* = MappedIoRegister[uint8](0x8A)
  TCCR3A* = MappedIoRegister[uint8](0x8B)
  TCCR3C* = MappedIoRegister[uint8](0x8C)
  UBRR0H* = MappedIoRegister[uint8](0x90)
  UCSR0C* = MappedIoRegister[uint8](0x95)
  UBRR1H* = MappedIoRegister[uint8](0x98)
  UBRR1L* = MappedIoRegister[uint8](0x99)
  UCSR1B* = MappedIoRegister[uint8](0x9A)
  UCSR1A* = MappedIoRegister[uint8](0x9B)
  UDR1*   = MappedIoRegister[uint8](0x9C)
  UCSR1C* = MappedIoRegister[uint8](0x9D)

const
  porta* = Port(direction: DDRA, output: PORTA, input: PINA)
  portb* = Port(direction: DDRB, output: PORTB, input: PINB)
  portc* = Port(direction: DDRC, output: PORTC, input: PINC)
  portd* = Port(direction: DDRD, output: PORTD, input: PIND)
  porte* = Port(direction: DDRE, output: PORTE, input: PINE)
  portf* = Port(direction: DDRF, output: PORTF, input: PINF)
  portg* = Port(direction: DDRG, output: PORTG, input: PING)

