

================================================================
== Vivado HLS Report for 'copy_beta_fmem2buffe'
================================================================
* Date:           Sun Apr 28 16:07:30 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   13|    1|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    5|    5|         3|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      43|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     101|    -|
|Register         |        -|      -|      34|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      34|     144|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_145_p2                     |     +    |      0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_139_p2                |   icmp   |      0|  0|   9|           3|           4|
    |tmp_fu_133_p2                     |   icmp   |      0|  0|  13|          10|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  43|          22|          12|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_betas_ARREADY  |   9|          2|    1|          2|
    |betas_blk_n_AR                      |   9|          2|    1|          2|
    |betas_blk_n_R                       |   9|          2|    1|          2|
    |i_reg_111                           |   9|          2|    3|          6|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 101|         22|    9|         26|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_betas_ARREADY  |   1|   0|    1|          0|
    |exitcond_reg_161                    |   1|   0|    1|          0|
    |exitcond_reg_161_pp0_iter1_reg      |   1|   0|    1|          0|
    |i_reg_111                           |   3|   0|    3|          0|
    |tmp_639_reg_170                     |  16|   0|   16|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  34|   0|   34|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | copy_beta_fmem2buffe | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | copy_beta_fmem2buffe | return value |
|ap_start              |  in |    1| ap_ctrl_hs | copy_beta_fmem2buffe | return value |
|ap_done               | out |    1| ap_ctrl_hs | copy_beta_fmem2buffe | return value |
|ap_idle               | out |    1| ap_ctrl_hs | copy_beta_fmem2buffe | return value |
|ap_ready              | out |    1| ap_ctrl_hs | copy_beta_fmem2buffe | return value |
|m_axi_betas_AWVALID   | out |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_AWREADY   |  in |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_AWADDR    | out |   32|    m_axi   |         betas        |    pointer   |
|m_axi_betas_AWID      | out |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_AWLEN     | out |   32|    m_axi   |         betas        |    pointer   |
|m_axi_betas_AWSIZE    | out |    3|    m_axi   |         betas        |    pointer   |
|m_axi_betas_AWBURST   | out |    2|    m_axi   |         betas        |    pointer   |
|m_axi_betas_AWLOCK    | out |    2|    m_axi   |         betas        |    pointer   |
|m_axi_betas_AWCACHE   | out |    4|    m_axi   |         betas        |    pointer   |
|m_axi_betas_AWPROT    | out |    3|    m_axi   |         betas        |    pointer   |
|m_axi_betas_AWQOS     | out |    4|    m_axi   |         betas        |    pointer   |
|m_axi_betas_AWREGION  | out |    4|    m_axi   |         betas        |    pointer   |
|m_axi_betas_AWUSER    | out |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_WVALID    | out |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_WREADY    |  in |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_WDATA     | out |   16|    m_axi   |         betas        |    pointer   |
|m_axi_betas_WSTRB     | out |    2|    m_axi   |         betas        |    pointer   |
|m_axi_betas_WLAST     | out |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_WID       | out |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_WUSER     | out |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_ARVALID   | out |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_ARREADY   |  in |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_ARADDR    | out |   32|    m_axi   |         betas        |    pointer   |
|m_axi_betas_ARID      | out |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_ARLEN     | out |   32|    m_axi   |         betas        |    pointer   |
|m_axi_betas_ARSIZE    | out |    3|    m_axi   |         betas        |    pointer   |
|m_axi_betas_ARBURST   | out |    2|    m_axi   |         betas        |    pointer   |
|m_axi_betas_ARLOCK    | out |    2|    m_axi   |         betas        |    pointer   |
|m_axi_betas_ARCACHE   | out |    4|    m_axi   |         betas        |    pointer   |
|m_axi_betas_ARPROT    | out |    3|    m_axi   |         betas        |    pointer   |
|m_axi_betas_ARQOS     | out |    4|    m_axi   |         betas        |    pointer   |
|m_axi_betas_ARREGION  | out |    4|    m_axi   |         betas        |    pointer   |
|m_axi_betas_ARUSER    | out |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_RVALID    |  in |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_RREADY    | out |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_RDATA     |  in |   16|    m_axi   |         betas        |    pointer   |
|m_axi_betas_RLAST     |  in |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_RID       |  in |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_RUSER     |  in |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_RRESP     |  in |    2|    m_axi   |         betas        |    pointer   |
|m_axi_betas_BVALID    |  in |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_BREADY    | out |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_BRESP     |  in |    2|    m_axi   |         betas        |    pointer   |
|m_axi_betas_BID       |  in |    1|    m_axi   |         betas        |    pointer   |
|m_axi_betas_BUSER     |  in |    1|    m_axi   |         betas        |    pointer   |
|betas_offset          |  in |   31|   ap_none  |     betas_offset     |    scalar    |
|beta_buffer_V_din     | out |   16|   ap_fifo  |     beta_buffer_V    |    pointer   |
|beta_buffer_V_full_n  |  in |    1|   ap_fifo  |     beta_buffer_V    |    pointer   |
|beta_buffer_V_write   | out |    1|   ap_fifo  |     beta_buffer_V    |    pointer   |
|n                     |  in |   10|   ap_none  |           n          |    scalar    |
|beta_cntl_V_din       | out |    1|   ap_fifo  |      beta_cntl_V     |    pointer   |
|beta_cntl_V_full_n    |  in |    1|   ap_fifo  |      beta_cntl_V     |    pointer   |
|beta_cntl_V_write     | out |    1|   ap_fifo  |      beta_cntl_V     |    pointer   |
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp)
	11  / (!tmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	11  / (exitcond)
	9  / (!exitcond)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %n)"   --->   Operation 12 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%betas_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %betas_offset)"   --->   Operation 13 'read' 'betas_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_178 = zext i31 %betas_offset_read to i64" [mobile_net_hls_v1/conv.hpp:1330]   --->   Operation 14 'zext' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%betas_addr = getelementptr half* %betas, i64 %tmp_178" [mobile_net_hls_v1/conv.hpp:1330]   --->   Operation 15 'getelementptr' 'betas_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %beta_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %beta_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4, [7 x i8]* @p_str60, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.91ns)   --->   "%tmp = icmp eq i10 %n_read, 0" [mobile_net_hls_v1/conv.hpp:1334]   --->   Operation 20 'icmp' 'tmp' <Predicate = true> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %.loopexit" [mobile_net_hls_v1/conv.hpp:1334]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [7/7] (3.67ns)   --->   "%betas_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %betas_addr, i32 4)" [mobile_net_hls_v1/conv.hpp:1338]   --->   Operation 22 'readreq' 'betas_addr_rd_req' <Predicate = (tmp)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 3.67>
ST_2 : Operation 23 [6/7] (3.67ns)   --->   "%betas_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %betas_addr, i32 4)" [mobile_net_hls_v1/conv.hpp:1338]   --->   Operation 23 'readreq' 'betas_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.67>
ST_3 : Operation 24 [5/7] (3.67ns)   --->   "%betas_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %betas_addr, i32 4)" [mobile_net_hls_v1/conv.hpp:1338]   --->   Operation 24 'readreq' 'betas_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 25 [4/7] (3.67ns)   --->   "%betas_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %betas_addr, i32 4)" [mobile_net_hls_v1/conv.hpp:1338]   --->   Operation 25 'readreq' 'betas_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 26 [3/7] (3.67ns)   --->   "%betas_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %betas_addr, i32 4)" [mobile_net_hls_v1/conv.hpp:1338]   --->   Operation 26 'readreq' 'betas_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.67>
ST_6 : Operation 27 [2/7] (3.67ns)   --->   "%betas_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %betas_addr, i32 4)" [mobile_net_hls_v1/conv.hpp:1338]   --->   Operation 27 'readreq' 'betas_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 28 [1/7] (3.67ns)   --->   "%betas_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %betas_addr, i32 4)" [mobile_net_hls_v1/conv.hpp:1338]   --->   Operation 28 'readreq' 'betas_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 29 [1/1] (0.65ns)   --->   "br label %.preheader"   --->   Operation 29 'br' <Predicate = true> <Delay = 0.65>

State 8 <SV = 7> <Delay = 0.67>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_3, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 30 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 31 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.58ns)   --->   "%exitcond = icmp eq i3 %i, -4" [mobile_net_hls_v1/conv.hpp:1336]   --->   Operation 32 'icmp' 'exitcond' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 33 [1/1] (0.67ns)   --->   "%i_3 = add i3 %i, 1" [mobile_net_hls_v1/conv.hpp:1336]   --->   Operation 33 'add' 'i_3' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %1" [mobile_net_hls_v1/conv.hpp:1336]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 35 [1/1] (3.67ns)   --->   "%tmp_639 = call half @_ssdm_op_Read.m_axi.halfP(half* %betas_addr)" [mobile_net_hls_v1/conv.hpp:1338]   --->   Operation 35 'read' 'tmp_639' <Predicate = (!exitcond)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 1.63>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str77)" [mobile_net_hls_v1/conv.hpp:1338]   --->   Operation 36 'specregionbegin' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:1337]   --->   Operation 37 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (1.63ns)   --->   "%full_n_i_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %beta_buffer_V, half %tmp_639)" [mobile_net_hls_v1/conv.hpp:1338]   --->   Operation 38 'nbwrite' 'full_n_i_0' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str77, i32 %tmp_s)" [mobile_net_hls_v1/conv.hpp:1338]   --->   Operation 39 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:1336]   --->   Operation 40 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 1.83>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (1.83ns)   --->   "%full_n_i2_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %beta_cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:1340]   --->   Operation 42 'nbwrite' 'full_n_i2_0' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:1341]   --->   Operation 43 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ betas]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ betas_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta_cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read            (read             ) [ 000000000000]
betas_offset_read (read             ) [ 000000000000]
tmp_178           (zext             ) [ 000000000000]
betas_addr        (getelementptr    ) [ 001111111110]
StgValue_16       (specinterface    ) [ 000000000000]
StgValue_17       (specinterface    ) [ 000000000000]
StgValue_18       (specmemcore      ) [ 000000000000]
StgValue_19       (specinterface    ) [ 000000000000]
tmp               (icmp             ) [ 011111111111]
StgValue_21       (br               ) [ 000000000000]
betas_addr_rd_req (readreq          ) [ 000000000000]
StgValue_29       (br               ) [ 000000011110]
i                 (phi              ) [ 000000001000]
StgValue_31       (speclooptripcount) [ 000000000000]
exitcond          (icmp             ) [ 000000001110]
i_3               (add              ) [ 000000011110]
StgValue_34       (br               ) [ 000000000000]
tmp_639           (read             ) [ 000000001010]
tmp_s             (specregionbegin  ) [ 000000000000]
StgValue_37       (specpipeline     ) [ 000000000000]
full_n_i_0        (nbwrite          ) [ 000000000000]
empty             (specregionend    ) [ 000000000000]
StgValue_40       (br               ) [ 000000011110]
StgValue_41       (br               ) [ 000000000000]
full_n_i2_0       (nbwrite          ) [ 000000000000]
StgValue_43       (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="betas">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="betas_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="beta_buffer_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="beta_cntl_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_cntl_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="n_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="10" slack="0"/>
<pin id="75" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="betas_offset_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="31" slack="0"/>
<pin id="80" dir="0" index="1" bw="31" slack="0"/>
<pin id="81" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas_offset_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_readreq_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="betas_addr_rd_req/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_639_read_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="8"/>
<pin id="94" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_639/9 "/>
</bind>
</comp>

<comp id="96" class="1004" name="full_n_i_0_nbwrite_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="1"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i_0/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="full_n_i2_0_nbwrite_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i2_0/11 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="1"/>
<pin id="113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="1" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_178_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_178/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="betas_addr_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="betas_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="0" index="1" bw="10" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="exitcond_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="0" index="1" bw="3" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="151" class="1005" name="betas_addr_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="1"/>
<pin id="153" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="betas_addr "/>
</bind>
</comp>

<comp id="157" class="1005" name="tmp_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="8"/>
<pin id="159" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="161" class="1005" name="exitcond_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_3_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="170" class="1005" name="tmp_639_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="1"/>
<pin id="172" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_639 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="54" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="64" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="68" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="70" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="78" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="126" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="137"><net_src comp="72" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="115" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="50" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="115" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="126" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="160"><net_src comp="133" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="139" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="145" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="173"><net_src comp="91" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: betas | {}
	Port: beta_buffer_V | {10 }
	Port: beta_cntl_V | {11 }
 - Input state : 
	Port: copy_beta_fmem2buffe : betas | {1 2 3 4 5 6 7 9 }
	Port: copy_beta_fmem2buffe : betas_offset | {1 }
	Port: copy_beta_fmem2buffe : beta_buffer_V | {}
	Port: copy_beta_fmem2buffe : n | {1 }
  - Chain level:
	State 1
		betas_addr : 1
		StgValue_21 : 1
		betas_addr_rd_req : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		exitcond : 1
		i_3 : 1
		StgValue_34 : 2
	State 9
	State 10
		empty : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |          tmp_fu_133          |    0    |    13   |
|          |        exitcond_fu_139       |    0    |    9    |
|----------|------------------------------|---------|---------|
|    add   |          i_3_fu_145          |    0    |    11   |
|----------|------------------------------|---------|---------|
|          |       n_read_read_fu_72      |    0    |    0    |
|   read   | betas_offset_read_read_fu_78 |    0    |    0    |
|          |      tmp_639_read_fu_91      |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_84      |    0    |    0    |
|----------|------------------------------|---------|---------|
|  nbwrite |   full_n_i_0_nbwrite_fu_96   |    0    |    0    |
|          |  full_n_i2_0_nbwrite_fu_103  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |        tmp_178_fu_122        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    33   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|betas_addr_reg_151|   16   |
| exitcond_reg_161 |    1   |
|    i_3_reg_165   |    3   |
|     i_reg_111    |    3   |
|  tmp_639_reg_170 |   16   |
|    tmp_reg_157   |    1   |
+------------------+--------+
|       Total      |   40   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_84 |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  0.656  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   33   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   40   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   40   |   42   |
+-----------+--------+--------+--------+
