// Seed: 2646326961
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3
  );
  assign modCall_1.id_8 = 0;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    id_5,
    input  wire  id_2,
    output tri0  id_3
);
  wire id_6, id_7;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  wire id_6, id_7;
  tri0 id_8 = -1'b0;
endmodule
