Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Nov 28 20:46:20 2019
| Host         : DESKTOP-ID5TLA6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -nworst 2 -slack_lesser_than 10 -significant_digits 2 -input_pins -file K:/ZEDBOARD/report/timing_report.txt
| Design       : zynq_soc_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 70 register/latch pins with no clock driven by root clock pin: pixclk (HIGH)

zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/CLKARDCLK
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/CLKARDCLK
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/CLKARDCLK
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[0]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[10]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[11]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[12]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[13]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[14]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[15]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[16]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[17]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[18]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[19]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[1]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[20]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[21]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[22]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[23]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[24]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[25]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[26]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[27]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[28]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[29]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[31]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[3]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[4]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[5]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[6]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[7]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[8]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[9]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[0]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[10]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[11]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[12]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[13]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[14]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[15]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[16]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[17]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[18]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[19]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[1]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[20]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[21]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[22]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[23]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[24]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[25]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[26]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[27]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[28]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[29]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[2]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[30]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[31]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[3]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[4]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[5]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[6]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[7]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[8]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[9]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pFrame_reg/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pLineSyn_reg/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pLine_reg/C

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][12]/Q (HIGH)

zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][13]/Q (HIGH)

zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/G

 There are 18 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/clk_reg/Q (HIGH)

zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[0]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[1]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[2]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[3]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[4]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[5]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[0]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[1]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[2]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[3]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[4]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[5]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[0]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[1]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[2]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[3]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[4]/C
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[5]/C

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/wrAddr_reg[12]/Q (HIGH)

zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/wrAddr_reg[13]/Q (HIGH)

zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 232 pins that are not constrained for maximum delay. (HIGH)

zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/ADDRARDADDR[10]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/ADDRARDADDR[11]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/ADDRARDADDR[12]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/ADDRARDADDR[13]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/ADDRARDADDR[14]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/ADDRARDADDR[2]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/ADDRARDADDR[3]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/ADDRARDADDR[4]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/ADDRARDADDR[5]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/ADDRARDADDR[6]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/ADDRARDADDR[7]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/ADDRARDADDR[8]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/ADDRARDADDR[9]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/DIADI[0]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/DIADI[1]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/DIADI[2]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_0/DIADI[3]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/ADDRARDADDR[10]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/ADDRARDADDR[11]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/ADDRARDADDR[12]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/ADDRARDADDR[13]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/ADDRARDADDR[14]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/ADDRARDADDR[2]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/ADDRARDADDR[3]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/ADDRARDADDR[4]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/ADDRARDADDR[5]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/ADDRARDADDR[6]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/ADDRARDADDR[7]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/ADDRARDADDR[8]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/ADDRARDADDR[9]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/DIADI[0]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/DIADI[1]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/DIADI[2]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_1/DIADI[3]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/ADDRARDADDR[10]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/ADDRARDADDR[11]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/ADDRARDADDR[12]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/ADDRARDADDR[13]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/ADDRARDADDR[14]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/ADDRARDADDR[2]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/ADDRARDADDR[3]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/ADDRARDADDR[4]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/ADDRARDADDR[5]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/ADDRARDADDR[6]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/ADDRARDADDR[7]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/ADDRARDADDR[8]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/ADDRARDADDR[9]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/DIADI[0]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/DIADI[1]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/DIADI[2]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mLine_reg_2/DIADI[3]
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[0]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[0]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[10]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[10]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[11]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[11]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[12]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[12]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[13]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[13]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[14]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[14]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[15]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[15]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[16]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[16]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[17]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[17]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[18]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[18]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[19]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[19]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[1]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[1]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[20]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[20]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[21]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[21]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[22]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[22]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[23]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[23]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[24]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[24]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[25]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[25]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[26]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[26]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[27]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[27]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[28]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[28]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[29]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[29]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[31]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[31]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[3]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[3]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[4]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[4]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[5]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[5]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[6]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[6]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[7]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[7]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[8]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[8]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[9]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[9]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[0]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[0]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[10]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[10]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[11]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[11]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[12]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[12]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[13]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[13]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[14]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[14]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[15]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[15]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[16]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[16]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[17]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[17]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[18]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[18]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[19]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[19]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[1]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[1]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[20]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[20]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[21]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[21]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[22]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[22]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[23]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[23]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[24]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[24]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[25]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[25]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[26]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[26]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[27]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[27]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[28]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[28]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[29]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[29]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[2]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[2]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[30]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[30]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[31]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[31]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[3]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[3]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[4]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[4]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[5]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[5]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[6]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[6]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[7]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[7]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[8]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[8]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[9]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[9]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pFrame_reg/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pLineSyn_reg/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pLine_reg/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[0]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[0]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[0]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[1]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[1]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[1]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[2]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[2]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[2]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[3]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[3]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[3]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[4]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[4]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[4]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[5]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[5]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/hour_reg[5]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[0]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[0]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[0]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[1]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[1]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[1]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[2]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[2]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[2]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[3]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[3]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[3]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[4]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[4]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[4]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[5]/CE
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[5]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/min_reg[5]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[0]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[0]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[1]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[1]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[2]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[2]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[3]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[3]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[4]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[4]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[5]/D
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/sec_reg[5]/R
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/CLR
zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

d5m_iic_scl_io
d5m_iic_sda_io
hdmi_iic_scl_io
hdmi_iic_sda_io
idata[0]
idata[10]
idata[11]
idata[1]
idata[2]
idata[3]
idata[4]
idata[5]
idata[6]
idata[7]
idata[8]
idata[9]
ifval
ilval
sws_8bits_tri_i[0]
sws_8bits_tri_i[1]
sws_8bits_tri_i[2]
sws_8bits_tri_i[3]
sws_8bits_tri_i[4]
sws_8bits_tri_i[5]
sws_8bits_tri_i[6]
sws_8bits_tri_i[7]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

d5m_iic_scl_io
d5m_iic_sda_io
hdmi_iic_scl_io
hdmi_iic_sda_io
io_hdmio_data[0]
io_hdmio_data[10]
io_hdmio_data[11]
io_hdmio_data[12]
io_hdmio_data[13]
io_hdmio_data[14]
io_hdmio_data[15]
io_hdmio_data[1]
io_hdmio_data[2]
io_hdmio_data[3]
io_hdmio_data[4]
io_hdmio_data[5]
io_hdmio_data[6]
io_hdmio_data[7]
io_hdmio_data[8]
io_hdmio_data[9]
io_hdmio_de
io_hdmio_hsync
io_hdmio_vsync
leds_8bits_tri_o[0]
leds_8bits_tri_o[1]
leds_8bits_tri_o[2]
leds_8bits_tri_o[3]
leds_8bits_tri_o[4]
leds_8bits_tri_o[5]
leds_8bits_tri_o[6]
leds_8bits_tri_o[7]

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)

io_hdmio_clk


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
       0.08         0.00                      0               100033         0.01         0.00                      0                99975         2.25         0.00                       0                 62788  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
clk_fpga_0                              {0.00 3.50}        7.00            142.86          
clk_fpga_1                              {0.00 5.00}        10.00           100.00          
clk_fpga_2                              {0.00 6.50}        13.00           76.93           
zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1  {0.00 5.00}        10.00           100.00          
  clk_out1_zynq_soc_CLK_GEN_148MHZ_0    {0.00 3.37}        6.73            148.48          
    io_hdmio_clk                        {3.37 6.73}        6.73            148.48          
  clk_out2_zynq_soc_CLK_GEN_148MHZ_0    {0.00 20.82}       41.63           24.02           
  clkfbout_zynq_soc_CLK_GEN_148MHZ_0    {0.00 15.00}       30.00           33.33           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                     0.08         0.00                      0                91444         0.01         0.00                      0                91444         2.25         0.00                       0                 59805  
clk_fpga_1                                                                                                                                                                                 7.84         0.00                       0                     1  
clk_fpga_2                                     4.31         0.00                      0                 2150         0.12         0.00                      0                 2150         5.52         0.00                       0                   943  
zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1                                                                                                                                                     3.00         0.00                       0                     1  
  clk_out1_zynq_soc_CLK_GEN_148MHZ_0           0.60         0.00                      0                 4327         0.02         0.00                      0                 4327         2.39         0.00                       0                  2033  
  clk_out2_zynq_soc_CLK_GEN_148MHZ_0                                                                                                                                                      39.48         0.00                       0                     2  
  clkfbout_zynq_soc_CLK_GEN_148MHZ_0                                                                                                                                                      27.84         0.00                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_2          24.51         0.00                      0                   58                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_fpga_0                          clk_fpga_0                                 0.76         0.00                      0                 2050         0.36         0.00                      0                 2050  
**async_default**                   clk_out1_zynq_soc_CLK_GEN_148MHZ_0  clk_out1_zynq_soc_CLK_GEN_148MHZ_0         3.64         0.00                      0                    4         0.50         0.00                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                  clk_fpga_0                          
(none)                              clk_fpga_0                          clk_fpga_0                          
(none)                              clk_fpga_2                          clk_fpga_0                          
(none)                              clk_out1_zynq_soc_CLK_GEN_148MHZ_0  clk_fpga_0                          
(none)                                                                  clk_fpga_2                          
(none)                              clk_fpga_0                          clk_fpga_2                          
(none)                              clk_fpga_0                          clk_out1_zynq_soc_CLK_GEN_148MHZ_0  
(none)                              clk_out1_zynq_soc_CLK_GEN_148MHZ_0  clk_out1_zynq_soc_CLK_GEN_148MHZ_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              clk_fpga_0                                                              
(none)                              clk_fpga_2                                                              
(none)                              clk_out1_zynq_soc_CLK_GEN_148MHZ_0                                      
(none)                              clk_out2_zynq_soc_CLK_GEN_148MHZ_0                                      
(none)                              clkfbout_zynq_soc_CLK_GEN_148MHZ_0                                      
(none)                                                                  clk_fpga_0                          
(none)                                                                  clk_fpga_2                          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack         0.08ns,  Total Violation         0.00ns
Hold  :            0  Failing Endpoints,  Worst Slack         0.01ns,  Total Violation         0.00ns
PW    :            0  Failing Endpoints,  Worst Slack         2.25ns,  Total Violation         0.00ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.08ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[green][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        6.79ns  (logic 1.39ns (20.42%)  route 5.40ns (79.58%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.06ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.70ns = ( 9.70 - 7.00 ) 
    Source Clock Delay      (SCD):    2.99ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.69      2.99    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X62Y75         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)          0.52      3.51 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][28]/Q
                         net (fo=6, routed)            0.65      4.16    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegs[cfigReg5][28]
    SLICE_X63Y82                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[valid]_i_5/I0
    SLICE_X63Y82         LUT2 (Prop_lut2_I0_O)         0.12      4.28 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[valid]_i_5/O
                         net (fo=2, routed)            0.64      4.92    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[valid]_i_5_n_0
    SLICE_X64Y76                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_13/I2
    SLICE_X64Y76         LUT6 (Prop_lut6_I2_O)         0.12      5.05 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_13/O
                         net (fo=2, routed)            0.79      5.84    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_13_n_0
    SLICE_X64Y75                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_23/I0
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)         0.12      5.96 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_23/O
                         net (fo=168, routed)          1.23      7.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/wrRegsOut_reg[cfigReg5][1]
    SLICE_X60Y63                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/channels[green][6]_i_10/I2
    SLICE_X60Y63         LUT6 (Prop_lut6_I2_O)         0.12      7.31 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/channels[green][6]_i_10/O
                         net (fo=1, routed)            0.64      7.95    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/SOBEL_FRAME_ENABLE.oRgb_reg[sobel][red][7]_8
    SLICE_X60Y63                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_5/I3
    SLICE_X60Y63         LUT6 (Prop_lut6_I3_O)         0.12      8.08 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_5/O
                         net (fo=1, routed)            0.98      9.06    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_5_n_0
    SLICE_X65Y73                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_2/I4
    SLICE_X65Y73         LUT6 (Prop_lut6_I4_O)         0.12      9.18 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_2/O
                         net (fo=1, routed)            0.47      9.65    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_2_n_0
    SLICE_X63Y73                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_1/I3
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)         0.12      9.78 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_1/O
                         net (fo=1, routed)            0.00      9.78    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oRgb_reg[green][7]_1[6]
    SLICE_X63Y73         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[green][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.52      9.70    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/m_axis_mm2s_aclk
    SLICE_X63Y73         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[green][6]/C
                         clock pessimism               0.23      9.93    
                         clock uncertainty            -0.11      9.82    
    SLICE_X63Y73         FDRE (Setup_fdre_C_D)         0.03      9.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[green][6]
  -------------------------------------------------------------------
                         required time                           9.85    
                         arrival time                           -9.78    
  -------------------------------------------------------------------
                         slack                                   0.08    

Slack (MET) :             0.08ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[green][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        6.79ns  (logic 1.39ns (20.42%)  route 5.40ns (79.58%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.06ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.70ns = ( 9.70 - 7.00 ) 
    Source Clock Delay      (SCD):    2.99ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.69      2.99    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X62Y75         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)          0.52      3.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][28]/Q
                         net (fo=6, routed)            0.65      4.16    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegs[cfigReg5][28]
    SLICE_X63Y82                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[valid]_i_5/I0
    SLICE_X63Y82         LUT2 (Prop_lut2_I0_O)         0.12      4.28 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[valid]_i_5/O
                         net (fo=2, routed)            0.64      4.92    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[valid]_i_5_n_0
    SLICE_X64Y76                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_13/I2
    SLICE_X64Y76         LUT6 (Prop_lut6_I2_O)         0.12      5.05 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_13/O
                         net (fo=2, routed)            0.79      5.84    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_13_n_0
    SLICE_X64Y75                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_23/I0
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)         0.12      5.96 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_23/O
                         net (fo=168, routed)          1.23      7.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/wrRegsOut_reg[cfigReg5][1]
    SLICE_X60Y63                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/channels[green][6]_i_10/I2
    SLICE_X60Y63         LUT6 (Prop_lut6_I2_O)         0.12      7.31 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/channels[green][6]_i_10/O
                         net (fo=1, routed)            0.64      7.95    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/SOBEL_FRAME_ENABLE.oRgb_reg[sobel][red][7]_8
    SLICE_X60Y63                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_5/I3
    SLICE_X60Y63         LUT6 (Prop_lut6_I3_O)         0.12      8.08 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_5/O
                         net (fo=1, routed)            0.98      9.06    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_5_n_0
    SLICE_X65Y73                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_2/I4
    SLICE_X65Y73         LUT6 (Prop_lut6_I4_O)         0.12      9.18 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_2/O
                         net (fo=1, routed)            0.47      9.65    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_2_n_0
    SLICE_X63Y73                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_1/I3
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)         0.12      9.78 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][6]_i_1/O
                         net (fo=1, routed)            0.00      9.78    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oRgb_reg[green][7]_1[6]
    SLICE_X63Y73         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[green][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.52      9.70    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/m_axis_mm2s_aclk
    SLICE_X63Y73         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[green][6]/C
                         clock pessimism               0.23      9.93    
                         clock uncertainty            -0.11      9.82    
    SLICE_X63Y73         FDRE (Setup_fdre_C_D)         0.03      9.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[green][6]
  -------------------------------------------------------------------
                         required time                           9.85    
                         arrival time                           -9.78    
  -------------------------------------------------------------------
                         slack                                   0.08    

Slack (MET) :             0.14ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        6.72ns  (logic 1.79ns (26.62%)  route 4.93ns (73.38%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.06ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.70ns = ( 9.70 - 7.00 ) 
    Source Clock Delay      (SCD):    2.99ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.70      2.99    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X65Y76         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)          0.46      3.45 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/Q
                         net (fo=7, routed)            0.70      4.15    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegs[cfigReg5][26]
    SLICE_X64Y76                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26/I3
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)         0.15      4.30 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26/O
                         net (fo=1, routed)            0.68      4.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26_n_0
    SLICE_X64Y76                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7/I4
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)         0.36      5.34 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7/O
                         net (fo=2, routed)            0.63      5.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7_n_0
    SLICE_X65Y74                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18/I2
    SLICE_X65Y74         LUT4 (Prop_lut4_I2_O)         0.33      6.30 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18/O
                         net (fo=73, routed)           0.80      7.09    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18_n_0
    SLICE_X64Y71                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_20/I1
    SLICE_X64Y71         LUT3 (Prop_lut3_I1_O)         0.12      7.22 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_20/O
                         net (fo=48, routed)           0.99      8.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/wrRegsOut_reg[cfigReg5][30]
    SLICE_X65Y62                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/channels[red][3]_i_6/I2
    SLICE_X65Y62         LUT6 (Prop_lut6_I2_O)         0.12      8.32 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/channels[red][3]_i_6/O
                         net (fo=1, routed)            0.69      9.02    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/EBLACK_ENABLED.oRgb_reg[red][3]_0
    SLICE_X64Y73                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][3]_i_2/I5
    SLICE_X64Y73         LUT6 (Prop_lut6_I5_O)         0.12      9.14 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][3]_i_2/O
                         net (fo=1, routed)            0.45      9.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][3]_i_2_n_0
    SLICE_X61Y74                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][3]_i_1/I3
    SLICE_X61Y74         LUT6 (Prop_lut6_I3_O)         0.12      9.71 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][3]_i_1/O
                         net (fo=1, routed)            0.00      9.71    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oRgb_reg[red][7]_1[3]
    SLICE_X61Y74         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.52      9.70    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/m_axis_mm2s_aclk
    SLICE_X61Y74         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][3]/C
                         clock pessimism               0.23      9.93    
                         clock uncertainty            -0.11      9.82    
    SLICE_X61Y74         FDRE (Setup_fdre_C_D)         0.03      9.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][3]
  -------------------------------------------------------------------
                         required time                           9.85    
                         arrival time                           -9.71    
  -------------------------------------------------------------------
                         slack                                   0.14    

Slack (MET) :             0.14ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        6.72ns  (logic 1.79ns (26.62%)  route 4.93ns (73.38%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.06ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.70ns = ( 9.70 - 7.00 ) 
    Source Clock Delay      (SCD):    2.99ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.70      2.99    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X65Y76         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)          0.46      3.45 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/Q
                         net (fo=7, routed)            0.70      4.15    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegs[cfigReg5][26]
    SLICE_X64Y76                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26/I3
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)         0.15      4.30 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26/O
                         net (fo=1, routed)            0.68      4.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26_n_0
    SLICE_X64Y76                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7/I4
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)         0.36      5.34 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7/O
                         net (fo=2, routed)            0.63      5.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7_n_0
    SLICE_X65Y74                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18/I2
    SLICE_X65Y74         LUT4 (Prop_lut4_I2_O)         0.33      6.30 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18/O
                         net (fo=73, routed)           0.80      7.09    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18_n_0
    SLICE_X64Y71                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_20/I1
    SLICE_X64Y71         LUT3 (Prop_lut3_I1_O)         0.12      7.22 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_20/O
                         net (fo=48, routed)           0.99      8.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/wrRegsOut_reg[cfigReg5][30]
    SLICE_X65Y62                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/channels[red][3]_i_6/I2
    SLICE_X65Y62         LUT6 (Prop_lut6_I2_O)         0.12      8.32 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/channels[red][3]_i_6/O
                         net (fo=1, routed)            0.69      9.02    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/EBLACK_ENABLED.oRgb_reg[red][3]_0
    SLICE_X64Y73                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][3]_i_2/I5
    SLICE_X64Y73         LUT6 (Prop_lut6_I5_O)         0.12      9.14 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][3]_i_2/O
                         net (fo=1, routed)            0.45      9.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][3]_i_2_n_0
    SLICE_X61Y74                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][3]_i_1/I3
    SLICE_X61Y74         LUT6 (Prop_lut6_I3_O)         0.12      9.71 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][3]_i_1/O
                         net (fo=1, routed)            0.00      9.71    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oRgb_reg[red][7]_1[3]
    SLICE_X61Y74         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.52      9.70    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/m_axis_mm2s_aclk
    SLICE_X61Y74         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][3]/C
                         clock pessimism               0.23      9.93    
                         clock uncertainty            -0.11      9.82    
    SLICE_X61Y74         FDRE (Setup_fdre_C_D)         0.03      9.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][3]
  -------------------------------------------------------------------
                         required time                           9.85    
                         arrival time                           -9.71    
  -------------------------------------------------------------------
                         slack                                   0.14    

Slack (MET) :             0.14ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        6.72ns  (logic 1.79ns (26.63%)  route 4.93ns (73.37%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.05ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.71ns = ( 9.71 - 7.00 ) 
    Source Clock Delay      (SCD):    2.99ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.70      2.99    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X65Y76         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)          0.46      3.45 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/Q
                         net (fo=7, routed)            0.70      4.15    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegs[cfigReg5][26]
    SLICE_X64Y76                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26/I3
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)         0.15      4.30 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26/O
                         net (fo=1, routed)            0.68      4.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26_n_0
    SLICE_X64Y76                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7/I4
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)         0.36      5.34 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7/O
                         net (fo=2, routed)            0.63      5.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7_n_0
    SLICE_X65Y74                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18/I2
    SLICE_X65Y74         LUT4 (Prop_lut4_I2_O)         0.33      6.30 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18/O
                         net (fo=73, routed)           0.80      7.09    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18_n_0
    SLICE_X64Y71                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_20/I1
    SLICE_X64Y71         LUT3 (Prop_lut3_I1_O)         0.12      7.22 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_20/O
                         net (fo=48, routed)           0.86      8.07    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/wrRegsOut_reg[cfigReg5][30]
    SLICE_X57Y69                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/channels[blue][0]_i_6/I2
    SLICE_X57Y69         LUT6 (Prop_lut6_I2_O)         0.12      8.19 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/channels[blue][0]_i_6/O
                         net (fo=1, routed)            0.96      9.16    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/EBLACK_ENABLED.oRgb_reg[blue][0]_0
    SLICE_X65Y80                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][0]_i_2/I5
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)         0.12      9.28 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][0]_i_2/O
                         net (fo=1, routed)            0.31      9.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][0]_i_2_n_0
    SLICE_X61Y80                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][0]_i_1/I3
    SLICE_X61Y80         LUT6 (Prop_lut6_I3_O)         0.12      9.71 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][0]_i_1/O
                         net (fo=1, routed)            0.00      9.71    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oRgb_reg[blue][7]_1[0]
    SLICE_X61Y80         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.53      9.71    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/m_axis_mm2s_aclk
    SLICE_X61Y80         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][0]/C
                         clock pessimism               0.23      9.94    
                         clock uncertainty            -0.11      9.83    
    SLICE_X61Y80         FDRE (Setup_fdre_C_D)         0.03      9.86    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][0]
  -------------------------------------------------------------------
                         required time                           9.86    
                         arrival time                           -9.71    
  -------------------------------------------------------------------
                         slack                                   0.14    

Slack (MET) :             0.14ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        6.72ns  (logic 1.79ns (26.63%)  route 4.93ns (73.37%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.05ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.71ns = ( 9.71 - 7.00 ) 
    Source Clock Delay      (SCD):    2.99ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.70      2.99    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X65Y76         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)          0.46      3.45 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/Q
                         net (fo=7, routed)            0.70      4.15    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegs[cfigReg5][26]
    SLICE_X64Y76                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26/I3
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)         0.15      4.30 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26/O
                         net (fo=1, routed)            0.68      4.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26_n_0
    SLICE_X64Y76                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7/I4
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)         0.36      5.34 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7/O
                         net (fo=2, routed)            0.63      5.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7_n_0
    SLICE_X65Y74                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18/I2
    SLICE_X65Y74         LUT4 (Prop_lut4_I2_O)         0.33      6.30 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18/O
                         net (fo=73, routed)           0.80      7.09    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18_n_0
    SLICE_X64Y71                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_20/I1
    SLICE_X64Y71         LUT3 (Prop_lut3_I1_O)         0.12      7.22 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_20/O
                         net (fo=48, routed)           0.86      8.07    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/wrRegsOut_reg[cfigReg5][30]
    SLICE_X57Y69                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/channels[blue][0]_i_6/I2
    SLICE_X57Y69         LUT6 (Prop_lut6_I2_O)         0.12      8.19 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/channels[blue][0]_i_6/O
                         net (fo=1, routed)            0.96      9.16    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/EBLACK_ENABLED.oRgb_reg[blue][0]_0
    SLICE_X65Y80                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][0]_i_2/I5
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)         0.12      9.28 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][0]_i_2/O
                         net (fo=1, routed)            0.31      9.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][0]_i_2_n_0
    SLICE_X61Y80                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][0]_i_1/I3
    SLICE_X61Y80         LUT6 (Prop_lut6_I3_O)         0.12      9.71 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][0]_i_1/O
                         net (fo=1, routed)            0.00      9.71    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oRgb_reg[blue][7]_1[0]
    SLICE_X61Y80         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.53      9.71    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/m_axis_mm2s_aclk
    SLICE_X61Y80         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][0]/C
                         clock pessimism               0.23      9.94    
                         clock uncertainty            -0.11      9.83    
    SLICE_X61Y80         FDRE (Setup_fdre_C_D)         0.03      9.86    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][0]
  -------------------------------------------------------------------
                         required time                           9.86    
                         arrival time                           -9.71    
  -------------------------------------------------------------------
                         slack                                   0.14    

Slack (MET) :             0.16ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        6.75ns  (logic 1.79ns (26.51%)  route 4.96ns (73.49%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.06ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.70ns = ( 9.70 - 7.00 ) 
    Source Clock Delay      (SCD):    2.99ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.70      2.99    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X65Y76         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)          0.46      3.45 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/Q
                         net (fo=7, routed)            0.70      4.15    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegs[cfigReg5][26]
    SLICE_X64Y76                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26/I3
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)         0.15      4.30 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26/O
                         net (fo=1, routed)            0.68      4.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26_n_0
    SLICE_X64Y76                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7/I4
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)         0.36      5.34 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7/O
                         net (fo=2, routed)            0.63      5.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7_n_0
    SLICE_X65Y74                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18/I2
    SLICE_X65Y74         LUT4 (Prop_lut4_I2_O)         0.33      6.30 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18/O
                         net (fo=73, routed)           0.80      7.09    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18_n_0
    SLICE_X64Y71                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_20/I1
    SLICE_X64Y71         LUT3 (Prop_lut3_I1_O)         0.12      7.22 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_20/O
                         net (fo=48, routed)           0.99      8.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/wrRegsOut_reg[cfigReg5][30]
    SLICE_X65Y62                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/channels[blue][4]_i_6/I2
    SLICE_X65Y62         LUT6 (Prop_lut6_I2_O)         0.12      8.33 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/channels[blue][4]_i_6/O
                         net (fo=1, routed)            0.68      9.01    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/EBLACK_ENABLED.oRgb_reg[blue][4]_0
    SLICE_X65Y74                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][4]_i_2/I5
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)         0.12      9.13 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][4]_i_2/O
                         net (fo=1, routed)            0.49      9.62    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][4]_i_2_n_0
    SLICE_X62Y76                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][4]_i_1/I3
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)         0.12      9.74 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][4]_i_1/O
                         net (fo=1, routed)            0.00      9.74    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oRgb_reg[blue][7]_1[4]
    SLICE_X62Y76         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.52      9.70    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/m_axis_mm2s_aclk
    SLICE_X62Y76         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][4]/C
                         clock pessimism               0.23      9.93    
                         clock uncertainty            -0.11      9.82    
    SLICE_X62Y76         FDRE (Setup_fdre_C_D)         0.08      9.90    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][4]
  -------------------------------------------------------------------
                         required time                           9.90    
                         arrival time                           -9.74    
  -------------------------------------------------------------------
                         slack                                   0.16    

Slack (MET) :             0.16ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        6.75ns  (logic 1.79ns (26.51%)  route 4.96ns (73.49%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.06ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.70ns = ( 9.70 - 7.00 ) 
    Source Clock Delay      (SCD):    2.99ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.70      2.99    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X65Y76         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)          0.46      3.45 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][26]/Q
                         net (fo=7, routed)            0.70      4.15    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegs[cfigReg5][26]
    SLICE_X64Y76                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26/I3
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)         0.15      4.30 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26/O
                         net (fo=1, routed)            0.68      4.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_26_n_0
    SLICE_X64Y76                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7/I4
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)         0.36      5.34 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7/O
                         net (fo=2, routed)            0.63      5.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_7_n_0
    SLICE_X65Y74                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18/I2
    SLICE_X65Y74         LUT4 (Prop_lut4_I2_O)         0.33      6.30 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18/O
                         net (fo=73, routed)           0.80      7.09    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_18_n_0
    SLICE_X64Y71                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_20/I1
    SLICE_X64Y71         LUT3 (Prop_lut3_I1_O)         0.12      7.22 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_20/O
                         net (fo=48, routed)           0.99      8.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/wrRegsOut_reg[cfigReg5][30]
    SLICE_X65Y62                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/channels[blue][4]_i_6/I2
    SLICE_X65Y62         LUT6 (Prop_lut6_I2_O)         0.12      8.33 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_HSV_FRAME_ENABLE.FrameMaskInst/channels[blue][4]_i_6/O
                         net (fo=1, routed)            0.68      9.01    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/EBLACK_ENABLED.oRgb_reg[blue][4]_0
    SLICE_X65Y74                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][4]_i_2/I5
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)         0.12      9.13 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][4]_i_2/O
                         net (fo=1, routed)            0.49      9.62    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][4]_i_2_n_0
    SLICE_X62Y76                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][4]_i_1/I3
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)         0.12      9.74 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[blue][4]_i_1/O
                         net (fo=1, routed)            0.00      9.74    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oRgb_reg[blue][7]_1[4]
    SLICE_X62Y76         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.52      9.70    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/m_axis_mm2s_aclk
    SLICE_X62Y76         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][4]/C
                         clock pessimism               0.23      9.93    
                         clock uncertainty            -0.11      9.82    
    SLICE_X62Y76         FDRE (Setup_fdre_C_D)         0.08      9.90    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[blue][4]
  -------------------------------------------------------------------
                         required time                           9.90    
                         arrival time                           -9.74    
  -------------------------------------------------------------------
                         slack                                   0.16    

Slack (MET) :             0.16ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        6.71ns  (logic 1.39ns (20.64%)  route 5.33ns (79.36%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.05ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.71ns = ( 9.71 - 7.00 ) 
    Source Clock Delay      (SCD):    2.99ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.69      2.99    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X62Y75         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)          0.52      3.51 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][28]/Q
                         net (fo=6, routed)            0.65      4.16    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegs[cfigReg5][28]
    SLICE_X63Y82                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[valid]_i_5/I0
    SLICE_X63Y82         LUT2 (Prop_lut2_I0_O)         0.12      4.28 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[valid]_i_5/O
                         net (fo=2, routed)            0.64      4.92    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[valid]_i_5_n_0
    SLICE_X64Y76                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_13/I2
    SLICE_X64Y76         LUT6 (Prop_lut6_I2_O)         0.12      5.05 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_13/O
                         net (fo=2, routed)            0.79      5.84    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_13_n_0
    SLICE_X64Y75                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_23/I0
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)         0.12      5.96 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_23/O
                         net (fo=168, routed)          1.45      7.41    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/wrRegsOut_reg[cfigReg5][1]
    SLICE_X67Y59                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/channels[red][1]_i_10/I2
    SLICE_X67Y59         LUT6 (Prop_lut6_I2_O)         0.12      7.54 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/channels[red][1]_i_10/O
                         net (fo=1, routed)            0.63      8.17    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/SOBEL_FRAME_ENABLE.oRgb_reg[sobel][red][7]_0
    SLICE_X67Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_5/I3
    SLICE_X67Y68         LUT6 (Prop_lut6_I3_O)         0.12      8.30 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_5/O
                         net (fo=1, routed)            0.71      9.01    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_5_n_0
    SLICE_X63Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_2/I4
    SLICE_X63Y68         LUT6 (Prop_lut6_I4_O)         0.12      9.13 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_2/O
                         net (fo=1, routed)            0.44      9.58    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_2_n_0
    SLICE_X59Y67                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_1/I3
    SLICE_X59Y67         LUT6 (Prop_lut6_I3_O)         0.12      9.70 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_1/O
                         net (fo=1, routed)            0.00      9.70    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oRgb_reg[red][7]_1[1]
    SLICE_X59Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.53      9.71    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/m_axis_mm2s_aclk
    SLICE_X59Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][1]/C
                         clock pessimism               0.23      9.94    
                         clock uncertainty            -0.11      9.83    
    SLICE_X59Y67         FDRE (Setup_fdre_C_D)         0.03      9.86    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][1]
  -------------------------------------------------------------------
                         required time                           9.86    
                         arrival time                           -9.70    
  -------------------------------------------------------------------
                         slack                                   0.16    

Slack (MET) :             0.16ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        6.71ns  (logic 1.39ns (20.64%)  route 5.33ns (79.36%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.05ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.71ns = ( 9.71 - 7.00 ) 
    Source Clock Delay      (SCD):    2.99ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.69      2.99    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X62Y75         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)          0.52      3.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg5][28]/Q
                         net (fo=6, routed)            0.65      4.16    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegs[cfigReg5][28]
    SLICE_X63Y82                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[valid]_i_5/I0
    SLICE_X63Y82         LUT2 (Prop_lut2_I0_O)         0.12      4.28 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[valid]_i_5/O
                         net (fo=2, routed)            0.64      4.92    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[valid]_i_5_n_0
    SLICE_X64Y76                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_13/I2
    SLICE_X64Y76         LUT6 (Prop_lut6_I2_O)         0.12      5.05 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_13/O
                         net (fo=2, routed)            0.79      5.84    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_13_n_0
    SLICE_X64Y75                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_23/I0
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)         0.12      5.96 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[green][7]_i_23/O
                         net (fo=168, routed)          1.45      7.41    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/wrRegsOut_reg[cfigReg5][1]
    SLICE_X67Y59                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/channels[red][1]_i_10/I2
    SLICE_X67Y59         LUT6 (Prop_lut6_I2_O)         0.12      7.54 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/channels[red][1]_i_10/O
                         net (fo=1, routed)            0.63      8.17    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/SOBEL_FRAME_ENABLE.oRgb_reg[sobel][red][7]_0
    SLICE_X67Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_5/I3
    SLICE_X67Y68         LUT6 (Prop_lut6_I3_O)         0.12      8.30 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_5/O
                         net (fo=1, routed)            0.71      9.01    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_5_n_0
    SLICE_X63Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_2/I4
    SLICE_X63Y68         LUT6 (Prop_lut6_I4_O)         0.12      9.13 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_2/O
                         net (fo=1, routed)            0.44      9.58    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_2_n_0
    SLICE_X59Y67                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_1/I3
    SLICE_X59Y67         LUT6 (Prop_lut6_I3_O)         0.12      9.70 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/channels[red][1]_i_1/O
                         net (fo=1, routed)            0.00      9.70    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oRgb_reg[red][7]_1[1]
    SLICE_X59Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.53      9.71    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/m_axis_mm2s_aclk
    SLICE_X59Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][1]/C
                         clock pessimism               0.23      9.94    
                         clock uncertainty            -0.11      9.83    
    SLICE_X59Y67         FDRE (Setup_fdre_C_D)         0.03      9.86    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/channels_reg[red][1]
  -------------------------------------------------------------------
                         required time                           9.86    
                         arrival time                           -9.70    
  -------------------------------------------------------------------
                         slack                                   0.16    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.01ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.34ns  (logic 0.14ns (41.28%)  route 0.20ns (58.72%))
  Logic Levels:           0  
  Clock Path Skew:        0.25ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.21ns
    Source Clock Delay      (SCD):    0.93ns
    Clock Pessimism Removal (CPR):    0.03ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.59      0.93    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X27Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)          0.14      1.07 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[19]/Q
                         net (fo=1, routed)            0.20      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[18]
    SLICE_X26Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.84      1.21    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/C
                         clock pessimism              -0.03      1.18    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)          0.07      1.25    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]
  -------------------------------------------------------------------
                         required time                          -1.25    
                         arrival time                            1.27    
  -------------------------------------------------------------------
                         slack                                   0.01    

Slack (MET) :             0.01ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.34ns  (logic 0.14ns (41.28%)  route 0.20ns (58.72%))
  Logic Levels:           0  
  Clock Path Skew:        0.25ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.21ns
    Source Clock Delay      (SCD):    0.93ns
    Clock Pessimism Removal (CPR):    0.03ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.59      0.93    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X27Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)          0.14      1.07 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[19]/Q
                         net (fo=1, routed)            0.20      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[18]
    SLICE_X26Y50         FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.84      1.21    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/C
                         clock pessimism              -0.03      1.18    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)          0.07      1.25    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]
  -------------------------------------------------------------------
                         required time                          -1.25    
                         arrival time                            1.27    
  -------------------------------------------------------------------
                         slack                                   0.01    

Slack (MET) :             0.01ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.35ns  (logic 0.14ns (40.52%)  route 0.21ns (59.48%))
  Logic Levels:           0  
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.89ns
    Clock Pessimism Removal (CPR):    0.04ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X51Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)          0.14      1.03 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][19]/Q
                         net (fo=1, routed)            0.21      1.24    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[19]
    SLICE_X49Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X49Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism              -0.04      1.16    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)          0.07      1.22    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                          -1.22    
                         arrival time                            1.24    
  -------------------------------------------------------------------
                         slack                                   0.01    

Slack (MET) :             0.01ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.35ns  (logic 0.14ns (40.52%)  route 0.21ns (59.48%))
  Logic Levels:           0  
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.89ns
    Clock Pessimism Removal (CPR):    0.04ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X51Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)          0.14      1.03 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][19]/Q
                         net (fo=1, routed)            0.21      1.24    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[19]
    SLICE_X49Y97         FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X49Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism              -0.04      1.16    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)          0.07      1.22    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                          -1.22    
                         arrival time                            1.24    
  -------------------------------------------------------------------
                         slack                                   0.01    

Slack (MET) :             0.02ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.31ns  (logic 0.13ns (41.51%)  route 0.18ns (58.49%))
  Logic Levels:           0  
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.22ns
    Source Clock Delay      (SCD):    0.91ns
    Clock Pessimism Removal (CPR):    0.03ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.58      0.91    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/aclk
    SLICE_X55Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)          0.13      1.04 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)            0.18      1.22    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/out[2]
    SLICE_X55Y48         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.85      1.22    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X55Y48         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              -0.03      1.19    
    SLICE_X55Y48         FDRE (Hold_fdre_C_D)          0.02      1.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          -1.20    
                         arrival time                            1.22    
  -------------------------------------------------------------------
                         slack                                   0.02    

Slack (MET) :             0.02ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.31ns  (logic 0.13ns (41.51%)  route 0.18ns (58.49%))
  Logic Levels:           0  
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.22ns
    Source Clock Delay      (SCD):    0.91ns
    Clock Pessimism Removal (CPR):    0.03ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.58      0.91    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/aclk
    SLICE_X55Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)          0.13      1.04 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)            0.18      1.22    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/out[2]
    SLICE_X55Y48         FDRE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.85      1.22    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X55Y48         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              -0.03      1.19    
    SLICE_X55Y48         FDRE (Hold_fdre_C_D)          0.02      1.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SHARP_FRAME_ENABLE.Kernel_Sharp_Red_Inst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          -1.20    
                         arrival time                            1.22    
  -------------------------------------------------------------------
                         slack                                   0.02    

Slack (MET) :             0.02ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.41ns  (logic 0.19ns (45.83%)  route 0.22ns (54.17%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.25ns
    Source Clock Delay      (SCD):    0.95ns
    Clock Pessimism Removal (CPR):    0.03ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.61      0.95    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/FLOW_DEC_DEL/i_pipe/aclk
    SLICE_X101Y46        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y46        FDRE (Prop_fdre_C_Q)          0.14      1.09 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)            0.22      1.31    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/just_under_dec
    SLICE_X98Y52                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/opt_has_pipe.first_q[1]_i_1/I1
    SLICE_X98Y52         LUT3 (Prop_lut3_I1_O)         0.05      1.36 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)            0.00      1.36    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/D[1]
    SLICE_X98Y52         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.88      1.25    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/aclk
    SLICE_X98Y52         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              -0.03      1.21    
    SLICE_X98Y52         FDRE (Hold_fdre_C_D)          0.12      1.34    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          -1.34    
                         arrival time                            1.36    
  -------------------------------------------------------------------
                         slack                                   0.02    

Slack (MET) :             0.02ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.41ns  (logic 0.19ns (45.83%)  route 0.22ns (54.17%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.25ns
    Source Clock Delay      (SCD):    0.95ns
    Clock Pessimism Removal (CPR):    0.03ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.61      0.95    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/FLOW_DEC_DEL/i_pipe/aclk
    SLICE_X101Y46        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y46        FDRE (Prop_fdre_C_Q)          0.14      1.09 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)            0.22      1.31    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/just_under_dec
    SLICE_X98Y52                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/opt_has_pipe.first_q[1]_i_1/I1
    SLICE_X98Y52         LUT3 (Prop_lut3_I1_O)         0.05      1.36 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)            0.00      1.36    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/D[1]
    SLICE_X98Y52         FDRE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.88      1.25    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/aclk
    SLICE_X98Y52         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              -0.03      1.21    
    SLICE_X98Y52         FDRE (Hold_fdre_C_D)          0.12      1.34    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/FloatMultiplyK1Inst/FloatMultiplyInst/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          -1.34    
                         arrival time                            1.36    
  -------------------------------------------------------------------
                         slack                                   0.02    

Slack (MET) :             0.02ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mAxisInst/rx_axis_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mm2sInst/axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.35ns  (logic 0.14ns (39.79%)  route 0.21ns (60.21%))
  Logic Levels:           0  
  Clock Path Skew:        0.26ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.18ns
    Source Clock Delay      (SCD):    0.88ns
    Clock Pessimism Removal (CPR):    0.04ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.88    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mAxisInst/rgb_s_axis_aclk
    SLICE_X51Y87         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mAxisInst/rx_axis_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)          0.14      1.03 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mAxisInst/rx_axis_tdata_reg[7]/Q
                         net (fo=1, routed)            0.21      1.24    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mm2sInst/D[7]
    SLICE_X47Y84         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mm2sInst/axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.18    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mm2sInst/rgb_m_axis_aclk
    SLICE_X47Y84         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mm2sInst/axis_tdata_reg[7]/C
                         clock pessimism              -0.04      1.15    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)          0.07      1.22    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mm2sInst/axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          -1.22    
                         arrival time                            1.24    
  -------------------------------------------------------------------
                         slack                                   0.02    

Slack (MET) :             0.02ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mAxisInst/rx_axis_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mm2sInst/axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.35ns  (logic 0.14ns (39.79%)  route 0.21ns (60.21%))
  Logic Levels:           0  
  Clock Path Skew:        0.26ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.18ns
    Source Clock Delay      (SCD):    0.88ns
    Clock Pessimism Removal (CPR):    0.04ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.88    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mAxisInst/rgb_s_axis_aclk
    SLICE_X51Y87         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mAxisInst/rx_axis_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)          0.14      1.03 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mAxisInst/rx_axis_tdata_reg[7]/Q
                         net (fo=1, routed)            0.21      1.24    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mm2sInst/D[7]
    SLICE_X47Y84         FDRE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mm2sInst/axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.18    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mm2sInst/rgb_m_axis_aclk
    SLICE_X47Y84         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mm2sInst/axis_tdata_reg[7]/C
                         clock pessimism              -0.04      1.15    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)          0.07      1.22    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/mm2sInst/axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          -1.22    
                         arrival time                            1.24    
  -------------------------------------------------------------------
                         slack                                   0.02    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.00 3.50 }
Period(ns):         7.00
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack         7.84ns,  Total Violation         0.00ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.00 5.00 }
Period(ns):         10.00
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack         4.31ns,  Total Violation         0.00ns
Hold  :            0  Failing Endpoints,  Worst Slack         0.12ns,  Total Violation         0.00ns
PW    :            0  Failing Endpoints,  Worst Slack         5.52ns,  Total Violation         0.00ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.31ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.00ns  (clk_fpga_2 rise@13.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        8.48ns  (logic 1.74ns (20.56%)  route 6.74ns (79.44%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.08ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.82ns = ( 15.82 - 13.00 ) 
    Source Clock Delay      (SCD):    3.14ns
    Clock Pessimism Removal (CPR):    0.25ns
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.85      3.14    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X34Y148        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y148        FDRE (Prop_fdre_C_Q)          0.52      3.66 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)           1.58      5.24    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X45Y140                                                     f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/I1
    SLICE_X45Y140        LUT2 (Prop_lut2_I1_O)         0.12      5.36 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)          2.61      7.97    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X46Y122                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/I2
    SLICE_X46Y122        LUT4 (Prop_lut4_I2_O)         0.12      8.09 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)            1.01      9.11    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X48Y122                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/I0
    SLICE_X48Y122        LUT5 (Prop_lut5_I0_O)         0.12      9.23 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)            0.83     10.06    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X48Y122                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/I0
    SLICE_X48Y122        LUT5 (Prop_lut5_I0_O)         0.12     10.19 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)            0.70     10.89    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X49Y122                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/S[0]
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[0]_O[3])
                                                       0.73     11.62 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)            0.00     11.62    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_0
    SLICE_X49Y122        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      13.00     13.00 r  
    PS7_X0Y0             PS7                           0.00     13.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09     14.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09     14.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.64     15.82    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X49Y122        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/C
                         clock pessimism               0.25     16.06    
                         clock uncertainty            -0.20     15.86    
    SLICE_X49Y122        FDRE (Setup_fdre_C_D)         0.06     15.93    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                          15.93    
                         arrival time                          -11.62    
  -------------------------------------------------------------------
                         slack                                   4.31    

Slack (MET) :             4.31ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.00ns  (clk_fpga_2 rise@13.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        8.48ns  (logic 1.74ns (20.56%)  route 6.74ns (79.44%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.08ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.82ns = ( 15.82 - 13.00 ) 
    Source Clock Delay      (SCD):    3.14ns
    Clock Pessimism Removal (CPR):    0.25ns
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.85      3.14    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X34Y148        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y148        FDRE (Prop_fdre_C_Q)          0.52      3.66 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)           1.58      5.24    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X45Y140                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/I1
    SLICE_X45Y140        LUT2 (Prop_lut2_I1_O)         0.12      5.36 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)          2.61      7.97    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X46Y122                                                     f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/I2
    SLICE_X46Y122        LUT4 (Prop_lut4_I2_O)         0.12      8.09 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)            1.01      9.11    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X48Y122                                                     f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/I0
    SLICE_X48Y122        LUT5 (Prop_lut5_I0_O)         0.12      9.23 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)            0.83     10.06    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X48Y122                                                     f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/I0
    SLICE_X48Y122        LUT5 (Prop_lut5_I0_O)         0.12     10.19 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)            0.70     10.89    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X49Y122                                                     f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/S[0]
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[0]_O[3])
                                                       0.73     11.62 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)            0.00     11.62    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_0
    SLICE_X49Y122        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      13.00     13.00 r  
    PS7_X0Y0             PS7                           0.00     13.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09     14.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09     14.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.64     15.82    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X49Y122        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/C
                         clock pessimism               0.25     16.06    
                         clock uncertainty            -0.20     15.86    
    SLICE_X49Y122        FDRE (Setup_fdre_C_D)         0.06     15.93    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                          15.93    
                         arrival time                          -11.62    
  -------------------------------------------------------------------
                         slack                                   4.31    

Slack (MET) :             4.36ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.00ns  (clk_fpga_2 rise@13.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        8.42ns  (logic 1.69ns (20.01%)  route 6.74ns (79.99%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.08ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.82ns = ( 15.82 - 13.00 ) 
    Source Clock Delay      (SCD):    3.14ns
    Clock Pessimism Removal (CPR):    0.25ns
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.85      3.14    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X34Y148        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y148        FDRE (Prop_fdre_C_Q)          0.52      3.66 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)           1.58      5.24    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X45Y140                                                     f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/I1
    SLICE_X45Y140        LUT2 (Prop_lut2_I1_O)         0.12      5.36 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)          2.61      7.97    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X46Y122                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/I2
    SLICE_X46Y122        LUT4 (Prop_lut4_I2_O)         0.12      8.09 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)            1.01      9.11    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X48Y122                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/I0
    SLICE_X48Y122        LUT5 (Prop_lut5_I0_O)         0.12      9.23 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)            0.83     10.06    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X48Y122                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/I0
    SLICE_X48Y122        LUT5 (Prop_lut5_I0_O)         0.12     10.19 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)            0.70     10.89    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X49Y122                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/S[0]
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[0]_O[2])
                                                       0.67     11.56 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[2]
                         net (fo=1, routed)            0.00     11.56    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_1
    SLICE_X49Y122        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      13.00     13.00 r  
    PS7_X0Y0             PS7                           0.00     13.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09     14.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09     14.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.64     15.82    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X49Y122        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/C
                         clock pessimism               0.25     16.06    
                         clock uncertainty            -0.20     15.86    
    SLICE_X49Y122        FDRE (Setup_fdre_C_D)         0.06     15.93    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                          15.93    
                         arrival time                          -11.56    
  -------------------------------------------------------------------
                         slack                                   4.36    

Slack (MET) :             4.36ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.00ns  (clk_fpga_2 rise@13.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        8.42ns  (logic 1.69ns (20.01%)  route 6.74ns (79.99%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.08ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.82ns = ( 15.82 - 13.00 ) 
    Source Clock Delay      (SCD):    3.14ns
    Clock Pessimism Removal (CPR):    0.25ns
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.85      3.14    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X34Y148        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y148        FDRE (Prop_fdre_C_Q)          0.52      3.66 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)           1.58      5.24    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X45Y140                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/I1
    SLICE_X45Y140        LUT2 (Prop_lut2_I1_O)         0.12      5.36 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)          2.61      7.97    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X46Y122                                                     f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/I2
    SLICE_X46Y122        LUT4 (Prop_lut4_I2_O)         0.12      8.09 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)            1.01      9.11    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X48Y122                                                     f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/I0
    SLICE_X48Y122        LUT5 (Prop_lut5_I0_O)         0.12      9.23 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)            0.83     10.06    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X48Y122                                                     f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/I0
    SLICE_X48Y122        LUT5 (Prop_lut5_I0_O)         0.12     10.19 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)            0.70     10.89    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X49Y122                                                     f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/S[0]
    SLICE_X49Y122        CARRY4 (Prop_carry4_S[0]_O[2])
                                                       0.67     11.56 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[2]
                         net (fo=1, routed)            0.00     11.56    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_1
    SLICE_X49Y122        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      13.00     13.00 r  
    PS7_X0Y0             PS7                           0.00     13.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09     14.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09     14.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.64     15.82    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X49Y122        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/C
                         clock pessimism               0.25     16.06    
                         clock uncertainty            -0.20     15.86    
    SLICE_X49Y122        FDRE (Setup_fdre_C_D)         0.06     15.93    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                          15.93    
                         arrival time                          -11.56    
  -------------------------------------------------------------------
                         slack                                   4.36    

Slack (MET) :             4.42ns  (required time - arrival time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.00ns  (clk_fpga_2 rise@13.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        8.17ns  (logic 1.85ns (22.60%)  route 6.33ns (77.40%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.00ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.86ns = ( 15.86 - 13.00 ) 
    Source Clock Delay      (SCD):    3.17ns
    Clock Pessimism Removal (CPR):    0.30ns
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.87      3.17    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)          0.42      3.59 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/Q
                         net (fo=9, routed)            1.95      5.54    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0][5]
    SLICE_X30Y123                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/I1
    SLICE_X30Y123        LUT6 (Prop_lut6_I1_O)         0.30      5.83 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/O
                         net (fo=1, routed)            0.00      5.83    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusta_i_reg[8][1]
    SLICE_X30Y123                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/S[1]
    SLICE_X30Y123        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                       0.57      6.41 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/CO[2]
                         net (fo=2, routed)            0.84      7.25    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/timing_param_tsusta_i_reg[8][0]
    SLICE_X29Y125                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7/I4
    SLICE_X29Y125        LUT6 (Prop_lut6_I4_O)         0.31      7.56 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7/O
                         net (fo=2, routed)            1.63      9.19    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7_n_0
    SLICE_X28Y147                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/I3
    SLICE_X28Y147        LUT6 (Prop_lut6_I3_O)         0.12      9.32 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)            1.00     10.32    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X27Y141                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/I0
    SLICE_X27Y141        LUT2 (Prop_lut2_I0_O)         0.12     10.44 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=9, routed)            0.90     11.34    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      13.00     13.00 r  
    PS7_X0Y0             PS7                           0.00     13.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09     14.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09     14.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.68     15.86    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]/C
                         clock pessimism               0.30     16.17    
                         clock uncertainty            -0.20     15.97    
    SLICE_X27Y129        FDRE (Setup_fdre_C_CE)       -0.20     15.76    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                          15.76    
                         arrival time                          -11.34    
  -------------------------------------------------------------------
                         slack                                   4.42    

Slack (MET) :             4.42ns  (required time - arrival time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.00ns  (clk_fpga_2 rise@13.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        8.17ns  (logic 1.85ns (22.60%)  route 6.33ns (77.40%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.00ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.86ns = ( 15.86 - 13.00 ) 
    Source Clock Delay      (SCD):    3.17ns
    Clock Pessimism Removal (CPR):    0.30ns
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.87      3.17    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)          0.42      3.59 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/Q
                         net (fo=9, routed)            1.95      5.54    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0][5]
    SLICE_X30Y123                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/I1
    SLICE_X30Y123        LUT6 (Prop_lut6_I1_O)         0.30      5.83 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/O
                         net (fo=1, routed)            0.00      5.83    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusta_i_reg[8][1]
    SLICE_X30Y123                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/S[1]
    SLICE_X30Y123        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                       0.57      6.41 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/CO[2]
                         net (fo=2, routed)            0.84      7.25    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/timing_param_tsusta_i_reg[8][0]
    SLICE_X29Y125                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7/I4
    SLICE_X29Y125        LUT6 (Prop_lut6_I4_O)         0.31      7.56 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7/O
                         net (fo=2, routed)            1.63      9.19    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7_n_0
    SLICE_X28Y147                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/I3
    SLICE_X28Y147        LUT6 (Prop_lut6_I3_O)         0.12      9.32 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)            1.00     10.32    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X27Y141                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/I0
    SLICE_X27Y141        LUT2 (Prop_lut2_I0_O)         0.12     10.44 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=9, routed)            0.90     11.34    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      13.00     13.00 r  
    PS7_X0Y0             PS7                           0.00     13.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09     14.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09     14.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.68     15.86    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]/C
                         clock pessimism               0.30     16.17    
                         clock uncertainty            -0.20     15.97    
    SLICE_X27Y129        FDRE (Setup_fdre_C_CE)       -0.20     15.76    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                          15.76    
                         arrival time                          -11.34    
  -------------------------------------------------------------------
                         slack                                   4.42    

Slack (MET) :             4.42ns  (required time - arrival time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.00ns  (clk_fpga_2 rise@13.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        8.17ns  (logic 1.85ns (22.60%)  route 6.33ns (77.40%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.00ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.86ns = ( 15.86 - 13.00 ) 
    Source Clock Delay      (SCD):    3.17ns
    Clock Pessimism Removal (CPR):    0.30ns
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.87      3.17    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)          0.42      3.59 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/Q
                         net (fo=9, routed)            1.95      5.54    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0][5]
    SLICE_X30Y123                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/I1
    SLICE_X30Y123        LUT6 (Prop_lut6_I1_O)         0.30      5.83 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/O
                         net (fo=1, routed)            0.00      5.83    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusta_i_reg[8][1]
    SLICE_X30Y123                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/S[1]
    SLICE_X30Y123        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                       0.57      6.41 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/CO[2]
                         net (fo=2, routed)            0.84      7.25    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/timing_param_tsusta_i_reg[8][0]
    SLICE_X29Y125                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7/I4
    SLICE_X29Y125        LUT6 (Prop_lut6_I4_O)         0.31      7.56 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7/O
                         net (fo=2, routed)            1.63      9.19    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7_n_0
    SLICE_X28Y147                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/I3
    SLICE_X28Y147        LUT6 (Prop_lut6_I3_O)         0.12      9.32 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)            1.00     10.32    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X27Y141                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/I0
    SLICE_X27Y141        LUT2 (Prop_lut2_I0_O)         0.12     10.44 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=9, routed)            0.90     11.34    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      13.00     13.00 r  
    PS7_X0Y0             PS7                           0.00     13.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09     14.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09     14.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.68     15.86    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/C
                         clock pessimism               0.30     16.17    
                         clock uncertainty            -0.20     15.97    
    SLICE_X27Y129        FDRE (Setup_fdre_C_CE)       -0.20     15.76    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                          15.76    
                         arrival time                          -11.34    
  -------------------------------------------------------------------
                         slack                                   4.42    

Slack (MET) :             4.42ns  (required time - arrival time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.00ns  (clk_fpga_2 rise@13.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        8.17ns  (logic 1.85ns (22.60%)  route 6.33ns (77.40%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.00ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.86ns = ( 15.86 - 13.00 ) 
    Source Clock Delay      (SCD):    3.17ns
    Clock Pessimism Removal (CPR):    0.30ns
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.87      3.17    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)          0.42      3.59 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/Q
                         net (fo=9, routed)            1.95      5.54    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0][5]
    SLICE_X30Y123                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/I1
    SLICE_X30Y123        LUT6 (Prop_lut6_I1_O)         0.30      5.83 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/O
                         net (fo=1, routed)            0.00      5.83    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusta_i_reg[8][1]
    SLICE_X30Y123                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/S[1]
    SLICE_X30Y123        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                       0.57      6.41 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/CO[2]
                         net (fo=2, routed)            0.84      7.25    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/timing_param_tsusta_i_reg[8][0]
    SLICE_X29Y125                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7/I4
    SLICE_X29Y125        LUT6 (Prop_lut6_I4_O)         0.31      7.56 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7/O
                         net (fo=2, routed)            1.63      9.19    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7_n_0
    SLICE_X28Y147                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/I3
    SLICE_X28Y147        LUT6 (Prop_lut6_I3_O)         0.12      9.32 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)            1.00     10.32    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X27Y141                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/I0
    SLICE_X27Y141        LUT2 (Prop_lut2_I0_O)         0.12     10.44 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=9, routed)            0.90     11.34    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      13.00     13.00 r  
    PS7_X0Y0             PS7                           0.00     13.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09     14.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09     14.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.68     15.86    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/C
                         clock pessimism               0.30     16.17    
                         clock uncertainty            -0.20     15.97    
    SLICE_X27Y129        FDRE (Setup_fdre_C_CE)       -0.20     15.76    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                          15.76    
                         arrival time                          -11.34    
  -------------------------------------------------------------------
                         slack                                   4.42    

Slack (MET) :             4.42ns  (required time - arrival time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.00ns  (clk_fpga_2 rise@13.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        8.17ns  (logic 1.85ns (22.60%)  route 6.33ns (77.40%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.00ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.86ns = ( 15.86 - 13.00 ) 
    Source Clock Delay      (SCD):    3.17ns
    Clock Pessimism Removal (CPR):    0.30ns
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.87      3.17    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)          0.42      3.59 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/Q
                         net (fo=9, routed)            1.95      5.54    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0][5]
    SLICE_X30Y123                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/I1
    SLICE_X30Y123        LUT6 (Prop_lut6_I1_O)         0.30      5.83 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/O
                         net (fo=1, routed)            0.00      5.83    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusta_i_reg[8][1]
    SLICE_X30Y123                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/S[1]
    SLICE_X30Y123        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                       0.57      6.41 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/CO[2]
                         net (fo=2, routed)            0.84      7.25    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/timing_param_tsusta_i_reg[8][0]
    SLICE_X29Y125                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7/I4
    SLICE_X29Y125        LUT6 (Prop_lut6_I4_O)         0.31      7.56 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7/O
                         net (fo=2, routed)            1.63      9.19    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7_n_0
    SLICE_X28Y147                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/I3
    SLICE_X28Y147        LUT6 (Prop_lut6_I3_O)         0.12      9.32 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)            1.00     10.32    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X27Y141                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/I0
    SLICE_X27Y141        LUT2 (Prop_lut2_I0_O)         0.12     10.44 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=9, routed)            0.90     11.34    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      13.00     13.00 r  
    PS7_X0Y0             PS7                           0.00     13.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09     14.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09     14.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.68     15.86    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                         clock pessimism               0.30     16.17    
                         clock uncertainty            -0.20     15.97    
    SLICE_X27Y129        FDRE (Setup_fdre_C_CE)       -0.20     15.76    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                          15.76    
                         arrival time                          -11.34    
  -------------------------------------------------------------------
                         slack                                   4.42    

Slack (MET) :             4.42ns  (required time - arrival time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.00ns  (clk_fpga_2 rise@13.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        8.17ns  (logic 1.85ns (22.60%)  route 6.33ns (77.40%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.00ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.86ns = ( 15.86 - 13.00 ) 
    Source Clock Delay      (SCD):    3.17ns
    Clock Pessimism Removal (CPR):    0.30ns
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.87      3.17    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)          0.42      3.59 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[3]/Q
                         net (fo=9, routed)            1.95      5.54    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0][5]
    SLICE_X30Y123                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/I1
    SLICE_X30Y123        LUT6 (Prop_lut6_I1_O)         0.30      5.83 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/O
                         net (fo=1, routed)            0.00      5.83    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusta_i_reg[8][1]
    SLICE_X30Y123                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/S[1]
    SLICE_X30Y123        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                       0.57      6.41 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/CO[2]
                         net (fo=2, routed)            0.84      7.25    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/timing_param_tsusta_i_reg[8][0]
    SLICE_X29Y125                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7/I4
    SLICE_X29Y125        LUT6 (Prop_lut6_I4_O)         0.31      7.56 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7/O
                         net (fo=2, routed)            1.63      9.19    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_7_n_0
    SLICE_X28Y147                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/I3
    SLICE_X28Y147        LUT6 (Prop_lut6_I3_O)         0.12      9.32 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)            1.00     10.32    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X27Y141                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/I0
    SLICE_X27Y141        LUT2 (Prop_lut2_I0_O)         0.12     10.44 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=9, routed)            0.90     11.34    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      13.00     13.00 r  
    PS7_X0Y0             PS7                           0.00     13.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09     14.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09     14.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.68     15.86    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X27Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                         clock pessimism               0.30     16.17    
                         clock uncertainty            -0.20     15.97    
    SLICE_X27Y129        FDRE (Setup_fdre_C_CE)       -0.20     15.76    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                          15.76    
                         arrival time                          -11.34    
  -------------------------------------------------------------------
                         slack                                   4.42    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.12ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_2 rise@0.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        0.20ns  (logic 0.14ns (71.61%)  route 0.06ns (28.39%))
  Logic Levels:           0  
  Clock Path Skew:        0.00ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.28ns
    Source Clock Delay      (SCD):    0.98ns
    Clock Pessimism Removal (CPR):    0.30ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.64      0.98    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X27Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y125        FDRE (Prop_fdre_C_Q)          0.14      1.12 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)            0.06      1.17    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_level_out_d1_cdc_to
    SLICE_X27Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.91      1.28    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X27Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              -0.30      0.98    
    SLICE_X27Y125        FDRE (Hold_fdre_C_D)          0.08      1.05    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          -1.05    
                         arrival time                            1.17    
  -------------------------------------------------------------------
                         slack                                   0.12    

Slack (MET) :             0.12ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_2 rise@0.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        0.20ns  (logic 0.14ns (71.61%)  route 0.06ns (28.39%))
  Logic Levels:           0  
  Clock Path Skew:        0.00ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.28ns
    Source Clock Delay      (SCD):    0.98ns
    Clock Pessimism Removal (CPR):    0.30ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.64      0.98    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X27Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y125        FDRE (Prop_fdre_C_Q)          0.14      1.12 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)            0.06      1.17    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_level_out_d1_cdc_to
    SLICE_X27Y125        FDRE                                         f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.91      1.28    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X27Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              -0.30      0.98    
    SLICE_X27Y125        FDRE (Hold_fdre_C_D)          0.08      1.05    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          -1.05    
                         arrival time                            1.17    
  -------------------------------------------------------------------
                         slack                                   0.12    

Slack (MET) :             0.12ns  (arrival time - required time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_2 rise@0.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        0.20ns  (logic 0.14ns (71.61%)  route 0.06ns (28.39%))
  Logic Levels:           0  
  Clock Path Skew:        0.00ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    0.30ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.97    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X47Y131        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)          0.14      1.11 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)            0.06      1.16    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_level_out_d1_cdc_to
    SLICE_X47Y131        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.90      1.27    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X47Y131        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              -0.30      0.97    
    SLICE_X47Y131        FDRE (Hold_fdre_C_D)          0.08      1.04    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          -1.04    
                         arrival time                            1.16    
  -------------------------------------------------------------------
                         slack                                   0.12    

Slack (MET) :             0.12ns  (arrival time - required time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_2 rise@0.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        0.20ns  (logic 0.14ns (71.61%)  route 0.06ns (28.39%))
  Logic Levels:           0  
  Clock Path Skew:        0.00ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    0.30ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.97    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X47Y131        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)          0.14      1.11 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)            0.06      1.16    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_level_out_d1_cdc_to
    SLICE_X47Y131        FDRE                                         f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.90      1.27    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X47Y131        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              -0.30      0.97    
    SLICE_X47Y131        FDRE (Hold_fdre_C_D)          0.08      1.04    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          -1.04    
                         arrival time                            1.16    
  -------------------------------------------------------------------
                         slack                                   0.12    

Slack (MET) :             0.12ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_2 rise@0.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        0.20ns  (logic 0.14ns (71.61%)  route 0.06ns (28.39%))
  Logic Levels:           0  
  Clock Path Skew:        0.00ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    0.30ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X33Y120        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)          0.14      1.11 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)            0.06      1.16    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X33Y120        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X33Y120        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism              -0.30      0.97    
    SLICE_X33Y120        FDRE (Hold_fdre_C_D)          0.08      1.04    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          -1.04    
                         arrival time                            1.16    
  -------------------------------------------------------------------
                         slack                                   0.12    

Slack (MET) :             0.12ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_2 rise@0.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        0.20ns  (logic 0.14ns (71.61%)  route 0.06ns (28.39%))
  Logic Levels:           0  
  Clock Path Skew:        0.00ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    0.30ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X33Y120        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)          0.14      1.11 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)            0.06      1.16    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X33Y120        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X33Y120        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism              -0.30      0.97    
    SLICE_X33Y120        FDRE (Hold_fdre_C_D)          0.08      1.04    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          -1.04    
                         arrival time                            1.16    
  -------------------------------------------------------------------
                         slack                                   0.12    

Slack (MET) :             0.12ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_2 rise@0.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        0.20ns  (logic 0.14ns (71.61%)  route 0.06ns (28.39%))
  Logic Levels:           0  
  Clock Path Skew:        0.00ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    0.30ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.64      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y141        FDRE (Prop_fdre_C_Q)          0.14      1.11 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)            0.06      1.17    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.91      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism              -0.30      0.97    
    SLICE_X37Y141        FDRE (Hold_fdre_C_D)          0.08      1.05    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          -1.05    
                         arrival time                            1.17    
  -------------------------------------------------------------------
                         slack                                   0.12    

Slack (MET) :             0.12ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_2 rise@0.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        0.20ns  (logic 0.14ns (71.61%)  route 0.06ns (28.39%))
  Logic Levels:           0  
  Clock Path Skew:        0.00ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    0.30ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.64      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y141        FDRE (Prop_fdre_C_Q)          0.14      1.11 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)            0.06      1.17    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X37Y141        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.91      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism              -0.30      0.97    
    SLICE_X37Y141        FDRE (Hold_fdre_C_D)          0.08      1.05    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          -1.05    
                         arrival time                            1.17    
  -------------------------------------------------------------------
                         slack                                   0.12    

Slack (MET) :             0.13ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_2 rise@0.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        0.20ns  (logic 0.14ns (71.61%)  route 0.06ns (28.39%))
  Logic Levels:           0  
  Clock Path Skew:        0.00ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    0.30ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.64      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y141        FDRE (Prop_fdre_C_Q)          0.14      1.11 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)            0.06      1.17    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.91      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism              -0.30      0.97    
    SLICE_X37Y141        FDRE (Hold_fdre_C_D)          0.07      1.04    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          -1.04    
                         arrival time                            1.17    
  -------------------------------------------------------------------
                         slack                                   0.13    

Slack (MET) :             0.13ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_2 rise@0.00ns - clk_fpga_2 rise@0.00ns)
  Data Path Delay:        0.20ns  (logic 0.14ns (71.61%)  route 0.06ns (28.39%))
  Logic Levels:           0  
  Clock Path Skew:        0.00ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    0.30ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.64      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y141        FDRE (Prop_fdre_C_Q)          0.14      1.11 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)            0.06      1.17    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X37Y141        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.91      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism              -0.30      0.97    
    SLICE_X37Y141        FDRE (Hold_fdre_C_D)          0.07      1.04    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          -1.04    
                         arrival time                            1.17    
  -------------------------------------------------------------------
                         slack                                   0.13    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.00 6.50 }
Period(ns):         13.00
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
  To Clock:  zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack         3.00ns,  Total Violation         0.00ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
Waveform(ns):       { 0.00 5.00 }
Period(ns):         10.00
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Setup :            0  Failing Endpoints,  Worst Slack         0.60ns,  Total Violation         0.00ns
Hold  :            0  Failing Endpoints,  Worst Slack         0.02ns,  Total Violation         0.00ns
PW    :            0  Failing Endpoints,  Worst Slack         2.39ns,  Total Violation         0.00ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.60ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        5.67ns  (logic 0.42ns (7.39%)  route 5.25ns (92.61%))
  Logic Levels:           0  
  Clock Path Skew:        -0.12ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.64ns = ( 8.38 - 6.73 ) 
    Source Clock Delay      (SCD):    1.89ns
    Clock Pessimism Removal (CPR):    0.13ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.89      1.89    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X60Y125        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y125        FDRE (Prop_fdre_C_Q)          0.42      2.31 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][17]/Q
                         net (fo=31, routed)           5.25      7.56    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/ipif_data_out[17]
    SLICE_X51Y110        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.64      8.38    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y110        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]/C
                         clock pessimism               0.13      8.51    
                         clock uncertainty            -0.11      8.40    
    SLICE_X51Y110        FDRE (Setup_fdre_C_D)        -0.24      8.16    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]
  -------------------------------------------------------------------
                         required time                           8.16    
                         arrival time                           -7.56    
  -------------------------------------------------------------------
                         slack                                   0.60    

Slack (MET) :             0.60ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        5.67ns  (logic 0.42ns (7.39%)  route 5.25ns (92.61%))
  Logic Levels:           0  
  Clock Path Skew:        -0.12ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.64ns = ( 8.38 - 6.73 ) 
    Source Clock Delay      (SCD):    1.89ns
    Clock Pessimism Removal (CPR):    0.13ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.89      1.89    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X60Y125        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y125        FDRE (Prop_fdre_C_Q)          0.42      2.31 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][17]/Q
                         net (fo=31, routed)           5.25      7.56    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/ipif_data_out[17]
    SLICE_X51Y110        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.64      8.38    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y110        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]/C
                         clock pessimism               0.13      8.51    
                         clock uncertainty            -0.11      8.40    
    SLICE_X51Y110        FDRE (Setup_fdre_C_D)        -0.24      8.16    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]
  -------------------------------------------------------------------
                         required time                           8.16    
                         arrival time                           -7.56    
  -------------------------------------------------------------------
                         slack                                   0.60    

Slack (MET) :             0.81ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        5.45ns  (logic 0.72ns (13.13%)  route 4.73ns (86.87%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.40ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.48ns = ( 8.22 - 6.73 ) 
    Source Clock Delay      (SCD):    1.90ns
    Clock Pessimism Removal (CPR):    0.01ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.89      1.90    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X28Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)          0.42      2.31 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)          4.73      7.05    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X43Y93                                                      r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][10]_i_1/I1
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)         0.30      7.34 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][10]_i_1/O
                         net (fo=1, routed)            0.00      7.34    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][10]
    SLICE_X43Y93         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.48      8.22    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X43Y93         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]/C
                         clock pessimism               0.01      8.23    
                         clock uncertainty            -0.11      8.13    
    SLICE_X43Y93         FDRE (Setup_fdre_C_D)         0.03      8.16    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]
  -------------------------------------------------------------------
                         required time                           8.16    
                         arrival time                           -7.34    
  -------------------------------------------------------------------
                         slack                                   0.81    

Slack (MET) :             0.81ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        5.45ns  (logic 0.72ns (13.13%)  route 4.73ns (86.87%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.40ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.48ns = ( 8.22 - 6.73 ) 
    Source Clock Delay      (SCD):    1.90ns
    Clock Pessimism Removal (CPR):    0.01ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.89      1.90    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X28Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)          0.42      2.31 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)          4.73      7.05    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X43Y93                                                      f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][10]_i_1/I1
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)         0.30      7.34 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][10]_i_1/O
                         net (fo=1, routed)            0.00      7.34    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][10]
    SLICE_X43Y93         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.48      8.22    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X43Y93         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]/C
                         clock pessimism               0.01      8.23    
                         clock uncertainty            -0.11      8.13    
    SLICE_X43Y93         FDRE (Setup_fdre_C_D)         0.03      8.16    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10]
  -------------------------------------------------------------------
                         required time                           8.16    
                         arrival time                           -7.34    
  -------------------------------------------------------------------
                         slack                                   0.81    

Slack (MET) :             0.83ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        5.48ns  (logic 0.74ns (13.59%)  route 4.73ns (86.41%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.40ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.48ns = ( 8.22 - 6.73 ) 
    Source Clock Delay      (SCD):    1.90ns
    Clock Pessimism Removal (CPR):    0.01ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.89      1.90    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X28Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)          0.42      2.31 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)          4.73      7.05    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X43Y93                                                      r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][9]_i_1/I1
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)         0.32      7.37 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][9]_i_1/O
                         net (fo=1, routed)            0.00      7.37    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9]
    SLICE_X43Y93         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.48      8.22    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X43Y93         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]/C
                         clock pessimism               0.01      8.23    
                         clock uncertainty            -0.11      8.13    
    SLICE_X43Y93         FDRE (Setup_fdre_C_D)         0.07      8.20    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]
  -------------------------------------------------------------------
                         required time                           8.20    
                         arrival time                           -7.37    
  -------------------------------------------------------------------
                         slack                                   0.83    

Slack (MET) :             0.83ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        5.48ns  (logic 0.74ns (13.59%)  route 4.73ns (86.41%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.40ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.48ns = ( 8.22 - 6.73 ) 
    Source Clock Delay      (SCD):    1.90ns
    Clock Pessimism Removal (CPR):    0.01ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.89      1.90    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X28Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)          0.42      2.31 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)          4.73      7.05    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X43Y93                                                      f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][9]_i_1/I1
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)         0.32      7.37 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][9]_i_1/O
                         net (fo=1, routed)            0.00      7.37    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9]
    SLICE_X43Y93         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.48      8.22    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X43Y93         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]/C
                         clock pessimism               0.01      8.23    
                         clock uncertainty            -0.11      8.13    
    SLICE_X43Y93         FDRE (Setup_fdre_C_D)         0.07      8.20    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]
  -------------------------------------------------------------------
                         required time                           8.20    
                         arrival time                           -7.37    
  -------------------------------------------------------------------
                         slack                                   0.83    

Slack (MET) :             0.84ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        5.33ns  (logic 0.42ns (7.86%)  route 4.91ns (92.14%))
  Logic Levels:           0  
  Clock Path Skew:        -0.21ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.66ns = ( 8.39 - 6.73 ) 
    Source Clock Delay      (SCD):    1.89ns
    Clock Pessimism Removal (CPR):    0.03ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.89      1.89    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X60Y125        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y125        FDRE (Prop_fdre_C_Q)          0.42      2.31 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][17]/Q
                         net (fo=31, routed)           4.91      7.22    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/ipif_data_out[17]
    SLICE_X48Y110        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.65      8.39    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y110        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][17]/C
                         clock pessimism               0.03      8.42    
                         clock uncertainty            -0.11      8.31    
    SLICE_X48Y110        FDRE (Setup_fdre_C_D)        -0.25      8.06    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][17]
  -------------------------------------------------------------------
                         required time                           8.06    
                         arrival time                           -7.22    
  -------------------------------------------------------------------
                         slack                                   0.84    

Slack (MET) :             0.84ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        5.33ns  (logic 0.42ns (7.86%)  route 4.91ns (92.14%))
  Logic Levels:           0  
  Clock Path Skew:        -0.21ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.66ns = ( 8.39 - 6.73 ) 
    Source Clock Delay      (SCD):    1.89ns
    Clock Pessimism Removal (CPR):    0.03ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.89      1.89    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X60Y125        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y125        FDRE (Prop_fdre_C_Q)          0.42      2.31 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][17]/Q
                         net (fo=31, routed)           4.91      7.22    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/ipif_data_out[17]
    SLICE_X48Y110        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.65      8.39    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y110        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][17]/C
                         clock pessimism               0.03      8.42    
                         clock uncertainty            -0.11      8.31    
    SLICE_X48Y110        FDRE (Setup_fdre_C_D)        -0.25      8.06    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][17]
  -------------------------------------------------------------------
                         required time                           8.06    
                         arrival time                           -7.22    
  -------------------------------------------------------------------
                         slack                                   0.84    

Slack (MET) :             0.96ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        5.60ns  (logic 0.72ns (12.78%)  route 4.88ns (87.22%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.15ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.71ns = ( 8.45 - 6.73 ) 
    Source Clock Delay      (SCD):    1.90ns
    Clock Pessimism Removal (CPR):    0.03ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.89      1.90    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X28Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)          0.42      2.31 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)          4.88      7.20    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X54Y109                                                     r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][7]_i_1/I1
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)         0.30      7.49 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][7]_i_1/O
                         net (fo=1, routed)            0.00      7.49    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7]
    SLICE_X54Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.71      8.45    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X54Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7]/C
                         clock pessimism               0.03      8.48    
                         clock uncertainty            -0.11      8.37    
    SLICE_X54Y109        FDRE (Setup_fdre_C_D)         0.08      8.45    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7]
  -------------------------------------------------------------------
                         required time                           8.45    
                         arrival time                           -7.49    
  -------------------------------------------------------------------
                         slack                                   0.96    

Slack (MET) :             0.96ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        5.60ns  (logic 0.72ns (12.78%)  route 4.88ns (87.22%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.15ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.71ns = ( 8.45 - 6.73 ) 
    Source Clock Delay      (SCD):    1.90ns
    Clock Pessimism Removal (CPR):    0.03ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.89      1.90    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X28Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)          0.42      2.31 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)          4.88      7.20    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X54Y109                                                     f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][7]_i_1/I1
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)         0.30      7.49 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][7]_i_1/O
                         net (fo=1, routed)            0.00      7.49    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7]
    SLICE_X54Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.71      8.45    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X54Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7]/C
                         clock pessimism               0.03      8.48    
                         clock uncertainty            -0.11      8.37    
    SLICE_X54Y109        FDRE (Setup_fdre_C_D)         0.08      8.45    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7]
  -------------------------------------------------------------------
                         required time                           8.45    
                         arrival time                           -7.49    
  -------------------------------------------------------------------
                         slack                                   0.96    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.02ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.51ns  (logic 0.29ns (56.94%)  route 0.22ns (43.06%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.35ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.91ns
    Source Clock Delay      (SCD):    0.56ns
    Clock Pessimism Removal (CPR):    -0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.56      0.56    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X44Y98         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)          0.13      0.69 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1]/Q
                         net (fo=1, routed)            0.22      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20[1]
    SLICE_X42Y103                                                     r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2/I4
    SLICE_X42Y103        LUT5 (Prop_lut5_I4_O)         0.10      1.00 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2/O
                         net (fo=1, routed)            0.00      1.00    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2_n_0
    SLICE_X42Y103                                                     r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1/I0
    SLICE_X42Y103        MUXF7 (Prop_muxf7_I0_O)       0.06      1.07 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1/O
                         net (fo=1, routed)            0.00      1.07    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1_n_0
    SLICE_X42Y103        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.91      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X42Y103        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]/C
                         clock pessimism               0.00      0.91    
    SLICE_X42Y103        FDRE (Hold_fdre_C_D)          0.13      1.05    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                          -1.04    
                         arrival time                            1.07    
  -------------------------------------------------------------------
                         slack                                   0.02    

Slack (MET) :             0.02ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.51ns  (logic 0.29ns (56.94%)  route 0.22ns (43.06%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.35ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.91ns
    Source Clock Delay      (SCD):    0.56ns
    Clock Pessimism Removal (CPR):    -0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.56      0.56    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X44Y98         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)          0.13      0.69 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1]/Q
                         net (fo=1, routed)            0.22      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20[1]
    SLICE_X42Y103                                                     f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2/I4
    SLICE_X42Y103        LUT5 (Prop_lut5_I4_O)         0.10      1.00 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2/O
                         net (fo=1, routed)            0.00      1.00    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2_n_0
    SLICE_X42Y103                                                     f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1/I0
    SLICE_X42Y103        MUXF7 (Prop_muxf7_I0_O)       0.06      1.07 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1/O
                         net (fo=1, routed)            0.00      1.07    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1_n_0
    SLICE_X42Y103        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.91      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X42Y103        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]/C
                         clock pessimism               0.00      0.91    
    SLICE_X42Y103        FDRE (Hold_fdre_C_D)          0.13      1.05    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                          -1.04    
                         arrival time                            1.07    
  -------------------------------------------------------------------
                         slack                                   0.02    

Slack (MET) :             0.02ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.28ns  (logic 0.13ns (45.74%)  route 0.15ns (54.26%))
  Logic Levels:           0  
  Clock Path Skew:        0.26ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.91ns
    Source Clock Delay      (SCD):    0.64ns
    Clock Pessimism Removal (CPR):    0.01ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.64      0.64    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y103        FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDSE (Prop_fdse_C_Q)          0.13      0.77 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]/Q
                         net (fo=1, routed)            0.15      0.92    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[23][22]
    SLICE_X51Y102        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.91      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X51Y102        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[10]/C
                         clock pessimism              -0.01      0.90    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         -0.01      0.90    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[10]
  -------------------------------------------------------------------
                         required time                          -0.90    
                         arrival time                            0.92    
  -------------------------------------------------------------------
                         slack                                   0.02    

Slack (MET) :             0.02ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.28ns  (logic 0.13ns (45.74%)  route 0.15ns (54.26%))
  Logic Levels:           0  
  Clock Path Skew:        0.26ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.91ns
    Source Clock Delay      (SCD):    0.64ns
    Clock Pessimism Removal (CPR):    0.01ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.64      0.64    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y103        FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDSE (Prop_fdse_C_Q)          0.13      0.77 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]/Q
                         net (fo=1, routed)            0.15      0.92    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[23][22]
    SLICE_X51Y102        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.91      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X51Y102        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[10]/C
                         clock pessimism              -0.01      0.90    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         -0.01      0.90    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[10]
  -------------------------------------------------------------------
                         required time                          -0.90    
                         arrival time                            0.92    
  -------------------------------------------------------------------
                         slack                                   0.02    

Slack (MET) :             0.04ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][27]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.35ns  (logic 0.14ns (40.62%)  route 0.21ns (59.38%))
  Logic Levels:           0  
  Clock Path Skew:        0.26ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.91ns
    Source Clock Delay      (SCD):    0.64ns
    Clock Pessimism Removal (CPR):    0.01ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.64      0.64    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y100        FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDSE (Prop_fdse_C_Q)          0.14      0.78 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][27]/Q
                         net (fo=1, routed)            0.21      0.99    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[22][23]
    SLICE_X51Y101        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.91      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X51Y101        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[11]/C
                         clock pessimism              -0.01      0.90    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)          0.05      0.95    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[11]
  -------------------------------------------------------------------
                         required time                          -0.95    
                         arrival time                            0.99    
  -------------------------------------------------------------------
                         slack                                   0.04    

Slack (MET) :             0.04ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][27]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.35ns  (logic 0.14ns (40.62%)  route 0.21ns (59.38%))
  Logic Levels:           0  
  Clock Path Skew:        0.26ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.91ns
    Source Clock Delay      (SCD):    0.64ns
    Clock Pessimism Removal (CPR):    0.01ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.64      0.64    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y100        FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDSE (Prop_fdse_C_Q)          0.14      0.78 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][27]/Q
                         net (fo=1, routed)            0.21      0.99    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[22][23]
    SLICE_X51Y101        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.91      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X51Y101        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[11]/C
                         clock pessimism              -0.01      0.90    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)          0.05      0.95    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[11]
  -------------------------------------------------------------------
                         required time                          -0.95    
                         arrival time                            0.99    
  -------------------------------------------------------------------
                         slack                                   0.04    

Slack (MET) :             0.04ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.41ns  (logic 0.26ns (62.25%)  route 0.16ns (37.75%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.91ns
    Source Clock Delay      (SCD):    0.64ns
    Clock Pessimism Removal (CPR):    0.01ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.64      0.64    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)          0.14      0.78 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/Q
                         net (fo=1, routed)            0.16      0.93    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21[7]
    SLICE_X48Y107                                                     r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[7]_i_2/I4
    SLICE_X48Y107        LUT5 (Prop_lut5_I4_O)         0.05      0.98 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[7]_i_2/O
                         net (fo=1, routed)            0.00      0.98    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]
    SLICE_X48Y107                                                     r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]_i_1/I0
    SLICE_X48Y107        MUXF7 (Prop_muxf7_I0_O)       0.07      1.05 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]_i_1/O
                         net (fo=1, routed)            0.00      1.05    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_570
    SLICE_X48Y107        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.91      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y107        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                         clock pessimism              -0.01      0.90    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)          0.11      1.01    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]
  -------------------------------------------------------------------
                         required time                          -1.01    
                         arrival time                            1.05    
  -------------------------------------------------------------------
                         slack                                   0.04    

Slack (MET) :             0.04ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.41ns  (logic 0.26ns (62.25%)  route 0.16ns (37.75%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.91ns
    Source Clock Delay      (SCD):    0.64ns
    Clock Pessimism Removal (CPR):    0.01ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.64      0.64    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)          0.14      0.78 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/Q
                         net (fo=1, routed)            0.16      0.93    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21[7]
    SLICE_X48Y107                                                     f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[7]_i_2/I4
    SLICE_X48Y107        LUT5 (Prop_lut5_I4_O)         0.05      0.98 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[7]_i_2/O
                         net (fo=1, routed)            0.00      0.98    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]
    SLICE_X48Y107                                                     f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]_i_1/I0
    SLICE_X48Y107        MUXF7 (Prop_muxf7_I0_O)       0.07      1.05 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]_i_1/O
                         net (fo=1, routed)            0.00      1.05    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_570
    SLICE_X48Y107        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.91      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y107        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                         clock pessimism              -0.01      0.90    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)          0.11      1.01    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]
  -------------------------------------------------------------------
                         required time                          -1.01    
                         arrival time                            1.05    
  -------------------------------------------------------------------
                         slack                                   0.04    

Slack (MET) :             0.04ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.48ns  (logic 0.19ns (38.60%)  route 0.30ns (61.40%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.35ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.91ns
    Source Clock Delay      (SCD):    0.56ns
    Clock Pessimism Removal (CPR):    -0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.56      0.56    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X45Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)          0.14      0.70 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11]/Q
                         net (fo=2, routed)            0.30      1.00    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28][11]
    SLICE_X44Y105                                                     r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][11]_i_1/I1
    SLICE_X44Y105        LUT2 (Prop_lut2_I1_O)         0.05      1.04 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][11]_i_1/O
                         net (fo=1, routed)            0.00      1.04    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11]
    SLICE_X44Y105        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.91      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X44Y105        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]/C
                         clock pessimism               0.00      0.91    
    SLICE_X44Y105        FDRE (Hold_fdre_C_D)          0.09      1.01    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]
  -------------------------------------------------------------------
                         required time                          -1.00    
                         arrival time                            1.04    
  -------------------------------------------------------------------
                         slack                                   0.04    

Slack (MET) :             0.04ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.48ns  (logic 0.19ns (38.60%)  route 0.30ns (61.40%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.35ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.91ns
    Source Clock Delay      (SCD):    0.56ns
    Clock Pessimism Removal (CPR):    -0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.56      0.56    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X45Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)          0.14      0.70 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11]/Q
                         net (fo=2, routed)            0.30      1.00    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28][11]
    SLICE_X44Y105                                                     f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][11]_i_1/I1
    SLICE_X44Y105        LUT2 (Prop_lut2_I1_O)         0.05      1.04 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][11]_i_1/O
                         net (fo=1, routed)            0.00      1.04    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11]
    SLICE_X44Y105        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.91      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X44Y105        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]/C
                         clock pessimism               0.00      0.91    
    SLICE_X44Y105        FDRE (Hold_fdre_C_D)          0.09      1.01    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]
  -------------------------------------------------------------------
                         required time                          -1.00    
                         arrival time                            1.04    
  -------------------------------------------------------------------
                         slack                                   0.04    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.00 3.37 }
Period(ns):         6.73
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out2_zynq_soc_CLK_GEN_148MHZ_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        39.48ns,  Total Violation         0.00ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.00 20.82 }
Period(ns):         41.63
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clkfbout_zynq_soc_CLK_GEN_148MHZ_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        27.84ns,  Total Violation         0.00ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.00 15.00 }
Period(ns):         30.00
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        24.51ns,  Total Violation         0.00ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack         0.76ns,  Total Violation         0.00ns
Hold  :            0  Failing Endpoints,  Worst Slack         0.36ns,  Total Violation         0.00ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.76ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        5.56ns  (logic 0.61ns (10.94%)  route 4.96ns (89.06%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.01ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.80ns = ( 9.80 - 7.00 ) 
    Source Clock Delay      (SCD):    3.03ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.73      3.03    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X68Y41         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)          0.46      3.48 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=380, routed)          1.72      5.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/m_axis_mm2s_aresetn
    SLICE_X54Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/I0
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)         0.15      5.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/O
                         net (fo=2064, routed)         3.24      8.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aresetn
    SLICE_X94Y6          FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.62      9.80    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aclk
    SLICE_X94Y6          FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[20]/C
                         clock pessimism               0.23     10.03    
                         clock uncertainty            -0.11      9.92    
    SLICE_X94Y6          FDCE (Recov_fdce_C_CLR)      -0.57      9.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[20]
  -------------------------------------------------------------------
                         required time                           9.35    
                         arrival time                           -8.59    
  -------------------------------------------------------------------
                         slack                                   0.76    

Slack (MET) :             0.76ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        5.56ns  (logic 0.61ns (10.94%)  route 4.96ns (89.06%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.01ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.80ns = ( 9.80 - 7.00 ) 
    Source Clock Delay      (SCD):    3.03ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.73      3.03    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X68Y41         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)          0.46      3.48 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=380, routed)          1.72      5.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/m_axis_mm2s_aresetn
    SLICE_X54Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/I0
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)         0.15      5.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/O
                         net (fo=2064, routed)         3.24      8.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aresetn
    SLICE_X94Y6          FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.62      9.80    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aclk
    SLICE_X94Y6          FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[21]/C
                         clock pessimism               0.23     10.03    
                         clock uncertainty            -0.11      9.92    
    SLICE_X94Y6          FDCE (Recov_fdce_C_CLR)      -0.57      9.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[21]
  -------------------------------------------------------------------
                         required time                           9.35    
                         arrival time                           -8.59    
  -------------------------------------------------------------------
                         slack                                   0.76    

Slack (MET) :             0.76ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        5.56ns  (logic 0.61ns (10.94%)  route 4.96ns (89.06%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.01ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.80ns = ( 9.80 - 7.00 ) 
    Source Clock Delay      (SCD):    3.03ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.73      3.03    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X68Y41         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)          0.46      3.48 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=380, routed)          1.72      5.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/m_axis_mm2s_aresetn
    SLICE_X54Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/I0
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)         0.15      5.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/O
                         net (fo=2064, routed)         3.24      8.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aresetn
    SLICE_X94Y6          FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.62      9.80    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aclk
    SLICE_X94Y6          FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[27]/C
                         clock pessimism               0.23     10.03    
                         clock uncertainty            -0.11      9.92    
    SLICE_X94Y6          FDCE (Recov_fdce_C_CLR)      -0.57      9.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[27]
  -------------------------------------------------------------------
                         required time                           9.35    
                         arrival time                           -8.59    
  -------------------------------------------------------------------
                         slack                                   0.76    

Slack (MET) :             0.76ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        5.56ns  (logic 0.61ns (10.94%)  route 4.96ns (89.06%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.01ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.80ns = ( 9.80 - 7.00 ) 
    Source Clock Delay      (SCD):    3.03ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.73      3.03    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X68Y41         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)          0.46      3.48 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=380, routed)          1.72      5.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/m_axis_mm2s_aresetn
    SLICE_X54Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/I0
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)         0.15      5.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/O
                         net (fo=2064, routed)         3.24      8.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aresetn
    SLICE_X94Y6          FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.62      9.80    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aclk
    SLICE_X94Y6          FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[29]/C
                         clock pessimism               0.23     10.03    
                         clock uncertainty            -0.11      9.92    
    SLICE_X94Y6          FDCE (Recov_fdce_C_CLR)      -0.57      9.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[29]
  -------------------------------------------------------------------
                         required time                           9.35    
                         arrival time                           -8.59    
  -------------------------------------------------------------------
                         slack                                   0.76    

Slack (MET) :             0.81ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        5.56ns  (logic 0.61ns (10.94%)  route 4.96ns (89.06%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.01ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.80ns = ( 9.80 - 7.00 ) 
    Source Clock Delay      (SCD):    3.03ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.73      3.03    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X68Y41         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)          0.46      3.48 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=380, routed)          1.72      5.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/m_axis_mm2s_aresetn
    SLICE_X54Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/I0
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)         0.15      5.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/O
                         net (fo=2064, routed)         3.24      8.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aresetn
    SLICE_X94Y6          FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.62      9.80    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aclk
    SLICE_X94Y6          FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[15]/C
                         clock pessimism               0.23     10.03    
                         clock uncertainty            -0.11      9.92    
    SLICE_X94Y6          FDCE (Recov_fdce_C_CLR)      -0.53      9.40    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[15]
  -------------------------------------------------------------------
                         required time                           9.40    
                         arrival time                           -8.59    
  -------------------------------------------------------------------
                         slack                                   0.81    

Slack (MET) :             0.81ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        5.56ns  (logic 0.61ns (10.94%)  route 4.96ns (89.06%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.01ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.80ns = ( 9.80 - 7.00 ) 
    Source Clock Delay      (SCD):    3.03ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.73      3.03    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X68Y41         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)          0.46      3.48 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=380, routed)          1.72      5.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/m_axis_mm2s_aresetn
    SLICE_X54Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/I0
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)         0.15      5.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/O
                         net (fo=2064, routed)         3.24      8.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aresetn
    SLICE_X94Y6          FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.62      9.80    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aclk
    SLICE_X94Y6          FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[17]/C
                         clock pessimism               0.23     10.03    
                         clock uncertainty            -0.11      9.92    
    SLICE_X94Y6          FDCE (Recov_fdce_C_CLR)      -0.53      9.40    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[17]
  -------------------------------------------------------------------
                         required time                           9.40    
                         arrival time                           -8.59    
  -------------------------------------------------------------------
                         slack                                   0.81    

Slack (MET) :             0.81ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        5.56ns  (logic 0.61ns (10.94%)  route 4.96ns (89.06%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.01ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.80ns = ( 9.80 - 7.00 ) 
    Source Clock Delay      (SCD):    3.03ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.73      3.03    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X68Y41         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)          0.46      3.48 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=380, routed)          1.72      5.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/m_axis_mm2s_aresetn
    SLICE_X54Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/I0
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)         0.15      5.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/O
                         net (fo=2064, routed)         3.24      8.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aresetn
    SLICE_X94Y6          FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.62      9.80    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aclk
    SLICE_X94Y6          FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[18]/C
                         clock pessimism               0.23     10.03    
                         clock uncertainty            -0.11      9.92    
    SLICE_X94Y6          FDCE (Recov_fdce_C_CLR)      -0.53      9.40    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[18]
  -------------------------------------------------------------------
                         required time                           9.40    
                         arrival time                           -8.59    
  -------------------------------------------------------------------
                         slack                                   0.81    

Slack (MET) :             0.81ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        5.56ns  (logic 0.61ns (10.94%)  route 4.96ns (89.06%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.01ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.80ns = ( 9.80 - 7.00 ) 
    Source Clock Delay      (SCD):    3.03ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.73      3.03    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X68Y41         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)          0.46      3.48 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=380, routed)          1.72      5.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/m_axis_mm2s_aresetn
    SLICE_X54Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/I0
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)         0.15      5.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/O
                         net (fo=2064, routed)         3.24      8.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aresetn
    SLICE_X94Y6          FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.62      9.80    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/m_axis_mm2s_aclk
    SLICE_X94Y6          FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[19]/C
                         clock pessimism               0.23     10.03    
                         clock uncertainty            -0.11      9.92    
    SLICE_X94Y6          FDCE (Recov_fdce_C_CLR)      -0.53      9.40    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/ByteToFloatTopGreeninst/oDataFloat_reg[19]
  -------------------------------------------------------------------
                         required time                           9.40    
                         arrival time                           -8.59    
  -------------------------------------------------------------------
                         slack                                   0.81    

Slack (MET) :             0.91ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/CoefMultInst/WordToFloatTopK6inst/oDataFloat_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        5.46ns  (logic 0.61ns (11.15%)  route 4.85ns (88.85%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.05ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.96ns = ( 9.96 - 7.00 ) 
    Source Clock Delay      (SCD):    3.03ns
    Clock Pessimism Removal (CPR):    0.11ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.73      3.03    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X68Y41         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)          0.46      3.48 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=380, routed)          1.72      5.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/m_axis_mm2s_aresetn
    SLICE_X54Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/I0
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)         0.15      5.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/O
                         net (fo=2064, routed)         3.13      8.49    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/CoefMultInst/WordToFloatTopK6inst/m_axis_mm2s_aresetn
    SLICE_X96Y137        FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/CoefMultInst/WordToFloatTopK6inst/oDataFloat_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.78      9.96    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/CoefMultInst/WordToFloatTopK6inst/m_axis_mm2s_aclk
    SLICE_X96Y137        FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/CoefMultInst/WordToFloatTopK6inst/oDataFloat_reg[16]/C
                         clock pessimism               0.11     10.07    
                         clock uncertainty            -0.11      9.96    
    SLICE_X96Y137        FDCE (Recov_fdce_C_CLR)      -0.57      9.39    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/CoefMultInst/WordToFloatTopK6inst/oDataFloat_reg[16]
  -------------------------------------------------------------------
                         required time                           9.39    
                         arrival time                           -8.49    
  -------------------------------------------------------------------
                         slack                                   0.91    

Slack (MET) :             0.91ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/CoefMultInst/WordToFloatTopK6inst/oDataFloat_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.00ns  (clk_fpga_0 rise@7.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        5.46ns  (logic 0.61ns (11.15%)  route 4.85ns (88.85%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.05ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.96ns = ( 9.96 - 7.00 ) 
    Source Clock Delay      (SCD):    3.03ns
    Clock Pessimism Removal (CPR):    0.11ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.73      3.03    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X68Y41         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)          0.46      3.48 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=380, routed)          1.72      5.20    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/m_axis_mm2s_aresetn
    SLICE_X54Y68                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/I0
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)         0.15      5.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.KernelSobelYInst/oDataFloat[31]_i_1/O
                         net (fo=2064, routed)         3.13      8.49    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/CoefMultInst/WordToFloatTopK6inst/m_axis_mm2s_aresetn
    SLICE_X96Y137        FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/CoefMultInst/WordToFloatTopK6inst/oDataFloat_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       7.00      7.00 r  
    PS7_X0Y0             PS7                           0.00      7.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      8.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      8.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.78      9.96    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/CoefMultInst/WordToFloatTopK6inst/m_axis_mm2s_aclk
    SLICE_X96Y137        FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/CoefMultInst/WordToFloatTopK6inst/oDataFloat_reg[17]/C
                         clock pessimism               0.11     10.07    
                         clock uncertainty            -0.11      9.96    
    SLICE_X96Y137        FDCE (Recov_fdce_C_CLR)      -0.57      9.39    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/CoefMultInst/WordToFloatTopK6inst/oDataFloat_reg[17]
  -------------------------------------------------------------------
                         required time                           9.39    
                         arrival time                           -8.49    
  -------------------------------------------------------------------
                         slack                                   0.91    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.36ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.25ns  (logic 0.13ns (51.06%)  route 0.12ns (48.94%))
  Logic Levels:           0  
  Clock Path Skew:        0.01ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.23ns
    Source Clock Delay      (SCD):    0.93ns
    Clock Pessimism Removal (CPR):    0.29ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.59      0.93    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y40          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDPE (Prop_fdpe_C_Q)          0.13      1.06 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)            0.12      1.18    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y40          FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.86      1.23    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y40          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              -0.29      0.94    
    SLICE_X8Y40          FDPE (Remov_fdpe_C_PRE)      -0.12      0.82    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          -0.82    
                         arrival time                            1.18    
  -------------------------------------------------------------------
                         slack                                   0.36    

Slack (MET) :             0.40ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.29ns  (logic 0.13ns (43.68%)  route 0.17ns (56.32%))
  Logic Levels:           0  
  Clock Path Skew:        0.02ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.26ns
    Source Clock Delay      (SCD):    0.96ns
    Clock Pessimism Removal (CPR):    0.28ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.63      0.96    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y49          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDPE (Prop_fdpe_C_Q)          0.13      1.09 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)            0.17      1.25    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X2Y49          FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y49          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              -0.28      0.98    
    SLICE_X2Y49          FDPE (Remov_fdpe_C_PRE)      -0.13      0.85    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          -0.85    
                         arrival time                            1.25    
  -------------------------------------------------------------------
                         slack                                   0.40    

Slack (MET) :             0.41ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.36ns  (logic 0.14ns (39.33%)  route 0.22ns (60.67%))
  Logic Levels:           0  
  Clock Path Skew:        0.02ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.26ns
    Source Clock Delay      (SCD):    0.96ns
    Clock Pessimism Removal (CPR):    0.28ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.62      0.96    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y42          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDPE (Prop_fdpe_C_Q)          0.14      1.10 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)           0.22      1.32    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X6Y49          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y49          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              -0.28      0.98    
    SLICE_X6Y49          FDCE (Remov_fdce_C_CLR)      -0.07      0.91    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          -0.91    
                         arrival time                            1.32    
  -------------------------------------------------------------------
                         slack                                   0.41    

Slack (MET) :             0.41ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.36ns  (logic 0.14ns (39.33%)  route 0.22ns (60.67%))
  Logic Levels:           0  
  Clock Path Skew:        0.02ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.26ns
    Source Clock Delay      (SCD):    0.96ns
    Clock Pessimism Removal (CPR):    0.28ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.62      0.96    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y42          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDPE (Prop_fdpe_C_Q)          0.14      1.10 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)           0.22      1.32    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X6Y49          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y49          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              -0.28      0.98    
    SLICE_X6Y49          FDCE (Remov_fdce_C_CLR)      -0.07      0.91    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          -0.91    
                         arrival time                            1.32    
  -------------------------------------------------------------------
                         slack                                   0.41    

Slack (MET) :             0.41ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.36ns  (logic 0.14ns (39.33%)  route 0.22ns (60.67%))
  Logic Levels:           0  
  Clock Path Skew:        0.02ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.26ns
    Source Clock Delay      (SCD):    0.96ns
    Clock Pessimism Removal (CPR):    0.28ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.62      0.96    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y42          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDPE (Prop_fdpe_C_Q)          0.14      1.10 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)           0.22      1.32    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X6Y49          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y49          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              -0.28      0.98    
    SLICE_X6Y49          FDCE (Remov_fdce_C_CLR)      -0.07      0.91    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          -0.91    
                         arrival time                            1.32    
  -------------------------------------------------------------------
                         slack                                   0.41    

Slack (MET) :             0.41ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.30ns  (logic 0.13ns (42.36%)  route 0.17ns (57.64%))
  Logic Levels:           0  
  Clock Path Skew:        0.02ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.26ns
    Source Clock Delay      (SCD):    0.96ns
    Clock Pessimism Removal (CPR):    0.28ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.63      0.96    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y49          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDPE (Prop_fdpe_C_Q)          0.13      1.09 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)            0.17      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y48          FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y48          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              -0.28      0.98    
    SLICE_X0Y48          FDPE (Remov_fdpe_C_PRE)      -0.12      0.85    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          -0.85    
                         arrival time                            1.26    
  -------------------------------------------------------------------
                         slack                                   0.41    

Slack (MET) :             0.41ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.36ns  (logic 0.16ns (46.17%)  route 0.19ns (53.83%))
  Logic Levels:           0  
  Clock Path Skew:        0.02ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.26ns
    Source Clock Delay      (SCD):    0.96ns
    Clock Pessimism Removal (CPR):    0.28ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.62      0.96    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y43          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDPE (Prop_fdpe_C_Q)          0.16      1.12 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)           0.19      1.32    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X0Y45          FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.89      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y45          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              -0.28      0.98    
    SLICE_X0Y45          FDPE (Remov_fdpe_C_PRE)      -0.07      0.91    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          -0.91    
                         arrival time                            1.32    
  -------------------------------------------------------------------
                         slack                                   0.41    

Slack (MET) :             0.41ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.36ns  (logic 0.14ns (39.33%)  route 0.22ns (60.67%))
  Logic Levels:           0  
  Clock Path Skew:        0.02ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.26ns
    Source Clock Delay      (SCD):    0.96ns
    Clock Pessimism Removal (CPR):    0.28ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.62      0.96    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y42          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDPE (Prop_fdpe_C_Q)          0.14      1.10 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)           0.22      1.32    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X6Y49          FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y49          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              -0.28      0.98    
    SLICE_X6Y49          FDPE (Remov_fdpe_C_PRE)      -0.07      0.91    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          -0.91    
                         arrival time                            1.32    
  -------------------------------------------------------------------
                         slack                                   0.41    

Slack (MET) :             0.43ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.36ns  (logic 0.14ns (39.33%)  route 0.22ns (60.67%))
  Logic Levels:           0  
  Clock Path Skew:        0.02ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.26ns
    Source Clock Delay      (SCD):    0.96ns
    Clock Pessimism Removal (CPR):    0.28ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.62      0.96    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y42          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDPE (Prop_fdpe_C_Q)          0.14      1.10 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)           0.22      1.32    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X7Y49          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y49          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              -0.28      0.98    
    SLICE_X7Y49          FDCE (Remov_fdce_C_CLR)      -0.09      0.89    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          -0.89    
                         arrival time                            1.32    
  -------------------------------------------------------------------
                         slack                                   0.43    

Slack (MET) :             0.43ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_fpga_0 rise@0.00ns - clk_fpga_0 rise@0.00ns)
  Data Path Delay:        0.36ns  (logic 0.14ns (39.33%)  route 0.22ns (60.67%))
  Logic Levels:           0  
  Clock Path Skew:        0.02ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.26ns
    Source Clock Delay      (SCD):    0.96ns
    Clock Pessimism Removal (CPR):    0.28ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.62      0.96    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y42          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDPE (Prop_fdpe_C_Q)          0.14      1.10 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)           0.22      1.32    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X7Y49          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y49          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              -0.28      0.98    
    SLICE_X7Y49          FDCE (Remov_fdce_C_CLR)      -0.09      0.89    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          -0.89    
                         arrival time                            1.32    
  -------------------------------------------------------------------
                         slack                                   0.43    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Setup :            0  Failing Endpoints,  Worst Slack         3.64ns,  Total Violation         0.00ns
Hold  :            0  Failing Endpoints,  Worst Slack         0.50ns,  Total Violation         0.00ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.64ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        2.60ns  (logic 0.72ns (27.58%)  route 1.89ns (72.42%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.03ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.55ns = ( 8.29 - 6.73 ) 
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.15ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.73      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X57Y0          FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)          0.42      2.15 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)            0.85      3.00    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X57Y0                                                       r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)         0.30      3.30 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)            1.04      4.33    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X57Y9          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.55      8.29    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism               0.15      8.44    
                         clock uncertainty            -0.11      8.33    
    SLICE_X57Y9          FDPE (Recov_fdpe_C_PRE)      -0.36      7.97    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                           7.97    
                         arrival time                           -4.33    
  -------------------------------------------------------------------
                         slack                                   3.64    

Slack (MET) :             3.64ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        2.60ns  (logic 0.72ns (27.58%)  route 1.89ns (72.42%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.03ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.55ns = ( 8.29 - 6.73 ) 
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.15ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.73      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X57Y0          FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)          0.42      2.15 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)            0.85      3.00    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X57Y0                                                       r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)         0.30      3.30 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)            1.04      4.33    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X57Y9          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.55      8.29    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism               0.15      8.44    
                         clock uncertainty            -0.11      8.33    
    SLICE_X57Y9          FDPE (Recov_fdpe_C_PRE)      -0.36      7.97    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                           7.97    
                         arrival time                           -4.33    
  -------------------------------------------------------------------
                         slack                                   3.64    

Slack (MET) :             3.82ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        2.42ns  (logic 0.72ns (29.62%)  route 1.71ns (70.38%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.03ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.55ns = ( 8.29 - 6.73 ) 
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.15ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.73      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X57Y0          FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)          0.42      2.15 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)            0.85      3.00    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X57Y0                                                       r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)         0.30      3.30 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)            0.86      4.15    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X58Y4          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.55      8.29    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y4          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism               0.15      8.44    
                         clock uncertainty            -0.11      8.33    
    SLICE_X58Y4          FDPE (Recov_fdpe_C_PRE)      -0.36      7.97    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                           7.97    
                         arrival time                           -4.15    
  -------------------------------------------------------------------
                         slack                                   3.82    

Slack (MET) :             3.98ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        2.26ns  (logic 0.64ns (28.44%)  route 1.62ns (71.56%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.03ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.55ns = ( 8.29 - 6.73 ) 
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.15ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.73      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDPE (Prop_fdpe_C_Q)          0.52      2.25 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)            0.58      2.83    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X57Y0                                                       f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X57Y0          LUT2 (Prop_lut2_I0_O)         0.12      2.95 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)            1.04      3.99    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X57Y9          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.55      8.29    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism               0.15      8.44    
                         clock uncertainty            -0.11      8.33    
    SLICE_X57Y9          FDPE (Recov_fdpe_C_PRE)      -0.36      7.97    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                           7.97    
                         arrival time                           -3.99    
  -------------------------------------------------------------------
                         slack                                   3.98    

Slack (MET) :             3.98ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        2.26ns  (logic 0.64ns (28.44%)  route 1.62ns (71.56%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.03ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.55ns = ( 8.29 - 6.73 ) 
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.15ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.73      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDPE (Prop_fdpe_C_Q)          0.52      2.25 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)            0.58      2.83    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X57Y0                                                       f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X57Y0          LUT2 (Prop_lut2_I0_O)         0.12      2.95 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)            1.04      3.99    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X57Y9          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.55      8.29    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism               0.15      8.44    
                         clock uncertainty            -0.11      8.33    
    SLICE_X57Y9          FDPE (Recov_fdpe_C_PRE)      -0.36      7.97    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                           7.97    
                         arrival time                           -3.99    
  -------------------------------------------------------------------
                         slack                                   3.98    

Slack (MET) :             4.16ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        2.08ns  (logic 0.64ns (30.89%)  route 1.44ns (69.11%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.03ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.55ns = ( 8.29 - 6.73 ) 
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.15ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.73      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDPE (Prop_fdpe_C_Q)          0.52      2.25 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)            0.58      2.83    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X57Y0                                                       f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X57Y0          LUT2 (Prop_lut2_I0_O)         0.12      2.95 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)            0.86      3.81    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X58Y4          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.55      8.29    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y4          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism               0.15      8.44    
                         clock uncertainty            -0.11      8.33    
    SLICE_X58Y4          FDPE (Recov_fdpe_C_PRE)      -0.36      7.97    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                           7.97    
                         arrival time                           -3.81    
  -------------------------------------------------------------------
                         slack                                   4.16    

Slack (MET) :             4.98ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        1.13ns  (logic 0.42ns (37.22%)  route 0.71ns (62.78%))
  Logic Levels:           0  
  Clock Path Skew:        0.01ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.56ns = ( 8.29 - 6.73 ) 
    Source Clock Delay      (SCD):    1.66ns
    Clock Pessimism Removal (CPR):    0.11ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.65      1.66    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDPE (Prop_fdpe_C_Q)          0.42      2.08 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)            0.71      2.78    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X58Y0          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      8.35    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43      4.92 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73      6.65    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.55      8.29    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism               0.11      8.40    
                         clock uncertainty            -0.11      8.30    
    SLICE_X58Y0          FDPE (Recov_fdpe_C_PRE)      -0.54      7.76    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                           7.76    
                         arrival time                           -2.78    
  -------------------------------------------------------------------
                         slack                                   4.98    

Slack (MET) :             5.91ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.73ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.73ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.51ns  (logic 0.16ns (31.63%)  route 0.35ns (68.37%))
  Logic Levels:           0  
  Clock Path Skew:        -0.01ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.58ns = ( 7.32 - 6.73 ) 
    Source Clock Delay      (SCD):    0.83ns
    Clock Pessimism Removal (CPR):    0.23ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.82      0.83    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDPE (Prop_fdpe_C_Q)          0.16      0.99 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)            0.35      1.33    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X58Y0          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       6.73      6.73 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      6.73 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      7.33    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15      6.18 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53      6.71    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      6.74 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      7.32    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism               0.23      7.55    
                         clock uncertainty            -0.11      7.44    
    SLICE_X58Y0          FDPE (Recov_fdpe_C_PRE)      -0.20      7.25    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                           7.25    
                         arrival time                           -1.33    
  -------------------------------------------------------------------
                         slack                                   5.91    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.50ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.44ns  (logic 0.13ns (29.30%)  route 0.31ns (70.70%))
  Logic Levels:           0  
  Clock Path Skew:        0.06ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.56ns
    Clock Pessimism Removal (CPR):    0.23ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.56      0.56    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDPE (Prop_fdpe_C_Q)          0.13      0.69 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)            0.31      1.00    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X58Y0          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              -0.23      0.62    
    SLICE_X58Y0          FDPE (Remov_fdpe_C_PRE)      -0.13      0.49    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          -0.49    
                         arrival time                            1.00    
  -------------------------------------------------------------------
                         slack                                   0.50    

Slack (MET) :             0.79ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.74ns  (logic 0.21ns (28.36%)  route 0.53ns (71.64%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.01ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    0.25ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDPE (Prop_fdpe_C_Q)          0.16      0.75 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)            0.19      0.94    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X57Y0                                                       f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X57Y0          LUT2 (Prop_lut2_I0_O)         0.05      0.98 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)            0.34      1.32    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X58Y4          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y4          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              -0.25      0.60    
    SLICE_X58Y4          FDPE (Remov_fdpe_C_PRE)      -0.07      0.53    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          -0.53    
                         arrival time                            1.32    
  -------------------------------------------------------------------
                         slack                                   0.79    

Slack (MET) :             0.87ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.79ns  (logic 0.21ns (26.55%)  route 0.58ns (73.45%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.01ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    0.25ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDPE (Prop_fdpe_C_Q)          0.16      0.75 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)            0.19      0.94    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X57Y0                                                       f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X57Y0          LUT2 (Prop_lut2_I0_O)         0.05      0.98 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)            0.39      1.37    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X57Y9          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              -0.25      0.60    
    SLICE_X57Y9          FDPE (Remov_fdpe_C_PRE)      -0.09      0.50    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          -0.50    
                         arrival time                            1.37    
  -------------------------------------------------------------------
                         slack                                   0.87    

Slack (MET) :             0.87ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.79ns  (logic 0.21ns (26.55%)  route 0.58ns (73.45%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.01ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    0.25ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDPE (Prop_fdpe_C_Q)          0.16      0.75 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)            0.19      0.94    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X57Y0                                                       f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X57Y0          LUT2 (Prop_lut2_I0_O)         0.05      0.98 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)            0.39      1.37    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X57Y9          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              -0.25      0.60    
    SLICE_X57Y9          FDPE (Remov_fdpe_C_PRE)      -0.09      0.50    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          -0.50    
                         arrival time                            1.37    
  -------------------------------------------------------------------
                         slack                                   0.87    

Slack (MET) :             0.90ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.85ns  (logic 0.23ns (26.82%)  route 0.62ns (73.18%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.01ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    0.25ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X57Y0          FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)          0.13      0.71 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)            0.28      0.99    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X57Y0                                                       r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)         0.10      1.09 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)            0.34      1.43    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X58Y4          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y4          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              -0.25      0.60    
    SLICE_X58Y4          FDPE (Remov_fdpe_C_PRE)      -0.07      0.53    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          -0.53    
                         arrival time                            1.43    
  -------------------------------------------------------------------
                         slack                                   0.90    

Slack (MET) :             0.98ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.90ns  (logic 0.23ns (25.32%)  route 0.67ns (74.68%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.01ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    0.25ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X57Y0          FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)          0.13      0.71 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)            0.28      0.99    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X57Y0                                                       r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)         0.10      1.09 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)            0.39      1.48    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X57Y9          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              -0.25      0.60    
    SLICE_X57Y9          FDPE (Remov_fdpe_C_PRE)      -0.09      0.50    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          -0.50    
                         arrival time                            1.48    
  -------------------------------------------------------------------
                         slack                                   0.98    

Slack (MET) :             0.98ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.90ns  (logic 0.23ns (25.32%)  route 0.67ns (74.68%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.01ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    0.25ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X57Y0          FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)          0.13      0.71 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)            0.28      0.99    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X57Y0                                                       r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)         0.10      1.09 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)            0.39      1.48    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X57Y9          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              -0.25      0.60    
    SLICE_X57Y9          FDPE (Remov_fdpe_C_PRE)      -0.09      0.50    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          -0.50    
                         arrival time                            1.48    
  -------------------------------------------------------------------
                         slack                                   0.98    

Slack (MET) :             1.12ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.00ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.00ns)
  Data Path Delay:        0.95ns  (logic 0.34ns (35.63%)  route 0.61ns (64.37%))
  Logic Levels:           0  
  Clock Path Skew:        0.13ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.73ns
    Source Clock Delay      (SCD):    1.48ns
    Clock Pessimism Removal (CPR):    0.11ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.48      1.48    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDPE (Prop_fdpe_C_Q)          0.34      1.82 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)            0.61      2.43    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X58Y0          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.73      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y0          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              -0.11      1.62    
    SLICE_X58Y0          FDPE (Remov_fdpe_C_PRE)      -0.30      1.31    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          -1.31    
                         arrival time                            2.43    
  -------------------------------------------------------------------
                         slack                                   1.12    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sws_8bits_tri_i[6]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.64ns  (logic 1.31ns (28.30%)  route 3.33ns (71.70%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.88ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.88ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                                0.00      0.00 r  sws_8bits_tri_i[6] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[6]
    H17                                                               r  sws_8bits_tri_i_IBUF[6]_inst/I
    H17                  IBUF (Prop_ibuf_I_O)          1.31      1.31 r  sws_8bits_tri_i_IBUF[6]_inst/O
                         net (fo=1, routed)            3.33      4.64    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X65Y119        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.70      2.88    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y119        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[6]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.64ns  (logic 1.31ns (28.30%)  route 3.33ns (71.70%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.88ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.88ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                                0.00      0.00 f  sws_8bits_tri_i[6] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[6]
    H17                                                               f  sws_8bits_tri_i_IBUF[6]_inst/I
    H17                  IBUF (Prop_ibuf_I_O)          1.31      1.31 f  sws_8bits_tri_i_IBUF[6]_inst/O
                         net (fo=1, routed)            3.33      4.64    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X65Y119        FDRE                                         f  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.70      2.88    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y119        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[3]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.80ns  (logic 1.36ns (35.93%)  route 2.43ns (64.07%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.89ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.89ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                                0.00      0.00 r  sws_8bits_tri_i[3] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[3]
    F21                                                               r  sws_8bits_tri_i_IBUF[3]_inst/I
    F21                  IBUF (Prop_ibuf_I_O)          1.36      1.36 r  sws_8bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)            2.43      3.80    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X57Y105        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.71      2.89    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X57Y105        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[3]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.80ns  (logic 1.36ns (35.93%)  route 2.43ns (64.07%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.89ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.89ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                                0.00      0.00 f  sws_8bits_tri_i[3] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[3]
    F21                                                               f  sws_8bits_tri_i_IBUF[3]_inst/I
    F21                  IBUF (Prop_ibuf_I_O)          1.36      1.36 f  sws_8bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)            2.43      3.80    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X57Y105        FDRE                                         f  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.71      2.89    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X57Y105        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[1]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.78ns  (logic 1.33ns (35.13%)  route 2.46ns (64.87%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.89ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.89ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                                0.00      0.00 r  sws_8bits_tri_i[1] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[1]
    G22                                                               r  sws_8bits_tri_i_IBUF[1]_inst/I
    G22                  IBUF (Prop_ibuf_I_O)          1.33      1.33 r  sws_8bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)            2.46      3.78    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X54Y103        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.71      2.89    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y103        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[1]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.78ns  (logic 1.33ns (35.13%)  route 2.46ns (64.87%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.89ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.89ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                                0.00      0.00 f  sws_8bits_tri_i[1] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[1]
    G22                                                               f  sws_8bits_tri_i_IBUF[1]_inst/I
    G22                  IBUF (Prop_ibuf_I_O)          1.33      1.33 f  sws_8bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)            2.46      3.78    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X54Y103        FDRE                                         f  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.71      2.89    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y103        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[7]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.77ns  (logic 1.33ns (35.29%)  route 2.44ns (64.71%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.72ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.72ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                                0.00      0.00 r  sws_8bits_tri_i[7] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[7]
    M15                                                               r  sws_8bits_tri_i_IBUF[7]_inst/I
    M15                  IBUF (Prop_ibuf_I_O)          1.33      1.33 r  sws_8bits_tri_i_IBUF[7]_inst/O
                         net (fo=1, routed)            2.44      3.77    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X63Y96         FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.54      2.72    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X63Y96         FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[7]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.77ns  (logic 1.33ns (35.29%)  route 2.44ns (64.71%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.72ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.72ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                                0.00      0.00 f  sws_8bits_tri_i[7] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[7]
    M15                                                               f  sws_8bits_tri_i_IBUF[7]_inst/I
    M15                  IBUF (Prop_ibuf_I_O)          1.33      1.33 f  sws_8bits_tri_i_IBUF[7]_inst/O
                         net (fo=1, routed)            2.44      3.77    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X63Y96         FDRE                                         f  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.54      2.72    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X63Y96         FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[5]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.69ns  (logic 1.31ns (35.45%)  route 2.38ns (64.55%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.72ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.72ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                                0.00      0.00 r  sws_8bits_tri_i[5] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[5]
    H18                                                               r  sws_8bits_tri_i_IBUF[5]_inst/I
    H18                  IBUF (Prop_ibuf_I_O)          1.31      1.31 r  sws_8bits_tri_i_IBUF[5]_inst/O
                         net (fo=1, routed)            2.38      3.69    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X54Y99         FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.54      2.72    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y99         FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[5]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.69ns  (logic 1.31ns (35.45%)  route 2.38ns (64.55%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.72ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.72ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                                0.00      0.00 f  sws_8bits_tri_i[5] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[5]
    H18                                                               f  sws_8bits_tri_i_IBUF[5]_inst/I
    H18                  IBUF (Prop_ibuf_I_O)          1.31      1.31 f  sws_8bits_tri_i_IBUF[5]_inst/O
                         net (fo=1, routed)            2.38      3.69    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X54Y99         FDRE                                         f  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.54      2.72    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y99         FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.70ns  (logic 0.05ns (6.44%)  route 0.65ns (93.56%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                           0.00      0.00 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)            0.40      0.40    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y84                                                      f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/I0
    SLICE_X26Y84         LUT1 (Prop_lut1_I0_O)         0.05      0.44 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)            0.26      0.70    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0
    SLICE_X27Y80         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.70ns  (logic 0.05ns (6.44%)  route 0.65ns (93.56%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)            0.40      0.40    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y84                                                      r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/I0
    SLICE_X26Y84         LUT1 (Prop_lut1_I0_O)         0.05      0.44 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)            0.26      0.70    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0
    SLICE_X27Y80         FDRE                                         f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[0]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.39ns  (logic 0.42ns (30.38%)  route 0.97ns (69.62%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.30ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                                0.00      0.00 r  sws_8bits_tri_i[0] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[0]
    F22                                                               r  sws_8bits_tri_i_IBUF[0]_inst/I
    F22                  IBUF (Prop_ibuf_I_O)          0.42      0.42 r  sws_8bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)            0.97      1.39    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X59Y103        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.93      1.30    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X59Y103        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[0]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.39ns  (logic 0.42ns (30.38%)  route 0.97ns (69.62%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.30ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                                0.00      0.00 f  sws_8bits_tri_i[0] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[0]
    F22                                                               f  sws_8bits_tri_i_IBUF[0]_inst/I
    F22                  IBUF (Prop_ibuf_I_O)          0.42      0.42 f  sws_8bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)            0.97      1.39    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X59Y103        FDRE                                         f  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.93      1.30    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X59Y103        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[4]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.40ns  (logic 0.37ns (26.45%)  route 1.03ns (73.55%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.30ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                                0.00      0.00 r  sws_8bits_tri_i[4] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[4]
    H19                                                               r  sws_8bits_tri_i_IBUF[4]_inst/I
    H19                  IBUF (Prop_ibuf_I_O)          0.37      0.37 r  sws_8bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)            1.03      1.40    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X56Y112        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.93      1.30    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X56Y112        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[4]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.40ns  (logic 0.37ns (26.45%)  route 1.03ns (73.55%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.30ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                                0.00      0.00 f  sws_8bits_tri_i[4] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[4]
    H19                                                               f  sws_8bits_tri_i_IBUF[4]_inst/I
    H19                  IBUF (Prop_ibuf_I_O)          0.37      0.37 f  sws_8bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)            1.03      1.40    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X56Y112        FDRE                                         f  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.93      1.30    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X56Y112        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[2]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.41ns  (logic 0.39ns (27.87%)  route 1.02ns (72.13%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.30ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                                0.00      0.00 r  sws_8bits_tri_i[2] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[2]
    H22                                                               r  sws_8bits_tri_i_IBUF[2]_inst/I
    H22                  IBUF (Prop_ibuf_I_O)          0.39      0.39 r  sws_8bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)            1.02      1.41    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X58Y102        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.93      1.30    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y102        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[2]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.41ns  (logic 0.39ns (27.87%)  route 1.02ns (72.13%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.30ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                                0.00      0.00 f  sws_8bits_tri_i[2] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[2]
    H22                                                               f  sws_8bits_tri_i_IBUF[2]_inst/I
    H22                  IBUF (Prop_ibuf_I_O)          0.39      0.39 f  sws_8bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)            1.02      1.41    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X58Y102        FDRE                                         f  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.93      1.30    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y102        FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[5]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.44ns  (logic 0.39ns (26.76%)  route 1.06ns (73.24%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.21ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.21ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                                0.00      0.00 r  sws_8bits_tri_i[5] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[5]
    H18                                                               r  sws_8bits_tri_i_IBUF[5]_inst/I
    H18                  IBUF (Prop_ibuf_I_O)          0.39      0.39 r  sws_8bits_tri_i_IBUF[5]_inst/O
                         net (fo=1, routed)            1.06      1.44    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X54Y99         FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.85      1.21    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y99         FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_8bits_tri_i[5]
                            (input port)
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.44ns  (logic 0.39ns (26.76%)  route 1.06ns (73.24%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.21ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.21ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                                0.00      0.00 f  sws_8bits_tri_i[5] (IN)
                         net (fo=0)                    0.00      0.00    sws_8bits_tri_i[5]
    H18                                                               f  sws_8bits_tri_i_IBUF[5]_inst/I
    H18                  IBUF (Prop_ibuf_I_O)          0.39      0.39 f  sws_8bits_tri_i_IBUF[5]_inst/O
                         net (fo=1, routed)            1.06      1.44    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X54Y99         FDRE                                         f  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.85      1.21    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y99         FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.41ns  (logic 0.46ns (18.94%)  route 1.95ns (81.06%))
  Logic Levels:           0  
  Clock Path Skew:        -0.23ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.73ns
    Source Clock Delay      (SCD):    2.96ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.67      2.96    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.46      3.42 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)           1.95      5.37    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X56Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.55      2.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X56Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.41ns  (logic 0.46ns (18.94%)  route 1.95ns (81.06%))
  Logic Levels:           0  
  Clock Path Skew:        -0.23ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.73ns
    Source Clock Delay      (SCD):    2.96ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.67      2.96    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.46      3.42 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)           1.95      5.37    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X56Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.55      2.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X56Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.41ns  (logic 0.46ns (18.94%)  route 1.95ns (81.06%))
  Logic Levels:           0  
  Clock Path Skew:        -0.23ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.73ns
    Source Clock Delay      (SCD):    2.96ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.67      2.96    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.46      3.42 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)           1.95      5.37    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X56Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.55      2.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X56Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.41ns  (logic 0.46ns (18.94%)  route 1.95ns (81.06%))
  Logic Levels:           0  
  Clock Path Skew:        -0.23ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.73ns
    Source Clock Delay      (SCD):    2.96ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.67      2.96    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.46      3.42 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)           1.95      5.37    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X56Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.55      2.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X56Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.41ns  (logic 0.46ns (18.94%)  route 1.95ns (81.06%))
  Logic Levels:           0  
  Clock Path Skew:        -0.23ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.73ns
    Source Clock Delay      (SCD):    2.96ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.67      2.96    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.46      3.42 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)           1.95      5.37    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X56Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.55      2.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X56Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.03ns  (logic 0.46ns (22.49%)  route 1.57ns (77.51%))
  Logic Levels:           0  
  Clock Path Skew:        -0.29ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.67ns
    Source Clock Delay      (SCD):    2.96ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.67      2.96    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.46      3.42 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)           1.57      4.99    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X49Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X49Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.03ns  (logic 0.46ns (22.49%)  route 1.57ns (77.51%))
  Logic Levels:           0  
  Clock Path Skew:        -0.29ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.67ns
    Source Clock Delay      (SCD):    2.96ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.67      2.96    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.46      3.42 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)           1.57      4.99    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X49Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X49Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.03ns  (logic 0.46ns (22.49%)  route 1.57ns (77.51%))
  Logic Levels:           0  
  Clock Path Skew:        -0.29ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.67ns
    Source Clock Delay      (SCD):    2.96ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.67      2.96    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.46      3.42 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)           1.57      4.99    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X49Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.03ns  (logic 0.46ns (22.49%)  route 1.57ns (77.51%))
  Logic Levels:           0  
  Clock Path Skew:        -0.29ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.67ns
    Source Clock Delay      (SCD):    2.96ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.67      2.96    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.46      3.42 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)           1.57      4.99    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X49Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.03ns  (logic 0.46ns (22.49%)  route 1.57ns (77.51%))
  Logic Levels:           0  
  Clock Path Skew:        -0.29ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.67ns
    Source Clock Delay      (SCD):    2.96ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.67      2.96    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.46      3.42 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)           1.57      4.99    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X49Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.34ns  (logic 0.14ns (41.88%)  route 0.20ns (58.12%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.90ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.90    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.14      1.04 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)           0.20      1.24    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y3          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y3          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.34ns  (logic 0.14ns (41.88%)  route 0.20ns (58.12%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.90ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.90    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.14      1.04 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)           0.20      1.24    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y3          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y3          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.34ns  (logic 0.14ns (41.88%)  route 0.20ns (58.12%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.90ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.90    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.14      1.04 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)           0.20      1.24    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y3          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y3          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.34ns  (logic 0.14ns (41.88%)  route 0.20ns (58.12%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.90ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.90    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.14      1.04 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)           0.20      1.24    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y3          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y3          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.34ns  (logic 0.14ns (41.88%)  route 0.20ns (58.12%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.90ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.90    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.14      1.04 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)           0.20      1.24    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y3          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y3          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.34ns  (logic 0.14ns (41.88%)  route 0.20ns (58.12%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.90ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.90    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.14      1.04 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)           0.20      1.24    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y3          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y3          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.34ns  (logic 0.14ns (41.88%)  route 0.20ns (58.12%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.90ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.90    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.14      1.04 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)           0.20      1.24    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y3          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y3          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.34ns  (logic 0.14ns (41.34%)  route 0.20ns (58.66%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.90ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.90    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.14      1.04 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)           0.20      1.24    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y3          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y3          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.34ns  (logic 0.14ns (41.34%)  route 0.20ns (58.66%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.90ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.90    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.14      1.04 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)           0.20      1.24    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y3          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y3          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.34ns  (logic 0.14ns (41.34%)  route 0.20ns (58.66%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.90ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.90    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDPE (Prop_fdpe_C_Q)          0.14      1.04 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)           0.20      1.24    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y3          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y3          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.06ns  (logic 0.46ns (22.17%)  route 1.60ns (77.83%))
  Logic Levels:           0  
  Clock Path Skew:        -0.31ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.14ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.84      3.14    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y141        FDRE (Prop_fdre_C_Q)          0.46      3.59 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            1.60      5.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X38Y115        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X38Y115        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.06ns  (logic 0.46ns (22.17%)  route 1.60ns (77.83%))
  Logic Levels:           0  
  Clock Path Skew:        -0.31ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.14ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.84      3.14    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y141        FDRE (Prop_fdre_C_Q)          0.46      3.59 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            1.60      5.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X38Y115        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X38Y115        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.81ns  (logic 0.46ns (25.23%)  route 1.35ns (74.77%))
  Logic Levels:           0  
  Clock Path Skew:        -0.31ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.14ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.84      3.14    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_axi_aclk
    SLICE_X37Y140        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y140        FDRE (Prop_fdre_C_Q)          0.46      3.59 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/dest_ack_reg/Q
                         net (fo=2, routed)            1.35      4.94    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X36Y115        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X36Y115        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.81ns  (logic 0.46ns (25.23%)  route 1.35ns (74.77%))
  Logic Levels:           0  
  Clock Path Skew:        -0.31ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.14ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.84      3.14    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_axi_aclk
    SLICE_X37Y140        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y140        FDRE (Prop_fdre_C_Q)          0.46      3.59 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/dest_ack_reg/Q
                         net (fo=2, routed)            1.35      4.94    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X36Y115        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X36Y115        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.76ns  (logic 0.46ns (25.88%)  route 1.31ns (74.12%))
  Logic Levels:           0  
  Clock Path Skew:        -0.30ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.13ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.84      3.13    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/m_axi_aclk
    SLICE_X37Y133        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)          0.46      3.59 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/dest_ack_reg/Q
                         net (fo=2, routed)            1.31      4.89    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X33Y113        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X33Y113        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.76ns  (logic 0.46ns (25.88%)  route 1.31ns (74.12%))
  Logic Levels:           0  
  Clock Path Skew:        -0.30ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.13ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.84      3.13    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/m_axi_aclk
    SLICE_X37Y133        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)          0.46      3.59 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/dest_ack_reg/Q
                         net (fo=2, routed)            1.31      4.89    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X33Y113        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X33Y113        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.70ns  (logic 0.52ns (30.42%)  route 1.19ns (69.58%))
  Logic Levels:           0  
  Clock Path Skew:        -0.30ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.12ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.83      3.12    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_clk
    SLICE_X34Y121        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDRE (Prop_fdre_C_Q)          0.52      3.64 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=3, routed)            1.19      4.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X33Y113        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X33Y113        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.70ns  (logic 0.52ns (30.42%)  route 1.19ns (69.58%))
  Logic Levels:           0  
  Clock Path Skew:        -0.30ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.12ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.83      3.12    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_clk
    SLICE_X34Y121        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDRE (Prop_fdre_C_Q)          0.52      3.64 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=3, routed)            1.19      4.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X33Y113        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X33Y113        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.48ns  (logic 0.52ns (35.09%)  route 0.96ns (64.91%))
  Logic Levels:           0  
  Clock Path Skew:        -0.30ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.13ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.83      3.13    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X34Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)          0.52      3.64 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            0.96      4.60    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X35Y115        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X35Y115        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.48ns  (logic 0.52ns (35.09%)  route 0.96ns (64.91%))
  Logic Levels:           0  
  Clock Path Skew:        -0.30ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.13ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.83      3.13    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X34Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)          0.52      3.64 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            0.96      4.60    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X35Y115        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X35Y115        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.29ns  (logic 0.16ns (57.44%)  route 0.12ns (42.56%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.28ns
    Source Clock Delay      (SCD):    0.98ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.64      0.98    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_axi_aclk
    SLICE_X34Y145        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y145        FDRE (Prop_fdre_C_Q)          0.16      1.14 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/dest_ack_reg/Q
                         net (fo=2, routed)            0.12      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X35Y143        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.91      1.28    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X35Y143        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.29ns  (logic 0.16ns (57.44%)  route 0.12ns (42.56%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.28ns
    Source Clock Delay      (SCD):    0.98ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.64      0.98    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_axi_aclk
    SLICE_X34Y145        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y145        FDRE (Prop_fdre_C_Q)          0.16      1.14 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/dest_ack_reg/Q
                         net (fo=2, routed)            0.12      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X35Y143        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.91      1.28    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X35Y143        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.30ns  (logic 0.13ns (42.57%)  route 0.17ns (57.43%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X40Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)          0.13      1.10 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)            0.17      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[4]
    SLICE_X39Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X39Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[4]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.30ns  (logic 0.13ns (42.57%)  route 0.17ns (57.43%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X40Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)          0.13      1.10 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)            0.17      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[4]
    SLICE_X39Y116        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X39Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[4]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.31ns  (logic 0.14ns (46.23%)  route 0.16ns (53.77%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X40Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)          0.14      1.11 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)            0.16      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[2]
    SLICE_X39Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X39Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[2]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.31ns  (logic 0.14ns (46.23%)  route 0.16ns (53.77%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X40Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)          0.14      1.11 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)            0.16      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[2]
    SLICE_X39Y116        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X39Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[2]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.31ns  (logic 0.14ns (45.61%)  route 0.17ns (54.39%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X40Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)          0.14      1.11 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)            0.17      1.28    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[0]
    SLICE_X39Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X39Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.31ns  (logic 0.14ns (45.61%)  route 0.17ns (54.39%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X40Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)          0.14      1.11 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)            0.17      1.28    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[0]
    SLICE_X39Y116        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X39Y116        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.31ns  (logic 0.14ns (45.46%)  route 0.17ns (54.54%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X35Y119        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)          0.14      1.11 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)            0.17      1.28    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[1]
    SLICE_X36Y119        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X36Y119        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.31ns  (logic 0.14ns (45.46%)  route 0.17ns (54.54%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X35Y119        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)          0.14      1.11 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)            0.17      1.28    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[1]
    SLICE_X36Y119        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X36Y119        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_fpga_0

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.55ns  (logic 0.46ns (29.50%)  route 1.09ns (70.50%))
  Logic Levels:           0  
  Clock Path Skew:        0.81ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.66ns
    Source Clock Delay      (SCD):    1.85ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.85      1.85    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X41Y104        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDRE (Prop_fdre_C_Q)          0.46      2.30 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/Q
                         net (fo=1, routed)            1.09      3.39    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[26]
    SLICE_X41Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.48      2.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X41Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.55ns  (logic 0.46ns (29.50%)  route 1.09ns (70.50%))
  Logic Levels:           0  
  Clock Path Skew:        0.81ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.66ns
    Source Clock Delay      (SCD):    1.85ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.85      1.85    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X41Y104        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDRE (Prop_fdre_C_Q)          0.46      2.30 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/Q
                         net (fo=1, routed)            1.09      3.39    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[26]
    SLICE_X41Y99         FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.48      2.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X41Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.39ns  (logic 0.46ns (32.75%)  route 0.94ns (67.25%))
  Logic Levels:           0  
  Clock Path Skew:        0.99ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    1.84ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.84      1.84    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X41Y114        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_fdre_C_Q)          0.46      2.30 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/Q
                         net (fo=1, routed)            0.94      3.24    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[24]
    SLICE_X42Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.83    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X42Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.39ns  (logic 0.46ns (32.75%)  route 0.94ns (67.25%))
  Logic Levels:           0  
  Clock Path Skew:        0.99ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    1.84ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.84      1.84    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X41Y114        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_fdre_C_Q)          0.46      2.30 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/Q
                         net (fo=1, routed)            0.94      3.24    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[24]
    SLICE_X42Y109        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.83    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X42Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.30ns  (logic 0.46ns (35.16%)  route 0.84ns (64.84%))
  Logic Levels:           0  
  Clock Path Skew:        0.98ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.82ns
    Source Clock Delay      (SCD):    1.85ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.84      1.85    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X44Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)          0.46      2.30 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/Q
                         net (fo=1, routed)            0.84      3.14    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[8]
    SLICE_X48Y115        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.82    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X48Y115        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.30ns  (logic 0.46ns (35.16%)  route 0.84ns (64.84%))
  Logic Levels:           0  
  Clock Path Skew:        0.98ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.82ns
    Source Clock Delay      (SCD):    1.85ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.84      1.85    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X44Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)          0.46      2.30 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/Q
                         net (fo=1, routed)            0.84      3.14    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[8]
    SLICE_X48Y115        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.82    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X48Y115        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.27ns  (logic 0.46ns (35.87%)  route 0.82ns (64.13%))
  Logic Levels:           0  
  Clock Path Skew:        0.81ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.65ns
    Source Clock Delay      (SCD):    1.84ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.83      1.84    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)          0.46      2.29 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)            0.82      3.11    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X51Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.47      2.65    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X51Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.27ns  (logic 0.46ns (35.87%)  route 0.82ns (64.13%))
  Logic Levels:           0  
  Clock Path Skew:        0.81ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.65ns
    Source Clock Delay      (SCD):    1.84ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.83      1.84    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)          0.46      2.29 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)            0.82      3.11    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X51Y99         FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.47      2.65    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X51Y99         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.26ns  (logic 0.46ns (36.25%)  route 0.80ns (63.75%))
  Logic Levels:           0  
  Clock Path Skew:        0.81ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.66ns
    Source Clock Delay      (SCD):    1.85ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.85      1.85    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X41Y104        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDRE (Prop_fdre_C_Q)          0.46      2.30 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/Q
                         net (fo=1, routed)            0.80      3.11    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[25]
    SLICE_X42Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.48      2.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X42Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.26ns  (logic 0.46ns (36.25%)  route 0.80ns (63.75%))
  Logic Levels:           0  
  Clock Path Skew:        0.81ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.66ns
    Source Clock Delay      (SCD):    1.85ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.85      1.85    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X41Y104        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDRE (Prop_fdre_C_Q)          0.46      2.30 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/Q
                         net (fo=1, routed)            0.80      3.11    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[25]
    SLICE_X42Y97         FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.48      2.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X42Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.28ns  (logic 0.16ns (59.38%)  route 0.11ns (40.62%))
  Logic Levels:           0  
  Clock Path Skew:        0.63ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.56ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.55      0.56    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y98         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)          0.16      0.72 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/Q
                         net (fo=1, routed)            0.11      0.83    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[29]
    SLICE_X50Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X50Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.28ns  (logic 0.16ns (59.38%)  route 0.11ns (40.62%))
  Logic Levels:           0  
  Clock Path Skew:        0.63ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.56ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.55      0.56    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y98         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)          0.16      0.72 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/Q
                         net (fo=1, routed)            0.11      0.83    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[29]
    SLICE_X50Y97         FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X50Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.21ns  (logic 0.14ns (68.76%)  route 0.06ns (31.24%))
  Logic Levels:           0  
  Clock Path Skew:        0.63ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.29ns
    Source Clock Delay      (SCD):    0.66ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.66      0.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X28Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        FDRE (Prop_fdre_C_Q)          0.14      0.80 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/Q
                         net (fo=2, routed)            0.06      0.87    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[33]
    SLICE_X29Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.93      1.29    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X29Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.21ns  (logic 0.14ns (68.76%)  route 0.06ns (31.24%))
  Logic Levels:           0  
  Clock Path Skew:        0.63ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.29ns
    Source Clock Delay      (SCD):    0.66ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.66      0.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X28Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        FDRE (Prop_fdre_C_Q)          0.14      0.80 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/Q
                         net (fo=2, routed)            0.06      0.87    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[33]
    SLICE_X29Y109        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.93      1.29    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X29Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.31ns  (logic 0.14ns (45.43%)  route 0.17ns (54.57%))
  Logic Levels:           0  
  Clock Path Skew:        0.63ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.56ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.56      0.56    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y98         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)          0.14      0.70 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/Q
                         net (fo=1, routed)            0.17      0.87    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[30]
    SLICE_X50Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X50Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.31ns  (logic 0.14ns (45.43%)  route 0.17ns (54.57%))
  Logic Levels:           0  
  Clock Path Skew:        0.63ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.56ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.56      0.56    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y98         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)          0.14      0.70 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/Q
                         net (fo=1, routed)            0.17      0.87    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[30]
    SLICE_X50Y97         FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X50Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.31ns  (logic 0.16ns (52.28%)  route 0.15ns (47.72%))
  Logic Levels:           0  
  Clock Path Skew:        0.64ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.56ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.56      0.56    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)          0.16      0.72 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)            0.15      0.87    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X49Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X49Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.31ns  (logic 0.16ns (52.28%)  route 0.15ns (47.72%))
  Logic Levels:           0  
  Clock Path Skew:        0.64ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.56ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.56      0.56    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)          0.16      0.72 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)            0.15      0.87    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X49Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.83      1.20    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X49Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.31ns  (logic 0.14ns (45.12%)  route 0.17ns (54.88%))
  Logic Levels:           0  
  Clock Path Skew:        0.63ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.56ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.56      0.56    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X43Y98         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)          0.14      0.70 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/Q
                         net (fo=1, routed)            0.17      0.87    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[31]
    SLICE_X42Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X42Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.31ns  (logic 0.14ns (45.12%)  route 0.17ns (54.88%))
  Logic Levels:           0  
  Clock Path Skew:        0.63ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.19ns
    Source Clock Delay      (SCD):    0.56ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.56      0.56    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X43Y98         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)          0.14      0.70 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/Q
                         net (fo=1, routed)            0.17      0.87    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[31]
    SLICE_X42Y97         FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X42Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.75ns  (logic 0.12ns (7.11%)  route 1.62ns (92.89%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                           0.00      0.00 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)            1.62      1.62    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y107                                                     f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/I0
    SLICE_X28Y107        LUT1 (Prop_lut1_I0_O)         0.12      1.75 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)            0.00      1.75    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0
    SLICE_X28Y107        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.70      2.88    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y107        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.75ns  (logic 0.12ns (7.11%)  route 1.62ns (92.89%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)            1.62      1.62    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y107                                                     r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/I0
    SLICE_X28Y107        LUT1 (Prop_lut1_I0_O)         0.12      1.75 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)            0.00      1.75    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0
    SLICE_X28Y107        FDRE                                         f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.70      2.88    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y107        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.66ns  (logic 0.05ns (6.81%)  route 0.62ns (93.19%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                           0.00      0.00 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)            0.62      0.62    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y107                                                     f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/I0
    SLICE_X28Y107        LUT1 (Prop_lut1_I0_O)         0.05      0.66 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)            0.00      0.66    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0
    SLICE_X28Y107        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.93      1.29    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y107        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.66ns  (logic 0.05ns (6.81%)  route 0.62ns (93.19%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)            0.62      0.62    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y107                                                     r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/I0
    SLICE_X28Y107        LUT1 (Prop_lut1_I0_O)         0.05      0.66 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)            0.00      0.66    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0
    SLICE_X28Y107        FDRE                                         f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.93      1.29    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y107        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Max Delay            10 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.01ns  (logic 0.52ns (25.80%)  route 1.49ns (74.20%))
  Logic Levels:           0  
  Clock Path Skew:        -0.29ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.12ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.83      3.12    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_clk
    SLICE_X36Y127        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_fdre_C_Q)          0.52      3.64 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            1.49      5.13    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.01ns  (logic 0.52ns (25.80%)  route 1.49ns (74.20%))
  Logic Levels:           0  
  Clock Path Skew:        -0.29ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.12ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.83      3.12    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_clk
    SLICE_X36Y127        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_fdre_C_Q)          0.52      3.64 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            1.49      5.13    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X37Y141        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.92ns  (logic 0.48ns (24.95%)  route 1.44ns (75.05%))
  Logic Levels:           0  
  Clock Path Skew:        -0.31ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.82ns
    Source Clock Delay      (SCD):    3.13ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.84      3.13    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_clk
    SLICE_X36Y113        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y113        FDRE (Prop_fdre_C_Q)          0.48      3.61 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            1.44      5.05    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X37Y129        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.64      2.82    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X37Y129        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.92ns  (logic 0.48ns (24.95%)  route 1.44ns (75.05%))
  Logic Levels:           0  
  Clock Path Skew:        -0.31ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.82ns
    Source Clock Delay      (SCD):    3.13ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.84      3.13    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_clk
    SLICE_X36Y113        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y113        FDRE (Prop_fdre_C_Q)          0.48      3.61 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            1.44      5.05    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X37Y129        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.64      2.82    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X37Y129        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.87ns  (logic 0.52ns (27.71%)  route 1.35ns (72.29%))
  Logic Levels:           0  
  Clock Path Skew:        -0.30ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.13ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.84      3.13    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/s_axi_aclk
    SLICE_X34Y111        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)          0.52      3.65 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg/Q
                         net (fo=2, routed)            1.35      5.00    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.87ns  (logic 0.52ns (27.71%)  route 1.35ns (72.29%))
  Logic Levels:           0  
  Clock Path Skew:        -0.30ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.83ns
    Source Clock Delay      (SCD):    3.13ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.84      3.13    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/s_axi_aclk
    SLICE_X34Y111        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)          0.52      3.65 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg/Q
                         net (fo=2, routed)            1.35      5.00    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X37Y141        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.65      2.83    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X37Y141        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.76ns  (logic 0.42ns (23.85%)  route 1.34ns (76.15%))
  Logic Levels:           0  
  Clock Path Skew:        -0.31ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.82ns
    Source Clock Delay      (SCD):    3.14ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.84      3.14    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_clk
    SLICE_X35Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDRE (Prop_fdre_C_Q)          0.42      3.56 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            1.34      4.89    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X34Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.64      2.82    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X34Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.76ns  (logic 0.42ns (23.85%)  route 1.34ns (76.15%))
  Logic Levels:           0  
  Clock Path Skew:        -0.31ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.82ns
    Source Clock Delay      (SCD):    3.14ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.84      3.14    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_clk
    SLICE_X35Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDRE (Prop_fdre_C_Q)          0.42      3.56 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            1.34      4.89    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X34Y118        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.64      2.82    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X34Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.63ns  (logic 0.42ns (25.78%)  route 1.21ns (74.22%))
  Logic Levels:           0  
  Clock Path Skew:        -0.31ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.87ns
    Source Clock Delay      (SCD):    3.18ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.89      3.18    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_clk
    SLICE_X29Y135        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)          0.42      3.60 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            1.21      4.81    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X26Y145        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.70      2.87    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X26Y145        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.63ns  (logic 0.42ns (25.78%)  route 1.21ns (74.22%))
  Logic Levels:           0  
  Clock Path Skew:        -0.31ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.87ns
    Source Clock Delay      (SCD):    3.18ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.89      3.18    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_clk
    SLICE_X29Y135        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)          0.42      3.60 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            1.21      4.81    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X26Y145        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.70      2.87    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X26Y145        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.30ns  (logic 0.14ns (47.79%)  route 0.15ns (52.21%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.26ns
    Source Clock Delay      (SCD):    0.96ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.63      0.96    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_clk
    SLICE_X37Y124        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDRE (Prop_fdre_C_Q)          0.14      1.10 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)            0.15      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[31]
    SLICE_X38Y124        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.89      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_clk
    SLICE_X38Y124        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[31]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.30ns  (logic 0.14ns (47.79%)  route 0.15ns (52.21%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.26ns
    Source Clock Delay      (SCD):    0.96ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.63      0.96    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_clk
    SLICE_X37Y124        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDRE (Prop_fdre_C_Q)          0.14      1.10 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)            0.15      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[31]
    SLICE_X38Y124        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.89      1.26    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_clk
    SLICE_X38Y124        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[31]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.29ns  (logic 0.14ns (48.25%)  route 0.15ns (51.75%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.28ns
    Source Clock Delay      (SCD):    0.98ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.64      0.98    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_clk
    SLICE_X35Y143        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y143        FDRE (Prop_fdre_C_Q)          0.14      1.12 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            0.15      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X34Y143        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.91      1.28    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X34Y143        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.29ns  (logic 0.14ns (48.25%)  route 0.15ns (51.75%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.28ns
    Source Clock Delay      (SCD):    0.98ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.64      0.98    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_clk
    SLICE_X35Y143        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y143        FDRE (Prop_fdre_C_Q)          0.14      1.12 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)            0.15      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X34Y143        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.91      1.28    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X34Y143        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.30ns  (logic 0.13ns (42.38%)  route 0.17ns (57.62%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_clk
    SLICE_X33Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)          0.13      1.10 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)            0.17      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[6]
    SLICE_X32Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_clk
    SLICE_X32Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.30ns  (logic 0.13ns (42.38%)  route 0.17ns (57.62%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_clk
    SLICE_X33Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)          0.13      1.10 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)            0.17      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[6]
    SLICE_X32Y118        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_clk
    SLICE_X32Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.30ns  (logic 0.13ns (42.15%)  route 0.18ns (57.85%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_clk
    SLICE_X33Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)          0.13      1.10 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)            0.18      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[7]
    SLICE_X32Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_clk
    SLICE_X32Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[7]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.30ns  (logic 0.13ns (42.15%)  route 0.18ns (57.85%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.63      0.97    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_clk
    SLICE_X33Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)          0.13      1.10 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)            0.18      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[7]
    SLICE_X32Y118        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.90      1.27    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_clk
    SLICE_X32Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[7]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.30ns  (logic 0.14ns (47.03%)  route 0.16ns (52.97%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.29ns
    Source Clock Delay      (SCD):    0.98ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.65      0.98    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_clk
    SLICE_X27Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)          0.14      1.13 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)            0.16      1.28    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[8]
    SLICE_X31Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.92      1.29    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_clk
    SLICE_X31Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[8]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.30ns  (logic 0.14ns (47.03%)  route 0.16ns (52.97%))
  Logic Levels:           0  
  Clock Path Skew:        0.30ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.29ns
    Source Clock Delay      (SCD):    0.98ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.22ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.44ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.65      0.98    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_clk
    SLICE_X27Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)          0.14      1.13 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)            0.16      1.28    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[8]
    SLICE_X31Y118        FDRE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.92      1.29    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_clk
    SLICE_X31Y118        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.48ns  (logic 0.46ns (30.84%)  route 1.02ns (69.16%))
  Logic Levels:           0  
  Clock Path Skew:        -1.53ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.66ns
    Source Clock Delay      (SCD):    3.18ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.89      3.18    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X29Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        FDRE (Prop_fdre_C_Q)          0.46      3.64 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/Q
                         net (fo=1, routed)            1.02      4.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][36]
    SLICE_X32Y110        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.65      1.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X32Y110        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.48ns  (logic 0.46ns (30.84%)  route 1.02ns (69.16%))
  Logic Levels:           0  
  Clock Path Skew:        -1.53ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.66ns
    Source Clock Delay      (SCD):    3.18ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.89      3.18    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X29Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        FDRE (Prop_fdre_C_Q)          0.46      3.64 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/Q
                         net (fo=1, routed)            1.02      4.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][36]
    SLICE_X32Y110        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.65      1.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X32Y110        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.31ns  (logic 0.42ns (31.90%)  route 0.89ns (68.10%))
  Logic Levels:           0  
  Clock Path Skew:        -1.49ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.64ns
    Source Clock Delay      (SCD):    3.13ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.83      3.13    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X45Y117        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE (Prop_fdre_C_Q)          0.42      3.55 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/Q
                         net (fo=1, routed)            0.89      4.44    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][24]
    SLICE_X45Y125        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.64      1.64    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X45Y125        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.31ns  (logic 0.42ns (31.90%)  route 0.89ns (68.10%))
  Logic Levels:           0  
  Clock Path Skew:        -1.49ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.64ns
    Source Clock Delay      (SCD):    3.13ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.83      3.13    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X45Y117        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE (Prop_fdre_C_Q)          0.42      3.55 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/Q
                         net (fo=1, routed)            0.89      4.44    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][24]
    SLICE_X45Y125        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.64      1.64    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X45Y125        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.45ns  (logic 0.46ns (31.43%)  route 0.99ns (68.57%))
  Logic Levels:           0  
  Clock Path Skew:        -1.46ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.48ns
    Source Clock Delay      (SCD):    2.95ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.95    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X43Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)          0.46      3.40 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/Q
                         net (fo=1, routed)            0.99      4.40    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][13]
    SLICE_X46Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.48      1.48    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X46Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.45ns  (logic 0.46ns (31.43%)  route 0.99ns (68.57%))
  Logic Levels:           0  
  Clock Path Skew:        -1.46ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.48ns
    Source Clock Delay      (SCD):    2.95ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.95    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X43Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)          0.46      3.40 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/Q
                         net (fo=1, routed)            0.99      4.40    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][13]
    SLICE_X46Y97         FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.48      1.48    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X46Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.17ns  (logic 0.42ns (35.68%)  route 0.76ns (64.33%))
  Logic Levels:           0  
  Clock Path Skew:        -1.53ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.66ns
    Source Clock Delay      (SCD):    3.18ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.89      3.18    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X29Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)          0.42      3.60 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/Q
                         net (fo=1, routed)            0.76      4.36    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][41]
    SLICE_X36Y107        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.66      1.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X36Y107        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.17ns  (logic 0.42ns (35.68%)  route 0.76ns (64.33%))
  Logic Levels:           0  
  Clock Path Skew:        -1.53ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.66ns
    Source Clock Delay      (SCD):    3.18ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.89      3.18    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X29Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)          0.42      3.60 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/Q
                         net (fo=1, routed)            0.76      4.36    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][41]
    SLICE_X36Y107        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.66      1.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X36Y107        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.20ns  (logic 0.42ns (35.00%)  route 0.78ns (65.00%))
  Logic Levels:           0  
  Clock Path Skew:        -1.48ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.66ns
    Source Clock Delay      (SCD):    3.14ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.84      3.14    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X33Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)          0.42      3.56 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/Q
                         net (fo=1, routed)            0.78      4.33    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][39]
    SLICE_X41Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.66      1.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X41Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.20ns  (logic 0.42ns (35.00%)  route 0.78ns (65.00%))
  Logic Levels:           0  
  Clock Path Skew:        -1.48ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.66ns
    Source Clock Delay      (SCD):    3.14ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.84      3.14    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X33Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)          0.42      3.56 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/Q
                         net (fo=1, routed)            0.78      4.33    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][39]
    SLICE_X41Y108        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.66      1.66    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X41Y108        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.24ns  (logic 0.13ns (52.57%)  route 0.12ns (47.43%))
  Logic Levels:           0  
  Clock Path Skew:        -0.06ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.83ns
    Source Clock Delay      (SCD):    0.89ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.89    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X47Y96         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)          0.13      1.02 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/Q
                         net (fo=1, routed)            0.12      1.14    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][29]
    SLICE_X49Y96         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.83      0.83    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X49Y96         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.24ns  (logic 0.13ns (52.57%)  route 0.12ns (47.43%))
  Logic Levels:           0  
  Clock Path Skew:        -0.06ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.83ns
    Source Clock Delay      (SCD):    0.89ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.89    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X47Y96         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)          0.13      1.02 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/Q
                         net (fo=1, routed)            0.12      1.14    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][29]
    SLICE_X49Y96         FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.83      0.83    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X49Y96         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.25ns  (logic 0.14ns (57.28%)  route 0.11ns (42.72%))
  Logic Levels:           0  
  Clock Path Skew:        -0.06ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.83ns
    Source Clock Delay      (SCD):    0.89ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X39Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)          0.14      1.03 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/Q
                         net (fo=1, routed)            0.11      1.14    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][1]
    SLICE_X39Y89         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.82      0.83    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X39Y89         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.25ns  (logic 0.14ns (57.28%)  route 0.11ns (42.72%))
  Logic Levels:           0  
  Clock Path Skew:        -0.06ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.83ns
    Source Clock Delay      (SCD):    0.89ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X39Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)          0.14      1.03 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/Q
                         net (fo=1, routed)            0.11      1.14    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][1]
    SLICE_X39Y89         FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.82      0.83    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X39Y89         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.26ns  (logic 0.15ns (57.12%)  route 0.11ns (42.88%))
  Logic Levels:           0  
  Clock Path Skew:        -0.06ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.83ns
    Source Clock Delay      (SCD):    0.89ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X38Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)          0.15      1.04 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/Q
                         net (fo=1, routed)            0.11      1.15    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][14]
    SLICE_X41Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.83      0.83    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X41Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.26ns  (logic 0.15ns (57.12%)  route 0.11ns (42.88%))
  Logic Levels:           0  
  Clock Path Skew:        -0.06ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.83ns
    Source Clock Delay      (SCD):    0.89ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X38Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)          0.15      1.04 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/Q
                         net (fo=1, routed)            0.11      1.15    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][14]
    SLICE_X41Y90         FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.83      0.83    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X41Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.25ns  (logic 0.14ns (55.36%)  route 0.11ns (44.64%))
  Logic Levels:           0  
  Clock Path Skew:        -0.07ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.83ns
    Source Clock Delay      (SCD):    0.90ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.90    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X49Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDCE (Prop_fdce_C_Q)          0.14      1.04 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)            0.11      1.15    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X47Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.83      0.83    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.25ns  (logic 0.14ns (55.36%)  route 0.11ns (44.64%))
  Logic Levels:           0  
  Clock Path Skew:        -0.07ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.83ns
    Source Clock Delay      (SCD):    0.90ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.56      0.90    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X49Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDCE (Prop_fdce_C_Q)          0.14      1.04 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)            0.11      1.15    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X47Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.83      0.83    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.19ns  (logic 0.13ns (68.47%)  route 0.06ns (31.53%))
  Logic Levels:           0  
  Clock Path Skew:        -0.06ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.91ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.64      0.97    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X49Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)          0.13      1.10 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/Q
                         net (fo=1, routed)            0.06      1.16    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][10]
    SLICE_X48Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.91      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.19ns  (logic 0.13ns (68.47%)  route 0.06ns (31.53%))
  Logic Levels:           0  
  Clock Path Skew:        -0.06ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.91ns
    Source Clock Delay      (SCD):    0.97ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.39ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.64      0.97    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/aclk
    SLICE_X49Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)          0.13      1.10 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[10]/Q
                         net (fo=1, routed)            0.06      1.16    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][10]
    SLICE_X48Y109        FDRE                                         f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.91      0.91    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y109        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.18ns  (logic 0.58ns (18.21%)  route 2.60ns (81.79%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.08ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.65ns
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.72      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.46      2.18 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=3, routed)            1.57      3.75    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X86Y11                                                      r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/I0
    SLICE_X86Y11         LUT5 (Prop_lut5_I0_O)         0.12      3.88 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)            1.03      4.91    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X4Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.64      1.65    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.18ns  (logic 0.58ns (18.21%)  route 2.60ns (81.79%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.08ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.65ns
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.72      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.46      2.18 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=3, routed)            1.57      3.75    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X86Y11                                                      f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/I0
    SLICE_X86Y11         LUT5 (Prop_lut5_I0_O)         0.12      3.88 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)            1.03      4.91    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X4Y4          RAMB36E1                                     f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.64      1.65    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.12ns  (logic 0.58ns (18.60%)  route 2.54ns (81.40%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.08ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.65ns
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.72      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.46      2.18 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=3, routed)            1.55      3.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X86Y11                                                      r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/I3
    SLICE_X86Y11         LUT4 (Prop_lut4_I3_O)         0.12      3.86 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=1, routed)            0.99      4.84    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_regout_en
    RAMB36_X4Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.64      1.65    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.12ns  (logic 0.58ns (18.60%)  route 2.54ns (81.40%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.08ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.65ns
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.72      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.46      2.18 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=3, routed)            1.55      3.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X86Y11                                                      f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/I3
    SLICE_X86Y11         LUT4 (Prop_lut4_I3_O)         0.12      3.86 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=1, routed)            0.99      4.84    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_regout_en
    RAMB36_X4Y4          RAMB36E1                                     f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.64      1.65    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.40ns  (logic 0.46ns (19.01%)  route 1.94ns (80.99%))
  Logic Levels:           0  
  Clock Path Skew:        -0.08ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.65ns
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.72      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.46      2.18 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=3, routed)            1.94      4.13    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out[0]
    RAMB36_X4Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.64      1.65    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.40ns  (logic 0.46ns (19.01%)  route 1.94ns (80.99%))
  Logic Levels:           0  
  Clock Path Skew:        -0.08ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.65ns
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.72      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.46      2.18 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=3, routed)            1.94      4.13    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out[0]
    RAMB36_X4Y4          RAMB36E1                                     f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.64      1.65    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.99ns  (logic 0.46ns (22.95%)  route 1.53ns (77.05%))
  Logic Levels:           0  
  Clock Path Skew:        -0.24ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.48ns
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.72      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.46      2.18 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)           1.53      3.71    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y4          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.48      1.48    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X52Y4          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.99ns  (logic 0.46ns (22.95%)  route 1.53ns (77.05%))
  Logic Levels:           0  
  Clock Path Skew:        -0.24ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.48ns
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.72      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.46      2.18 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)           1.53      3.71    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y4          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.48      1.48    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X52Y4          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.99ns  (logic 0.46ns (22.95%)  route 1.53ns (77.05%))
  Logic Levels:           0  
  Clock Path Skew:        -0.24ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.48ns
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.72      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.46      2.18 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)           1.53      3.71    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y4          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.48      1.48    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X52Y4          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.99ns  (logic 0.46ns (22.95%)  route 1.53ns (77.05%))
  Logic Levels:           0  
  Clock Path Skew:        -0.24ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.48ns
    Source Clock Delay      (SCD):    1.73ns
    Clock Pessimism Removal (CPR):    0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.72      1.73    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.46      2.18 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)           1.53      3.71    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y4          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.48      1.48    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X52Y4          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.37ns  (logic 0.14ns (38.31%)  route 0.23ns (61.69%))
  Logic Levels:           0  
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.14      0.72 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)           0.23      0.95    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y7          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y7          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.37ns  (logic 0.14ns (38.31%)  route 0.23ns (61.69%))
  Logic Levels:           0  
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.14      0.72 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)           0.23      0.95    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y7          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y7          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.39ns  (logic 0.14ns (35.81%)  route 0.25ns (64.19%))
  Logic Levels:           0  
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.14      0.72 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)           0.25      0.98    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X54Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.39ns  (logic 0.14ns (35.81%)  route 0.25ns (64.19%))
  Logic Levels:           0  
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.14      0.72 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)           0.25      0.98    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X54Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.39ns  (logic 0.14ns (35.81%)  route 0.25ns (64.19%))
  Logic Levels:           0  
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.14      0.72 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)           0.25      0.98    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X54Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.39ns  (logic 0.14ns (35.81%)  route 0.25ns (64.19%))
  Logic Levels:           0  
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.14      0.72 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)           0.25      0.98    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X54Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.39ns  (logic 0.14ns (35.81%)  route 0.25ns (64.19%))
  Logic Levels:           0  
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.14      0.72 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)           0.25      0.98    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X54Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.39ns  (logic 0.14ns (35.81%)  route 0.25ns (64.19%))
  Logic Levels:           0  
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.14      0.72 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)           0.25      0.98    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X54Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.39ns  (logic 0.14ns (35.81%)  route 0.25ns (64.19%))
  Logic Levels:           0  
  Clock Path Skew:        0.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.85ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y9          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDPE (Prop_fdpe_C_Q)          0.14      0.72 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)           0.25      0.98    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y6          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.85      0.85    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X54Y6          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C

Slack:                    inf
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.48ns  (logic 0.16ns (34.12%)  route 0.32ns (65.88%))
  Logic Levels:           0  
  Clock Path Skew:        0.24ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.82ns
    Source Clock Delay      (SCD):    0.58ns
    Clock Pessimism Removal (CPR):    -0.00ns
  Clock Uncertainty:      0.11ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.07ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.00ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.58      0.58    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y4          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDPE (Prop_fdpe_C_Q)          0.16      0.75 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=39, routed)           0.32      1.06    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X53Y4          FDCE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86      0.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.47     -0.60 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.58     -0.03    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.82      0.82    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y4          FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           230 Endpoints
Min Delay           230 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ilval
                            (input port)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.96ns  (logic 1.71ns (24.54%)  route 5.25ns (75.46%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                 0.00      0.00 f  ilval (IN)
                         net (fo=0)                    0.00      0.00    ilval
    V8                                                                f  ilval_IBUF_inst/I
    V8                   IBUF (Prop_ibuf_I_O)          1.58      1.58 f  ilval_IBUF_inst/O
                         net (fo=3, routed)            4.01      5.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/ilval
    SLICE_X45Y16                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/I1
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)         0.12      5.72 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/O
                         net (fo=32, routed)           1.24      6.96    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1_n_0
    SLICE_X42Y9          FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ilval
                            (input port)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.96ns  (logic 1.71ns (24.54%)  route 5.25ns (75.46%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                 0.00      0.00 r  ilval (IN)
                         net (fo=0)                    0.00      0.00    ilval
    V8                                                                r  ilval_IBUF_inst/I
    V8                   IBUF (Prop_ibuf_I_O)          1.58      1.58 r  ilval_IBUF_inst/O
                         net (fo=3, routed)            4.01      5.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/ilval
    SLICE_X45Y16                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/I1
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)         0.12      5.72 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/O
                         net (fo=32, routed)           1.24      6.96    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1_n_0
    SLICE_X42Y9          FDRE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ilval
                            (input port)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.96ns  (logic 1.71ns (24.54%)  route 5.25ns (75.46%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                 0.00      0.00 f  ilval (IN)
                         net (fo=0)                    0.00      0.00    ilval
    V8                                                                f  ilval_IBUF_inst/I
    V8                   IBUF (Prop_ibuf_I_O)          1.58      1.58 f  ilval_IBUF_inst/O
                         net (fo=3, routed)            4.01      5.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/ilval
    SLICE_X45Y16                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/I1
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)         0.12      5.72 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/O
                         net (fo=32, routed)           1.24      6.96    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1_n_0
    SLICE_X42Y9          FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ilval
                            (input port)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.96ns  (logic 1.71ns (24.54%)  route 5.25ns (75.46%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                 0.00      0.00 r  ilval (IN)
                         net (fo=0)                    0.00      0.00    ilval
    V8                                                                r  ilval_IBUF_inst/I
    V8                   IBUF (Prop_ibuf_I_O)          1.58      1.58 r  ilval_IBUF_inst/O
                         net (fo=3, routed)            4.01      5.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/ilval
    SLICE_X45Y16                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/I1
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)         0.12      5.72 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/O
                         net (fo=32, routed)           1.24      6.96    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1_n_0
    SLICE_X42Y9          FDRE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ilval
                            (input port)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.96ns  (logic 1.71ns (24.54%)  route 5.25ns (75.46%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                 0.00      0.00 f  ilval (IN)
                         net (fo=0)                    0.00      0.00    ilval
    V8                                                                f  ilval_IBUF_inst/I
    V8                   IBUF (Prop_ibuf_I_O)          1.58      1.58 f  ilval_IBUF_inst/O
                         net (fo=3, routed)            4.01      5.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/ilval
    SLICE_X45Y16                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/I1
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)         0.12      5.72 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/O
                         net (fo=32, routed)           1.24      6.96    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1_n_0
    SLICE_X42Y9          FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ilval
                            (input port)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.96ns  (logic 1.71ns (24.54%)  route 5.25ns (75.46%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                 0.00      0.00 r  ilval (IN)
                         net (fo=0)                    0.00      0.00    ilval
    V8                                                                r  ilval_IBUF_inst/I
    V8                   IBUF (Prop_ibuf_I_O)          1.58      1.58 r  ilval_IBUF_inst/O
                         net (fo=3, routed)            4.01      5.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/ilval
    SLICE_X45Y16                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/I1
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)         0.12      5.72 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/O
                         net (fo=32, routed)           1.24      6.96    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1_n_0
    SLICE_X42Y9          FDRE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ilval
                            (input port)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.96ns  (logic 1.71ns (24.54%)  route 5.25ns (75.46%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                 0.00      0.00 f  ilval (IN)
                         net (fo=0)                    0.00      0.00    ilval
    V8                                                                f  ilval_IBUF_inst/I
    V8                   IBUF (Prop_ibuf_I_O)          1.58      1.58 f  ilval_IBUF_inst/O
                         net (fo=3, routed)            4.01      5.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/ilval
    SLICE_X45Y16                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/I1
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)         0.12      5.72 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/O
                         net (fo=32, routed)           1.24      6.96    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1_n_0
    SLICE_X42Y9          FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ilval
                            (input port)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.96ns  (logic 1.71ns (24.54%)  route 5.25ns (75.46%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                 0.00      0.00 r  ilval (IN)
                         net (fo=0)                    0.00      0.00    ilval
    V8                                                                r  ilval_IBUF_inst/I
    V8                   IBUF (Prop_ibuf_I_O)          1.58      1.58 r  ilval_IBUF_inst/O
                         net (fo=3, routed)            4.01      5.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/ilval
    SLICE_X45Y16                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/I1
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)         0.12      5.72 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/O
                         net (fo=32, routed)           1.24      6.96    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1_n_0
    SLICE_X42Y9          FDRE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ilval
                            (input port)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.96ns  (logic 1.71ns (24.54%)  route 5.25ns (75.46%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                 0.00      0.00 f  ilval (IN)
                         net (fo=0)                    0.00      0.00    ilval
    V8                                                                f  ilval_IBUF_inst/I
    V8                   IBUF (Prop_ibuf_I_O)          1.58      1.58 f  ilval_IBUF_inst/O
                         net (fo=3, routed)            4.01      5.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/ilval
    SLICE_X45Y16                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/I1
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)         0.12      5.72 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/O
                         net (fo=32, routed)           1.24      6.96    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1_n_0
    SLICE_X42Y9          FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ilval
                            (input port)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.96ns  (logic 1.71ns (24.54%)  route 5.25ns (75.46%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                 0.00      0.00 r  ilval (IN)
                         net (fo=0)                    0.00      0.00    ilval
    V8                                                                r  ilval_IBUF_inst/I
    V8                   IBUF (Prop_ibuf_I_O)          1.58      1.58 r  ilval_IBUF_inst/O
                         net (fo=3, routed)            4.01      5.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/ilval
    SLICE_X45Y16                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/I1
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)         0.12      5.72 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1/O
                         net (fo=32, routed)           1.24      6.96    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[31]_i_1_n_0
    SLICE_X42Y9          FDRE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.25ns  (logic 0.14ns (55.76%)  route 0.11ns (44.24%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[22]/C
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)          0.14      0.14 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[22]/Q
                         net (fo=2, routed)            0.11      0.25    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg__0[22]
    SLICE_X47Y11         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.25ns  (logic 0.14ns (55.76%)  route 0.11ns (44.24%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[22]/C
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)          0.14      0.14 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[22]/Q
                         net (fo=2, routed)            0.11      0.25    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg__0[22]
    SLICE_X47Y11         FDRE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.25ns  (logic 0.14ns (55.47%)  route 0.11ns (44.53%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[26]/C
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)          0.14      0.14 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[26]/Q
                         net (fo=2, routed)            0.11      0.25    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg__0[26]
    SLICE_X46Y12         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.25ns  (logic 0.14ns (55.47%)  route 0.11ns (44.53%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[26]/C
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)          0.14      0.14 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[26]/Q
                         net (fo=2, routed)            0.11      0.25    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg__0[26]
    SLICE_X46Y12         FDRE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.26ns  (logic 0.14ns (55.26%)  route 0.11ns (44.74%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[13]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)          0.14      0.14 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[13]/Q
                         net (fo=2, routed)            0.11      0.26    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg__0[13]
    SLICE_X47Y9          FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.26ns  (logic 0.14ns (55.26%)  route 0.11ns (44.74%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[13]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)          0.14      0.14 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[13]/Q
                         net (fo=2, routed)            0.11      0.26    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg__0[13]
    SLICE_X47Y9          FDRE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.26ns  (logic 0.14ns (55.26%)  route 0.11ns (44.74%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[21]/C
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)          0.14      0.14 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[21]/Q
                         net (fo=2, routed)            0.11      0.26    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg__0[21]
    SLICE_X47Y11         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.26ns  (logic 0.14ns (55.26%)  route 0.11ns (44.74%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[21]/C
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)          0.14      0.14 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[21]/Q
                         net (fo=2, routed)            0.11      0.26    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg__0[21]
    SLICE_X47Y11         FDRE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.30ns  (logic 0.14ns (46.63%)  route 0.16ns (53.37%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[14]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)          0.14      0.14 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[14]/Q
                         net (fo=2, routed)            0.16      0.30    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg__0[14]
    SLICE_X47Y11         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.30ns  (logic 0.14ns (46.63%)  route 0.16ns (53.37%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[14]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)          0.14      0.14 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg[14]/Q
                         net (fo=2, routed)            0.16      0.30    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/pDataWrAddress_reg__0[14]
    SLICE_X47Y11         FDRE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.27ns  (logic 3.96ns (38.55%)  route 6.31ns (61.45%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.94    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)          0.46      3.40 r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)            6.31      9.71    lopt_7
    U14                                                               r  leds_8bits_tri_o_OBUF[7]_inst/I
    U14                  OBUF (Prop_obuf_I_O)          3.50     13.21 r  leds_8bits_tri_o_OBUF[7]_inst/O
                         net (fo=0)                    0.00     13.21    leds_8bits_tri_o[7]
    U14                                                               r  leds_8bits_tri_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.27ns  (logic 3.96ns (38.55%)  route 6.31ns (61.45%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.94    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)          0.46      3.40 f  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)            6.31      9.71    lopt_7
    U14                                                               f  leds_8bits_tri_o_OBUF[7]_inst/I
    U14                  OBUF (Prop_obuf_I_O)          3.50     13.21 f  leds_8bits_tri_o_OBUF[7]_inst/O
                         net (fo=0)                    0.00     13.21    leds_8bits_tri_o[7]
    U14                                                               f  leds_8bits_tri_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.24ns  (logic 4.12ns (44.53%)  route 5.13ns (55.47%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.94    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)          0.42      3.36 r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)            5.13      8.49    lopt
    T22                                                               r  leds_8bits_tri_o_OBUF[0]_inst/I
    T22                  OBUF (Prop_obuf_I_O)          3.70     12.19 r  leds_8bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                    0.00     12.19    leds_8bits_tri_o[0]
    T22                                                               r  leds_8bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.24ns  (logic 4.12ns (44.53%)  route 5.13ns (55.47%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.94    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)          0.42      3.36 f  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)            5.13      8.49    lopt
    T22                                                               f  leds_8bits_tri_o_OBUF[0]_inst/I
    T22                  OBUF (Prop_obuf_I_O)          3.70     12.19 f  leds_8bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                    0.00     12.19    leds_8bits_tri_o[0]
    T22                                                               f  leds_8bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.18ns  (logic 4.03ns (43.90%)  route 5.15ns (56.10%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.94    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)          0.52      3.46 r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)            5.15      8.61    lopt_6
    U19                                                               r  leds_8bits_tri_o_OBUF[6]_inst/I
    U19                  OBUF (Prop_obuf_I_O)          3.51     12.12 r  leds_8bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                    0.00     12.12    leds_8bits_tri_o[6]
    U19                                                               r  leds_8bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.18ns  (logic 4.03ns (43.90%)  route 5.15ns (56.10%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.94    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)          0.52      3.46 f  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)            5.15      8.61    lopt_6
    U19                                                               f  leds_8bits_tri_o_OBUF[6]_inst/I
    U19                  OBUF (Prop_obuf_I_O)          3.51     12.12 f  leds_8bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                    0.00     12.12    leds_8bits_tri_o[6]
    U19                                                               f  leds_8bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.17ns  (logic 3.99ns (43.50%)  route 5.18ns (56.50%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.94    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)          0.46      3.40 r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)            5.18      8.58    lopt_5
    W22                                                               r  leds_8bits_tri_o_OBUF[5]_inst/I
    W22                  OBUF (Prop_obuf_I_O)          3.53     12.11 r  leds_8bits_tri_o_OBUF[5]_inst/O
                         net (fo=0)                    0.00     12.11    leds_8bits_tri_o[5]
    W22                                                               r  leds_8bits_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.17ns  (logic 3.99ns (43.50%)  route 5.18ns (56.50%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.94    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)          0.46      3.40 f  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)            5.18      8.58    lopt_5
    W22                                                               f  leds_8bits_tri_o_OBUF[5]_inst/I
    W22                  OBUF (Prop_obuf_I_O)          3.53     12.11 f  leds_8bits_tri_o_OBUF[5]_inst/O
                         net (fo=0)                    0.00     12.11    leds_8bits_tri_o[5]
    W22                                                               f  leds_8bits_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.15ns  (logic 4.18ns (45.71%)  route 4.97ns (54.29%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.94    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)          0.48      3.42 r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)            4.97      8.39    lopt_2
    U22                                                               r  leds_8bits_tri_o_OBUF[2]_inst/I
    U22                  OBUF (Prop_obuf_I_O)          3.71     12.09 r  leds_8bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                    0.00     12.09    leds_8bits_tri_o[2]
    U22                                                               r  leds_8bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.15ns  (logic 4.18ns (45.71%)  route 4.97ns (54.29%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.65      2.94    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)          0.48      3.42 f  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)            4.97      8.39    lopt_2
    U22                                                               f  leds_8bits_tri_o_OBUF[2]_inst/I
    U22                  OBUF (Prop_obuf_I_O)          3.71     12.09 f  leds_8bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                    0.00     12.09    leds_8bits_tri_o[2]
    U22                                                               f  leds_8bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.61ns  (logic 0.19ns (30.50%)  route 0.42ns (69.50%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X43Y86         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)          0.14      1.03 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][12]/Q
                         net (fo=17, routed)           0.30      1.32    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/Q[12]
    SLICE_X45Y78                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/preStatus_reg_i_1/I0
    SLICE_X45Y78         LUT4 (Prop_lut4_I0_O)         0.05      1.37 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/preStatus_reg_i_1/O
                         net (fo=2, routed)            0.13      1.50    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/wrRegsOut_reg[cfigReg36][12]
    SLICE_X45Y78         LDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.61ns  (logic 0.19ns (30.50%)  route 0.42ns (69.50%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X43Y86         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)          0.14      1.03 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][12]/Q
                         net (fo=17, routed)           0.30      1.32    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/Q[12]
    SLICE_X45Y78                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/preStatus_reg_i_1/I0
    SLICE_X45Y78         LUT4 (Prop_lut4_I0_O)         0.05      1.37 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/preStatus_reg_i_1/O
                         net (fo=2, routed)            0.13      1.50    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/wrRegsOut_reg[cfigReg36][12]
    SLICE_X45Y78         LDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.70ns  (logic 0.19ns (26.62%)  route 0.51ns (73.38%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X43Y86         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)          0.14      1.03 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][13]/Q
                         net (fo=17, routed)           0.28      1.31    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/rdAddress[13]
    SLICE_X45Y78                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg_i_2/I1
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)         0.05      1.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg_i_2/O
                         net (fo=1, routed)            0.23      1.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg_i_2_n_0
    SLICE_X45Y78         LDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.70ns  (logic 0.19ns (26.62%)  route 0.51ns (73.38%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X43Y86         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)          0.14      1.03 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][13]/Q
                         net (fo=17, routed)           0.28      1.31    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/rdAddress[13]
    SLICE_X45Y78                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg_i_2/I1
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)         0.05      1.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg_i_2/O
                         net (fo=1, routed)            0.23      1.59    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg_i_2_n_0
    SLICE_X45Y78         LDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.95ns  (logic 1.43ns (48.57%)  route 1.52ns (51.43%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)          0.15      1.04 r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)            1.52      2.56    lopt_3
    U21                                                               r  leds_8bits_tri_o_OBUF[3]_inst/I
    U21                  OBUF (Prop_obuf_I_O)          1.28      3.84 r  leds_8bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                    0.00      3.84    leds_8bits_tri_o[3]
    U21                                                               r  leds_8bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.95ns  (logic 1.43ns (48.57%)  route 1.52ns (51.43%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)          0.15      1.04 f  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)            1.52      2.56    lopt_3
    U21                                                               f  leds_8bits_tri_o_OBUF[3]_inst/I
    U21                  OBUF (Prop_obuf_I_O)          1.28      3.84 f  leds_8bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                    0.00      3.84    leds_8bits_tri_o[3]
    U21                                                               f  leds_8bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.03ns  (logic 1.40ns (46.09%)  route 1.63ns (53.91%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)          0.13      1.02 r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)            1.63      2.65    lopt_1
    T21                                                               r  leds_8bits_tri_o_OBUF[1]_inst/I
    T21                  OBUF (Prop_obuf_I_O)          1.27      3.92 r  leds_8bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                    0.00      3.92    leds_8bits_tri_o[1]
    T21                                                               r  leds_8bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.03ns  (logic 1.40ns (46.09%)  route 1.63ns (53.91%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)          0.13      1.02 f  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)            1.63      2.65    lopt_1
    T21                                                               f  leds_8bits_tri_o_OBUF[1]_inst/I
    T21                  OBUF (Prop_obuf_I_O)          1.27      3.92 f  leds_8bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                    0.00      3.92    leds_8bits_tri_o[1]
    T21                                                               f  leds_8bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.22ns  (logic 1.38ns (42.75%)  route 1.85ns (57.25%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)          0.14      1.03 r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)            1.85      2.88    lopt_4
    V22                                                               r  leds_8bits_tri_o_OBUF[4]_inst/I
    V22                  OBUF (Prop_obuf_I_O)          1.24      4.12 r  leds_8bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                    0.00      4.12    leds_8bits_tri_o[4]
    V22                                                               r  leds_8bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Destination:            leds_8bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.22ns  (logic 1.38ns (42.75%)  route 1.85ns (57.25%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.55      0.89    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)          0.14      1.03 f  zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)            1.85      2.88    lopt_4
    V22                                                               f  leds_8bits_tri_o_OBUF[4]_inst/I
    V22                  OBUF (Prop_obuf_I_O)          1.24      4.12 f  leds_8bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                    0.00      4.12    leds_8bits_tri_o[4]
    V22                                                               f  leds_8bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_2
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            d5m_iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.75ns  (logic 4.57ns (35.88%)  route 8.17ns (64.12%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.87      3.17    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X31Y126        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)          0.46      3.62 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=9, routed)            1.94      5.56    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X26Y141                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/I3
    SLICE_X26Y141        LUT4 (Prop_lut4_I3_O)         0.12      5.69 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)            6.23     11.92    d5m_iic_scl_iobuf/T
    AB6                                                               f  d5m_iic_scl_iobuf/OBUFT/T
    AB6                  OBUFT (TriStatE_obuft_T_O)
                                                       3.99     15.91 r  d5m_iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00     15.91    d5m_iic_scl_io
    AB6                                                               r  d5m_iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            d5m_iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.75ns  (logic 4.57ns (35.88%)  route 8.17ns (64.12%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.87      3.17    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X31Y126        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)          0.46      3.62 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=9, routed)            1.94      5.56    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X26Y141                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/I3
    SLICE_X26Y141        LUT4 (Prop_lut4_I3_O)         0.12      5.69 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)            6.23     11.92    d5m_iic_scl_iobuf/T
    AB6                                                               f  d5m_iic_scl_iobuf/OBUFT/T
    AB6                  OBUFT (TriStatE_obuft_T_O)
                                                       3.99     15.91 f  d5m_iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00     15.91    d5m_iic_scl_io
    AB6                                                               f  d5m_iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            hdmi_iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.19ns  (logic 4.66ns (38.26%)  route 7.53ns (61.74%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.83      3.12    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X42Y127        FDSE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDSE (Prop_fdse_C_Q)          0.52      3.64 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/Q
                         net (fo=1, routed)            0.94      4.57    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg_n_0
    SLICE_X47Y126                                                     f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/I3
    SLICE_X47Y126        LUT5 (Prop_lut5_I3_O)         0.12      4.70 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)            6.59     11.29    hdmi_iic_sda_iobuf/T
    Y16                                                               f  hdmi_iic_sda_iobuf/OBUFT/T
    Y16                  OBUFT (TriStatE_obuft_T_O)
                                                       4.02     15.31 r  hdmi_iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00     15.31    hdmi_iic_sda_io
    Y16                                                               r  hdmi_iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            hdmi_iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.19ns  (logic 4.66ns (38.26%)  route 7.53ns (61.74%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.83      3.12    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X42Y127        FDSE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDSE (Prop_fdse_C_Q)          0.52      3.64 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/Q
                         net (fo=1, routed)            0.94      4.57    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg_n_0
    SLICE_X47Y126                                                     f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/I3
    SLICE_X47Y126        LUT5 (Prop_lut5_I3_O)         0.12      4.70 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)            6.59     11.29    hdmi_iic_sda_iobuf/T
    Y16                                                               f  hdmi_iic_sda_iobuf/OBUFT/T
    Y16                  OBUFT (TriStatE_obuft_T_O)
                                                       4.02     15.31 f  hdmi_iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00     15.31    hdmi_iic_sda_io
    Y16                                                               f  hdmi_iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            hdmi_iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.95ns  (logic 4.63ns (38.73%)  route 7.32ns (61.27%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.82      3.12    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X46Y124        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)          0.52      3.64 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/Q
                         net (fo=2, routed)            1.01      4.65    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev
    SLICE_X46Y122                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/I2
    SLICE_X46Y122        LUT4 (Prop_lut4_I2_O)         0.12      4.77 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)            6.31     11.08    hdmi_iic_scl_iobuf/T
    AA18                                                              f  hdmi_iic_scl_iobuf/OBUFT/T
    AA18                 OBUFT (TriStatE_obuft_T_O)
                                                       3.99     15.07 r  hdmi_iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00     15.07    hdmi_iic_scl_io
    AA18                                                              r  hdmi_iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            hdmi_iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.95ns  (logic 4.63ns (38.73%)  route 7.32ns (61.27%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.82      3.12    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X46Y124        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)          0.52      3.64 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/Q
                         net (fo=2, routed)            1.01      4.65    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev
    SLICE_X46Y122                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/I2
    SLICE_X46Y122        LUT4 (Prop_lut4_I2_O)         0.12      4.77 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)            6.31     11.08    hdmi_iic_scl_iobuf/T
    AA18                                                              f  hdmi_iic_scl_iobuf/OBUFT/T
    AA18                 OBUFT (TriStatE_obuft_T_O)
                                                       3.99     15.07 f  hdmi_iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00     15.07    hdmi_iic_scl_io
    AA18                                                              f  hdmi_iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            d5m_iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.54ns  (logic 4.58ns (39.70%)  route 6.96ns (60.30%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.88      3.17    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X28Y130        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)          0.46      3.63 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/Q
                         net (fo=7, routed)            1.00      4.63    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg
    SLICE_X29Y127                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/I4
    SLICE_X29Y127        LUT5 (Prop_lut5_I4_O)         0.12      4.75 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)            5.96     10.71    d5m_iic_sda_iobuf/T
    AB7                                                               f  d5m_iic_sda_iobuf/OBUFT/T
    AB7                  OBUFT (TriStatE_obuft_T_O)
                                                       4.00     14.72 r  d5m_iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00     14.72    d5m_iic_sda_io
    AB7                                                               r  d5m_iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            d5m_iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.54ns  (logic 4.58ns (39.70%)  route 6.96ns (60.30%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.19      1.19    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.10      1.29 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.88      3.17    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X28Y130        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)          0.46      3.63 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/Q
                         net (fo=7, routed)            1.00      4.63    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg
    SLICE_X29Y127                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/I4
    SLICE_X29Y127        LUT5 (Prop_lut5_I4_O)         0.12      4.75 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)            5.96     10.71    d5m_iic_sda_iobuf/T
    AB7                                                               f  d5m_iic_sda_iobuf/OBUFT/T
    AB7                  OBUFT (TriStatE_obuft_T_O)
                                                       4.00     14.72 f  d5m_iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00     14.72    d5m_iic_sda_io
    AB7                                                               f  d5m_iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            d5m_iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.68ns  (logic 1.01ns (27.45%)  route 2.67ns (72.55%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.65      0.98    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X29Y127        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)          0.14      1.13 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/Q
                         net (fo=16, routed)           0.18      1.30    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/arb_lost
    SLICE_X29Y127                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/I0
    SLICE_X29Y127        LUT5 (Prop_lut5_I0_O)         0.05      1.35 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)            2.49      3.84    d5m_iic_sda_iobuf/T
    AB7                                                               r  d5m_iic_sda_iobuf/OBUFT/T
    AB7                  OBUFT (TriStatD_obuft_T_O)
                                                       0.82      4.66 r  d5m_iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00      4.66    d5m_iic_sda_io
    AB7                                                               r  d5m_iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            d5m_iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.68ns  (logic 1.01ns (27.45%)  route 2.67ns (72.55%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.65      0.98    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X29Y127        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)          0.14      1.13 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/Q
                         net (fo=16, routed)           0.18      1.30    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/arb_lost
    SLICE_X29Y127                                                     r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/I0
    SLICE_X29Y127        LUT5 (Prop_lut5_I0_O)         0.05      1.35 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)            2.49      3.84    d5m_iic_sda_iobuf/T
    AB7                                                               r  d5m_iic_sda_iobuf/OBUFT/T
    AB7                  OBUFT (TriStatD_obuft_T_O)
                                                       0.82      4.66 f  d5m_iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00      4.66    d5m_iic_sda_io
    AB7                                                               f  d5m_iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            d5m_iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.82ns  (logic 1.03ns (27.07%)  route 2.78ns (72.93%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.65      0.99    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X26Y141        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y141        FDRE (Prop_fdre_C_Q)          0.16      1.15 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/Q
                         net (fo=2, routed)            0.20      1.36    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev
    SLICE_X26Y141                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/I2
    SLICE_X26Y141        LUT4 (Prop_lut4_I2_O)         0.05      1.40 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)            2.58      3.98    d5m_iic_scl_iobuf/T
    AB6                                                               r  d5m_iic_scl_iobuf/OBUFT/T
    AB6                  OBUFT (TriStatD_obuft_T_O)
                                                       0.82      4.81 r  d5m_iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00      4.81    d5m_iic_scl_io
    AB6                                                               r  d5m_iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            d5m_iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.82ns  (logic 1.03ns (27.07%)  route 2.78ns (72.93%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.65      0.99    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X26Y141        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y141        FDRE (Prop_fdre_C_Q)          0.16      1.15 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/Q
                         net (fo=2, routed)            0.20      1.36    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev
    SLICE_X26Y141                                                     f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/I2
    SLICE_X26Y141        LUT4 (Prop_lut4_I2_O)         0.05      1.40 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)            2.58      3.98    d5m_iic_scl_iobuf/T
    AB6                                                               r  d5m_iic_scl_iobuf/OBUFT/T
    AB6                  OBUFT (TriStatD_obuft_T_O)
                                                       0.82      4.81 f  d5m_iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00      4.81    d5m_iic_scl_io
    AB6                                                               f  d5m_iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            hdmi_iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.97ns  (logic 1.03ns (25.99%)  route 2.94ns (74.01%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.96    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X46Y124        FDSE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDSE (Prop_fdse_C_Q)          0.16      1.13 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg_reg/Q
                         net (fo=1, routed)            0.11      1.24    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg
    SLICE_X46Y122                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/I1
    SLICE_X46Y122        LUT4 (Prop_lut4_I1_O)         0.05      1.28 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)            2.83      4.11    hdmi_iic_scl_iobuf/T
    AA18                                                              r  hdmi_iic_scl_iobuf/OBUFT/T
    AA18                 OBUFT (TriStatD_obuft_T_O)
                                                       0.82      4.94 r  hdmi_iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00      4.94    hdmi_iic_scl_io
    AA18                                                              r  hdmi_iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            hdmi_iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.97ns  (logic 1.03ns (25.99%)  route 2.94ns (74.01%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.96    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X46Y124        FDSE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDSE (Prop_fdse_C_Q)          0.16      1.13 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg_reg/Q
                         net (fo=1, routed)            0.11      1.24    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg
    SLICE_X46Y122                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/I1
    SLICE_X46Y122        LUT4 (Prop_lut4_I1_O)         0.05      1.28 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)            2.83      4.11    hdmi_iic_scl_iobuf/T
    AA18                                                              r  hdmi_iic_scl_iobuf/OBUFT/T
    AA18                 OBUFT (TriStatD_obuft_T_O)
                                                       0.82      4.94 f  hdmi_iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00      4.94    hdmi_iic_scl_io
    AA18                                                              f  hdmi_iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_cout_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            hdmi_iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.04ns  (logic 1.01ns (24.98%)  route 3.03ns (75.02%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.96    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X45Y127        FDSE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_cout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDSE (Prop_fdse_C_Q)          0.14      1.11 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_cout_reg_reg/Q
                         net (fo=4, routed)            0.12      1.23    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_cout_reg
    SLICE_X47Y126                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/I1
    SLICE_X47Y126        LUT5 (Prop_lut5_I1_O)         0.05      1.27 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)            2.91      4.18    hdmi_iic_sda_iobuf/T
    Y16                                                               r  hdmi_iic_sda_iobuf/OBUFT/T
    Y16                  OBUFT (TriStatD_obuft_T_O)
                                                       0.82      5.01 r  hdmi_iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00      5.01    hdmi_iic_sda_io
    Y16                                                               r  hdmi_iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_cout_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Destination:            hdmi_iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.04ns  (logic 1.01ns (24.98%)  route 3.03ns (75.02%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.20ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.39ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.31      0.31    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.34 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.63      0.96    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X45Y127        FDSE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_cout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDSE (Prop_fdse_C_Q)          0.14      1.11 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_cout_reg_reg/Q
                         net (fo=4, routed)            0.12      1.23    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_cout_reg
    SLICE_X47Y126                                                     r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/I1
    SLICE_X47Y126        LUT5 (Prop_lut5_I1_O)         0.05      1.27 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)            2.91      4.18    hdmi_iic_sda_iobuf/T
    Y16                                                               r  hdmi_iic_sda_iobuf/OBUFT/T
    Y16                  OBUFT (TriStatD_obuft_T_O)
                                                       0.82      5.01 f  hdmi_iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)             0.00      5.01    hdmi_iic_sda_io
    Y16                                                               f  hdmi_iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.10ns  (logic 4.10ns (99.98%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 fall edge)
                                                       3.37      3.37 f  
    BUFGCTRL_X0Y18       BUFG                          0.00      3.37 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      5.17    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79      1.38 f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89      3.27    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     f  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      3.37 f  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.88      5.25    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y23         ODDR                                         f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y23         ODDR (Prop_oddr_C_Q)          0.55      5.81 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/Q
                         net (fo=1, routed)            0.00      5.81    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_clk_t
    W18                                                               f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_clk/T
    W18                  OBUFT (TriStatE_obuft_T_O)
                                                       3.54      9.35 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_clk/O
                         net (fo=0)                    0.00      9.35    io_hdmio_clk
    W18                                                               r  io_hdmio_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.10ns  (logic 4.10ns (99.98%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 fall edge)
                                                       3.37      3.37 f  
    BUFGCTRL_X0Y18       BUFG                          0.00      3.37 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      5.17    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79      1.38 f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89      3.27    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     f  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      3.37 f  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.88      5.25    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y23         ODDR                                         f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y23         ODDR (Prop_oddr_C_Q)          0.55      5.81 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/Q
                         net (fo=1, routed)            0.00      5.81    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_clk_t
    W18                                                               f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_clk/T
    W18                  OBUFT (TriStatE_obuft_T_O)
                                                       3.54      9.35 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_clk/O
                         net (fo=0)                    0.00      9.35    io_hdmio_clk
    W18                                                               f  io_hdmio_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.02ns  (logic 4.02ns (99.98%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.90      1.90    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y8          FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y8          FDRE (Prop_fdre_C_Q)          0.47      2.37 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[11]/Q
                         net (fo=1, routed)            0.00      2.38    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o[11]
    W15                                                               r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[11].OBUFT_hdmio_video/I
    W15                  OBUFT (Prop_obuft_I_O)        3.55      5.92 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[11].OBUFT_hdmio_video/O
                         net (fo=0)                    0.00      5.92    io_hdmio_data[11]
    W15                                                               r  io_hdmio_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.02ns  (logic 4.02ns (99.98%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.90      1.90    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y8          FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y8          FDRE (Prop_fdre_C_Q)          0.47      2.37 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[11]/Q
                         net (fo=1, routed)            0.00      2.38    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o[11]
    W15                                                               f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[11].OBUFT_hdmio_video/I
    W15                  OBUFT (Prop_obuft_I_O)        3.55      5.92 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[11].OBUFT_hdmio_video/O
                         net (fo=0)                    0.00      5.92    io_hdmio_data[11]
    W15                                                               f  io_hdmio_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.02ns  (logic 4.02ns (99.98%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.90      1.90    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y7          FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y7          FDRE (Prop_fdre_C_Q)          0.47      2.37 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[9]/Q
                         net (fo=1, routed)            0.00      2.38    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o[9]
    Y15                                                               r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[9].OBUFT_hdmio_video/I
    Y15                  OBUFT (Prop_obuft_I_O)        3.54      5.92 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[9].OBUFT_hdmio_video/O
                         net (fo=0)                    0.00      5.92    io_hdmio_data[9]
    Y15                                                               r  io_hdmio_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.02ns  (logic 4.02ns (99.98%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.90      1.90    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y7          FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y7          FDRE (Prop_fdre_C_Q)          0.47      2.37 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[9]/Q
                         net (fo=1, routed)            0.00      2.38    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o[9]
    Y15                                                               f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[9].OBUFT_hdmio_video/I
    Y15                  OBUFT (Prop_obuft_I_O)        3.54      5.92 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[9].OBUFT_hdmio_video/O
                         net (fo=0)                    0.00      5.92    io_hdmio_data[9]
    Y15                                                               f  io_hdmio_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.02ns  (logic 4.02ns (99.98%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.90      1.90    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y10         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y10         FDRE (Prop_fdre_C_Q)          0.47      2.37 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[15]/Q
                         net (fo=1, routed)            0.00      2.37    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o[15]
    V13                                                               r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[15].OBUFT_hdmio_video/I
    V13                  OBUFT (Prop_obuft_I_O)        3.54      5.92 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[15].OBUFT_hdmio_video/O
                         net (fo=0)                    0.00      5.92    io_hdmio_data[15]
    V13                                                               r  io_hdmio_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.02ns  (logic 4.02ns (99.98%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.90      1.90    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y10         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y10         FDRE (Prop_fdre_C_Q)          0.47      2.37 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[15]/Q
                         net (fo=1, routed)            0.00      2.37    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o[15]
    V13                                                               f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[15].OBUFT_hdmio_video/I
    V13                  OBUFT (Prop_obuft_I_O)        3.54      5.92 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[15].OBUFT_hdmio_video/O
                         net (fo=0)                    0.00      5.92    io_hdmio_data[15]
    V13                                                               f  io_hdmio_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.02ns  (logic 4.02ns (99.98%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.90      1.90    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y13         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y13         FDRE (Prop_fdre_C_Q)          0.47      2.37 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[5]/Q
                         net (fo=1, routed)            0.00      2.37    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o[5]
    AB16                                                              r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[5].OBUFT_hdmio_video/I
    AB16                 OBUFT (Prop_obuft_I_O)        3.54      5.92 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[5].OBUFT_hdmio_video/O
                         net (fo=0)                    0.00      5.92    io_hdmio_data[5]
    AB16                                                              r  io_hdmio_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.02ns  (logic 4.02ns (99.98%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81      1.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -3.79     -1.99 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            1.89     -0.10    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.10      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         1.90      1.90    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y13         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y13         FDRE (Prop_fdre_C_Q)          0.47      2.37 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[5]/Q
                         net (fo=1, routed)            0.00      2.37    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o[5]
    AB16                                                              f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[5].OBUFT_hdmio_video/I
    AB16                 OBUFT (Prop_obuft_I_O)        3.54      5.92 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[5].OBUFT_hdmio_video/O
                         net (fo=0)                    0.00      5.92    io_hdmio_data[5]
    AB16                                                              f  io_hdmio_data[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.02ns  (logic 1.02ns (99.90%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.62      0.63    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y23         ODDR                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y23         ODDR (Prop_oddr_C_Q)          0.19      0.82 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/Q
                         net (fo=1, routed)            0.00      0.82    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_clk_t
    W18                                                               r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_clk/T
    W18                  OBUFT (TriStatD_obuft_T_O)
                                                       0.82      1.64 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_clk/O
                         net (fo=0)                    0.00      1.64    io_hdmio_clk
    W18                                                               r  io_hdmio_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.02ns  (logic 1.02ns (99.90%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.62      0.63    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y23         ODDR                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y23         ODDR (Prop_oddr_C_Q)          0.19      0.82 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/Q
                         net (fo=1, routed)            0.00      0.82    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_clk_t
    W18                                                               r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_clk/T
    W18                  OBUFT (TriStatD_obuft_T_O)
                                                       0.82      1.64 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_clk/O
                         net (fo=0)                    0.00      1.64    io_hdmio_clk
    W18                                                               f  io_hdmio_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.38ns  (logic 1.38ns (99.93%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.63      0.63    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y17         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y17         FDRE (Prop_fdre_C_Q)          0.18      0.81 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_hsync_o_reg/Q
                         net (fo=1, routed)            0.00      0.81    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_hsync_o
    V17                                                               r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_hsync/I
    V17                  OBUFT (Prop_obuft_I_O)        1.21      2.01 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_hsync/O
                         net (fo=0)                    0.00      2.01    io_hdmio_hsync
    V17                                                               r  io_hdmio_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.38ns  (logic 1.38ns (99.93%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.63      0.63    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y17         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y17         FDRE (Prop_fdre_C_Q)          0.18      0.81 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_hsync_o_reg/Q
                         net (fo=1, routed)            0.00      0.81    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_hsync_o
    V17                                                               f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_hsync/I
    V17                  OBUFT (Prop_obuft_I_O)        1.21      2.01 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_hsync/O
                         net (fo=0)                    0.00      2.01    io_hdmio_hsync
    V17                                                               f  io_hdmio_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.39ns  (logic 1.39ns (99.93%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.63      0.63    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y18         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         FDRE (Prop_fdre_C_Q)          0.18      0.81 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[13]/Q
                         net (fo=1, routed)            0.00      0.81    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o[13]
    U17                                                               r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[13].OBUFT_hdmio_video/I
    U17                  OBUFT (Prop_obuft_I_O)        1.22      2.02 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[13].OBUFT_hdmio_video/O
                         net (fo=0)                    0.00      2.02    io_hdmio_data[13]
    U17                                                               r  io_hdmio_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.39ns  (logic 1.39ns (99.93%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.63      0.63    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y18         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         FDRE (Prop_fdre_C_Q)          0.18      0.81 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[13]/Q
                         net (fo=1, routed)            0.00      0.81    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o[13]
    U17                                                               f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[13].OBUFT_hdmio_video/I
    U17                  OBUFT (Prop_obuft_I_O)        1.22      2.02 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[13].OBUFT_hdmio_video/O
                         net (fo=0)                    0.00      2.02    io_hdmio_data[13]
    U17                                                               f  io_hdmio_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.40ns  (logic 1.40ns (99.93%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.63      0.63    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y11         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y11         FDRE (Prop_fdre_C_Q)          0.18      0.81 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[12]/Q
                         net (fo=1, routed)            0.00      0.81    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o[12]
    V15                                                               r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[12].OBUFT_hdmio_video/I
    V15                  OBUFT (Prop_obuft_I_O)        1.22      2.03 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[12].OBUFT_hdmio_video/O
                         net (fo=0)                    0.00      2.03    io_hdmio_data[12]
    V15                                                               r  io_hdmio_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.40ns  (logic 1.40ns (99.93%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.63      0.63    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y11         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y11         FDRE (Prop_fdre_C_Q)          0.18      0.81 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[12]/Q
                         net (fo=1, routed)            0.00      0.81    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o[12]
    V15                                                               f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[12].OBUFT_hdmio_video/I
    V15                  OBUFT (Prop_obuft_I_O)        1.22      2.03 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/IO1[12].OBUFT_hdmio_video/O
                         net (fo=0)                    0.00      2.03    io_hdmio_data[12]
    V15                                                               f  io_hdmio_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_de_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_de
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.40ns  (logic 1.40ns (99.93%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.62      0.63    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y19         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_de_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y19         FDRE (Prop_fdre_C_Q)          0.18      0.80 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_de_o_reg/Q
                         net (fo=1, routed)            0.00      0.80    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_de_o
    U16                                                               r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_de/I
    U16                  OBUFT (Prop_obuft_I_O)        1.23      2.03 r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_de/O
                         net (fo=0)                    0.00      2.03    io_hdmio_de
    U16                                                               r  io_hdmio_de (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_de_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.00ns fall@3.37ns period=6.73ns})
  Destination:            io_hdmio_de
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.40ns  (logic 1.40ns (99.93%)  route 0.00ns (0.00%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.34ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.20ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)         0.62      0.63    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/clk
    OLOGIC_X1Y19         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_de_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y19         FDRE (Prop_fdre_C_Q)          0.18      0.80 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_de_o_reg/Q
                         net (fo=1, routed)            0.00      0.80    zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_de_o
    U16                                                               f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_de/I
    U16                  OBUFT (Prop_obuft_I_O)        1.23      2.03 f  zynq_soc_i/HDMI_OUTPUT/HDMI/U0/OBUFT_hdmio_de/O
                         net (fo=0)                    0.00      2.03    io_hdmio_de
    U16                                                               f  io_hdmio_de (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_zynq_soc_CLK_GEN_148MHZ_0'  {rise@0.00ns fall@20.82ns period=41.63ns})
  Destination:            o_xclkin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.78ns  (logic 3.76ns (42.77%)  route 5.03ns (57.23%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.39ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.30ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zynq_soc_CLK_GEN_148MHZ_0 fall edge)
                                                      20.82     20.82 f  
    BUFGCTRL_X0Y18       BUFG                          0.00     20.82 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81     22.62    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      -3.79     18.83 f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)            1.89     20.72    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out2_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y1                                                     f  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout2_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)          0.10     20.82 f  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout2_buf/O
                         net (fo=1, routed)            3.14     23.96    o_xclkin_OBUF
    W10                                                               f  o_xclkin_OBUF_inst/I
    W10                  OBUF (Prop_obuf_I_O)          3.66     27.61 f  o_xclkin_OBUF_inst/O
                         net (fo=0)                    0.00     27.61    o_xclkin
    W10                                                               f  o_xclkin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_zynq_soc_CLK_GEN_148MHZ_0'  {rise@0.00ns fall@20.82ns period=41.63ns})
  Destination:            o_xclkin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        3.45ns  (logic 1.59ns (45.98%)  route 1.86ns (54.02%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.39ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.30ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zynq_soc_CLK_GEN_148MHZ_0 fall edge)
                                                      20.82     20.82 f  
    BUFGCTRL_X0Y18       BUFG                          0.00     20.82 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86     21.68    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      -1.47     20.21 f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)            0.58     20.79    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out2_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y1                                                     f  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout2_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)          0.03     20.82 f  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout2_buf/O
                         net (fo=1, routed)            1.29     22.11    o_xclkin_OBUF
    W10                                                               f  o_xclkin_OBUF_inst/I
    W10                  OBUF (Prop_obuf_I_O)          1.56     23.66 f  o_xclkin_OBUF_inst/O
                         net (fo=0)                    0.00     23.66    o_xclkin
    W10                                                               f  o_xclkin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_zynq_soc_CLK_GEN_148MHZ_0'  {rise@0.00ns fall@20.82ns period=41.63ns})
  Destination:            o_xclkin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.69ns  (logic 1.38ns (51.41%)  route 1.31ns (48.59%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.39ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.30ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out2_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y1                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout2_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout2_buf/O
                         net (fo=1, routed)            0.78      0.78    o_xclkin_OBUF
    W10                                                               r  o_xclkin_OBUF_inst/I
    W10                  OBUF (Prop_obuf_I_O)          1.36      2.14 r  o_xclkin_OBUF_inst/O
                         net (fo=0)                    0.00      2.14    o_xclkin
    W10                                                               r  o_xclkin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_zynq_soc_CLK_GEN_148MHZ_0'  {rise@0.00ns fall@20.82ns period=41.63ns})
  Destination:            o_xclkin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        8.04ns  (logic 3.54ns (44.07%)  route 4.50ns (55.93%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.39ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.30ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out2_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y1                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout2_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout2_buf/O
                         net (fo=1, routed)            2.77      2.78    o_xclkin_OBUF
    W10                                                               r  o_xclkin_OBUF_inst/I
    W10                  OBUF (Prop_obuf_I_O)          3.45      6.23 r  o_xclkin_OBUF_inst/O
                         net (fo=0)                    0.00      6.23    o_xclkin
    W10                                                               r  o_xclkin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_zynq_soc_CLK_GEN_148MHZ_0'  {rise@0.00ns fall@15.00ns period=30.00ns})
  Destination:            zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.79ns  (logic 0.10ns (2.66%)  route 3.69ns (97.34%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.32ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.15ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_zynq_soc_CLK_GEN_148MHZ_0 fall edge)
                                                      15.00     15.00 f  
    BUFGCTRL_X0Y18       BUFG                          0.00     15.00 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.81     16.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      -3.79     13.01 f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)            1.89     14.90    zynq_soc_i/CLK_GEN_148MHZ/inst/clkfbout_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y3                                                     f  zynq_soc_i/CLK_GEN_148MHZ/inst/clkf_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)          0.10     15.00 f  zynq_soc_i/CLK_GEN_148MHZ/inst/clkf_buf/O
                         net (fo=1, routed)            1.80     16.81    zynq_soc_i/CLK_GEN_148MHZ/inst/clkfbout_buf_zynq_soc_CLK_GEN_148MHZ_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_zynq_soc_CLK_GEN_148MHZ_0'  {rise@0.00ns fall@15.00ns period=30.00ns})
  Destination:            zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.47ns  (logic 0.03ns (1.98%)  route 1.44ns (98.02%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.32ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.15ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_zynq_soc_CLK_GEN_148MHZ_0 fall edge)
                                                      15.00     15.00 f  
    BUFGCTRL_X0Y18       BUFG                          0.00     15.00 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.86     15.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      -1.47     14.40 f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)            0.58     14.97    zynq_soc_i/CLK_GEN_148MHZ/inst/clkfbout_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y3                                                     f  zynq_soc_i/CLK_GEN_148MHZ/inst/clkf_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)          0.03     15.00 f  zynq_soc_i/CLK_GEN_148MHZ/inst/clkf_buf/O
                         net (fo=1, routed)            0.86     15.86    zynq_soc_i/CLK_GEN_148MHZ/inst/clkfbout_buf_zynq_soc_CLK_GEN_148MHZ_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_zynq_soc_CLK_GEN_148MHZ_0'  {rise@0.00ns fall@15.00ns period=30.00ns})
  Destination:            zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.15ns  (logic 0.03ns (2.26%)  route 1.12ns (97.74%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.32ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.15ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            0.60      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      -1.15     -0.55 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)            0.53     -0.02    zynq_soc_i/CLK_GEN_148MHZ/inst/clkfbout_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y3                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkf_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)          0.03      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkf_buf/O
                         net (fo=1, routed)            0.59      0.60    zynq_soc_i/CLK_GEN_148MHZ/inst/clkfbout_buf_zynq_soc_CLK_GEN_148MHZ_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_zynq_soc_CLK_GEN_148MHZ_0'  {rise@0.00ns fall@15.00ns period=30.00ns})
  Destination:            zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.43ns  (logic 0.09ns (2.66%)  route 3.33ns (97.34%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.32ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Discrete Jitter          (DJ):    0.15ns
    Phase Error              (PE):    0.24ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                       0.00      0.00 r  
    BUFGCTRL_X0Y18       BUFG                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0                                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      -3.43     -1.81 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)            1.73     -0.09    zynq_soc_i/CLK_GEN_148MHZ/inst/clkfbout_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y3                                                     r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkf_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)          0.09      0.00 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkf_buf/O
                         net (fo=1, routed)            1.61      1.61    zynq_soc_i/CLK_GEN_148MHZ/inst/clkfbout_buf_zynq_soc_CLK_GEN_148MHZ_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.53ns  (logic 3.45ns (62.50%)  route 2.07ns (37.50%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)          0.42      0.42 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/Q
                         net (fo=1, routed)            1.10      1.52    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[2]
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/I2
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)         0.30      1.82 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/O
                         net (fo=1, routed)            0.00      1.82    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6_n_0
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/S[0]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      2.35 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)            0.00      2.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry_n_0
    SLICE_X43Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CI
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      2.47 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)            0.00      2.47    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CI
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                       0.23      2.70 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.97      3.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y7                                                       f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/I1
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)         0.31      3.98 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/O
                         net (fo=1, routed)            0.00      3.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6_n_0
    SLICE_X44Y7                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/S[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      4.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.51    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1_n_0
    SLICE_X44Y8                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CI
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.62 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.62    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1_n_0
    SLICE_X44Y9                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CI
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.74 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.74    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1_n_0
    SLICE_X44Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CI
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.85 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1_n_0
    SLICE_X44Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CI
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.97 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1_n_0
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CI
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.08 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.08    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_0
    SLICE_X44Y13                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CI
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.19 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1_n_0
    SLICE_X44Y14                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/CI
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                       0.33      5.53 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/O[1]
                         net (fo=1, routed)            0.00      5.53    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1_n_6
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[29]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.53ns  (logic 3.45ns (62.50%)  route 2.07ns (37.50%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)          0.42      0.42 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/Q
                         net (fo=1, routed)            1.10      1.52    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[2]
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/I2
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)         0.30      1.82 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/O
                         net (fo=1, routed)            0.00      1.82    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6_n_0
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/S[0]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      2.35 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)            0.00      2.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry_n_0
    SLICE_X43Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CI
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      2.47 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)            0.00      2.47    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CI
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                       0.23      2.70 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.97      3.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y7                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/I1
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)         0.31      3.98 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/O
                         net (fo=1, routed)            0.00      3.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6_n_0
    SLICE_X44Y7                                                       f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/S[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      4.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.51    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1_n_0
    SLICE_X44Y8                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CI
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.62 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.62    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1_n_0
    SLICE_X44Y9                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CI
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.74 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.74    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1_n_0
    SLICE_X44Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CI
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.85 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1_n_0
    SLICE_X44Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CI
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.97 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1_n_0
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CI
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.08 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.08    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_0
    SLICE_X44Y13                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CI
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.19 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1_n_0
    SLICE_X44Y14                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/CI
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                       0.33      5.53 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/O[1]
                         net (fo=1, routed)            0.00      5.53    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1_n_6
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[29]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.51ns  (logic 3.43ns (62.35%)  route 2.07ns (37.65%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)          0.42      0.42 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/Q
                         net (fo=1, routed)            1.10      1.52    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[2]
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/I2
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)         0.30      1.82 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/O
                         net (fo=1, routed)            0.00      1.82    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6_n_0
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/S[0]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      2.35 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)            0.00      2.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry_n_0
    SLICE_X43Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CI
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      2.47 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)            0.00      2.47    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CI
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                       0.23      2.70 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.97      3.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y7                                                       f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/I1
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)         0.31      3.98 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/O
                         net (fo=1, routed)            0.00      3.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6_n_0
    SLICE_X44Y7                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/S[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      4.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.51    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1_n_0
    SLICE_X44Y8                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CI
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.62 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.62    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1_n_0
    SLICE_X44Y9                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CI
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.74 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.74    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1_n_0
    SLICE_X44Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CI
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.85 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1_n_0
    SLICE_X44Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CI
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.97 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1_n_0
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CI
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.08 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.08    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_0
    SLICE_X44Y13                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CI
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.19 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1_n_0
    SLICE_X44Y14                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/CI
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                       0.31      5.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/O[3]
                         net (fo=1, routed)            0.00      5.51    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1_n_4
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[31]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.51ns  (logic 3.43ns (62.35%)  route 2.07ns (37.65%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)          0.42      0.42 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/Q
                         net (fo=1, routed)            1.10      1.52    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[2]
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/I2
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)         0.30      1.82 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/O
                         net (fo=1, routed)            0.00      1.82    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6_n_0
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/S[0]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      2.35 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)            0.00      2.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry_n_0
    SLICE_X43Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CI
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      2.47 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)            0.00      2.47    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CI
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                       0.23      2.70 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.97      3.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y7                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/I1
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)         0.31      3.98 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/O
                         net (fo=1, routed)            0.00      3.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6_n_0
    SLICE_X44Y7                                                       f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/S[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      4.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.51    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1_n_0
    SLICE_X44Y8                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CI
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.62 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.62    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1_n_0
    SLICE_X44Y9                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CI
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.74 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.74    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1_n_0
    SLICE_X44Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CI
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.85 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1_n_0
    SLICE_X44Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CI
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.97 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1_n_0
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CI
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.08 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.08    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_0
    SLICE_X44Y13                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CI
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.19 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1_n_0
    SLICE_X44Y14                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/CI
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                       0.31      5.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/O[3]
                         net (fo=1, routed)            0.00      5.51    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1_n_4
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[31]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.43ns  (logic 3.36ns (61.84%)  route 2.07ns (38.16%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)          0.42      0.42 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/Q
                         net (fo=1, routed)            1.10      1.52    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[2]
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/I2
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)         0.30      1.82 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/O
                         net (fo=1, routed)            0.00      1.82    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6_n_0
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/S[0]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      2.35 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)            0.00      2.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry_n_0
    SLICE_X43Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CI
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      2.47 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)            0.00      2.47    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CI
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                       0.23      2.70 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.97      3.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y7                                                       f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/I1
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)         0.31      3.98 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/O
                         net (fo=1, routed)            0.00      3.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6_n_0
    SLICE_X44Y7                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/S[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      4.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.51    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1_n_0
    SLICE_X44Y8                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CI
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.62 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.62    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1_n_0
    SLICE_X44Y9                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CI
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.74 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.74    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1_n_0
    SLICE_X44Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CI
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.85 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1_n_0
    SLICE_X44Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CI
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.97 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1_n_0
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CI
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.08 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.08    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_0
    SLICE_X44Y13                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CI
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.19 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1_n_0
    SLICE_X44Y14                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/CI
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                       0.24      5.43 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/O[2]
                         net (fo=1, routed)            0.00      5.43    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1_n_5
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[30]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.43ns  (logic 3.36ns (61.84%)  route 2.07ns (38.16%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)          0.42      0.42 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/Q
                         net (fo=1, routed)            1.10      1.52    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[2]
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/I2
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)         0.30      1.82 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/O
                         net (fo=1, routed)            0.00      1.82    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6_n_0
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/S[0]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      2.35 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)            0.00      2.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry_n_0
    SLICE_X43Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CI
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      2.47 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)            0.00      2.47    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CI
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                       0.23      2.70 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.97      3.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y7                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/I1
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)         0.31      3.98 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/O
                         net (fo=1, routed)            0.00      3.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6_n_0
    SLICE_X44Y7                                                       f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/S[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      4.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.51    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1_n_0
    SLICE_X44Y8                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CI
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.62 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.62    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1_n_0
    SLICE_X44Y9                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CI
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.74 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.74    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1_n_0
    SLICE_X44Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CI
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.85 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1_n_0
    SLICE_X44Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CI
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.97 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1_n_0
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CI
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.08 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.08    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_0
    SLICE_X44Y13                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CI
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.19 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1_n_0
    SLICE_X44Y14                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/CI
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                       0.24      5.43 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/O[2]
                         net (fo=1, routed)            0.00      5.43    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1_n_5
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[30]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.42ns  (logic 3.34ns (61.73%)  route 2.07ns (38.27%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)          0.42      0.42 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/Q
                         net (fo=1, routed)            1.10      1.52    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[2]
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/I2
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)         0.30      1.82 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/O
                         net (fo=1, routed)            0.00      1.82    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6_n_0
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/S[0]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      2.35 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)            0.00      2.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry_n_0
    SLICE_X43Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CI
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      2.47 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)            0.00      2.47    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CI
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                       0.23      2.70 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.97      3.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y7                                                       f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/I1
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)         0.31      3.98 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/O
                         net (fo=1, routed)            0.00      3.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6_n_0
    SLICE_X44Y7                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/S[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      4.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.51    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1_n_0
    SLICE_X44Y8                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CI
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.62 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.62    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1_n_0
    SLICE_X44Y9                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CI
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.74 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.74    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1_n_0
    SLICE_X44Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CI
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.85 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1_n_0
    SLICE_X44Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CI
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.97 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1_n_0
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CI
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.08 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.08    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_0
    SLICE_X44Y13                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CI
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.19 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1_n_0
    SLICE_X44Y14                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/CI
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                       0.22      5.42 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/O[0]
                         net (fo=1, routed)            0.00      5.42    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1_n_7
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.42ns  (logic 3.34ns (61.73%)  route 2.07ns (38.27%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)          0.42      0.42 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/Q
                         net (fo=1, routed)            1.10      1.52    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[2]
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/I2
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)         0.30      1.82 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/O
                         net (fo=1, routed)            0.00      1.82    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6_n_0
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/S[0]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      2.35 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)            0.00      2.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry_n_0
    SLICE_X43Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CI
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      2.47 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)            0.00      2.47    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CI
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                       0.23      2.70 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.97      3.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y7                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/I1
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)         0.31      3.98 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/O
                         net (fo=1, routed)            0.00      3.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6_n_0
    SLICE_X44Y7                                                       f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/S[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      4.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.51    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1_n_0
    SLICE_X44Y8                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CI
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.62 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.62    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1_n_0
    SLICE_X44Y9                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CI
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.74 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.74    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1_n_0
    SLICE_X44Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CI
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.85 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1_n_0
    SLICE_X44Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CI
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.97 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1_n_0
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CI
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.08 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.08    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_0
    SLICE_X44Y13                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CI
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.19 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1_n_0
    SLICE_X44Y14                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/CI
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                       0.22      5.42 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1/O[0]
                         net (fo=1, routed)            0.00      5.42    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]_i_1_n_7
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y14         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[28]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.41ns  (logic 3.34ns (61.71%)  route 2.07ns (38.29%))
  Logic Levels:           13  (CARRY4=10 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)          0.42      0.42 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/Q
                         net (fo=1, routed)            1.10      1.52    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[2]
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/I2
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)         0.30      1.82 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/O
                         net (fo=1, routed)            0.00      1.82    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6_n_0
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/S[0]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      2.35 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)            0.00      2.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry_n_0
    SLICE_X43Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CI
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      2.47 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)            0.00      2.47    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CI
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                       0.23      2.70 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.97      3.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y7                                                       f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/I1
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)         0.31      3.98 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/O
                         net (fo=1, routed)            0.00      3.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6_n_0
    SLICE_X44Y7                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/S[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      4.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.51    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1_n_0
    SLICE_X44Y8                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CI
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.62 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.62    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1_n_0
    SLICE_X44Y9                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CI
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.74 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.74    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1_n_0
    SLICE_X44Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CI
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.85 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1_n_0
    SLICE_X44Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CI
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.97 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1_n_0
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CI
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.08 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.08    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_0
    SLICE_X44Y13                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CI
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                       0.33      5.41 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/O[1]
                         net (fo=1, routed)            0.00      5.41    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1_n_6
    SLICE_X44Y13         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y13         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[25]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.41ns  (logic 3.34ns (61.71%)  route 2.07ns (38.29%))
  Logic Levels:           13  (CARRY4=10 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/C
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)          0.42      0.42 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[2]/Q
                         net (fo=1, routed)            1.10      1.52    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[2]
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/I2
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)         0.30      1.82 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6/O
                         net (fo=1, routed)            0.00      1.82    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry_i_4__6_n_0
    SLICE_X43Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/S[0]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      2.35 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)            0.00      2.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry_n_0
    SLICE_X43Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CI
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      2.47 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)            0.00      2.47    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__0_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CI
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                       0.23      2.70 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.97      3.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y7                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/I1
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)         0.31      3.98 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6/O
                         net (fo=1, routed)            0.00      3.98    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[0]_i_6_n_0
    SLICE_X44Y7                                                       f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/S[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                       0.53      4.51 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.51    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[0]_i_1_n_0
    SLICE_X44Y8                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CI
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.62 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.62    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[4]_i_1_n_0
    SLICE_X44Y9                                                       r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CI
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.74 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.74    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[8]_i_1_n_0
    SLICE_X44Y10                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CI
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.85 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.85    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[12]_i_1_n_0
    SLICE_X44Y11                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CI
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      4.97 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)            0.00      4.97    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[16]_i_1_n_0
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CI
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                       0.11      5.08 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)            0.00      5.08    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_0
    SLICE_X44Y13                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/CI
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                       0.33      5.41 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1/O[1]
                         net (fo=1, routed)            0.00      5.41    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[24]_i_1_n_6
    SLICE_X44Y13         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        1.49      2.67    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y13         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/G
                            (positive level-sensitive latch)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.54ns  (logic 0.20ns (37.37%)  route 0.34ns (62.63%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)         0.16      0.16 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/Q
                         net (fo=2, routed)            0.15      0.30    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus
    SLICE_X45Y78                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_i_1/I0
    SLICE_X45Y78         LUT2 (Prop_lut2_I0_O)         0.05      0.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_i_1/O
                         net (fo=1, routed)            0.19      0.54    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preFull
    SLICE_X45Y77         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.81      1.18    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/m_axis_mm2s_aclk
    SLICE_X45Y77         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_reg/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/G
                            (positive level-sensitive latch)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.54ns  (logic 0.20ns (37.37%)  route 0.34ns (62.63%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)         0.16      0.16 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/Q
                         net (fo=2, routed)            0.15      0.30    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus
    SLICE_X45Y78                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_i_1/I0
    SLICE_X45Y78         LUT2 (Prop_lut2_I0_O)         0.05      0.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_i_1/O
                         net (fo=1, routed)            0.19      0.54    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preFull
    SLICE_X45Y77         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.81      1.18    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/m_axis_mm2s_aclk
    SLICE_X45Y77         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_reg/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/G
                            (positive level-sensitive latch)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.57ns  (logic 0.20ns (35.36%)  route 0.37ns (64.64%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)         0.16      0.16 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/Q
                         net (fo=2, routed)            0.15      0.30    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus
    SLICE_X45Y78                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_i_1/I1
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)         0.05      0.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_i_1/O
                         net (fo=1, routed)            0.23      0.57    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_i_1_n_0
    SLICE_X46Y73         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.81      1.17    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/m_axis_mm2s_aclk
    SLICE_X46Y73         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_reg/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/G
                            (positive level-sensitive latch)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.57ns  (logic 0.20ns (35.36%)  route 0.37ns (64.64%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)         0.16      0.16 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus_reg/Q
                         net (fo=2, routed)            0.15      0.30    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preStatus
    SLICE_X45Y78                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_i_1/I1
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)         0.05      0.35 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_i_1/O
                         net (fo=1, routed)            0.23      0.57    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_i_1_n_0
    SLICE_X46Y73         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.81      1.17    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/m_axis_mm2s_aclk
    SLICE_X46Y73         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_reg/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.86ns  (logic 0.44ns (51.60%)  route 0.41ns (48.40%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/C
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)          0.14      0.14 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/Q
                         net (fo=1, routed)            0.21      0.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[30]
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2/I1
    SLICE_X43Y12         LUT4 (Prop_lut4_I1_O)         0.05      0.39 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2/O
                         net (fo=1, routed)            0.00      0.39    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/S[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                       0.08      0.47 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.21      0.68    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y12                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_4/I1
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)         0.11      0.79 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_4/O
                         net (fo=1, routed)            0.00      0.79    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_4_n_0
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/S[1]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                       0.06      0.86 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/O[1]
                         net (fo=1, routed)            0.00      0.86    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_6
    SLICE_X44Y12         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y12         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[21]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.86ns  (logic 0.44ns (51.60%)  route 0.41ns (48.40%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/C
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)          0.14      0.14 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/Q
                         net (fo=1, routed)            0.21      0.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[30]
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2/I1
    SLICE_X43Y12         LUT4 (Prop_lut4_I1_O)         0.05      0.39 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2/O
                         net (fo=1, routed)            0.00      0.39    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/S[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                       0.08      0.47 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.21      0.68    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_4/I1
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)         0.11      0.79 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_4/O
                         net (fo=1, routed)            0.00      0.79    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_4_n_0
    SLICE_X44Y12                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/S[1]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                       0.06      0.86 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/O[1]
                         net (fo=1, routed)            0.00      0.86    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_6
    SLICE_X44Y12         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y12         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[21]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.86ns  (logic 0.44ns (51.37%)  route 0.42ns (48.63%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/C
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)          0.14      0.14 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/Q
                         net (fo=1, routed)            0.21      0.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[30]
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2/I1
    SLICE_X43Y12         LUT4 (Prop_lut4_I1_O)         0.05      0.39 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2/O
                         net (fo=1, routed)            0.00      0.39    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/S[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                       0.08      0.47 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.21      0.68    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y12                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_2/I1
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)         0.11      0.79 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_2/O
                         net (fo=1, routed)            0.00      0.79    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_2_n_0
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/S[3]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                       0.06      0.86 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/O[3]
                         net (fo=1, routed)            0.00      0.86    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_4
    SLICE_X44Y12         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y12         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[23]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.86ns  (logic 0.44ns (51.37%)  route 0.42ns (48.63%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/C
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)          0.14      0.14 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/Q
                         net (fo=1, routed)            0.21      0.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[30]
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2/I1
    SLICE_X43Y12         LUT4 (Prop_lut4_I1_O)         0.05      0.39 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2/O
                         net (fo=1, routed)            0.00      0.39    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/S[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                       0.08      0.47 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.21      0.68    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_2/I1
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)         0.11      0.79 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_2/O
                         net (fo=1, routed)            0.00      0.79    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_2_n_0
    SLICE_X44Y12                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/S[3]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                       0.06      0.86 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/O[3]
                         net (fo=1, routed)            0.00      0.86    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_4
    SLICE_X44Y12         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y12         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[23]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.86ns  (logic 0.44ns (51.61%)  route 0.42ns (48.39%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/C
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)          0.14      0.14 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/Q
                         net (fo=1, routed)            0.21      0.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[30]
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2/I1
    SLICE_X43Y12         LUT4 (Prop_lut4_I1_O)         0.05      0.39 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2/O
                         net (fo=1, routed)            0.00      0.39    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/S[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                       0.08      0.47 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.21      0.68    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y12                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_3/I1
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)         0.11      0.79 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_3/O
                         net (fo=1, routed)            0.00      0.79    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_3_n_0
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/S[2]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                       0.07      0.86 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/O[2]
                         net (fo=1, routed)            0.00      0.86    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_5
    SLICE_X44Y12         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y12         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[22]/C

Slack:                    inf
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.00ns fall@3.50ns period=7.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.86ns  (logic 0.44ns (51.61%)  route 0.42ns (48.39%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.11ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.05ns
    Total Input Jitter      (TIJ):    0.21ns
    Discrete Jitter          (DJ):    0.00ns
    Phase Error              (PE):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE                          0.00      0.00 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/C
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)          0.14      0.14 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth_reg[30]/Q
                         net (fo=1, routed)            0.21      0.35    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/imgWidth[30]
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2/I1
    SLICE_X43Y12         LUT4 (Prop_lut4_I1_O)         0.05      0.39 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2/O
                         net (fo=1, routed)            0.00      0.39    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/i__carry__1_i_1__2_n_0
    SLICE_X43Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/S[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                       0.08      0.47 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1/CO[2]
                         net (fo=49, routed)           0.21      0.68    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/d5mStates0_inferred__0/i__carry__1_n_1
    SLICE_X44Y12                                                      r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_3/I1
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)         0.11      0.79 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_3/O
                         net (fo=1, routed)            0.00      0.79    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx[20]_i_3_n_0
    SLICE_X44Y12                                                      f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/S[2]
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                       0.07      0.86 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1/O[2]
                         net (fo=1, routed)            0.00      0.86    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[20]_i_1_n_5
    SLICE_X44Y12         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=59806, routed)        0.82      1.19    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/m_axis_mm2s_aclk
    SLICE_X44Y12         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/CameraRawToRgbInst/CameraRawDataInst/cordx_reg[22]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_2

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d5m_iic_scl_io
                            (input port)
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.10ns  (logic 1.49ns (18.34%)  route 6.62ns (81.66%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.87ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.87ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                                0.00      0.00 r  d5m_iic_scl_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    d5m_iic_scl_iobuf/IO
    AB6                                                               r  d5m_iic_scl_iobuf/IBUF/I
    AB6                  IBUF (Prop_ibuf_I_O)          1.49      1.49 r  d5m_iic_scl_iobuf/IBUF/O
                         net (fo=1, routed)            6.62      8.10    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X26Y142        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.69      2.87    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X26Y142        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d5m_iic_scl_io
                            (input port)
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.10ns  (logic 1.49ns (18.34%)  route 6.62ns (81.66%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.87ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.87ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                                0.00      0.00 r  d5m_iic_scl_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    d5m_iic_scl_iobuf/IO
    AB6                                                               r  d5m_iic_scl_iobuf/IBUF/I
    AB6                  IBUF (Prop_ibuf_I_O)          1.49      1.49 r  d5m_iic_scl_iobuf/IBUF/O
                         net (fo=1, routed)            6.62      8.10    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X26Y142        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.69      2.87    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X26Y142        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d5m_iic_sda_io
                            (input port)
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.85ns  (logic 1.50ns (21.82%)  route 5.36ns (78.18%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.86ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.86ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                                0.00      0.00 r  d5m_iic_sda_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    d5m_iic_sda_iobuf/IO
    AB7                                                               r  d5m_iic_sda_iobuf/IBUF/I
    AB7                  IBUF (Prop_ibuf_I_O)          1.50      1.50 r  d5m_iic_sda_iobuf/IBUF/O
                         net (fo=1, routed)            5.36      6.85    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X27Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.68      2.86    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X27Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d5m_iic_sda_io
                            (input port)
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.85ns  (logic 1.50ns (21.82%)  route 5.36ns (78.18%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.86ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.86ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                                0.00      0.00 r  d5m_iic_sda_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    d5m_iic_sda_iobuf/IO
    AB7                                                               r  d5m_iic_sda_iobuf/IBUF/I
    AB7                  IBUF (Prop_ibuf_I_O)          1.50      1.50 r  d5m_iic_sda_iobuf/IBUF/O
                         net (fo=1, routed)            5.36      6.85    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X27Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.68      2.86    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X27Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 hdmi_iic_scl_io
                            (input port)
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.80ns  (logic 1.48ns (21.78%)  route 5.32ns (78.22%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.82ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.82ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                               0.00      0.00 r  hdmi_iic_scl_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    hdmi_iic_scl_iobuf/IO
    AA18                                                              r  hdmi_iic_scl_iobuf/IBUF/I
    AA18                 IBUF (Prop_ibuf_I_O)          1.48      1.48 r  hdmi_iic_scl_iobuf/IBUF/O
                         net (fo=1, routed)            5.32      6.80    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X47Y131        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.64      2.82    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X47Y131        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 hdmi_iic_scl_io
                            (input port)
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.80ns  (logic 1.48ns (21.78%)  route 5.32ns (78.22%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.82ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.82ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                               0.00      0.00 r  hdmi_iic_scl_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    hdmi_iic_scl_iobuf/IO
    AA18                                                              r  hdmi_iic_scl_iobuf/IBUF/I
    AA18                 IBUF (Prop_ibuf_I_O)          1.48      1.48 r  hdmi_iic_scl_iobuf/IBUF/O
                         net (fo=1, routed)            5.32      6.80    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X47Y131        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.64      2.82    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X47Y131        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 hdmi_iic_sda_io
                            (input port)
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.09ns  (logic 1.51ns (24.87%)  route 4.57ns (75.13%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.88ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.88ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                                0.00      0.00 r  hdmi_iic_sda_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    hdmi_iic_sda_iobuf/IO
    Y16                                                               r  hdmi_iic_sda_iobuf/IBUF/I
    Y16                  IBUF (Prop_ibuf_I_O)          1.51      1.51 r  hdmi_iic_sda_iobuf/IBUF/O
                         net (fo=1, routed)            4.57      6.09    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X58Y132        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.70      2.88    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X58Y132        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 hdmi_iic_sda_io
                            (input port)
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.09ns  (logic 1.51ns (24.87%)  route 4.57ns (75.13%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.88ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.88ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                                0.00      0.00 r  hdmi_iic_sda_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    hdmi_iic_sda_iobuf/IO
    Y16                                                               r  hdmi_iic_sda_iobuf/IBUF/I
    Y16                  IBUF (Prop_ibuf_I_O)          1.51      1.51 r  hdmi_iic_sda_iobuf/IBUF/O
                         net (fo=1, routed)            4.57      6.09    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X58Y132        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            1.09      1.09    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.09      1.18 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          1.70      2.88    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X58Y132        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_iic_sda_io
                            (input port)
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.19ns  (logic 0.28ns (12.87%)  route 1.91ns (87.13%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.29ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.29ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                                0.00      0.00 r  hdmi_iic_sda_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    hdmi_iic_sda_iobuf/IO
    Y16                                                               r  hdmi_iic_sda_iobuf/IBUF/I
    Y16                  IBUF (Prop_ibuf_I_O)          0.28      0.28 r  hdmi_iic_sda_iobuf/IBUF/O
                         net (fo=1, routed)            1.91      2.19    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X58Y132        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.93      1.29    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X58Y132        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 hdmi_iic_sda_io
                            (input port)
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.19ns  (logic 0.28ns (12.87%)  route 1.91ns (87.13%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.29ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.29ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                                0.00      0.00 r  hdmi_iic_sda_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    hdmi_iic_sda_iobuf/IO
    Y16                                                               r  hdmi_iic_sda_iobuf/IBUF/I
    Y16                  IBUF (Prop_ibuf_I_O)          0.28      0.28 r  hdmi_iic_sda_iobuf/IBUF/O
                         net (fo=1, routed)            1.91      2.19    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X58Y132        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.93      1.29    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X58Y132        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d5m_iic_sda_io
                            (input port)
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.61ns  (logic 0.26ns (10.05%)  route 2.35ns (89.95%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.28ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.28ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                                0.00      0.00 r  d5m_iic_sda_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    d5m_iic_sda_iobuf/IO
    AB7                                                               r  d5m_iic_sda_iobuf/IBUF/I
    AB7                  IBUF (Prop_ibuf_I_O)          0.26      0.26 r  d5m_iic_sda_iobuf/IBUF/O
                         net (fo=1, routed)            2.35      2.61    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X27Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.91      1.28    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X27Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d5m_iic_sda_io
                            (input port)
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.61ns  (logic 0.26ns (10.05%)  route 2.35ns (89.95%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.28ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.28ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                                0.00      0.00 r  d5m_iic_sda_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    d5m_iic_sda_iobuf/IO
    AB7                                                               r  d5m_iic_sda_iobuf/IBUF/I
    AB7                  IBUF (Prop_ibuf_I_O)          0.26      0.26 r  d5m_iic_sda_iobuf/IBUF/O
                         net (fo=1, routed)            2.35      2.61    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X27Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.91      1.28    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X27Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 hdmi_iic_scl_io
                            (input port)
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.65ns  (logic 0.25ns (9.36%)  route 2.41ns (90.64%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                               0.00      0.00 r  hdmi_iic_scl_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    hdmi_iic_scl_iobuf/IO
    AA18                                                              r  hdmi_iic_scl_iobuf/IBUF/I
    AA18                 IBUF (Prop_ibuf_I_O)          0.25      0.25 r  hdmi_iic_scl_iobuf/IBUF/O
                         net (fo=1, routed)            2.41      2.65    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X47Y131        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.90      1.27    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X47Y131        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 hdmi_iic_scl_io
                            (input port)
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.65ns  (logic 0.25ns (9.36%)  route 2.41ns (90.64%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.27ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.27ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                               0.00      0.00 r  hdmi_iic_scl_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    hdmi_iic_scl_iobuf/IO
    AA18                                                              r  hdmi_iic_scl_iobuf/IBUF/I
    AA18                 IBUF (Prop_ibuf_I_O)          0.25      0.25 r  hdmi_iic_scl_iobuf/IBUF/O
                         net (fo=1, routed)            2.41      2.65    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X47Y131        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.90      1.27    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X47Y131        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d5m_iic_scl_io
                            (input port)
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.10ns  (logic 0.25ns (8.20%)  route 2.85ns (91.80%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.29ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.29ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                                0.00      0.00 r  d5m_iic_scl_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    d5m_iic_scl_iobuf/IO
    AB6                                                               r  d5m_iic_scl_iobuf/IBUF/I
    AB6                  IBUF (Prop_ibuf_I_O)          0.25      0.25 r  d5m_iic_scl_iobuf/IBUF/O
                         net (fo=1, routed)            2.85      3.10    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X26Y142        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.93      1.29    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X26Y142        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d5m_iic_scl_io
                            (input port)
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.00ns fall@6.50ns period=13.00ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.10ns  (logic 0.25ns (8.20%)  route 2.85ns (91.80%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.29ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.29ns
    Source Clock Delay      (SCD):    0.00ns
    Clock Pessimism Removal (CPR):    -0.00ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                                0.00      0.00 r  d5m_iic_scl_io (INOUT)
                         net (fo=1, unset)             0.00      0.00    d5m_iic_scl_iobuf/IO
    AB6                                                               r  d5m_iic_scl_iobuf/IBUF/I
    AB6                  IBUF (Prop_ibuf_I_O)          0.25      0.25 r  d5m_iic_scl_iobuf/IBUF/O
                         net (fo=1, routed)            2.85      3.10    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X26Y142        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                       0.00      0.00 r  
    PS7_X0Y0             PS7                           0.00      0.00 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)            0.34      0.34    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17                                                    r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)          0.03      0.37 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)          0.93      1.29    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X26Y142        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





