{"analysis_type":"chronological_peripheral_access_sequence","chronological_sequence":[{"access_type":"volatile_write","address":"0x40001020","basic_block_id":"CLOCK_EnableClock_BB_110875508988496","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"PSCCTL4","sequence_number":0,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":57},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001004","basic_block_id":"CLOCK_EnableClock_BB_110875509022432","bits_modified":[],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x4","sequence_number":1,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":58},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"CLOCK_EnableClock_BB_110875509018416","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"PSCCTL5","sequence_number":2,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":63},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001008","basic_block_id":"CLOCK_EnableClock_BB_110875509028752","bits_modified":[],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x8","sequence_number":3,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":64},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001028","basic_block_id":"CLOCK_EnableClock_BB_110875509018608","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x40","sequence_number":4,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":69},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4000100C","basic_block_id":"CLOCK_EnableClock_BB_110875509035072","bits_modified":[],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x12","sequence_number":5,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":70},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x4000102C","basic_block_id":"CLOCK_EnableClock_BB_110875509018800","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x44","sequence_number":6,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":75},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001010","basic_block_id":"CLOCK_EnableClock_BB_110875509041392","bits_modified":[],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"PSCCTL0","sequence_number":7,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":76},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001030","basic_block_id":"CLOCK_EnableClock_BB_110875509018992","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x48","sequence_number":8,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":81},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001014","basic_block_id":"CLOCK_EnableClock_BB_110875509047712","bits_modified":[],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"PSCCTL1","sequence_number":9,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":82},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001034","basic_block_id":"CLOCK_EnableClock_BB_110875509019184","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x52","sequence_number":10,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":87},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001018","basic_block_id":"CLOCK_EnableClock_BB_110875509054032","bits_modified":[],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"PSCCTL2","sequence_number":11,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":88},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x4006100C","basic_block_id":"CLOCK_EnableClock_BB_110875509019376","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"RSTCTL1","purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x12","sequence_number":12,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":93},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061004","basic_block_id":"CLOCK_EnableClock_BB_110875509061552","bits_modified":[],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"RSTCTL1","purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x4","sequence_number":13,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":94},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002004","basic_block_id":"CLOCK_EnableClock_BB_110875509019952","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"REG_0x4","sequence_number":14,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":111},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_EnableClock_BB_110875509080736","bits_modified":[],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":15,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":112},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001058","basic_block_id":"CLOCK_EnableClock_BB_110875509020144","bits_modified":[],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x88","sequence_number":16,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":117},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001058","basic_block_id":"CLOCK_EnableClock_BB_110875509020144","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":3,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x88","sequence_number":17,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":117},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001058","basic_block_id":"CLOCK_EnableClock_BB_110875509088768","bits_modified":[],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x88","sequence_number":18,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":118},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4006101C","basic_block_id":"CLOCK_EnableClock_BB_110875509020336","bits_modified":[],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"RSTCTL1","purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x28","sequence_number":19,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":123},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x4006101C","basic_block_id":"CLOCK_EnableClock_BB_110875509020336","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":3,"peripheral_name":"RSTCTL1","purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x28","sequence_number":20,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":123},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4006101C","basic_block_id":"CLOCK_EnableClock_BB_110875509096800","bits_modified":[],"call_stack":"CLOCK_EnableClock","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"RSTCTL1","purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x28","sequence_number":21,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":124},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x4000103C","basic_block_id":"CLOCK_DisableClock_BB_110875509130528","bits_modified":["bit_0-31"],"call_stack":"CLOCK_DisableClock","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"CLKCTL0","purpose":"Disable CLKCTL0 functionality","register_name":"REG_0x60","sequence_number":22,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":204},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001040","basic_block_id":"CLOCK_DisableClock_BB_110875509130672","bits_modified":["bit_0-31"],"call_stack":"CLOCK_DisableClock","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"CLKCTL0","purpose":"Disable CLKCTL0 functionality","register_name":"PSCCTL0_SET","sequence_number":23,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":207},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001044","basic_block_id":"CLOCK_DisableClock_BB_110875509130816","bits_modified":["bit_0-31"],"call_stack":"CLOCK_DisableClock","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"CLKCTL0","purpose":"Disable CLKCTL0 functionality","register_name":"PSCCTL1_SET","sequence_number":24,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":210},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001048","basic_block_id":"CLOCK_DisableClock_BB_110875509130960","bits_modified":["bit_0-31"],"call_stack":"CLOCK_DisableClock","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"CLKCTL0","purpose":"Disable CLKCTL0 functionality","register_name":"PSCCTL2_SET","sequence_number":25,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":213},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x4000104C","basic_block_id":"CLOCK_DisableClock_BB_110875509131104","bits_modified":["bit_0-31"],"call_stack":"CLOCK_DisableClock","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"CLKCTL0","purpose":"Disable CLKCTL0 functionality","register_name":"PSCCTL3_SET","sequence_number":26,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":216},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001050","basic_block_id":"CLOCK_DisableClock_BB_110875509131248","bits_modified":["bit_0-31"],"call_stack":"CLOCK_DisableClock","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"CLKCTL0","purpose":"Disable CLKCTL0 functionality","register_name":"PSCCTL4_SET","sequence_number":27,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":219},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40061014","basic_block_id":"CLOCK_DisableClock_BB_110875509131392","bits_modified":["bit_0-31"],"call_stack":"CLOCK_DisableClock","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"RSTCTL1","purpose":"Disable RSTCTL1 functionality","register_name":"REG_0x20","sequence_number":28,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":222},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002008","basic_block_id":"CLOCK_DisableClock_BB_110875509131824","bits_modified":["bit_0-31"],"call_stack":"CLOCK_DisableClock","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"SYSCON0","purpose":"Disable SYSCON0 functionality","register_name":"REG_0x8","sequence_number":29,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":231},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001058","basic_block_id":"CLOCK_DisableClock_BB_110875509131968","bits_modified":[],"call_stack":"CLOCK_DisableClock","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":5,"peripheral_name":"CLKCTL0","purpose":"Disable CLKCTL0 functionality","register_name":"REG_0x88","sequence_number":30,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":234},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001058","basic_block_id":"CLOCK_DisableClock_BB_110875509131968","bits_modified":["bit_0-31"],"call_stack":"CLOCK_DisableClock","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"CLKCTL0","purpose":"Disable CLKCTL0 functionality","register_name":"REG_0x88","sequence_number":31,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":234},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4006101C","basic_block_id":"CLOCK_DisableClock_BB_110875509132112","bits_modified":[],"call_stack":"CLOCK_DisableClock","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":5,"peripheral_name":"RSTCTL1","purpose":"Disable RSTCTL1 functionality","register_name":"REG_0x28","sequence_number":32,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":237},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x4006101C","basic_block_id":"CLOCK_DisableClock_BB_110875509132112","bits_modified":["bit_0-31"],"call_stack":"CLOCK_DisableClock","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"RSTCTL1","purpose":"Disable RSTCTL1 functionality","register_name":"REG_0x28","sequence_number":33,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":237},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_AttachClk_BB_110875509222128","bits_modified":[],"call_stack":"CLOCK_AttachClk","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":34,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_AttachClk","line":317},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_AttachClk_BB_110875509222128","bits_modified":["bit_0-31"],"call_stack":"CLOCK_AttachClk","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":8,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":35,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_AttachClk","line":317},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_AttachClk_BB_110875509222272","bits_modified":[],"call_stack":"CLOCK_AttachClk","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":36,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_AttachClk","line":321},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_AttachClk_BB_110875509222272","bits_modified":["bit_2"],"call_stack":"CLOCK_AttachClk","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":9,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":37,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_AttachClk","line":321},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_SetClkDiv_BB_110875508961264","bits_modified":[],"call_stack":"CLOCK_SetClkDiv","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":38,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_SetClkDiv","line":376},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_SetClkDiv_BB_110875508961264","bits_modified":["bit_29"],"call_stack":"CLOCK_SetClkDiv","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":3,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":39,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_SetClkDiv","line":376},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_SetClkDiv_BB_110875509266704","bits_modified":[],"call_stack":"CLOCK_SetClkDiv","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":40,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_SetClkDiv","line":381},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_SetClkDiv_BB_110875509266704","bits_modified":["bit_30"],"call_stack":"CLOCK_SetClkDiv","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":3,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":41,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_SetClkDiv","line":381},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_SetClkDiv_BB_110875509266848","bits_modified":["bit_0-31"],"call_stack":"CLOCK_SetClkDiv","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":3,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":42,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_SetClkDiv","line":385},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_SetClkDiv_BB_110875509272560","bits_modified":[],"call_stack":"CLOCK_SetClkDiv","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":1,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":43,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_SetClkDiv","line":387},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001088","basic_block_id":"CLOCK_GetComputeMainClkFreq_BB_110875509363072","bits_modified":[],"call_stack":"CLOCK_GetComputeMainClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x136 register","register_name":"REG_0x136","sequence_number":44,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetComputeMainClkFreq","line":1307},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001070","basic_block_id":"CLOCK_GetComputeMainClkFreq_BB_110875509367408","bits_modified":[],"call_stack":"CLOCK_GetComputeMainClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Access PSCCTL0_CLR register","register_name":"PSCCTL0_CLR","sequence_number":45,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetComputeMainClkFreq","line":1330},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4000114C","basic_block_id":"CLOCK_GetClockOutClkFreq_BB_110875509377488","bits_modified":[],"call_stack":"CLOCK_GetClockOutClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x332 register","register_name":"REG_0x332","sequence_number":46,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetClockOutClkFreq","line":2300},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4000114C","basic_block_id":"CLOCK_GetClockOutClkFreq_BB_110875509379376","bits_modified":[],"call_stack":"CLOCK_GetClockOutClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x332 register","register_name":"REG_0x332","sequence_number":47,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetClockOutClkFreq","line":2302},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001150","basic_block_id":"CLOCK_GetClockOutClkFreq_BB_110875509379520","bits_modified":[],"call_stack":"CLOCK_GetClockOutClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x336 register","register_name":"REG_0x336","sequence_number":48,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetClockOutClkFreq","line":2326},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010E8","basic_block_id":"CLOCK_GetWdtClkFreq_BB_110875509395248","bits_modified":[],"call_stack":"CLOCK_GetWdtClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x232 register","register_name":"REG_0x232","sequence_number":49,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetWdtClkFreq","line":2067},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010E8","basic_block_id":"CLOCK_GetWdtClkFreq_BB_110875509394688","bits_modified":[],"call_stack":"CLOCK_GetWdtClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x232 register","register_name":"REG_0x232","sequence_number":50,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetWdtClkFreq","line":2069},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010F0","basic_block_id":"CLOCK_GetWdtClkFreq_BB_110875509404240","bits_modified":[],"call_stack":"CLOCK_GetWdtClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x240 register","register_name":"REG_0x240","sequence_number":51,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetWdtClkFreq","line":2082},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010F0","basic_block_id":"CLOCK_GetWdtClkFreq_BB_110875509406528","bits_modified":[],"call_stack":"CLOCK_GetWdtClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x240 register","register_name":"REG_0x240","sequence_number":52,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetWdtClkFreq","line":2084},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010B8","basic_block_id":"CLOCK_GetXspiClkFreq_BB_110875509416528","bits_modified":[],"call_stack":"CLOCK_GetXspiClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x184 register","register_name":"REG_0x184","sequence_number":53,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetXspiClkFreq","line":1909},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010B8","basic_block_id":"CLOCK_GetXspiClkFreq_BB_110875509415968","bits_modified":[],"call_stack":"CLOCK_GetXspiClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x184 register","register_name":"REG_0x184","sequence_number":54,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetXspiClkFreq","line":1911},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010BC","basic_block_id":"CLOCK_GetXspiClkFreq_BB_110875509423072","bits_modified":[],"call_stack":"CLOCK_GetXspiClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x188 register","register_name":"REG_0x188","sequence_number":55,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetXspiClkFreq","line":1929},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010C4","basic_block_id":"CLOCK_GetXspiClkFreq_BB_110875509433776","bits_modified":[],"call_stack":"CLOCK_GetXspiClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x196 register","register_name":"REG_0x196","sequence_number":56,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetXspiClkFreq","line":1938},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010C4","basic_block_id":"CLOCK_GetXspiClkFreq_BB_110875509436064","bits_modified":[],"call_stack":"CLOCK_GetXspiClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x196 register","register_name":"REG_0x196","sequence_number":57,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetXspiClkFreq","line":1940},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010C8","basic_block_id":"CLOCK_GetXspiClkFreq_BB_110875509440288","bits_modified":[],"call_stack":"CLOCK_GetXspiClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x200 register","register_name":"REG_0x200","sequence_number":58,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetXspiClkFreq","line":1958},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010D0","basic_block_id":"CLOCK_GetSctClkFreq_BB_110875509471072","bits_modified":[],"call_stack":"CLOCK_GetSctClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x208 register","register_name":"REG_0x208","sequence_number":59,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSctClkFreq","line":2009},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010D0","basic_block_id":"CLOCK_GetSctClkFreq_BB_110875509473456","bits_modified":[],"call_stack":"CLOCK_GetSctClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x208 register","register_name":"REG_0x208","sequence_number":60,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSctClkFreq","line":2011},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010D4","basic_block_id":"CLOCK_GetSctClkFreq_BB_110875509473600","bits_modified":[],"call_stack":"CLOCK_GetSctClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x212 register","register_name":"REG_0x212","sequence_number":61,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSctClkFreq","line":2030},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001094","basic_block_id":"CLOCK_GetHifi4ClkFreq_BB_110875508965056","bits_modified":[],"call_stack":"CLOCK_GetHifi4ClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x148 register","register_name":"REG_0x148","sequence_number":62,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetHifi4ClkFreq","line":1337},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001094","basic_block_id":"CLOCK_GetHifi4ClkFreq_BB_110875508967392","bits_modified":[],"call_stack":"CLOCK_GetHifi4ClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x148 register","register_name":"REG_0x148","sequence_number":63,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetHifi4ClkFreq","line":1339},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001090","basic_block_id":"CLOCK_GetHifi4ClkFreq_BB_110875508967536","bits_modified":[],"call_stack":"CLOCK_GetHifi4ClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x144 register","register_name":"REG_0x144","sequence_number":64,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetHifi4ClkFreq","line":1363},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001106","basic_block_id":"CLOCK_GetLPFlexCommClkFreq_BB_110875509506960","bits_modified":[],"call_stack":"CLOCK_GetLPFlexCommClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":3,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x262 register","register_name":"REG_0x262","sequence_number":65,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetLPFlexCommClkFreq","line":1697},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_GetMclkInClkFreq_BB_110875509523968","bits_modified":[],"call_stack":"CLOCK_GetMclkInClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":66,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h","function":"CLOCK_GetMclkInClkFreq","line":2355},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400610A4","basic_block_id":"CLOCK_GetVdd1ClockOutClkFreq_BB_110875509525600","bits_modified":[],"call_stack":"CLOCK_GetVdd1ClockOutClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x164 register","register_name":"REG_0x164","sequence_number":67,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetVdd1ClockOutClkFreq","line":2534},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400610A4","basic_block_id":"CLOCK_GetVdd1ClockOutClkFreq_BB_110875509527936","bits_modified":[],"call_stack":"CLOCK_GetVdd1ClockOutClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x164 register","register_name":"REG_0x164","sequence_number":68,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetVdd1ClockOutClkFreq","line":2536},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400610A8","basic_block_id":"CLOCK_GetVdd1ClockOutClkFreq_BB_110875509528080","bits_modified":[],"call_stack":"CLOCK_GetVdd1ClockOutClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x168 register","register_name":"REG_0x168","sequence_number":69,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetVdd1ClockOutClkFreq","line":2560},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061078","basic_block_id":"CLOCK_GetAdcClkFreq_BB_110875509541648","bits_modified":[],"call_stack":"CLOCK_GetAdcClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x120 register","register_name":"REG_0x120","sequence_number":70,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetAdcClkFreq","line":2567},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061078","basic_block_id":"CLOCK_GetAdcClkFreq_BB_110875509543984","bits_modified":[],"call_stack":"CLOCK_GetAdcClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x120 register","register_name":"REG_0x120","sequence_number":71,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetAdcClkFreq","line":2569},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4006107C","basic_block_id":"CLOCK_GetAdcClkFreq_BB_110875509544128","bits_modified":[],"call_stack":"CLOCK_GetAdcClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x124 register","register_name":"REG_0x124","sequence_number":72,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetAdcClkFreq","line":2593},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010F8","basic_block_id":"CLOCK_GetSystickClkFreq_BB_110875509557776","bits_modified":[],"call_stack":"CLOCK_GetSystickClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x248 register","register_name":"REG_0x248","sequence_number":73,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSystickClkFreq","line":2107},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010F8","basic_block_id":"CLOCK_GetSystickClkFreq_BB_110875509560160","bits_modified":[],"call_stack":"CLOCK_GetSystickClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x248 register","register_name":"REG_0x248","sequence_number":74,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSystickClkFreq","line":2109},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010FC","basic_block_id":"CLOCK_GetSystickClkFreq_BB_110875509560304","bits_modified":[],"call_stack":"CLOCK_GetSystickClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x252 register","register_name":"REG_0x252","sequence_number":75,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSystickClkFreq","line":2128},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001134","basic_block_id":"CLOCK_GetI3cClkFreq_BB_110875509610656","bits_modified":[],"call_stack":"CLOCK_GetI3cClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x308 register","register_name":"REG_0x308","sequence_number":76,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetI3cClkFreq","line":2168},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001134","basic_block_id":"CLOCK_GetI3cClkFreq_BB_110875509613040","bits_modified":[],"call_stack":"CLOCK_GetI3cClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x308 register","register_name":"REG_0x308","sequence_number":77,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetI3cClkFreq","line":2170},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001144","basic_block_id":"CLOCK_GetI3cClkFreq_BB_110875509613184","bits_modified":[],"call_stack":"CLOCK_GetI3cClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x324 register","register_name":"REG_0x324","sequence_number":78,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetI3cClkFreq","line":2194},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061090","basic_block_id":"CLOCK_GetMicfilClkFreq_BB_110875509642496","bits_modified":[],"call_stack":"CLOCK_GetMicfilClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x144 register","register_name":"REG_0x144","sequence_number":79,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetMicfilClkFreq","line":2676},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061090","basic_block_id":"CLOCK_GetMicfilClkFreq_BB_110875509644800","bits_modified":[],"call_stack":"CLOCK_GetMicfilClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x144 register","register_name":"REG_0x144","sequence_number":80,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetMicfilClkFreq","line":2678},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061094","basic_block_id":"CLOCK_GetMicfilClkFreq_BB_110875509644944","bits_modified":[],"call_stack":"CLOCK_GetMicfilClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x148 register","register_name":"REG_0x148","sequence_number":81,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetMicfilClkFreq","line":2702},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061098","basic_block_id":"CLOCK_GetLPI2cClkFreq_BB_110875509700928","bits_modified":[],"call_stack":"CLOCK_GetLPI2cClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x152 register","register_name":"REG_0x152","sequence_number":82,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetLPI2cClkFreq","line":2820},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061098","basic_block_id":"CLOCK_GetLPI2cClkFreq_BB_110875509705216","bits_modified":[],"call_stack":"CLOCK_GetLPI2cClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x152 register","register_name":"REG_0x152","sequence_number":83,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetLPI2cClkFreq","line":2822},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4006109C","basic_block_id":"CLOCK_GetLPI2cClkFreq_BB_110875509705360","bits_modified":[],"call_stack":"CLOCK_GetLPI2cClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x156 register","register_name":"REG_0x156","sequence_number":84,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetLPI2cClkFreq","line":2845},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40003008","basic_block_id":"CLOCK_CalFroFreq_BB_110875509815456","bits_modified":[],"call_stack":"CLOCK_CalFroFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL1","purpose":"Access PSCCTL2 register","register_name":"PSCCTL2","sequence_number":85,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":599},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_CalFroFreq_BB_110875509831392","bits_modified":[],"call_stack":"CLOCK_CalFroFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":86,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":605},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_CalFroFreq_BB_110875509832432","bits_modified":[],"call_stack":"CLOCK_CalFroFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":5,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":87,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":607},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_CalFroFreq_BB_110875509839360","bits_modified":[],"call_stack":"CLOCK_CalFroFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":3,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":88,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":609},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_CalFroFreq_BB_110875509846928","bits_modified":[],"call_stack":"CLOCK_CalFroFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":3,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":89,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":611},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_CalFroFreq_BB_110875509846928","bits_modified":[],"call_stack":"CLOCK_CalFroFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":11,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":90,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":612},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_CalFroFreq_BB_110875509846928","bits_modified":[],"call_stack":"CLOCK_CalFroFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":20,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":91,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":613},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_GetFroFlags_BB_110875509873952","bits_modified":[],"call_stack":"CLOCK_GetFroFlags","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":7,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":92,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetFroFlags","line":666},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061030","basic_block_id":"CLOCK_EnableFroClkOutput_BB_110875509884784","bits_modified":[],"call_stack":"CLOCK_EnableFroClkOutput","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"RSTCTL1","purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x48","sequence_number":93,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkOutput","line":678},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001060","basic_block_id":"CLOCK_EnableFroClkOutput_BB_110875509891248","bits_modified":[],"call_stack":"CLOCK_EnableFroClkOutput","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x96","sequence_number":94,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkOutput","line":685},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001060","basic_block_id":"CLOCK_EnableFroClkOutput_BB_110875509896192","bits_modified":[],"call_stack":"CLOCK_EnableFroClkOutput","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x96","sequence_number":95,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkOutput","line":691},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_EnableFroClkOutput_BB_110875509900688","bits_modified":[],"call_stack":"CLOCK_EnableFroClkOutput","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":3,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":96,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkOutput","line":707},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_EnableFroClkOutput_BB_110875509900688","bits_modified":["bit_0","bit_1","bit_2","bit_3","bit_4","bit_5","bit_6","bit_7","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"CLOCK_EnableFroClkOutput","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":11,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":97,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkOutput","line":707},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_EnableFroClkOutput_BB_110875509900688","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableFroClkOutput","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":16,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":98,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkOutput","line":708},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_EnableFroAutoTuning_BB_110875509940800","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableFroAutoTuning","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":3,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":99,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":743},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_EnableFroAutoTuning_BB_110875509940800","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableFroAutoTuning","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":50,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":100,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":750},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_EnableFroAutoTuning_BB_110875509940800","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableFroAutoTuning","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":76,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":101,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":756},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_EnableFroAutoTuning_BB_110875510004256","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableFroAutoTuning","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":7,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":102,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":760},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_EnableFroAutoTuning_BB_110875510010176","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableFroAutoTuning","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":3,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":103,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":765},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_EnableFroAutoTuning_BB_110875510010320","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableFroAutoTuning","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":3,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":104,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":769},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_EnableFroAutoTuning_BB_110875510012944","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableFroAutoTuning","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":3,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":105,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":772},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_EnableFroAutoTuning_BB_110875509918992","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableFroAutoTuning","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":3,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":106,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":783},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_GetXtalInClkFreq_BB_110875509994560","bits_modified":[],"call_stack":"CLOCK_GetXtalInClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":107,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h","function":"CLOCK_GetXtalInClkFreq","line":2186},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40003018","basic_block_id":"CLOCK_EnableFroClkFreqCloseLoop_BB_110875510042288","bits_modified":["bit_0-31"],"call_stack":"CLOCK_EnableFroClkFreqCloseLoop","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":13,"peripheral_name":"CLKCTL1","purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x24","sequence_number":108,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkFreqCloseLoop","line":819},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_EnableFroClkFreqCloseLoop_BB_110875510058768","bits_modified":[],"call_stack":"CLOCK_EnableFroClkFreqCloseLoop","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":5,"peripheral_name":"SYSCON0","purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":109,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkFreqCloseLoop","line":845},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_ConfigFroTrim_BB_110875510069696","bits_modified":[],"call_stack":"CLOCK_ConfigFroTrim","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":7,"peripheral_name":"SYSCON0","purpose":"Configure SYSCON0 settings","register_name":"AHBMATPRIO","sequence_number":110,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_ConfigFroTrim","line":807},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_ConfigFroTrim_BB_110875510069696","bits_modified":["bit_0-31"],"call_stack":"CLOCK_ConfigFroTrim","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":25,"peripheral_name":"SYSCON0","purpose":"Configure SYSCON0 settings","register_name":"AHBMATPRIO","sequence_number":111,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_ConfigFroTrim","line":807},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_DisableFro_BB_110875510099680","bits_modified":["bit_0-31"],"call_stack":"CLOCK_DisableFro","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"SYSCON0","purpose":"Disable SYSCON0 functionality","register_name":"AHBMATPRIO","sequence_number":112,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableFro","line":858},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40003010","basic_block_id":"CLOCK_DisableFro_BB_110875510099680","bits_modified":["bit_0-31"],"call_stack":"CLOCK_DisableFro","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":11,"peripheral_name":"CLKCTL1","purpose":"Disable CLKCTL1 functionality","register_name":"PSCCTL4","sequence_number":113,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableFro","line":862},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40003010","basic_block_id":"CLOCK_InitMainPll_BB_110875510106400","bits_modified":["bit_0-31"],"call_stack":"CLOCK_InitMainPll","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":2,"peripheral_name":"CLKCTL1","purpose":"Initialize CLKCTL1 controller","register_name":"PSCCTL4","sequence_number":114,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_InitMainPll","line":876},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40003018","basic_block_id":"CLOCK_InitMainPll_BB_110875510106400","bits_modified":["bit_0-31"],"call_stack":"CLOCK_InitMainPll","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":27,"peripheral_name":"CLKCTL1","purpose":"Initialize CLKCTL1 controller","register_name":"REG_0x24","sequence_number":115,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_InitMainPll","line":891},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40003010","basic_block_id":"CLOCK_InitAudioPll_BB_110875510171504","bits_modified":["bit_0-31"],"call_stack":"CLOCK_InitAudioPll","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":2,"peripheral_name":"CLKCTL1","purpose":"Initialize CLKCTL1 controller","register_name":"PSCCTL4","sequence_number":116,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_InitAudioPll","line":950},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40003018","basic_block_id":"CLOCK_InitAudioPll_BB_110875510171504","bits_modified":["bit_0-31"],"call_stack":"CLOCK_InitAudioPll","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":27,"peripheral_name":"CLKCTL1","purpose":"Initialize CLKCTL1 controller","register_name":"REG_0x24","sequence_number":117,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_InitAudioPll","line":966},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_GetOsc32KFreq_BB_110875510299312","bits_modified":[],"call_stack":"CLOCK_GetOsc32KFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":118,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetOsc32KFreq","line":1090},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001060","basic_block_id":"CLOCK_EnableFro0ClkForDomain_BB_110875509491104","bits_modified":[],"call_stack":"CLOCK_EnableFro0ClkForDomain","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x96","sequence_number":119,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFro0ClkForDomain","line":1133},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001068","basic_block_id":"CLOCK_EnableFro0ClkForDomain_BB_110875510333024","bits_modified":["bit_7","bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"CLOCK_EnableFro0ClkForDomain","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x104","sequence_number":120,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFro0ClkForDomain","line":1141},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001078","basic_block_id":"CLOCK_GetComputeBaseClkFreq_BB_110875510335984","bits_modified":[],"call_stack":"CLOCK_GetComputeBaseClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"CLKCTL0","purpose":"Access PSCCTL2_CLR register","register_name":"PSCCTL2_CLR","sequence_number":121,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetComputeBaseClkFreq","line":1148},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4000107C","basic_block_id":"CLOCK_GetComputeDspBaseClkFreq_BB_110875510349952","bits_modified":[],"call_stack":"CLOCK_GetComputeDspBaseClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"CLKCTL0","purpose":"Access PSCCTL3_CLR register","register_name":"PSCCTL3_CLR","sequence_number":122,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetComputeDspBaseClkFreq","line":1176},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001080","basic_block_id":"CLOCK_GetVdd2ComBaseClkFreq_BB_110875510363872","bits_modified":[],"call_stack":"CLOCK_GetVdd2ComBaseClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access PSCCTL4_CLR register","register_name":"PSCCTL4_CLR","sequence_number":123,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetVdd2ComBaseClkFreq","line":1204},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001158","basic_block_id":"CLOCK_GetComputeAudioClkFreq_BB_110875510376272","bits_modified":[],"call_stack":"CLOCK_GetComputeAudioClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x344 register","register_name":"REG_0x344","sequence_number":124,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetComputeAudioClkFreq","line":1230},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_GetSenseAudioClkFreq_BB_110875510416896","bits_modified":[],"call_stack":"CLOCK_GetSenseAudioClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":125,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSenseAudioClkFreq","line":1254},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001104","basic_block_id":"CLOCK_GetFCClkFreq_BB_110875510424064","bits_modified":[],"call_stack":"CLOCK_GetFCClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":3,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x260 register","register_name":"REG_0x260","sequence_number":126,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetFCClkFreq","line":1267},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001104","basic_block_id":"CLOCK_GetFCClkFreq_BB_110875510424064","bits_modified":[],"call_stack":"CLOCK_GetFCClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":9,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x260 register","register_name":"REG_0x260","sequence_number":127,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetFCClkFreq","line":1268},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001105","basic_block_id":"CLOCK_GetFCClkFreq_BB_110875510424064","bits_modified":[],"call_stack":"CLOCK_GetFCClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":17,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x261 register","register_name":"REG_0x261","sequence_number":128,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetFCClkFreq","line":1269},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40002000","basic_block_id":"CLOCK_GetSysOscFreq_BB_110875510488448","bits_modified":[],"call_stack":"CLOCK_GetSysOscFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":129,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h","function":"CLOCK_GetSysOscFreq","line":2347},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061028","basic_block_id":"CLOCK_GetSenseBaseClkFreq_BB_110875510492624","bits_modified":[],"call_stack":"CLOCK_GetSenseBaseClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x40 register","register_name":"REG_0x40","sequence_number":130,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSenseBaseClkFreq","line":1370},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061028","basic_block_id":"CLOCK_GetSenseBaseClkFreq_BB_110875510492624","bits_modified":[],"call_stack":"CLOCK_GetSenseBaseClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":8,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x40 register","register_name":"REG_0x40","sequence_number":131,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSenseBaseClkFreq","line":1373},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061048","basic_block_id":"CLOCK_GetSenseMainClkFreq_BB_110875510509568","bits_modified":[],"call_stack":"CLOCK_GetSenseMainClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x72 register","register_name":"REG_0x72","sequence_number":132,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSenseMainClkFreq","line":1495},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061040","basic_block_id":"CLOCK_GetSenseMainClkFreq_BB_110875510513728","bits_modified":[],"call_stack":"CLOCK_GetSenseMainClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"RSTCTL1","purpose":"Access PRSTCTL0_SET register","register_name":"PRSTCTL0_SET","sequence_number":133,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSenseMainClkFreq","line":1518},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061030","basic_block_id":"CLOCK_EnableFro2ClkForDomain_BB_110875510563584","bits_modified":[],"call_stack":"CLOCK_EnableFro2ClkForDomain","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":0,"peripheral_name":"RSTCTL1","purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x48","sequence_number":134,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFro2ClkForDomain","line":1647},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40061038","basic_block_id":"CLOCK_EnableFro2ClkForDomain_BB_110875510567792","bits_modified":["bit_7","bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"CLOCK_EnableFro2ClkForDomain","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":2,"peripheral_name":"RSTCTL1","purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x56","sequence_number":135,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFro2ClkForDomain","line":1655},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061084","basic_block_id":"CLOCK_GetWakeClk32KFreq_BB_110875510637488","bits_modified":[],"call_stack":"CLOCK_GetWakeClk32KFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x132 register","register_name":"REG_0x132","sequence_number":136,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetWakeClk32KFreq","line":1887},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061088","basic_block_id":"CLOCK_GetWakeClk32KFreq_BB_110875510641280","bits_modified":[],"call_stack":"CLOCK_GetWakeClk32KFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x136 register","register_name":"REG_0x136","sequence_number":137,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetWakeClk32KFreq","line":1899},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010DC","basic_block_id":"CLOCK_GetUtickClkFreq_BB_110875509736176","bits_modified":[],"call_stack":"CLOCK_GetUtickClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x220 register","register_name":"REG_0x220","sequence_number":138,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetUtickClkFreq","line":2037},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010DC","basic_block_id":"CLOCK_GetUtickClkFreq_BB_110875510652000","bits_modified":[],"call_stack":"CLOCK_GetUtickClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x220 register","register_name":"REG_0x220","sequence_number":139,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetUtickClkFreq","line":2039},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010E0","basic_block_id":"CLOCK_GetUtickClkFreq_BB_110875510652144","bits_modified":[],"call_stack":"CLOCK_GetUtickClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x224 register","register_name":"REG_0x224","sequence_number":140,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetUtickClkFreq","line":2058},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001120","basic_block_id":"CLOCK_GetCTimerClkFreq_BB_110875509755376","bits_modified":[],"call_stack":"CLOCK_GetCTimerClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":6,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x288 register","register_name":"REG_0x288","sequence_number":141,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetCTimerClkFreq","line":2135},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001120","basic_block_id":"CLOCK_GetCTimerClkFreq_BB_110875510669328","bits_modified":[],"call_stack":"CLOCK_GetCTimerClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x288 register","register_name":"REG_0x288","sequence_number":142,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetCTimerClkFreq","line":2137},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001118","basic_block_id":"CLOCK_GetCTimerClkFreq_BB_110875510672912","bits_modified":[],"call_stack":"CLOCK_GetCTimerClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":3,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x280 register","register_name":"REG_0x280","sequence_number":143,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetCTimerClkFreq","line":2161},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001128","basic_block_id":"CLOCK_GetTrngClkFreq_BB_110875510690912","bits_modified":[],"call_stack":"CLOCK_GetTrngClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x296 register","register_name":"REG_0x296","sequence_number":144,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetTrngClkFreq","line":2201},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001128","basic_block_id":"CLOCK_GetTrngClkFreq_BB_110875510693296","bits_modified":[],"call_stack":"CLOCK_GetTrngClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x296 register","register_name":"REG_0x296","sequence_number":145,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetTrngClkFreq","line":2203},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4000112C","basic_block_id":"CLOCK_GetTrngClkFreq_BB_110875510693440","bits_modified":[],"call_stack":"CLOCK_GetTrngClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x300 register","register_name":"REG_0x300","sequence_number":146,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetTrngClkFreq","line":2227},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010AC","basic_block_id":"CLOCK_GetTpiuClkFreq_BB_110875510708608","bits_modified":[],"call_stack":"CLOCK_GetTpiuClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x172 register","register_name":"REG_0x172","sequence_number":147,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetTpiuClkFreq","line":2234},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010AC","basic_block_id":"CLOCK_GetTpiuClkFreq_BB_110875510710944","bits_modified":[],"call_stack":"CLOCK_GetTpiuClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x172 register","register_name":"REG_0x172","sequence_number":148,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetTpiuClkFreq","line":2236},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010B0","basic_block_id":"CLOCK_GetTpiuClkFreq_BB_110875510711088","bits_modified":[],"call_stack":"CLOCK_GetTpiuClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x176 register","register_name":"REG_0x176","sequence_number":149,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetTpiuClkFreq","line":2260},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4000110C","basic_block_id":"CLOCK_GetSaiClkFreq_BB_110875510725248","bits_modified":[],"call_stack":"CLOCK_GetSaiClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x268 register","register_name":"REG_0x268","sequence_number":150,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSaiClkFreq","line":2267},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4000110C","basic_block_id":"CLOCK_GetSaiClkFreq_BB_110875510727632","bits_modified":[],"call_stack":"CLOCK_GetSaiClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x268 register","register_name":"REG_0x268","sequence_number":151,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSaiClkFreq","line":2269},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40001110","basic_block_id":"CLOCK_GetSaiClkFreq_BB_110875510727776","bits_modified":[],"call_stack":"CLOCK_GetSaiClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x272 register","register_name":"REG_0x272","sequence_number":152,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSaiClkFreq","line":2293},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4006106C","basic_block_id":"CLOCK_GetSdAdcClkFreq_BB_110875510741952","bits_modified":[],"call_stack":"CLOCK_GetSdAdcClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x108 register","register_name":"REG_0x108","sequence_number":153,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSdAdcClkFreq","line":2610},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4006106C","basic_block_id":"CLOCK_GetSdAdcClkFreq_BB_110875510744288","bits_modified":[],"call_stack":"CLOCK_GetSdAdcClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x108 register","register_name":"REG_0x108","sequence_number":154,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSdAdcClkFreq","line":2612},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061070","basic_block_id":"CLOCK_GetSdAdcClkFreq_BB_110875510744432","bits_modified":[],"call_stack":"CLOCK_GetSdAdcClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"RSTCTL1","purpose":"Access PRSTCTL0_CLR register","register_name":"PRSTCTL0_CLR","sequence_number":155,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSdAdcClkFreq","line":2636},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061060","basic_block_id":"CLOCK_GetOSTimerClkFreq_BB_110875510758528","bits_modified":[],"call_stack":"CLOCK_GetOSTimerClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x96 register","register_name":"REG_0x96","sequence_number":156,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetOSTimerClkFreq","line":2643},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061060","basic_block_id":"CLOCK_GetOSTimerClkFreq_BB_110875510760864","bits_modified":[],"call_stack":"CLOCK_GetOSTimerClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x96 register","register_name":"REG_0x96","sequence_number":157,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetOSTimerClkFreq","line":2645},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40061064","basic_block_id":"CLOCK_GetOSTimerClkFreq_BB_110875510761008","bits_modified":[],"call_stack":"CLOCK_GetOSTimerClkFreq","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"RSTCTL1","purpose":"Access REG_0x100 register","register_name":"REG_0x100","sequence_number":158,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetOSTimerClkFreq","line":2669},"value_read":null,"value_written":null}],"description":"Peripheral register accesses in chronological execution order","execution_phase_summary":{"driver_init":58,"runtime":101},"total_accesses":159}
