$date
	Fri Aug 08 15:55:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 4 ! o [3:0] $end
$var wire 8 " flags [7:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 4 % opcode [3:0] $end
$scope module _alu $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 4 ( opcode [3:0] $end
$var wire 5 ) sub_result [4:0] $end
$var parameter 32 * FLAG_C $end
$var parameter 32 + FLAG_EQ $end
$var parameter 32 , FLAG_GT $end
$var parameter 32 - FLAG_LT $end
$var parameter 32 . FLAG_N $end
$var parameter 32 / FLAG_NE $end
$var parameter 32 0 FLAG_V $end
$var parameter 32 1 FLAG_Z $end
$var reg 8 2 flags [7:0] $end
$var reg 4 3 o [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 1
b11 0
b101 /
b10 .
b111 -
b110 ,
b100 +
b1 *
$end
#0
$dumpvars
b0 3
b10011 2
b0 )
b1101 (
b0 '
b0 &
b1101 %
b0 $
b0 #
b10011 "
b0 !
$end
#10
