Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\16.1\Loopback\unsaved.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\16.1\Loopback\loopback --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading Loopback/unsaved.qsys
Progress: Reading input file
Progress: Adding botao [altera_avalon_pio 16.1]
Progress: Parameterizing module botao
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding div_0 [div 1.0]
Progress: Parameterizing module div_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 16.1]
Progress: Parameterizing module leds
Progress: Adding mul_0 [mul 1.0]
Progress: Parameterizing module mul_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding resto_0 [resto 1.0]
Progress: Parameterizing module resto_0
Progress: Adding switches [altera_avalon_pio 16.1]
Progress: Parameterizing module switches
Progress: Adding uart_0 [altera_avalon_uart 16.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: unsaved.mul_0.nios_custom_instruction_slave: Signal dataa[16] of type dataa must have width [32]
Warning: unsaved.mul_0.nios_custom_instruction_slave: Signal datab[16] of type datab must have width [32]
Info: unsaved.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: unsaved.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\16.1\Loopback\unsaved.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\16.1\Loopback\loopback\synthesis --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading Loopback/unsaved.qsys
Progress: Reading input file
Progress: Adding botao [altera_avalon_pio 16.1]
Progress: Parameterizing module botao
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding div_0 [div 1.0]
Progress: Parameterizing module div_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 16.1]
Progress: Parameterizing module leds
Progress: Adding mul_0 [mul 1.0]
Progress: Parameterizing module mul_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding resto_0 [resto 1.0]
Progress: Parameterizing module resto_0
Progress: Adding switches [altera_avalon_pio 16.1]
Progress: Parameterizing module switches
Progress: Adding uart_0 [altera_avalon_uart 16.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: unsaved.mul_0.nios_custom_instruction_slave: Signal dataa[16] of type dataa must have width [32]
Warning: unsaved.mul_0.nios_custom_instruction_slave: Signal datab[16] of type datab must have width [32]
Info: unsaved.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: unsaved.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Warning: unsaved: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: unsaved: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: botao: Starting RTL generation for module 'unsaved_botao'
Info: botao:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_botao --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7507_3575632409044300609.dir/0001_botao_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7507_3575632409044300609.dir/0001_botao_gen//unsaved_botao_component_configuration.pl  --do_build_sim=0  ]
Info: botao: Done RTL generation for module 'unsaved_botao'
Info: botao: "unsaved" instantiated altera_avalon_pio "botao"
Info: div_0: "unsaved" instantiated div "div_0"
Info: leds: Starting RTL generation for module 'unsaved_leds'
Info: leds:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_leds --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7507_3575632409044300609.dir/0003_leds_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7507_3575632409044300609.dir/0003_leds_gen//unsaved_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'unsaved_leds'
Info: leds: "unsaved" instantiated altera_avalon_pio "leds"
Info: mul_0: "unsaved" instantiated mul "mul_0"
Info: nios2_gen2_0: "unsaved" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'unsaved_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory2_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7507_3575632409044300609.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7507_3575632409044300609.dir/0005_onchip_memory2_0_gen//unsaved_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'unsaved_onchip_memory2_0'
Info: onchip_memory2_0: "unsaved" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: resto_0: "unsaved" instantiated resto "resto_0"
Info: switches: Starting RTL generation for module 'unsaved_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_switches --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7507_3575632409044300609.dir/0007_switches_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7507_3575632409044300609.dir/0007_switches_gen//unsaved_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'unsaved_switches'
Info: switches: "unsaved" instantiated altera_avalon_pio "switches"
Info: uart_0: Starting RTL generation for module 'unsaved_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=unsaved_uart_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7507_3575632409044300609.dir/0008_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7507_3575632409044300609.dir/0008_uart_0_gen//unsaved_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'unsaved_uart_0'
Info: uart_0: "unsaved" instantiated altera_avalon_uart "uart_0"
Info: nios2_gen2_0_custom_instruction_master_translator: "unsaved" instantiated altera_customins_master_translator "nios2_gen2_0_custom_instruction_master_translator"
Info: nios2_gen2_0_custom_instruction_master_multi_xconnect: "unsaved" instantiated altera_customins_xconnect "nios2_gen2_0_custom_instruction_master_multi_xconnect"
Info: nios2_gen2_0_custom_instruction_master_multi_slave_translator0: "unsaved" instantiated altera_customins_slave_translator "nios2_gen2_0_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "unsaved" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "unsaved" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "unsaved" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'unsaved_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_nios2_gen2_0_cpu --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7507_3575632409044300609.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7507_3575632409044300609.dir/0014_cpu_gen//unsaved_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.12.07 10:19:25 (*) Starting Nios II generation
Info: cpu: # 2017.12.07 10:19:25 (*)   Checking for plaintext license.
Info: cpu: # 2017.12.07 10:19:28 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2017.12.07 10:19:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.12.07 10:19:28 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.12.07 10:19:28 (*)   Plaintext license not found.
Info: cpu: # 2017.12.07 10:19:28 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.12.07 10:19:28 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.12.07 10:19:28 (*)   Creating all objects for CPU
Info: cpu: # 2017.12.07 10:19:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.12.07 10:19:36 (*)   Creating plain-text RTL
Info: cpu: # 2017.12.07 10:19:40 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'unsaved_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/intelFPGA_lite/16.1/Loopback/loopback/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/16.1/Loopback/loopback/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/intelFPGA_lite/16.1/Loopback/loopback/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: unsaved: Done "unsaved" with 36 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
