Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/27-openroad-globalplacement/tiny_tonegen.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[WARNING GRT-0097] No global routing found for nets.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.092060    0.092060 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.092060 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012705    0.185627    0.760206    0.852266 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.185627    0.000007    0.852273 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005076    0.296016    0.214779    1.067052 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.296016    0.000018    1.067071 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003297    0.162460    0.138017    1.205087 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.162460    0.000004    1.205091 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.205091   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.092060    0.092060 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.092060 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342060   clock uncertainty
                                  0.000000    0.342060   clock reconvergence pessimism
                                  0.139351    0.481411   library hold time
                                              0.481411   data required time
---------------------------------------------------------------------------------------------
                                              0.481411   data required time
                                             -1.205091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.723680   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.091976    0.091976 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.091976 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012068    0.180050    0.755912    0.847888 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.180050    0.000048    0.847936 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004207    0.236794    0.194056    1.041992 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.236794    0.000002    1.041994 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003104    0.180719    0.166540    1.208534 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.180719    0.000001    1.208536 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.208536   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.091976    0.091976 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.091976 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.341976   clock uncertainty
                                  0.000000    0.341976   clock reconvergence pessimism
                                  0.135870    0.477846   library hold time
                                              0.477846   data required time
---------------------------------------------------------------------------------------------
                                              0.477846   data required time
                                             -1.208536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730689   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.092114    0.092114 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.092114 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023992    0.471287    1.084631    1.176744 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.471287    0.000010    1.176754 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003615    0.178728    0.120340    1.297094 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.178728    0.000009    1.297103 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.297103   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.092114    0.092114 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.092114 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342114   clock uncertainty
                                  0.000000    0.342114   clock reconvergence pessimism
                                  0.136249    0.478363   library hold time
                                              0.478363   data required time
---------------------------------------------------------------------------------------------
                                              0.478363   data required time
                                             -1.297103   data arrival time
---------------------------------------------------------------------------------------------
                                              0.818740   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.092112    0.092112 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.092112 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019844    0.248321    0.808032    0.900144 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.248321    0.000014    0.900158 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004600    0.272411    0.269210    1.169368 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.272411    0.000007    1.169375 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003473    0.162232    0.136658    1.306033 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.162232    0.000007    1.306040 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.306040   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.092112    0.092112 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.092112 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342112   clock uncertainty
                                  0.000000    0.342112   clock reconvergence pessimism
                                  0.139394    0.481506   library hold time
                                              0.481506   data required time
---------------------------------------------------------------------------------------------
                                              0.481506   data required time
                                             -1.306040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.824534   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.091894    0.091894 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.091894 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013761    0.188950    0.767274    0.859168 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.188950    0.000074    0.859242 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.002974    0.146850    0.377630    1.236872 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.146850    0.000001    1.236873 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003140    0.114018    0.338225    1.575099 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.114018    0.000002    1.575101 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.575101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.091894    0.091894 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.091894 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.341894   clock uncertainty
                                  0.000000    0.341894   clock reconvergence pessimism
                                  0.149776    0.491671   library hold time
                                              0.491671   data required time
---------------------------------------------------------------------------------------------
                                              0.491671   data required time
                                             -1.575101   data arrival time
---------------------------------------------------------------------------------------------
                                              1.083430   slack (MET)


Startpoint: _653_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.092146    0.092146 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.092146 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004552    0.170308    0.890902    0.983048 ^ _653_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.170308    0.000006    0.983054 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006499    0.170674    0.153636    1.136690 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.170674    0.000045    1.136735 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012509    0.378951    0.272911    1.409647 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.378951    0.000036    1.409683 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003001    0.154729    0.109646    1.519328 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.154729    0.000003    1.519331 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003339    0.102028    0.262603    1.781934 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.102028    0.000005    1.781939 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.781939   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.091877    0.091877 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.091877 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.341877   clock uncertainty
                                  0.000000    0.341877   clock reconvergence pessimism
                                  0.152540    0.494417   library hold time
                                              0.494417   data required time
---------------------------------------------------------------------------------------------
                                              0.494417   data required time
                                             -1.781939   data arrival time
---------------------------------------------------------------------------------------------
                                              1.287522   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.671426    7.671426 ^ rst_n (in)
                                                         rst_n (net)
                      6.342272    0.000000    7.671426 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.671426   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.091877    0.091877 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.091877 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.341877   clock uncertainty
                                  0.000000    0.341877   clock reconvergence pessimism
                                  0.572090    0.913967   library removal time
                                              0.913967   data required time
---------------------------------------------------------------------------------------------
                                              0.913967   data required time
                                             -7.671426   data arrival time
---------------------------------------------------------------------------------------------
                                              6.757460   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.671463    7.671463 ^ rst_n (in)
                                                         rst_n (net)
                      6.342273    0.000000    7.671463 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.671463   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.091894    0.091894 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.091894 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.341894   clock uncertainty
                                  0.000000    0.341894   clock reconvergence pessimism
                                  0.572090    0.913984   library removal time
                                              0.913984   data required time
---------------------------------------------------------------------------------------------
                                              0.913984   data required time
                                             -7.671463   data arrival time
---------------------------------------------------------------------------------------------
                                              6.757479   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.671963    7.671963 ^ rst_n (in)
                                                         rst_n (net)
                      6.342280    0.000000    7.671963 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.671963   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.091976    0.091976 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.091976 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.341976   clock uncertainty
                                  0.000000    0.341976   clock reconvergence pessimism
                                  0.572090    0.914066   library removal time
                                              0.914066   data required time
---------------------------------------------------------------------------------------------
                                              0.914066   data required time
                                             -7.671963   data arrival time
---------------------------------------------------------------------------------------------
                                              6.757896   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672204    7.672204 ^ rst_n (in)
                                                         rst_n (net)
                      6.342283    0.000000    7.672204 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672204   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.092112    0.092112 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.092112 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342112   clock uncertainty
                                  0.000000    0.342112   clock reconvergence pessimism
                                  0.572090    0.914202   library removal time
                                              0.914202   data required time
---------------------------------------------------------------------------------------------
                                              0.914202   data required time
                                             -7.672204   data arrival time
---------------------------------------------------------------------------------------------
                                              6.758002   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672236    7.672236 ^ rst_n (in)
                                                         rst_n (net)
                      6.342284    0.000000    7.672236 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672236   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.092114    0.092114 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.092114 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342114   clock uncertainty
                                  0.000000    0.342114   clock reconvergence pessimism
                                  0.572090    0.914204   library removal time
                                              0.914204   data required time
---------------------------------------------------------------------------------------------
                                              0.914204   data required time
                                             -7.672236   data arrival time
---------------------------------------------------------------------------------------------
                                              6.758033   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672185    7.672185 ^ rst_n (in)
                                                         rst_n (net)
                      6.342283    0.000000    7.672185 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672185   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.092060    0.092060 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.092060 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342060   clock uncertainty
                                  0.000000    0.342060   clock reconvergence pessimism
                                  0.572090    0.914150   library removal time
                                              0.914150   data required time
---------------------------------------------------------------------------------------------
                                              0.914150   data required time
                                             -7.672185   data arrival time
---------------------------------------------------------------------------------------------
                                              6.758035   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672390    7.672390 ^ rst_n (in)
                                                         rst_n (net)
                      6.342287    0.000000    7.672390 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.092151    0.092151 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.092151 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342151   clock uncertainty
                                  0.000000    0.342151   clock reconvergence pessimism
                                  0.572090    0.914241   library removal time
                                              0.914241   data required time
---------------------------------------------------------------------------------------------
                                              0.914241   data required time
                                             -7.672390   data arrival time
---------------------------------------------------------------------------------------------
                                              6.758149   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672388    7.672388 ^ rst_n (in)
                                                         rst_n (net)
                      6.342287    0.000000    7.672388 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672388   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.092150    0.092150 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.092150 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342150   clock uncertainty
                                  0.000000    0.342150   clock reconvergence pessimism
                                  0.572090    0.914240   library removal time
                                              0.914240   data required time
---------------------------------------------------------------------------------------------
                                              0.914240   data required time
                                             -7.672388   data arrival time
---------------------------------------------------------------------------------------------
                                              6.758149   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672384    7.672384 ^ rst_n (in)
                                                         rst_n (net)
                      6.342286    0.000000    7.672384 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.092146    0.092146 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.092146 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342146   clock uncertainty
                                  0.000000    0.342146   clock reconvergence pessimism
                                  0.572090    0.914235   library removal time
                                              0.914235   data required time
---------------------------------------------------------------------------------------------
                                              0.914235   data required time
                                             -7.672384   data arrival time
---------------------------------------------------------------------------------------------
                                              6.758149   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672390    7.672390 ^ rst_n (in)
                                                         rst_n (net)
                      6.342287    0.000000    7.672390 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672390   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092150   20.092152 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092152 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842152   clock uncertainty
                                  0.000000   19.842152   clock reconvergence pessimism
                                 -2.093040   17.749113   library recovery time
                                             17.749113   data required time
---------------------------------------------------------------------------------------------
                                             17.749113   data required time
                                             -7.672390   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076723   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672388    7.672388 ^ rst_n (in)
                                                         rst_n (net)
                      6.342287    0.000000    7.672388 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672388   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092150   20.092152 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092152 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842152   clock uncertainty
                                  0.000000   19.842152   clock reconvergence pessimism
                                 -2.093040   17.749113   library recovery time
                                             17.749113   data required time
---------------------------------------------------------------------------------------------
                                             17.749113   data required time
                                             -7.672388   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076725   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672384    7.672384 ^ rst_n (in)
                                                         rst_n (net)
                      6.342286    0.000000    7.672384 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672384   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092145   20.092146 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092146 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842146   clock uncertainty
                                  0.000000   19.842146   clock reconvergence pessimism
                                 -2.093040   17.749105   library recovery time
                                             17.749105   data required time
---------------------------------------------------------------------------------------------
                                             17.749105   data required time
                                             -7.672384   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076722   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672236    7.672236 ^ rst_n (in)
                                                         rst_n (net)
                      6.342284    0.000000    7.672236 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672236   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092113   20.092113 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092113 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842113   clock uncertainty
                                  0.000000   19.842113   clock reconvergence pessimism
                                 -2.093039   17.749075   library recovery time
                                             17.749075   data required time
---------------------------------------------------------------------------------------------
                                             17.749075   data required time
                                             -7.672236   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076839   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672185    7.672185 ^ rst_n (in)
                                                         rst_n (net)
                      6.342283    0.000000    7.672185 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672185   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092060   20.092060 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092060 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842060   clock uncertainty
                                  0.000000   19.842060   clock reconvergence pessimism
                                 -2.093039   17.749022   library recovery time
                                             17.749022   data required time
---------------------------------------------------------------------------------------------
                                             17.749022   data required time
                                             -7.672185   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076838   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672204    7.672204 ^ rst_n (in)
                                                         rst_n (net)
                      6.342283    0.000000    7.672204 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672204   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092111   20.092112 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092112 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842112   clock uncertainty
                                  0.000000   19.842112   clock reconvergence pessimism
                                 -2.093039   17.749073   library recovery time
                                             17.749073   data required time
---------------------------------------------------------------------------------------------
                                             17.749073   data required time
                                             -7.672204   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076870   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.671963    7.671963 ^ rst_n (in)
                                                         rst_n (net)
                      6.342280    0.000000    7.671963 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.671963   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.091976   20.091976 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.091976 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.841978   clock uncertainty
                                  0.000000   19.841978   clock reconvergence pessimism
                                 -2.093037   17.748941   library recovery time
                                             17.748941   data required time
---------------------------------------------------------------------------------------------
                                             17.748941   data required time
                                             -7.671963   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076978   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.671463    7.671463 ^ rst_n (in)
                                                         rst_n (net)
                      6.342273    0.000000    7.671463 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.671463   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.091894   20.091894 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.091894 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.841896   clock uncertainty
                                  0.000000   19.841896   clock reconvergence pessimism
                                 -2.093034   17.748863   library recovery time
                                             17.748863   data required time
---------------------------------------------------------------------------------------------
                                             17.748863   data required time
                                             -7.671463   data arrival time
---------------------------------------------------------------------------------------------
                                             10.077399   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.671426    7.671426 ^ rst_n (in)
                                                         rst_n (net)
                      6.342272    0.000000    7.671426 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.671426   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.091877   20.091877 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.091877 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.841879   clock uncertainty
                                  0.000000   19.841879   clock reconvergence pessimism
                                 -2.093034   17.748844   library recovery time
                                             17.748844   data required time
---------------------------------------------------------------------------------------------
                                             17.748844   data required time
                                             -7.671426   data arrival time
---------------------------------------------------------------------------------------------
                                             10.077418   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012658    0.259300    0.121882    4.121882 ^ ena (in)
                                                         ena (net)
                      0.259300    0.000000    4.121882 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019626    0.354628    0.263075    4.384957 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.354628    0.000027    4.384984 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003104    0.356668    0.270190    4.655173 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.356668    0.000001    4.655175 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.655175   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.091976   20.091976 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.091976 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.841978   clock uncertainty
                                  0.000000   19.841978   clock reconvergence pessimism
                                 -0.330652   19.511324   library setup time
                                             19.511324   data required time
---------------------------------------------------------------------------------------------
                                             19.511324   data required time
                                             -4.655175   data arrival time
---------------------------------------------------------------------------------------------
                                             14.856151   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012658    0.259300    0.121882    4.121882 ^ ena (in)
                                                         ena (net)
                      0.259300    0.000000    4.121882 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019626    0.354628    0.263075    4.384957 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.354628    0.000091    4.385047 v _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003473    0.246927    0.221631    4.606679 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.246927    0.000007    4.606685 ^ _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.606685   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092111   20.092112 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092112 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842112   clock uncertainty
                                  0.000000   19.842112   clock reconvergence pessimism
                                 -0.309315   19.532797   library setup time
                                             19.532797   data required time
---------------------------------------------------------------------------------------------
                                             19.532797   data required time
                                             -4.606685   data arrival time
---------------------------------------------------------------------------------------------
                                             14.926112   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012658    0.259300    0.121882    4.121882 ^ ena (in)
                                                         ena (net)
                      0.259300    0.000000    4.121882 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019626    0.354628    0.263075    4.384957 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.354628    0.000067    4.385024 v _371_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003297    0.242360    0.218510    4.603534 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.242360    0.000004    4.603538 ^ _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.603538   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092060   20.092060 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092060 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842060   clock uncertainty
                                  0.000000   19.842060   clock reconvergence pessimism
                                 -0.308345   19.533716   library setup time
                                             19.533716   data required time
---------------------------------------------------------------------------------------------
                                             19.533716   data required time
                                             -4.603538   data arrival time
---------------------------------------------------------------------------------------------
                                             14.930179   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012658    0.259300    0.121882    4.121882 ^ ena (in)
                                                         ena (net)
                      0.259300    0.000000    4.121882 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019626    0.354628    0.263075    4.384957 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.354628    0.000090    4.385047 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003615    0.253995    0.215958    4.601005 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.253995    0.000009    4.601014 ^ _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.601014   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092113   20.092113 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092113 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842113   clock uncertainty
                                  0.000000   19.842113   clock reconvergence pessimism
                                 -0.310816   19.531298   library setup time
                                             19.531298   data required time
---------------------------------------------------------------------------------------------
                                             19.531298   data required time
                                             -4.601014   data arrival time
---------------------------------------------------------------------------------------------
                                             14.930284   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012658    0.259300    0.121875    4.121875 ^ ena (in)
                                                         ena (net)
                      0.259300    0.000000    4.121875 ^ _369_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003140    0.175232    0.446944    4.568819 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.175232    0.000002    4.568821 ^ _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.568821   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.091894   20.091894 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.091894 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.841896   clock uncertainty
                                  0.000000   19.841896   clock reconvergence pessimism
                                 -0.294089   19.547808   library setup time
                                             19.547808   data required time
---------------------------------------------------------------------------------------------
                                             19.547808   data required time
                                             -4.568821   data arrival time
---------------------------------------------------------------------------------------------
                                             14.978988   slack (MET)


Startpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037408    0.185397    0.091877    0.091877 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000    0.091877 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    81    0.341522    5.534844    4.037277    4.129154 ^ _642_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      5.534844    0.000047    4.129201 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003001    0.661857    0.114715    4.243916 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.661857    0.000003    4.243919 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003339    0.140402    0.308128    4.552047 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.140402    0.000004    4.552052 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.552052   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.091877   20.091877 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.091877 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.841879   clock uncertainty
                                  0.000000   19.841879   clock reconvergence pessimism
                                 -0.286866   19.555012   library setup time
                                             19.555012   data required time
---------------------------------------------------------------------------------------------
                                             19.555012   data required time
                                             -4.552052   data arrival time
---------------------------------------------------------------------------------------------
                                             15.002961   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    59    0.393443    6.342173    3.672390    7.672390 ^ rst_n (in)
                                                         rst_n (net)
                      6.342287    0.000000    7.672390 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.672390   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.092150   20.092152 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.092152 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842152   clock uncertainty
                                  0.000000   19.842152   clock reconvergence pessimism
                                 -2.093040   17.749113   library recovery time
                                             17.749113   data required time
---------------------------------------------------------------------------------------------
                                             17.749113   data required time
                                             -7.672390   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076723   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012658    0.259300    0.121882    4.121882 ^ ena (in)
                                                         ena (net)
                      0.259300    0.000000    4.121882 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019626    0.354628    0.263075    4.384957 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.354628    0.000027    4.384984 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003104    0.356668    0.270190    4.655173 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.356668    0.000001    4.655175 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.655175   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037408    0.185397    0.091976   20.091976 ^ clk (in)
                                                         clk (net)
                      0.185397    0.000000   20.091976 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.841978   clock uncertainty
                                  0.000000   19.841978   clock reconvergence pessimism
                                 -0.330652   19.511324   library setup time
                                             19.511324   data required time
---------------------------------------------------------------------------------------------
                                             19.511324   data required time
                                             -4.655175   data arrival time
---------------------------------------------------------------------------------------------
                                             14.856151   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_612_/I                                 3.000000    6.342315   -3.342315 (VIOLATED)
_613_/I                                 3.000000    6.342313   -3.342313 (VIOLATED)
_614_/I                                 3.000000    6.342315   -3.342315 (VIOLATED)
_617_/I                                 3.000000    6.342313   -3.342313 (VIOLATED)
_619_/I                                 3.000000    6.342314   -3.342314 (VIOLATED)
_620_/I                                 3.000000    6.342313   -3.342313 (VIOLATED)
_623_/I                                 3.000000    6.342314   -3.342314 (VIOLATED)
_697_/RN                                3.000000    6.342315   -3.342315 (VIOLATED)
_621_/I                                 3.000000    6.342310   -3.342310 (VIOLATED)
_698_/RN                                3.000000    6.342313   -3.342314 (VIOLATED)
_699_/RN                                3.000000    6.342315   -3.342315 (VIOLATED)
_622_/I                                 3.000000    6.342310   -3.342310 (VIOLATED)
_415_/A1                                3.000000    6.342303   -3.342303 (VIOLATED)
_615_/I                                 3.000000    6.342302   -3.342302 (VIOLATED)
_704_/RN                                3.000000    6.342305   -3.342305 (VIOLATED)
_616_/I                                 3.000000    6.342301   -3.342301 (VIOLATED)
_618_/I                                 3.000000    6.342303   -3.342303 (VIOLATED)
_624_/I                                 3.000000    6.342303   -3.342304 (VIOLATED)
_658_/RN                                3.000000    6.342297   -3.342297 (VIOLATED)
_700_/RN                                3.000000    6.342299   -3.342299 (VIOLATED)
_701_/RN                                3.000000    6.342299   -3.342299 (VIOLATED)
_702_/RN                                3.000000    6.342298   -3.342298 (VIOLATED)
_703_/RN                                3.000000    6.342296   -3.342296 (VIOLATED)
_646_/RN                                3.000000    6.342284   -3.342284 (VIOLATED)
_647_/RN                                3.000000    6.342283   -3.342283 (VIOLATED)
_650_/RN                                3.000000    6.342283   -3.342283 (VIOLATED)
_651_/RN                                3.000000    6.342287   -3.342287 (VIOLATED)
_652_/RN                                3.000000    6.342287   -3.342287 (VIOLATED)
_653_/RN                                3.000000    6.342286   -3.342286 (VIOLATED)
_686_/SETN                              3.000000    6.342286   -3.342286 (VIOLATED)
_687_/SETN                              3.000000    6.342286   -3.342286 (VIOLATED)
_648_/RN                                3.000000    6.342280   -3.342280 (VIOLATED)
_642_/RN                                3.000000    6.342272   -3.342272 (VIOLATED)
_649_/RN                                3.000000    6.342273   -3.342273 (VIOLATED)
_683_/RN                                3.000000    6.342275   -3.342275 (VIOLATED)
_688_/SETN                              3.000000    6.342277   -3.342277 (VIOLATED)
_689_/RN                                3.000000    6.342276   -3.342276 (VIOLATED)
_684_/RN                                3.000000    6.342270   -3.342271 (VIOLATED)
_690_/RN                                3.000000    6.342273   -3.342273 (VIOLATED)
_691_/SETN                              3.000000    6.342268   -3.342269 (VIOLATED)
_685_/RN                                3.000000    6.342263   -3.342263 (VIOLATED)
_692_/SETN                              3.000000    6.342265   -3.342265 (VIOLATED)
_579_/A2                                3.000000    6.342258   -3.342258 (VIOLATED)
_681_/SETN                              3.000000    6.342242   -3.342242 (VIOLATED)
_693_/RN                                3.000000    6.342238   -3.342238 (VIOLATED)
_694_/SETN                              3.000000    6.342238   -3.342238 (VIOLATED)
_682_/RN                                3.000000    6.342231   -3.342231 (VIOLATED)
_324_/I                                 3.000000    6.342215   -3.342215 (VIOLATED)
_401_/A2                                3.000000    6.342216   -3.342216 (VIOLATED)
_402_/A2                                3.000000    6.342217   -3.342217 (VIOLATED)
_552_/A1                                3.000000    6.342216   -3.342217 (VIOLATED)
_562_/C                                 3.000000    6.342216   -3.342217 (VIOLATED)
_680_/D                                 3.000000    6.342217   -3.342217 (VIOLATED)
_593_/B                                 3.000000    6.342206   -3.342206 (VIOLATED)
_599_/B                                 3.000000    6.342200   -3.342200 (VIOLATED)
_602_/B                                 3.000000    6.342194   -3.342194 (VIOLATED)
rst_n                                   3.000000    6.342173   -3.342173 (VIOLATED)
_590_/B                                 3.000000    6.342173   -3.342173 (VIOLATED)
_605_/B                                 3.000000    6.342173   -3.342173 (VIOLATED)
_608_/B                                 3.000000    6.342173   -3.342173 (VIOLATED)
_413_/A1                                3.000000    5.534844   -2.534844 (VIOLATED)
_625_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_626_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_627_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_628_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_629_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_630_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_631_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_632_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_633_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_634_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_635_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_636_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_637_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_638_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_639_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_640_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_641_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_642_/Q                                 3.000000    5.534844   -2.534844 (VIOLATED)
_643_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_644_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_645_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_654_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_655_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_656_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_657_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_658_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_659_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_660_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_661_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_662_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_663_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_664_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_665_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_666_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_667_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_668_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_669_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_670_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_671_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_672_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_673_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_674_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_675_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_676_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_677_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_678_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_679_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_680_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_681_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_682_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_683_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_684_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_685_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_686_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_687_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_688_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_689_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_690_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_691_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_692_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_693_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_694_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_695_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_696_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_697_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_698_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_699_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_700_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_701_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_702_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_703_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_704_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_705_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_706_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_707_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_708_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_709_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_710_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_711_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_712_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)
_713_/CLK                               3.000000    5.534844   -2.534844 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_642_/Q                                  10     81    -71 (VIOLATED)
rst_n                                    10     59    -49 (VIOLATED)
_713_/Q                                  10     18     -8 (VIOLATED)
_400_/ZN                                 10     13     -3 (VIOLATED)
_644_/Q                                  10     12     -2 (VIOLATED)
_654_/Q                                  10     12     -2 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.393443   -0.193443 (VIOLATED)
_642_/Q                                 0.200000    0.341522   -0.141522 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 142
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 142
max fanout violation count 6
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 6
max cap violation count 2
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 2
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _625_/CLK
  _626_/CLK
  _627_/CLK
  _628_/CLK
  _629_/CLK
  _630_/CLK
  _631_/CLK
  _632_/CLK
  _633_/CLK
  _634_/CLK
  _635_/CLK
  _636_/CLK
  _637_/CLK
  _638_/CLK
  _639_/CLK
  _640_/CLK
  _641_/CLK
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _664_/CLK
  _665_/CLK
  _666_/CLK
  _667_/CLK
  _668_/CLK
  _669_/CLK
  _670_/CLK
  _671_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _625_/D
  _626_/D
  _627_/D
  _628_/D
  _629_/D
  _630_/D
  _631_/D
  _632_/D
  _633_/D
  _634_/D
  _635_/D
  _636_/D
  _637_/D
  _638_/D
  _639_/D
  _640_/D
  _641_/D
  _643_/D
  _644_/D
  _645_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _664_/D
  _665_/D
  _666_/D
  _667_/D
  _668_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.483556e-03 4.350232e-04 3.579105e-08 1.918615e-03  85.8%
Combinational        2.609885e-04 5.580373e-05 3.706618e-08 3.168293e-04  14.2%
Clock                0.000000e+00 0.000000e+00 1.125000e-08 1.125000e-08   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.744544e-03 4.908270e-04 8.410743e-08 2.235455e-03 100.0%
                            78.0%        22.0%         0.0%
Writing metric power__internal__total: 0.0017445441335439682
Writing metric power__switching__total: 0.0004908270202577114
Writing metric power__leakage__total: 8.410742680098338e-8
Writing metric power__total: 0.0022354552056640387

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: -0.250219213542412
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.091894 source latency _649_/CLK ^
-0.092114 target latency _646_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250219 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 0.25027361447215724
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.092151 source latency _651_/CLK ^
-0.091877 target latency _642_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250274 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.7236802473221697
nom_tt_025C_5v00: 0.7236802473221697
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 10.07672285246501
nom_tt_025C_5v00: 10.07672285246501
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.723680
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 15.002961
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.091877         network latency _642_/CLK
        4.134507 network latency _656_/CLK
---------------
0.091877 4.134507 latency
        4.042630 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.805056         network latency _692_/CLK
        2.809441 network latency _656_/CLK
---------------
2.805056 2.809441 latency
        0.004386 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.056238         network latency _642_/CLK
        0.056511 network latency _651_/CLK
---------------
0.056238 0.056511 latency
        0.000274 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 5.00 fmax = 200.12
%OL_END_REPORT
