
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v8': elapsed time 7.12 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h" (CRD-1)
go libraries
# Info: Branching solution 'solution.v8' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v8' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'stockham_dit' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp" (CRD-1)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v7': elapsed time 5.66 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
Input file has changed
File '$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/ntt.cpp' saved
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h" (CRD-1)
go libraries
# Info: Branching solution 'solution.v7' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v7' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: Compilation aborted (CIN-5)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-65)
# Error: expected a ";" (CRD-65)
solution file set {$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/ntt.cpp} -updated
# Info: Completed transformation 'analyze' on solution 'solution.v7': elapsed time 6.57 seconds, memory usage 1772920kB, peak memory usage 1772920kB (SOL-9)
# Info: Starting transformation 'analyze' on solution 'solution.v7' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h" (CRD-1)
Pragma 'hls_design<top>' detected on routine 'stockham_dit' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
go compile
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Info: Branching solution 'solution.v7' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
File '$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/ntt.cpp' saved
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h" (CRD-1)
go compile
# Info: Branching solution 'solution.v6' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: Compilation aborted (CIN-5)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-20)
# Error: identifier "xt" is undefined (CRD-20)
solution file set {$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/ntt.cpp} -updated
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v6': elapsed time 5.71 seconds, memory usage 1707384kB, peak memory usage 1707384kB (SOL-9)
Input file has changed
# Info: Completed transformation 'analyze' on solution 'stockham_dit.v3': elapsed time 6.77 seconds, memory usage 1641848kB, peak memory usage 1641848kB (SOL-9)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
stockham_dit.v3
# Info: Branching solution 'stockham_dit.v3' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'stockham_dit.v3' (SOL-8)
go compile
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'stockham_dit' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v6': elapsed time 6.95 seconds, memory usage 1641848kB, peak memory usage 1641848kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'stockham_dit' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp" (CRD-1)
File '$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/utils.cpp' saved
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
/INPUTFILES/7
# Info: Branching solution 'solution.v6' at state 'new' (PRJ-2)
/INPUTFILES/2
solution file add ../../../pythonSelfUseCtype/stockham/stockham/src/utils.cpp
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: Compilation aborted (CIN-5)
# Error:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp" (CRD-20)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v6': elapsed time 5.94 seconds, memory usage 1641848kB, peak memory usage 1641848kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: identifier "PARAM_WIDTH" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/utils.cpp" (CRD-1)
go compile
File '$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/utils.cpp' saved
go compile
# Info: Completed transformation 'analyze' on solution 'solution.v6': elapsed time 3.19 seconds, memory usage 1445240kB, peak memory usage 1445240kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
go compile
# Info: Branching solution 'solution.v6' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
Pragma 'hls_design<top>' detected on routine 'stockham_dit' (CIN-6)
# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 3.14 seconds, memory usage 1445240kB, peak memory usage 1445240kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
go compile
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp (CIN-69)
# Error:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-979)
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
Input file has changed
File '$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/ntt.cpp' saved
solution file set {$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/ntt.cpp} -updated
# Error: Compilation aborted (CIN-5)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v4': elapsed time 2.87 seconds, memory usage 1445240kB, peak memory usage 1445240kB (SOL-9)
# Error: ambiguous "?" operation: second operand of type "DATA_TYPE" can be converted to third operand type "DATA_TYPE_SIGNED", and vice versa (CRD-979)
go compile
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
# Error: ambiguous "?" operation: second operand of type "DATA_TYPE" can be converted to third operand type "DATA_TYPE_SIGNED", and vice versa (CRD-979)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Error: no operator "[]" matches these operands (CRD-349)
# Error:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-979)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
solution file set {$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/ntt.cpp} -updated
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
Input file has changed
go compile
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp (CIN-69)
# Info: Completed transformation 'new' on solution 'solution.v3': elapsed time 2.92 seconds, memory usage 1445240kB, peak memory usage 1445240kB (SOL-9)
# Error: Compilation aborted (CIN-5)
# Error:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-349)
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
File '$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/ntt.cpp' saved
# Error:             operand types are: DATA_TYPE * [ ac_int<65, false> ] (CRD-349)
# Error: go analyze: Failed analyze
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
solution.v2
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
go analyze
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: ac_int is not a template (CRD-864)
# Error:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-864)
# Error: ac_int is not a template (CRD-864)
# Error:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-864)
# Error:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-864)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-864)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
solution file set {$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h} -updated
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp (CIN-69)
Input file has changed
# Error: ac_int is not a template (CRD-864)
# Error: ac_int is not a template (CRD-864)
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 0.22 seconds, memory usage 1379704kB, peak memory usage 1380248kB (SOL-9)
# Error: Compilation aborted (CIN-5)
File '$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h' saved
# Error: go analyze: Failed analyze
File '$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h' saved
File '$PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h' saved
solution new -state new -solution solution.v1 solution
Input file has changed
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 0.24 seconds, memory usage 1379692kB, peak memory usage 1380248kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
solution file add ../../../../NTT_Xilinx/Catapult/stockham_DIT/directives.tcl -exclude true
solution file add ../../../pythonSelfUseCtype/stockham/stockham/src/utils.cpp -exclude true
/INPUTFILES/1
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go analyze
solution file add ../../../pythonSelfUseCtype/stockham/stockham/src/main.cpp -exclude true
/INPUTFILES/3
option set Input/TargetPlatform x86_64
/INPUTFILES/4
/INPUTFILES/7
c++11
/INPUTFILES/2
option set Input/CppStandard c++11
solution file add ../../../pythonSelfUseCtype/stockham/stockham/src/ntt.cpp
/INPUTFILES/6
solution file add ../../../pythonSelfUseCtype/stockham/stockham/include/utils.h -exclude true
solution file add ../../../pythonSelfUseCtype/stockham/stockham/include/config.h
solution file add ../../../pythonSelfUseCtype/stockham/stockham/include/ntt.h -exclude true
/INPUTFILES/5
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/stockham/stockham/src/ntt.cpp" (CRD-1)
Source file analysis completed (CIN-68)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'stockham_dit.v13': elapsed time 5.46 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 100, Real ops = 34, Vars = 40 (SOL-21)
Loop '/stockham_dit/core/for:for' iterated at most 512 times. (LOOP-2)
# Info: CDesignChecker Shell script written to '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/stockham/stockham/stockham_dit.v13/CDesignChecker/design_checker.sh'
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
Design 'stockham_dit' was read (SOL-1)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Synthesizing routine 'stockham_dit' (CIN-13)
Found top design routine 'stockham_dit' specified by directive (CIN-52)
Inlining routine 'operator<<32, false>' (CIN-14)
Inlining routine 'stockham_dit' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'stockham_dit.v13' (SOL-8)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator&<34, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator-<32, false>' (CIN-14)
Inlining routine 'operator>><32, false>' (CIN-14)
Inlining routine 'operator-<32, false>' (CIN-14)
Inlining routine 'operator&<34, true>' (CIN-14)
Inlining routine 'operator>><32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Optimizing block '/stockham_dit' ... (CIN-4)
Inlining routine 'operator-<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Loop '/stockham_dit/core/for' iterated at most 10 times. (LOOP-2)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 100, Real ops = 34, Vars = 40 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'stockham_dit.v13': elapsed time 0.33 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'stockham_dit.v13' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 100, Real ops = 34, Vars = 40 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'stockham_dit.v13': elapsed time 0.18 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'stockham_dit.v13' (SOL-8)
go extract

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 108, Real ops = 34, Vars = 44 (SOL-21)
# Info: Completed transformation 'loops' on solution 'stockham_dit.v13': elapsed time 0.04 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
Loop '/stockham_dit/core/for:for' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'stockham_dit.v13' (SOL-8)
Loop '/stockham_dit/core/main' is left rolled. (LOOP-4)
Loop '/stockham_dit/core/for' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 253, Real ops = 34, Vars = 69 (SOL-21)
# Info: Completed transformation 'memories' on solution 'stockham_dit.v13': elapsed time 0.99 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
Memory Resource '/stockham_dit/core/yt:rsc(0)(7)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/stockham_dit/core/yt:rsc(0)(6)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/stockham_dit/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Resource '/stockham_dit/xt:rsc' split into 1 x 8 blocks (MEM-11)
Memory Resource '/stockham_dit/core/yt:rsc(0)(3)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/stockham_dit/core/yt:rsc(0)(2)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/stockham_dit/core/yt:rsc(0)(5)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/stockham_dit/core/yt:rsc(0)(4)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Resource '/stockham_dit/core/yt:rsc' split into 1 x 8 blocks (MEM-11)
Memory Resource '/stockham_dit/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
# Info: Starting transformation 'memories' on solution 'stockham_dit.v13' (SOL-8)
Memory Resource '/stockham_dit/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/stockham_dit/core/yt:rsc(0)(1)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
I/O-Port Resource '/stockham_dit/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/stockham_dit/core/yt:rsc(0)(0)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/stockham_dit/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/stockham_dit/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/stockham_dit/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/stockham_dit/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/stockham_dit/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/stockham_dit/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/stockham_dit/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 253, Real ops = 34, Vars = 69 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'stockham_dit.v13': elapsed time 0.07 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'stockham_dit.v13' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 539, Real ops = 113, Vars = 107 (SOL-21)
# Info: Completed transformation 'architect' on solution 'stockham_dit.v13': elapsed time 1.08 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
Design 'stockham_dit' contains '113' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'stockham_dit.v13' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 539, Real ops = 113, Vars = 107 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'stockham_dit.v13': elapsed time 2.83 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
# Info: Final schedule of SEQUENTIAL '/stockham_dit/core': Latency = 15457, Area (Datapath, Register, Total) = 5957.70, 0.00, 5957.70 (CRAAS-12)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled SEQUENTIAL '/stockham_dit/core' (total length 51212 c-steps) (SCHD-8)
Prescheduled LOOP '/stockham_dit/core/core:rlp' (0 c-steps) (SCHD-7)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/stockham_dit/core': Latency = 15437, Area (Datapath, Register, Total) = 7797.70, 0.00, 7797.70 (CRAAS-11)
Prescheduled LOOP '/stockham_dit/core/for:for' (10 c-steps) (SCHD-7)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/stockham_dit/core/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/stockham_dit/core/for' (1 c-steps) (SCHD-7)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
# Info: Starting transformation 'allocate' on solution 'stockham_dit.v13' (SOL-8)
# Info: Select qualified components for data operations ... (CRAAS-3)
Performing concurrent resource allocation and scheduling on '/stockham_dit/core' (CRAAS-1)
Resource allocation and scheduling done. (CRAAS-2)

# Messages from "go schedule"

# Info: Completed transformation 'schedule' on solution 'stockham_dit.v13': elapsed time 25.54 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2617, Real ops = 130, Vars = 751 (SOL-21)
Global signal 'xt:rsc(0)(7).da' added to design 'stockham_dit' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(5).web' added to design 'stockham_dit' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).qb' added to design 'stockham_dit' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).adrb' added to design 'stockham_dit' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).db' added to design 'stockham_dit' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(4).wea' added to design 'stockham_dit' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).qa' added to design 'stockham_dit' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).adra' added to design 'stockham_dit' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).da' added to design 'stockham_dit' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(5).wea' added to design 'stockham_dit' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(6).web' added to design 'stockham_dit' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(5).qa' added to design 'stockham_dit' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(6).qb' added to design 'stockham_dit' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(5).adra' added to design 'stockham_dit' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(6).adrb' added to design 'stockham_dit' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(5).da' added to design 'stockham_dit' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(6).db' added to design 'stockham_dit' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(5).web' added to design 'stockham_dit' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).wea' added to design 'stockham_dit' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(5).qb' added to design 'stockham_dit' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).qa' added to design 'stockham_dit' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(5).adrb' added to design 'stockham_dit' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).adra' added to design 'stockham_dit' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(5).db' added to design 'stockham_dit' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).da' added to design 'stockham_dit' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(6).adrb' added to design 'stockham_dit' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(3).web' added to design 'stockham_dit' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(6).db' added to design 'stockham_dit' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(3).qb' added to design 'stockham_dit' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(6).wea' added to design 'stockham_dit' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(3).adrb' added to design 'stockham_dit' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(6).qa' added to design 'stockham_dit' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(3).db' added to design 'stockham_dit' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(6).clka_en' added to design 'stockham_dit' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(2).wea' added to design 'stockham_dit' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(6).clkb_en' added to design 'stockham_dit' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(2).qa' added to design 'stockham_dit' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(6).web' added to design 'stockham_dit' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(2).adra' added to design 'stockham_dit' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(6).qb' added to design 'stockham_dit' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(2).da' added to design 'stockham_dit' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(4).clka_en' added to design 'stockham_dit' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).web' added to design 'stockham_dit' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(4).clkb_en' added to design 'stockham_dit' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).qb' added to design 'stockham_dit' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(4).web' added to design 'stockham_dit' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).adrb' added to design 'stockham_dit' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(4).qb' added to design 'stockham_dit' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).db' added to design 'stockham_dit' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(3).wea' added to design 'stockham_dit' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(3).wea' added to design 'stockham_dit' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(3).qa' added to design 'stockham_dit' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(3).qa' added to design 'stockham_dit' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(3).adra' added to design 'stockham_dit' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(3).adra' added to design 'stockham_dit' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(3).da' added to design 'stockham_dit' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(3).da' added to design 'stockham_dit' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(4).adra' added to design 'stockham_dit' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(1).web' added to design 'stockham_dit' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(4).da' added to design 'stockham_dit' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(1).qb' added to design 'stockham_dit' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(5).clka_en' added to design 'stockham_dit' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(1).adrb' added to design 'stockham_dit' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(5).clkb_en' added to design 'stockham_dit' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(1).db' added to design 'stockham_dit' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(4).adrb' added to design 'stockham_dit' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(0).wea' added to design 'stockham_dit' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(4).db' added to design 'stockham_dit' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(0).qa' added to design 'stockham_dit' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(4).wea' added to design 'stockham_dit' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(0).adra' added to design 'stockham_dit' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(4).qa' added to design 'stockham_dit' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(0).da' added to design 'stockham_dit' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(2).adrb' added to design 'stockham_dit' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(2).web' added to design 'stockham_dit' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(2).db' added to design 'stockham_dit' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(2).qb' added to design 'stockham_dit' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(2).wea' added to design 'stockham_dit' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(2).adrb' added to design 'stockham_dit' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(2).qa' added to design 'stockham_dit' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(2).db' added to design 'stockham_dit' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(2).clka_en' added to design 'stockham_dit' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(1).wea' added to design 'stockham_dit' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(2).clkb_en' added to design 'stockham_dit' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(1).qa' added to design 'stockham_dit' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(2).web' added to design 'stockham_dit' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(1).adra' added to design 'stockham_dit' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(2).qb' added to design 'stockham_dit' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(1).da' added to design 'stockham_dit' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(3).web' added to design 'stockham_dit' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(7).web' added to design 'stockham_dit' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(3).qb' added to design 'stockham_dit' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(7).qb' added to design 'stockham_dit' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(3).adrb' added to design 'stockham_dit' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(7).adrb' added to design 'stockham_dit' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(3).db' added to design 'stockham_dit' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(7).db' added to design 'stockham_dit' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(2).adra' added to design 'stockham_dit' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(6).adra' added to design 'stockham_dit' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(2).da' added to design 'stockham_dit' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(6).da' added to design 'stockham_dit' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(3).clka_en' added to design 'stockham_dit' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(7).clka_en' added to design 'stockham_dit' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(3).clkb_en' added to design 'stockham_dit' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(7).clkb_en' added to design 'stockham_dit' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(0).adra' added to design 'stockham_dit' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(0).web' added to design 'stockham_dit' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(0).da' added to design 'stockham_dit' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(0).qb' added to design 'stockham_dit' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(1).clka_en' added to design 'stockham_dit' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(0).adrb' added to design 'stockham_dit' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(1).clkb_en' added to design 'stockham_dit' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(0).db' added to design 'stockham_dit' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(0).adrb' added to design 'stockham_dit' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(7).wea' added to design 'stockham_dit' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(0).db' added to design 'stockham_dit' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(7).qa' added to design 'stockham_dit' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(0).wea' added to design 'stockham_dit' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(7).adra' added to design 'stockham_dit' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(0).qa' added to design 'stockham_dit' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(7).da' added to design 'stockham_dit' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(1).wea' added to design 'stockham_dit' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).qa' added to design 'stockham_dit' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).adra' added to design 'stockham_dit' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).da' added to design 'stockham_dit' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).web' added to design 'stockham_dit' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).qb' added to design 'stockham_dit' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).adrb' added to design 'stockham_dit' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).db' added to design 'stockham_dit' for component 'yt:rsc(0)(1)i' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'stockham_dit.v13' (SOL-8)
Global signal 'p:rsc.dat' added to design 'stockham_dit' for component 'p:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/stockham_dit/core' (CRAAS-1)
Global signal 'yt:rsc(0)(0).clka_en' added to design 'stockham_dit' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(0).clkb_en' added to design 'stockham_dit' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(0).web' added to design 'stockham_dit' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(0).qb' added to design 'stockham_dit' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc.radr' added to design 'stockham_dit' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.q' added to design 'stockham_dit' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.radr' added to design 'stockham_dit' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.q' added to design 'stockham_dit' for component 'twiddle_h:rsci' (LIB-3)
# Info: Running transformation 'schedule' on solution 'stockham_dit.v13': elapsed time 23.24 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-15)
Report written to file 'cycle.rpt'
Global signal 'twiddle:rsc.triosy.lz' added to design 'stockham_dit' for component 'twiddle:rsc.triosy:obj' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'stockham_dit' for component 'p:rsc.triosy:obj' (LIB-3)
# Info: Loop '/stockham_dit/core/for:for' is pipelined with initiation interval 3 and no flushing (SCHD-43)
Global signal 'twiddle_h:rsc.triosy.lz' added to design 'stockham_dit' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(2).lz' added to design 'stockham_dit' for component 'xt:rsc.triosy(0)(2):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(3).lz' added to design 'stockham_dit' for component 'xt:rsc.triosy(0)(3):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(0).lz' added to design 'stockham_dit' for component 'xt:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(1).lz' added to design 'stockham_dit' for component 'xt:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'xt:rsc(0)(7).web' added to design 'stockham_dit' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(7).qb' added to design 'stockham_dit' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(7).adrb' added to design 'stockham_dit' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(7).db' added to design 'stockham_dit' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(6).wea' added to design 'stockham_dit' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(6).qa' added to design 'stockham_dit' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(6).adra' added to design 'stockham_dit' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(6).da' added to design 'stockham_dit' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(6).lz' added to design 'stockham_dit' for component 'xt:rsc.triosy(0)(6):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(7).lz' added to design 'stockham_dit' for component 'xt:rsc.triosy(0)(7):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(4).lz' added to design 'stockham_dit' for component 'xt:rsc.triosy(0)(4):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(5).lz' added to design 'stockham_dit' for component 'xt:rsc.triosy(0)(5):obj' (LIB-3)
Global signal 'xt:rsc(0)(7).wea' added to design 'stockham_dit' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(7).qa' added to design 'stockham_dit' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(7).adra' added to design 'stockham_dit' for component 'xt:rsc(0)(7)i' (LIB-3)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 3241, Real ops = 1514, Vars = 1029 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'stockham_dit.v13': elapsed time 5.37 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'stockham_dit.v13' (SOL-8)
Creating shared register 'for:for:a.lpi#3.dfm' for variables 'for:for:a.lpi#3.dfm, tmp#2.sva#1, tmp#2.sva#1.3' (2 registers deleted). (FSM-3)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 2925, Real ops = 1158, Vars = 2344 (SOL-21)
# Info: Completed transformation 'instance' on solution 'stockham_dit.v13': elapsed time 4.53 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'stockham_dit.v13' (SOL-8)
# Info: Completed transformation 'extract' on solution 'stockham_dit.v13': elapsed time 16.14 seconds, memory usage 1970136kB, peak memory usage 1970136kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 2919, Real ops = 1162, Vars = 918 (SOL-21)
Generating scverify_top.cpp ()
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
order file name is: rtl.v_order.txt
order file name is: rtl.vhdl_order.txt
generate concat
Add dependent file: ./rtl.vhdl
Netlist written to file 'rtl.v' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_DPRAM_RBW_DUAL.vhd
Add dependent file: ./rtl.v
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_DPRAM_RBW_DUAL.v
Finished writing concatenated file: /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/stockham/stockham/stockham_dit.v13/concat_rtl.vhdl
order file name is: rtl.v_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Finished writing concatenated file: /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/stockham/stockham/stockham_dit.v13/concat_rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_DPRAM_RBW_DUAL.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
Finished writing concatenated simulation file: /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/stockham/stockham/stockham_dit.v13/concat_sim_rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(6). Defaulting to 'clk'
Add dependent file: ./rtl.vhdl
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(4). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_DPRAM_RBW_DUAL.vhd
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Generating SCVerify testbench files
Finished writing concatenated simulation file: /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/stockham/stockham/stockham_dit.v13/concat_sim_rtl.vhdl
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(6). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(0). Defaulting to 'clk'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(6). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Report written to file 'rtl.rpt'
# Info: Starting transformation 'extract' on solution 'stockham_dit.v13' (SOL-8)
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_dit/core/yt:rsc(0)(6). Defaulting to 'clk'
Netlist written to file 'rtl.vhdl' (NET-4)
