##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: Clock_1       | Frequency: 28.92 MHz  | Target: 0.31 MHz   | 
Clock: CyBUS_CLK     | Frequency: 28.92 MHz  | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        3.25e+006        3226437     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          7090        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
PlayerBTTx1(0)_PAD  32018         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 28.92 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7090p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -5210
-----------------------------------------------   ----- 
End-of-path required time (ps)                    36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29367
-------------------------------------   ----- 
End-of-path arrival time (ps)           29367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                            iocell1        18261  18261   7090  RISE       1
\PlayerBT1:BUART:rx_postpoll\/main_1         macrocell10     5465  23726   7090  RISE       1
\PlayerBT1:BUART:rx_postpoll\/q              macrocell10     3350  27076   7090  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2291  29367   7090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 28.92 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7090p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -5210
-----------------------------------------------   ----- 
End-of-path required time (ps)                    36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29367
-------------------------------------   ----- 
End-of-path arrival time (ps)           29367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                            iocell1        18261  18261   7090  RISE       1
\PlayerBT1:BUART:rx_postpoll\/main_1         macrocell10     5465  23726   7090  RISE       1
\PlayerBT1:BUART:rx_postpoll\/q              macrocell10     3350  27076   7090  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2291  29367   7090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3226437p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12043
-------------------------------------   ----- 
End-of-path arrival time (ps)           12043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q                      macrocell22     1250   1250  3226437  RISE       1
\PlayerBT1:BUART:counter_load_not\/main_2           macrocell2      5155   6405  3226437  RISE       1
\PlayerBT1:BUART:counter_load_not\/q                macrocell2      3350   9755  3226437  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2288  12043  3226437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7090p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -5210
-----------------------------------------------   ----- 
End-of-path required time (ps)                    36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29367
-------------------------------------   ----- 
End-of-path arrival time (ps)           29367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                            iocell1        18261  18261   7090  RISE       1
\PlayerBT1:BUART:rx_postpoll\/main_1         macrocell10     5465  23726   7090  RISE       1
\PlayerBT1:BUART:rx_postpoll\/q              macrocell10     3350  27076   7090  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2291  29367   7090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7090p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -5210
-----------------------------------------------   ----- 
End-of-path required time (ps)                    36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29367
-------------------------------------   ----- 
End-of-path arrival time (ps)           29367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                            iocell1        18261  18261   7090  RISE       1
\PlayerBT1:BUART:rx_postpoll\/main_1         macrocell10     5465  23726   7090  RISE       1
\PlayerBT1:BUART:rx_postpoll\/q              macrocell10     3350  27076   7090  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2291  29367   7090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:pollcount_0\/main_2
Capture Clock  : \PlayerBT1:BUART:pollcount_0\/clock_0
Path slack     : 13523p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24633
-------------------------------------   ----- 
End-of-path arrival time (ps)           24633
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                     iocell1      18261  18261   7090  RISE       1
\PlayerBT1:BUART:pollcount_0\/main_2  macrocell3    6372  24633  13523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:pollcount_1\/main_3
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 14430p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23726
-------------------------------------   ----- 
End-of-path arrival time (ps)           23726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                     iocell1      18261  18261   7090  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_3  macrocell4    5465  23726  14430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:rx_status_3\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 14430p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23726
-------------------------------------   ----- 
End-of-path arrival time (ps)           23726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                     iocell1      18261  18261   7090  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_6  macrocell15   5465  23726  14430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:rx_last\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_last\/clock_0
Path slack     : 15273p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22883
-------------------------------------   ----- 
End-of-path arrival time (ps)           22883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                 iocell1      18261  18261   7090  RISE       1
\PlayerBT1:BUART:rx_last\/main_0  macrocell8    4622  22883  15273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_last\/clock_0                          macrocell8          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:rx_state_0\/main_9
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 15273p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22883
-------------------------------------   ----- 
End-of-path arrival time (ps)           22883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                    iocell1      18261  18261   7090  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_9  macrocell11   4622  22883  15273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:rx_state_2\/main_8
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 15273p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#78 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22883
-------------------------------------   ----- 
End-of-path arrival time (ps)           22883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                    iocell1      18261  18261   7090  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_8  macrocell12   4622  22883  15273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3226437p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12043
-------------------------------------   ----- 
End-of-path arrival time (ps)           12043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q                      macrocell22     1250   1250  3226437  RISE       1
\PlayerBT1:BUART:counter_load_not\/main_2           macrocell2      5155   6405  3226437  RISE       1
\PlayerBT1:BUART:counter_load_not\/q                macrocell2      3350   9755  3226437  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2288  12043  3226437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PlayerBT1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3229605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -6290
--------------------------------------------   ------- 
End-of-path required time (ps)                 3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14105
-------------------------------------   ----- 
End-of-path arrival time (ps)           14105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  3229605  RISE       1
\PlayerBT1:BUART:tx_bitclk_enable_pre\/main_0      macrocell19     2773   8453  3229605  RISE       1
\PlayerBT1:BUART:tx_bitclk_enable_pre\/q           macrocell19     3350  11803  3229605  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2302  14105  3229605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PlayerBT1:BUART:sRX:RxSts\/status_4
Capture Clock  : \PlayerBT1:BUART:sRX:RxSts\/clock
Path slack     : 3230731p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                 3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17699
-------------------------------------   ----- 
End-of-path arrival time (ps)           17699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  3230731  RISE       1
\PlayerBT1:BUART:rx_status_4\/main_1                 macrocell16     2880   8160  3230731  RISE       1
\PlayerBT1:BUART:rx_status_4\/q                      macrocell16     3350  11510  3230731  RISE       1
\PlayerBT1:BUART:sRX:RxSts\/status_4                 statusicell1    6189  17699  3230731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PlayerBT1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3230781p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -4220
--------------------------------------------   ------- 
End-of-path required time (ps)                 3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14999
-------------------------------------   ----- 
End-of-path arrival time (ps)           14999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q   macrocell5    1250   1250  3230781  RISE       1
\PlayerBT1:BUART:rx_counter_load\/main_0  macrocell7    7528   8778  3230781  RISE       1
\PlayerBT1:BUART:rx_counter_load\/q       macrocell7    3350  12128  3230781  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/load   count7cell    2871  14999  3230781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3231971p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14519
-------------------------------------   ----- 
End-of-path arrival time (ps)           14519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q       macrocell12   1250   1250  3230854  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_4  macrocell11  13269  14519  3231971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3231971p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14519
-------------------------------------   ----- 
End-of-path arrival time (ps)           14519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q       macrocell12   1250   1250  3230854  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_4  macrocell12  13269  14519  3231971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3232131p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14359
-------------------------------------   ----- 
End-of-path arrival time (ps)           14359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3230781  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_0      macrocell13  13109  14359  3232131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3232142p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14348
-------------------------------------   ----- 
End-of-path arrival time (ps)           14348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3230781  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_0    macrocell9   13098  14348  3232142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3233286p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -6300
--------------------------------------------   ------- 
End-of-path required time (ps)                 3243700

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10414
-------------------------------------   ----- 
End-of-path arrival time (ps)           10414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q       macrocell5      1250   1250  3230781  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   9164  10414  3233286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PlayerBT1:BUART:sTX:TxSts\/status_0
Capture Clock  : \PlayerBT1:BUART:sTX:TxSts\/clock
Path slack     : 3233345p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                 3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15085
-------------------------------------   ----- 
End-of-path arrival time (ps)           15085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3233345  RISE       1
\PlayerBT1:BUART:tx_status_0\/main_2                 macrocell23     4144   9424  3233345  RISE       1
\PlayerBT1:BUART:tx_status_0\/q                      macrocell23     3350  12774  3233345  RISE       1
\PlayerBT1:BUART:sTX:TxSts\/status_0                 statusicell2    2311  15085  3233345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3233555p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12935
-------------------------------------   ----- 
End-of-path arrival time (ps)           12935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q        macrocell12   1250   1250  3230854  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_4  macrocell15  11685  12935  3233555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3234489p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3230781  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_0     macrocell15  10751  12001  3234489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3235476p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -6300
--------------------------------------------   ------- 
End-of-path required time (ps)                 3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q                macrocell11     1250   1250  3230917  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   6974   8224  3235476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PlayerBT1:BUART:txn\/main_3
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3236920p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9570
-------------------------------------   ---- 
End-of-path arrival time (ps)           9570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  3236920  RISE       1
\PlayerBT1:BUART:txn\/main_3                macrocell25     2290   9570  3236920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3237293p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9197
-------------------------------------   ---- 
End-of-path arrival time (ps)           9197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q        macrocell11   1250   1250  3230917  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_1  macrocell15   7947   9197  3237293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PlayerBT1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237899p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -6290
--------------------------------------------   ------- 
End-of-path required time (ps)                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q                macrocell21     1250   1250  3226637  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4561   5811  3237899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PlayerBT1:BUART:tx_state_0\/main_2
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3237943p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3233345  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_2                  macrocell20     3267   8547  3237943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PlayerBT1:BUART:tx_bitclk\/main_0
Capture Clock  : \PlayerBT1:BUART:tx_bitclk\/clock_0
Path slack     : 3238009p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  3229605  RISE       1
\PlayerBT1:BUART:tx_bitclk\/main_0                 macrocell18     2801   8481  3238009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_1
Path End       : \PlayerBT1:BUART:pollcount_1\/main_1
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 3238219p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8271
-------------------------------------   ---- 
End-of-path arrival time (ps)           8271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3238219  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_1        macrocell4    6161   8271  3238219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3238288p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8202
-------------------------------------   ---- 
End-of-path arrival time (ps)           8202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q               macrocell11   1250   1250  3230917  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/main_1  macrocell14   6952   8202  3238288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238350p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -6300
--------------------------------------------   ------- 
End-of-path required time (ps)                 3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q          macrocell6      1250   1250  3238350  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4100   5350  3238350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3238428p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3230781  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_0      macrocell11   6812   8062  3238428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3238428p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3230781  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_0      macrocell12   6812   8062  3238428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PlayerBT1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -6290
--------------------------------------------   ------- 
End-of-path required time (ps)                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q                macrocell20     1250   1250  3227821  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3892   5142  3238568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_0\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_10
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3238597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_0\/q       macrocell3    1250   1250  3234668  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_10  macrocell11   6643   7893  3238597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3238673p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q       macrocell11   1250   1250  3230917  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_1  macrocell13   6567   7817  3238673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_bitclk\/q
Path End       : \PlayerBT1:BUART:tx_state_2\/main_3
Capture Clock  : \PlayerBT1:BUART:tx_state_2\/clock_0
Path slack     : 3238774p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_bitclk\/q        macrocell18   1250   1250  3227154  RISE       1
\PlayerBT1:BUART:tx_state_2\/main_3  macrocell22   6466   7716  3238774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_1
Path End       : \PlayerBT1:BUART:pollcount_0\/main_1
Capture Clock  : \PlayerBT1:BUART:pollcount_0\/clock_0
Path slack     : 3238781p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7709
-------------------------------------   ---- 
End-of-path arrival time (ps)           7709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3238219  RISE       1
\PlayerBT1:BUART:pollcount_0\/main_1        macrocell3    5599   7709  3238781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_1
Path End       : \PlayerBT1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3239070p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7420
-------------------------------------   ---- 
End-of-path arrival time (ps)           7420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3238219  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/main_1   macrocell6    5310   7420  3239070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_1\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_8
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3239115p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_1\/q      macrocell4    1250   1250  3233788  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_8  macrocell11   6125   7375  3239115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3239205p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q       macrocell11   1250   1250  3230917  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_1  macrocell11   6035   7285  3239205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3239205p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q       macrocell11   1250   1250  3230917  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_1  macrocell12   6035   7285  3239205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239273p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q      macrocell5    1250   1250  3230781  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/main_0  macrocell14   5967   7217  3239273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_bitclk\/q
Path End       : \PlayerBT1:BUART:tx_state_1\/main_3
Capture Clock  : \PlayerBT1:BUART:tx_state_1\/clock_0
Path slack     : 3239356p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_bitclk\/q        macrocell18   1250   1250  3227154  RISE       1
\PlayerBT1:BUART:tx_state_1\/main_3  macrocell21   5884   7134  3239356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239414p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7076
-------------------------------------   ---- 
End-of-path arrival time (ps)           7076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q               macrocell12   1250   1250  3230854  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/main_3  macrocell14   5826   7076  3239414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3239687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q        macrocell13   1250   1250  3233308  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_3  macrocell15   5553   6803  3239687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3239731p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q         macrocell11   1250   1250  3230917  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_1  macrocell9    5509   6759  3239731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_bitclk\/q
Path End       : \PlayerBT1:BUART:tx_state_0\/main_4
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3240239p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_bitclk\/q        macrocell18   1250   1250  3227154  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_4  macrocell20   5001   6251  3240239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_2
Path End       : \PlayerBT1:BUART:pollcount_0\/main_0
Capture Clock  : \PlayerBT1:BUART:pollcount_0\/clock_0
Path slack     : 3240361p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3240361  RISE       1
\PlayerBT1:BUART:pollcount_0\/main_0        macrocell3    4019   6129  3240361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:txn\/main_4
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3240492p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q  macrocell22   1250   1250  3226437  RISE       1
\PlayerBT1:BUART:txn\/main_4    macrocell25   4748   5998  3240492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:tx_state_0\/main_3
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3240545p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q       macrocell22   1250   1250  3226437  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_3  macrocell20   4695   5945  3240545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:tx_state_1\/main_1
Capture Clock  : \PlayerBT1:BUART:tx_state_1\/clock_0
Path slack     : 3240648p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5842
-------------------------------------   ---- 
End-of-path arrival time (ps)           5842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q       macrocell20   1250   1250  3227821  RISE       1
\PlayerBT1:BUART:tx_state_1\/main_1  macrocell21   4592   5842  3240648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:tx_state_2\/main_1
Capture Clock  : \PlayerBT1:BUART:tx_state_2\/clock_0
Path slack     : 3240653p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q       macrocell20   1250   1250  3227821  RISE       1
\PlayerBT1:BUART:tx_state_2\/main_1  macrocell22   4587   5837  3240653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240653p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q               macrocell13   1250   1250  3233308  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/main_2  macrocell14   4587   5837  3240653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:txn\/main_1
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3240685p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q  macrocell21   1250   1250  3226637  RISE       1
\PlayerBT1:BUART:txn\/main_1    macrocell25   4555   5805  3240685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:tx_state_0\/main_0
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3240739p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q       macrocell21   1250   1250  3226637  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_0  macrocell20   4501   5751  3240739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_1\/q
Path End       : \PlayerBT1:BUART:pollcount_1\/main_2
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 3241128p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_1\/q       macrocell4    1250   1250  3233788  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_2  macrocell4    4112   5362  3241128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_1\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3241128p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_1\/q       macrocell4    1250   1250  3233788  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_5  macrocell15   4112   5362  3241128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3241165p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  3238350  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_2  macrocell15   4075   5325  3241165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_2
Path End       : \PlayerBT1:BUART:pollcount_1\/main_0
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 3241269p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3240361  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_0        macrocell4    3111   5221  3241269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_5
Path End       : \PlayerBT1:BUART:rx_state_3\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3241321p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241321  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_6         macrocell13   3059   5169  3241321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_6
Path End       : \PlayerBT1:BUART:rx_state_3\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3241323p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241323  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_5         macrocell13   3057   5167  3241323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_5
Path End       : \PlayerBT1:BUART:rx_state_0\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3241324p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241321  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_6         macrocell11   3056   5166  3241324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_5
Path End       : \PlayerBT1:BUART:rx_state_2\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3241324p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241321  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_6         macrocell12   3056   5166  3241324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_6
Path End       : \PlayerBT1:BUART:rx_state_0\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3241324p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241323  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_5         macrocell11   3056   5166  3241324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_6
Path End       : \PlayerBT1:BUART:rx_state_2\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3241324p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241323  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_5         macrocell12   3056   5166  3241324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_4
Path End       : \PlayerBT1:BUART:rx_state_0\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3241348p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241348  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_7         macrocell11   3032   5142  3241348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_4
Path End       : \PlayerBT1:BUART:rx_state_2\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3241348p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241348  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_7         macrocell12   3032   5142  3241348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_4
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241353p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241348  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_7       macrocell9    3027   5137  3241353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:tx_state_0\/main_1
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3241356p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q       macrocell20   1250   1250  3227821  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_1  macrocell20   3884   5134  3241356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:txn\/main_2
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3241464p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q  macrocell20   1250   1250  3227821  RISE       1
\PlayerBT1:BUART:txn\/main_2    macrocell25   3776   5026  3241464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_4
Path End       : \PlayerBT1:BUART:rx_state_3\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3241484p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241348  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_7         macrocell13   2896   5006  3241484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_5
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241484p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241321  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_6       macrocell9    2896   5006  3241484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_6
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241323  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_5       macrocell9    2892   5002  3241488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_bitclk\/q
Path End       : \PlayerBT1:BUART:txn\/main_5
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3241772p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_bitclk\/q  macrocell18   1250   1250  3227154  RISE       1
\PlayerBT1:BUART:txn\/main_5   macrocell25   3468   4718  3241772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_0\/q
Path End       : \PlayerBT1:BUART:pollcount_1\/main_4
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 3242009p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_0\/q       macrocell3    1250   1250  3234668  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_4  macrocell4    3231   4481  3242009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_0\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3242009p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_0\/q       macrocell3    1250   1250  3234668  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_7  macrocell15   3231   4481  3242009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:tx_state_1\/main_2
Capture Clock  : \PlayerBT1:BUART:tx_state_1\/clock_0
Path slack     : 3242110p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q       macrocell22   1250   1250  3226437  RISE       1
\PlayerBT1:BUART:tx_state_1\/main_2  macrocell21   3130   4380  3242110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:tx_state_2\/main_2
Capture Clock  : \PlayerBT1:BUART:tx_state_2\/clock_0
Path slack     : 3242119p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q       macrocell22   1250   1250  3226437  RISE       1
\PlayerBT1:BUART:tx_state_2\/main_2  macrocell22   3121   4371  3242119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_2
Path End       : \PlayerBT1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242126p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3240361  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/main_0   macrocell6    2254   4364  3242126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_0
Path End       : \PlayerBT1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  3242135  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/main_2   macrocell6    2245   4355  3242135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242225p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q   macrocell6    1250   1250  3238350  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_2  macrocell9    3015   4265  3242225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3242228p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  3238350  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_2   macrocell13   3012   4262  3242228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242249p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q         macrocell13   1250   1250  3233308  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_3  macrocell9    2991   4241  3242249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3242252p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q       macrocell13   1250   1250  3233308  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_3  macrocell11   2988   4238  3242252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3242252p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q       macrocell13   1250   1250  3233308  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_3  macrocell12   2988   4238  3242252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:tx_state_1\/main_0
Capture Clock  : \PlayerBT1:BUART:tx_state_1\/clock_0
Path slack     : 3242319p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q       macrocell21   1250   1250  3226637  RISE       1
\PlayerBT1:BUART:tx_state_1\/main_0  macrocell21   2921   4171  3242319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:tx_state_2\/main_0
Capture Clock  : \PlayerBT1:BUART:tx_state_2\/clock_0
Path slack     : 3242322p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q       macrocell21   1250   1250  3226637  RISE       1
\PlayerBT1:BUART:tx_state_2\/main_0  macrocell22   2918   4168  3242322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3242369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q       macrocell13   1250   1250  3233308  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_3  macrocell13   2871   4121  3242369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3242371p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  3238350  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_2   macrocell11   2869   4119  3242371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3242371p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  3238350  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_2   macrocell12   2869   4119  3242371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242541p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q         macrocell12   1250   1250  3230854  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_4  macrocell9    2699   3949  3242541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3242561p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q       macrocell12   1250   1250  3230854  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_4  macrocell13   2679   3929  3242561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:txn\/q
Path End       : \PlayerBT1:BUART:txn\/main_0
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3242619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:txn\/q       macrocell25   1250   1250  3242619  RISE       1
\PlayerBT1:BUART:txn\/main_0  macrocell25   2621   3871  3242619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_0\/q
Path End       : \PlayerBT1:BUART:pollcount_0\/main_3
Capture Clock  : \PlayerBT1:BUART:pollcount_0\/clock_0
Path slack     : 3242936p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_0\/q       macrocell3    1250   1250  3234668  RISE       1
\PlayerBT1:BUART:pollcount_0\/main_3  macrocell3    2304   3554  3242936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_last\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_9
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3242997p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_last\/clock_0                          macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_last\/q          macrocell8    1250   1250  3242997  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_9  macrocell12   2243   3493  3242997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_load_fifo\/q
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3243496p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -1930
--------------------------------------------   ------- 
End-of-path required time (ps)                 3248070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_load_fifo\/q            macrocell9      1250   1250  3235102  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   3324   4574  3243496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_status_3\/q
Path End       : \PlayerBT1:BUART:sRX:RxSts\/status_3
Capture Clock  : \PlayerBT1:BUART:sRX:RxSts\/clock
Path slack     : 3244867p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3250000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                 3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_status_3\/q       macrocell15    1250   1250  3244867  RISE       1
\PlayerBT1:BUART:sRX:RxSts\/status_3  statusicell1   2313   3563  3244867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

