--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf platform.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sw_in<0>    |    8.950(R)|      SLOW  |   -3.631(R)|      FAST  |clk_BUFGP         |   0.000|
sw_in<1>    |   10.063(R)|      SLOW  |   -4.548(R)|      FAST  |clk_BUFGP         |   0.000|
sw_in<2>    |    8.731(R)|      SLOW  |   -4.781(R)|      FAST  |clk_BUFGP         |   0.000|
sw_in<3>    |    8.251(R)|      SLOW  |   -4.499(R)|      FAST  |clk_BUFGP         |   0.000|
sw_in<4>    |    8.836(R)|      SLOW  |   -3.523(R)|      FAST  |clk_BUFGP         |   0.000|
sw_in<5>    |    8.049(R)|      SLOW  |   -4.400(R)|      FAST  |clk_BUFGP         |   0.000|
sw_in<6>    |    7.439(R)|      SLOW  |   -3.862(R)|      FAST  |clk_BUFGP         |   0.000|
sw_in<7>    |    6.633(R)|      SLOW  |   -3.419(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
addr_out<0> |         6.927(R)|      SLOW  |         3.565(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<1> |         6.996(R)|      SLOW  |         3.604(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<2> |         7.088(R)|      SLOW  |         3.662(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<3> |         6.952(R)|      SLOW  |         3.593(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<4> |         6.743(R)|      SLOW  |         3.445(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<5> |         6.903(R)|      SLOW  |         3.541(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<6> |         7.093(R)|      SLOW  |         3.670(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<7> |         7.093(R)|      SLOW  |         3.670(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<0>  |         9.325(R)|      SLOW  |         5.255(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<1>  |         9.310(R)|      SLOW  |         5.269(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<2>  |         9.124(R)|      SLOW  |         5.156(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<3>  |         9.542(R)|      SLOW  |         5.401(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<4>  |        10.164(R)|      SLOW  |         5.821(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<5>  |        12.930(R)|      SLOW  |         7.513(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<6>  |        11.359(R)|      SLOW  |         6.552(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<7>  |        10.980(R)|      SLOW  |         6.303(R)|      FAST  |clk_BUFGP         |   0.000|
step_out<0> |         7.452(R)|      SLOW  |         3.929(R)|      FAST  |clk_BUFGP         |   0.000|
step_out<1> |         7.840(R)|      SLOW  |         4.144(R)|      FAST  |clk_BUFGP         |   0.000|
step_out<2> |         6.775(R)|      SLOW  |         3.462(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<0>  |         6.732(R)|      SLOW  |         3.434(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<1>  |         6.961(R)|      SLOW  |         3.569(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<2>  |         6.922(R)|      SLOW  |         3.548(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<3>  |         8.596(R)|      SLOW  |         4.682(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<5>  |         6.781(R)|      SLOW  |         3.483(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<6>  |         6.942(R)|      SLOW  |         3.580(R)|      FAST  |clk_BUFGP         |   0.000|
sum_out<7>  |         6.962(R)|      SLOW  |         3.588(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.492|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 15 14:34:37 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 450 MB



