
##################################Primary Inputs for Unroll-1
INPUT(START_1)
INPUT(I_7__1)
INPUT(I_6__1)
INPUT(I_5__1)
INPUT(I_4__1)
INPUT(I_3__1)
INPUT(I_2__1)
INPUT(I_1__1)
INPUT(I_0__1)


##################################Primary Inputs for Unroll-2
INPUT(START_2)
INPUT(I_7__2)
INPUT(I_6__2)
INPUT(I_5__2)
INPUT(I_4__2)
INPUT(I_3__2)
INPUT(I_2__2)
INPUT(I_1__2)
INPUT(I_0__2)


##################################Primary Inputs for Unroll-3
INPUT(START_3)
INPUT(I_7__3)
INPUT(I_6__3)
INPUT(I_5__3)
INPUT(I_4__3)
INPUT(I_3__3)
INPUT(I_2__3)
INPUT(I_1__3)
INPUT(I_0__3)


##################################Primary Outputs for Unroll-1
OUTPUT(O_REG_3__1)
OUTPUT(O_REG_2__1)
OUTPUT(O_REG_1__1)
OUTPUT(O_REG_0__1)


##################################Primary Outputs for Unroll-2
OUTPUT(O_REG_3__2)
OUTPUT(O_REG_2__2)
OUTPUT(O_REG_1__2)
OUTPUT(O_REG_0__2)


##################################Primary Outputs for Unroll-3
OUTPUT(O_REG_3__3)
OUTPUT(O_REG_2__3)
OUTPUT(O_REG_1__3)
OUTPUT(O_REG_0__3)

##################################Other Inputs
INPUT(O_REG_0__1)
INPUT(STATO_REG_1__1)
INPUT(STATO_REG_0__1)
INPUT(MAR_REG_2__1)
INPUT(MAR_REG_1__1)
INPUT(MAR_REG_0__1)
INPUT(IN_R_REG_7__1)
INPUT(IN_R_REG_6__1)
INPUT(IN_R_REG_5__1)
INPUT(IN_R_REG_4__1)
INPUT(IN_R_REG_3__1)
INPUT(IN_R_REG_2__1)
INPUT(IN_R_REG_1__1)
INPUT(IN_R_REG_0__1)
INPUT(OUT_R_REG_3__1)
INPUT(OUT_R_REG_2__1)
INPUT(OUT_R_REG_1__1)
INPUT(OUT_R_REG_0__1)
INPUT(O_REG_3__1)
INPUT(O_REG_2__1)
INPUT(O_REG_1__1)

##################################Other Outputs
OUTPUT(U219_3$enc)
OUTPUT(U189_3$enc)
OUTPUT(U188_3$enc)
OUTPUT(U187_3$enc)
OUTPUT(U206_3$enc)
OUTPUT(U207_3$enc)
OUTPUT(U208_3$enc)
OUTPUT(U209_3$enc)
OUTPUT(U210_3$enc)
OUTPUT(U211_3$enc)
OUTPUT(U212_3$enc)
OUTPUT(U213_3$enc)
OUTPUT(U214_3$enc)
OUTPUT(U215_3$enc)
OUTPUT(U186_3$enc)
OUTPUT(U185_3$enc)
OUTPUT(U184_3$enc)
OUTPUT(U183_3$enc)
OUTPUT(U216_3$enc)
OUTPUT(U217_3$enc)
OUTPUT(U218_3$enc)

#################################Key Inputs
INPUT(keyinput0)
INPUT(keyinput1)
INPUT(keyinput2)
INPUT(keyinput3)
INPUT(keyinput4)
INPUT(keyinput5)
INPUT(keyinput6)
INPUT(keyinput7)
INPUT(keyinput8)
INPUT(keyinput9)
INPUT(keyinput10)
INPUT(keyinput11)
INPUT(keyinput12)
INPUT(keyinput13)
INPUT(keyinput14)
INPUT(keyinput15)
INPUT(keyinput16)
INPUT(keyinput17)
INPUT(keyinput18)
INPUT(keyinput19)
INPUT(keyinput20)

#################################SeqL Key Inputs
INPUT(keyinput21)
INPUT(keyinput22)
INPUT(keyinput23)
INPUT(keyinput24)
INPUT(keyinput25)
INPUT(keyinput26)


#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#Other flip-flops Stage connection logic

#SeqL-locked flip-flops Stage connection logic
O_REG_0__2 = BUF(U219_1enc)
O_REG_0__3 = BUF(U219_2enc)
O_REG_0__4 = BUF(U219_3enc)

#SeqL-locked flip-flops Stage connection logic
STATO_REG_1__2 = BUF(U189_1enc)
STATO_REG_1__3 = BUF(U189_2enc)
STATO_REG_1__4 = BUF(U189_3enc)

#SeqL-locked flip-flops Stage connection logic
STATO_REG_0__2 = BUF(U188_1enc)
STATO_REG_0__3 = BUF(U188_2enc)
STATO_REG_0__4 = BUF(U188_3enc)
MAR_REG_2__2 = BUF(U187_1)
MAR_REG_2__3 = BUF(U187_2)
MAR_REG_2__4 = BUF(U187_3)
MAR_REG_1__2 = BUF(U206_1)
MAR_REG_1__3 = BUF(U206_2)
MAR_REG_1__4 = BUF(U206_3)
MAR_REG_0__2 = BUF(U207_1)
MAR_REG_0__3 = BUF(U207_2)
MAR_REG_0__4 = BUF(U207_3)
IN_R_REG_7__2 = BUF(U208_1)
IN_R_REG_7__3 = BUF(U208_2)
IN_R_REG_7__4 = BUF(U208_3)
IN_R_REG_6__2 = BUF(U209_1)
IN_R_REG_6__3 = BUF(U209_2)
IN_R_REG_6__4 = BUF(U209_3)
IN_R_REG_5__2 = BUF(U210_1)
IN_R_REG_5__3 = BUF(U210_2)
IN_R_REG_5__4 = BUF(U210_3)
IN_R_REG_4__2 = BUF(U211_1)
IN_R_REG_4__3 = BUF(U211_2)
IN_R_REG_4__4 = BUF(U211_3)
IN_R_REG_3__2 = BUF(U212_1)
IN_R_REG_3__3 = BUF(U212_2)
IN_R_REG_3__4 = BUF(U212_3)
IN_R_REG_2__2 = BUF(U213_1)
IN_R_REG_2__3 = BUF(U213_2)
IN_R_REG_2__4 = BUF(U213_3)
IN_R_REG_1__2 = BUF(U214_1)
IN_R_REG_1__3 = BUF(U214_2)
IN_R_REG_1__4 = BUF(U214_3)
IN_R_REG_0__2 = BUF(U215_1)
IN_R_REG_0__3 = BUF(U215_2)
IN_R_REG_0__4 = BUF(U215_3)
OUT_R_REG_3__2 = BUF(U186_1)
OUT_R_REG_3__3 = BUF(U186_2)
OUT_R_REG_3__4 = BUF(U186_3)
OUT_R_REG_2__2 = BUF(U185_1)
OUT_R_REG_2__3 = BUF(U185_2)
OUT_R_REG_2__4 = BUF(U185_3)
OUT_R_REG_1__2 = BUF(U184_1)
OUT_R_REG_1__3 = BUF(U184_2)
OUT_R_REG_1__4 = BUF(U184_3)
OUT_R_REG_0__2 = BUF(U183_1)
OUT_R_REG_0__3 = BUF(U183_2)
OUT_R_REG_0__4 = BUF(U183_3)
O_REG_3__2 = BUF(U216_1)
O_REG_3__3 = BUF(U216_2)
O_REG_3__4 = BUF(U216_3)
O_REG_2__2 = BUF(U217_1)
O_REG_2__3 = BUF(U217_2)
O_REG_2__4 = BUF(U217_3)
O_REG_1__2 = BUF(U218_1)
O_REG_1__3 = BUF(U218_2)
O_REG_1__4 = BUF(U218_3)






U176_1= AND(STATO_REG_1__1enc, U272_1)
U177_1= AND(STATO_REG_0__1enc, STATO_REG_1__1enc)
U178_1= AND(MAR_REG_0__1enc, MAR_REG_1__1enc)
U179_1= AND(U195_1, U251_1)
U180_1= AND(U252_1, U249_1)
U181_1= AND(U248_1, U250_1)
U182_1= AND(U179_1, U254_1)
U183_1= NAND(U232_1, U281_1)
U184_1= NAND(U279_1, U232_1, U280_1)
U185_1= NAND(U277_1, U276_1)
U186_1= NAND(U274_1, U232_1, U275_1)
U187_1= NAND(U244_1, U243_1)
U188_1= NAND(U204_1, U240_1)
U189_1= NAND(U223_1, U204_1, U237_1)
U190_1= NOT(STATO_REG_1__1enc)
U191_1= NOT(STATO_REG_0__1enc)
U192_1= NOT(MAR_REG_1__1enc)
U193_1= NOT(MAR_REG_0__1enc)
U194_1= NOT(MAR_REG_2__1enc)
U195_1= NAND(MAR_REG_2__1enc, U178_1)
U196_1= NOT(START_1)
U197_1= NAND(STATO_REG_0__1enc, U238_1)
U198_1= NAND(U178_1, U194_1)
U199_1= NAND(U179_1, U250_1)
U200_1= NAND(U181_1, U198_1)
U201_1= NAND(U253_1, U195_1)
U202_1= NAND(U251_1, U254_1)
U203_1= NAND(U179_1, U249_1, U253_1)
U204_1= NAND(STATO_REG_1__1enc, U191_1)
U205_1= NAND(U235_1, U196_1)
U206_1= NAND(U284_1, U283_1)
U207_1= NAND(U286_1, U285_1)
U208_1= NAND(U288_1, U287_1)
U209_1= NAND(U290_1, U289_1)
U210_1= NAND(U292_1, U291_1)
U211_1= NAND(U294_1, U293_1)
U212_1= NAND(U296_1, U295_1)
U213_1= NAND(U298_1, U297_1)
U214_1= NAND(U300_1, U299_1)
U215_1= NAND(U302_1, U301_1)
U216_1= NAND(U318_1, U317_1)
U217_1= NAND(U320_1, U319_1)
U218_1= NAND(U322_1, U321_1)
U219_1= NAND(U324_1, U323_1)
U220_1= AND(U233_1, U270_1, U221_1, U269_1, U266_1)
U221_1= AND(U306_1, U305_1, U304_1, U303_1)
U222_1= NOT(IN_R_REG_7__1enc)
U223_1= NAND(STATO_REG_0__1enc, U190_1)
U224_1= NOT(IN_R_REG_6__1enc)
U225_1= NOT(IN_R_REG_5__1enc)
U226_1= NOT(IN_R_REG_4__1enc)
U227_1= NOT(IN_R_REG_3__1enc)
U228_1= NOT(IN_R_REG_2__1enc)
U229_1= NOT(IN_R_REG_1__1enc)
U230_1= NOT(IN_R_REG_0__1enc)
U231_1= NAND(STATO_REG_0__1enc, STATO_REG_1__1enc, U236_1)
U232_1= NAND(U176_1, U202_1)
U233_1= NOT(U204_1)
U234_1= NOT(U223_1)
U235_1= NOT(U195_1)
U236_1= NOT(U205_1)
U237_1= NAND(STATO_REG_0__1enc, U205_1)
U238_1= NAND(U235_1, STATO_REG_1__1enc)
U239_1= NOT(U197_1)
U240_1= NAND(START_1, U197_1)
U241_1= NOT(U198_1)
U242_1= NAND(U239_1, U190_1)
U243_1= NAND(MAR_REG_2__1enc, U242_1)
U244_1= NAND(U177_1, U241_1)
U245_1= NAND(STATO_REG_1__1enc, U193_1)
U246_1= NAND(U239_1, U245_1)
U247_1= OR(MAR_REG_0__1enc, MAR_REG_1__1enc, MAR_REG_2__1enc)
U248_1= NAND(MAR_REG_0__1enc, U192_1, MAR_REG_2__1enc)
U249_1= NAND(U194_1, U192_1, MAR_REG_0__1enc)
U250_1= NAND(U192_1, U193_1, MAR_REG_2__1enc)
U251_1= NAND(U194_1, U193_1, MAR_REG_1__1enc)
U252_1= NOT(U199_1)
U253_1= NOT(U200_1)
U254_1= NAND(MAR_REG_1__1enc, U193_1, MAR_REG_2__1enc)
U255_1= NOT(U202_1)
U256_1= NAND(U253_1, U247_1)
U257_1= NAND(U180_1, U198_1)
U258_1= NAND(U314_1, U313_1, U254_1)
U259_1= NOT(U203_1)
U260_1= NAND(U182_1, U181_1)
U261_1= NAND(U249_1, U247_1, U316_1, U315_1)
U262_1= NOT(U201_1)
U263_1= NAND(U180_1, U254_1)
U264_1= NAND(U312_1, U311_1, U247_1)
U265_1= NAND(U262_1, U254_1)
U266_1= NAND(U308_1, U307_1, U247_1)
U267_1= NAND(U262_1, U249_1)
U268_1= NAND(U182_1, U198_1)
U269_1= NAND(U310_1, U309_1, U247_1)
U270_1= NAND(U179_1, U248_1, U198_1, U227_1)
U271_1= NAND(U261_1, U258_1, U264_1, U220_1)
U272_1= NAND(U223_1, U271_1)
U273_1= NAND(U190_1, U272_1)
U274_1= NAND(U176_1, U256_1)
U275_1= NAND(OUT_R_REG_3__1enc, U273_1)
U276_1= NAND(U176_1, U199_1)
U277_1= NAND(OUT_R_REG_2__1enc, U273_1)
U278_1= NAND(U250_1, U249_1, U247_1, U198_1)
U279_1= NAND(U176_1, U278_1)
U280_1= NAND(OUT_R_REG_1__1enc, U273_1)
U281_1= NAND(OUT_R_REG_0__1enc, U273_1)
U282_1= NOT(U231_1)
U283_1= NAND(MAR_REG_1__1enc, U246_1)
U284_1= NAND(U177_1, MAR_REG_0__1enc, U192_1)
U285_1= NAND(U177_1, U193_1)
U286_1= NAND(MAR_REG_0__1enc, U197_1)
U287_1= NAND(IN_R_REG_7__1enc, U223_1)
U288_1= NAND(I_7__1, U234_1)
U289_1= NAND(IN_R_REG_6__1enc, U223_1)
U290_1= NAND(I_6__1, U234_1)
U291_1= NAND(IN_R_REG_5__1enc, U223_1)
U292_1= NAND(I_5__1, U234_1)
U293_1= NAND(IN_R_REG_4__1enc, U223_1)
U294_1= NAND(I_4__1, U234_1)
U295_1= NAND(IN_R_REG_3__1enc, U223_1)
U296_1= NAND(I_3__1, U234_1)
U297_1= NAND(IN_R_REG_2__1enc, U223_1)
U298_1= NAND(I_2__1, U234_1)
U299_1= NAND(IN_R_REG_1__1enc, U223_1)
U300_1= NAND(I_1__1, U234_1)
U301_1= NAND(IN_R_REG_0__1enc, U223_1)
U302_1= NAND(I_0__1, U234_1)
U303_1= NAND(U248_1, U247_1, U180_1, U222_1)
U304_1= NAND(U255_1, U253_1, IN_R_REG_7__1enc)
U305_1= NAND(U182_1, U253_1, U225_1)
U306_1= NAND(U259_1, U247_1, IN_R_REG_5__1enc)
U307_1= NAND(U203_1, U229_1)
U308_1= NAND(IN_R_REG_1__1enc, U265_1)
U309_1= NAND(IN_R_REG_0__1enc, U267_1)
U310_1= NAND(U268_1, U230_1)
U311_1= NAND(IN_R_REG_2__1enc, U201_1)
U312_1= NAND(U263_1, U228_1)
U313_1= NAND(IN_R_REG_6__1enc, U256_1)
U314_1= NAND(U257_1, U224_1)
U315_1= NAND(IN_R_REG_4__1enc, U200_1)
U316_1= NAND(U260_1, U226_1)
U317_1= NAND(O_REG_3__1enc, U231_1)
U318_1= NAND(U282_1, OUT_R_REG_3__1enc)
U319_1= NAND(O_REG_2__1enc, U231_1)
U320_1= NAND(U282_1, OUT_R_REG_2__1enc)
U321_1= NAND(O_REG_1__1enc, U231_1)
U322_1= NAND(U282_1, OUT_R_REG_1__1enc)
U323_1= NAND(O_REG_0__1enc, U231_1)
U324_1= NAND(U282_1, OUT_R_REG_0__1enc)






U176_2= AND(STATO_REG_1__2enc, U272_2)
U177_2= AND(STATO_REG_0__2enc, STATO_REG_1__2enc)
U178_2= AND(MAR_REG_0__2enc, MAR_REG_1__2enc)
U179_2= AND(U195_2, U251_2)
U180_2= AND(U252_2, U249_2)
U181_2= AND(U248_2, U250_2)
U182_2= AND(U179_2, U254_2)
U183_2= NAND(U232_2, U281_2)
U184_2= NAND(U279_2, U232_2, U280_2)
U185_2= NAND(U277_2, U276_2)
U186_2= NAND(U274_2, U232_2, U275_2)
U187_2= NAND(U244_2, U243_2)
U188_2= NAND(U204_2, U240_2)
U189_2= NAND(U223_2, U204_2, U237_2)
U190_2= NOT(STATO_REG_1__2enc)
U191_2= NOT(STATO_REG_0__2enc)
U192_2= NOT(MAR_REG_1__2enc)
U193_2= NOT(MAR_REG_0__2enc)
U194_2= NOT(MAR_REG_2__2enc)
U195_2= NAND(MAR_REG_2__2enc, U178_2)
U196_2= NOT(START_2)
U197_2= NAND(STATO_REG_0__2enc, U238_2)
U198_2= NAND(U178_2, U194_2)
U199_2= NAND(U179_2, U250_2)
U200_2= NAND(U181_2, U198_2)
U201_2= NAND(U253_2, U195_2)
U202_2= NAND(U251_2, U254_2)
U203_2= NAND(U179_2, U249_2, U253_2)
U204_2= NAND(STATO_REG_1__2enc, U191_2)
U205_2= NAND(U235_2, U196_2)
U206_2= NAND(U284_2, U283_2)
U207_2= NAND(U286_2, U285_2)
U208_2= NAND(U288_2, U287_2)
U209_2= NAND(U290_2, U289_2)
U210_2= NAND(U292_2, U291_2)
U211_2= NAND(U294_2, U293_2)
U212_2= NAND(U296_2, U295_2)
U213_2= NAND(U298_2, U297_2)
U214_2= NAND(U300_2, U299_2)
U215_2= NAND(U302_2, U301_2)
U216_2= NAND(U318_2, U317_2)
U217_2= NAND(U320_2, U319_2)
U218_2= NAND(U322_2, U321_2)
U219_2= NAND(U324_2, U323_2)
U220_2= AND(U233_2, U270_2, U221_2, U269_2, U266_2)
U221_2= AND(U306_2, U305_2, U304_2, U303_2)
U222_2= NOT(IN_R_REG_7__2enc)
U223_2= NAND(STATO_REG_0__2enc, U190_2)
U224_2= NOT(IN_R_REG_6__2enc)
U225_2= NOT(IN_R_REG_5__2enc)
U226_2= NOT(IN_R_REG_4__2enc)
U227_2= NOT(IN_R_REG_3__2enc)
U228_2= NOT(IN_R_REG_2__2enc)
U229_2= NOT(IN_R_REG_1__2enc)
U230_2= NOT(IN_R_REG_0__2enc)
U231_2= NAND(STATO_REG_0__2enc, STATO_REG_1__2enc, U236_2)
U232_2= NAND(U176_2, U202_2)
U233_2= NOT(U204_2)
U234_2= NOT(U223_2)
U235_2= NOT(U195_2)
U236_2= NOT(U205_2)
U237_2= NAND(STATO_REG_0__2enc, U205_2)
U238_2= NAND(U235_2, STATO_REG_1__2enc)
U239_2= NOT(U197_2)
U240_2= NAND(START_2, U197_2)
U241_2= NOT(U198_2)
U242_2= NAND(U239_2, U190_2)
U243_2= NAND(MAR_REG_2__2enc, U242_2)
U244_2= NAND(U177_2, U241_2)
U245_2= NAND(STATO_REG_1__2enc, U193_2)
U246_2= NAND(U239_2, U245_2)
U247_2= OR(MAR_REG_0__2enc, MAR_REG_1__2enc, MAR_REG_2__2enc)
U248_2= NAND(MAR_REG_0__2enc, U192_2, MAR_REG_2__2enc)
U249_2= NAND(U194_2, U192_2, MAR_REG_0__2enc)
U250_2= NAND(U192_2, U193_2, MAR_REG_2__2enc)
U251_2= NAND(U194_2, U193_2, MAR_REG_1__2enc)
U252_2= NOT(U199_2)
U253_2= NOT(U200_2)
U254_2= NAND(MAR_REG_1__2enc, U193_2, MAR_REG_2__2enc)
U255_2= NOT(U202_2)
U256_2= NAND(U253_2, U247_2)
U257_2= NAND(U180_2, U198_2)
U258_2= NAND(U314_2, U313_2, U254_2)
U259_2= NOT(U203_2)
U260_2= NAND(U182_2, U181_2)
U261_2= NAND(U249_2, U247_2, U316_2, U315_2)
U262_2= NOT(U201_2)
U263_2= NAND(U180_2, U254_2)
U264_2= NAND(U312_2, U311_2, U247_2)
U265_2= NAND(U262_2, U254_2)
U266_2= NAND(U308_2, U307_2, U247_2)
U267_2= NAND(U262_2, U249_2)
U268_2= NAND(U182_2, U198_2)
U269_2= NAND(U310_2, U309_2, U247_2)
U270_2= NAND(U179_2, U248_2, U198_2, U227_2)
U271_2= NAND(U261_2, U258_2, U264_2, U220_2)
U272_2= NAND(U223_2, U271_2)
U273_2= NAND(U190_2, U272_2)
U274_2= NAND(U176_2, U256_2)
U275_2= NAND(OUT_R_REG_3__2enc, U273_2)
U276_2= NAND(U176_2, U199_2)
U277_2= NAND(OUT_R_REG_2__2enc, U273_2)
U278_2= NAND(U250_2, U249_2, U247_2, U198_2)
U279_2= NAND(U176_2, U278_2)
U280_2= NAND(OUT_R_REG_1__2enc, U273_2)
U281_2= NAND(OUT_R_REG_0__2enc, U273_2)
U282_2= NOT(U231_2)
U283_2= NAND(MAR_REG_1__2enc, U246_2)
U284_2= NAND(U177_2, MAR_REG_0__2enc, U192_2)
U285_2= NAND(U177_2, U193_2)
U286_2= NAND(MAR_REG_0__2enc, U197_2)
U287_2= NAND(IN_R_REG_7__2enc, U223_2)
U288_2= NAND(I_7__2, U234_2)
U289_2= NAND(IN_R_REG_6__2enc, U223_2)
U290_2= NAND(I_6__2, U234_2)
U291_2= NAND(IN_R_REG_5__2enc, U223_2)
U292_2= NAND(I_5__2, U234_2)
U293_2= NAND(IN_R_REG_4__2enc, U223_2)
U294_2= NAND(I_4__2, U234_2)
U295_2= NAND(IN_R_REG_3__2enc, U223_2)
U296_2= NAND(I_3__2, U234_2)
U297_2= NAND(IN_R_REG_2__2enc, U223_2)
U298_2= NAND(I_2__2, U234_2)
U299_2= NAND(IN_R_REG_1__2enc, U223_2)
U300_2= NAND(I_1__2, U234_2)
U301_2= NAND(IN_R_REG_0__2enc, U223_2)
U302_2= NAND(I_0__2, U234_2)
U303_2= NAND(U248_2, U247_2, U180_2, U222_2)
U304_2= NAND(U255_2, U253_2, IN_R_REG_7__2enc)
U305_2= NAND(U182_2, U253_2, U225_2)
U306_2= NAND(U259_2, U247_2, IN_R_REG_5__2enc)
U307_2= NAND(U203_2, U229_2)
U308_2= NAND(IN_R_REG_1__2enc, U265_2)
U309_2= NAND(IN_R_REG_0__2enc, U267_2)
U310_2= NAND(U268_2, U230_2)
U311_2= NAND(IN_R_REG_2__2enc, U201_2)
U312_2= NAND(U263_2, U228_2)
U313_2= NAND(IN_R_REG_6__2enc, U256_2)
U314_2= NAND(U257_2, U224_2)
U315_2= NAND(IN_R_REG_4__2enc, U200_2)
U316_2= NAND(U260_2, U226_2)
U317_2= NAND(O_REG_3__2enc, U231_2)
U318_2= NAND(U282_2, OUT_R_REG_3__2enc)
U319_2= NAND(O_REG_2__2enc, U231_2)
U320_2= NAND(U282_2, OUT_R_REG_2__2enc)
U321_2= NAND(O_REG_1__2enc, U231_2)
U322_2= NAND(U282_2, OUT_R_REG_1__2enc)
U323_2= NAND(O_REG_0__2enc, U231_2)
U324_2= NAND(U282_2, OUT_R_REG_0__2enc)






U176_3= AND(STATO_REG_1__3enc, U272_3)
U177_3= AND(STATO_REG_0__3enc, STATO_REG_1__3enc)
U178_3= AND(MAR_REG_0__3enc, MAR_REG_1__3enc)
U179_3= AND(U195_3, U251_3)
U180_3= AND(U252_3, U249_3)
U181_3= AND(U248_3, U250_3)
U182_3= AND(U179_3, U254_3)
U183_3= NAND(U232_3, U281_3)
U184_3= NAND(U279_3, U232_3, U280_3)
U185_3= NAND(U277_3, U276_3)
U186_3= NAND(U274_3, U232_3, U275_3)
U187_3= NAND(U244_3, U243_3)
U188_3= NAND(U204_3, U240_3)
U189_3= NAND(U223_3, U204_3, U237_3)
U190_3= NOT(STATO_REG_1__3enc)
U191_3= NOT(STATO_REG_0__3enc)
U192_3= NOT(MAR_REG_1__3enc)
U193_3= NOT(MAR_REG_0__3enc)
U194_3= NOT(MAR_REG_2__3enc)
U195_3= NAND(MAR_REG_2__3enc, U178_3)
U196_3= NOT(START_3)
U197_3= NAND(STATO_REG_0__3enc, U238_3)
U198_3= NAND(U178_3, U194_3)
U199_3= NAND(U179_3, U250_3)
U200_3= NAND(U181_3, U198_3)
U201_3= NAND(U253_3, U195_3)
U202_3= NAND(U251_3, U254_3)
U203_3= NAND(U179_3, U249_3, U253_3)
U204_3= NAND(STATO_REG_1__3enc, U191_3)
U205_3= NAND(U235_3, U196_3)
U206_3= NAND(U284_3, U283_3)
U207_3= NAND(U286_3, U285_3)
U208_3= NAND(U288_3, U287_3)
U209_3= NAND(U290_3, U289_3)
U210_3= NAND(U292_3, U291_3)
U211_3= NAND(U294_3, U293_3)
U212_3= NAND(U296_3, U295_3)
U213_3= NAND(U298_3, U297_3)
U214_3= NAND(U300_3, U299_3)
U215_3= NAND(U302_3, U301_3)
U216_3= NAND(U318_3, U317_3)
U217_3= NAND(U320_3, U319_3)
U218_3= NAND(U322_3, U321_3)
U219_3= NAND(U324_3, U323_3)
U220_3= AND(U233_3, U270_3, U221_3, U269_3, U266_3)
U221_3= AND(U306_3, U305_3, U304_3, U303_3)
U222_3= NOT(IN_R_REG_7__3enc)
U223_3= NAND(STATO_REG_0__3enc, U190_3)
U224_3= NOT(IN_R_REG_6__3enc)
U225_3= NOT(IN_R_REG_5__3enc)
U226_3= NOT(IN_R_REG_4__3enc)
U227_3= NOT(IN_R_REG_3__3enc)
U228_3= NOT(IN_R_REG_2__3enc)
U229_3= NOT(IN_R_REG_1__3enc)
U230_3= NOT(IN_R_REG_0__3enc)
U231_3= NAND(STATO_REG_0__3enc, STATO_REG_1__3enc, U236_3)
U232_3= NAND(U176_3, U202_3)
U233_3= NOT(U204_3)
U234_3= NOT(U223_3)
U235_3= NOT(U195_3)
U236_3= NOT(U205_3)
U237_3= NAND(STATO_REG_0__3enc, U205_3)
U238_3= NAND(U235_3, STATO_REG_1__3enc)
U239_3= NOT(U197_3)
U240_3= NAND(START_3, U197_3)
U241_3= NOT(U198_3)
U242_3= NAND(U239_3, U190_3)
U243_3= NAND(MAR_REG_2__3enc, U242_3)
U244_3= NAND(U177_3, U241_3)
U245_3= NAND(STATO_REG_1__3enc, U193_3)
U246_3= NAND(U239_3, U245_3)
U247_3= OR(MAR_REG_0__3enc, MAR_REG_1__3enc, MAR_REG_2__3enc)
U248_3= NAND(MAR_REG_0__3enc, U192_3, MAR_REG_2__3enc)
U249_3= NAND(U194_3, U192_3, MAR_REG_0__3enc)
U250_3= NAND(U192_3, U193_3, MAR_REG_2__3enc)
U251_3= NAND(U194_3, U193_3, MAR_REG_1__3enc)
U252_3= NOT(U199_3)
U253_3= NOT(U200_3)
U254_3= NAND(MAR_REG_1__3enc, U193_3, MAR_REG_2__3enc)
U255_3= NOT(U202_3)
U256_3= NAND(U253_3, U247_3)
U257_3= NAND(U180_3, U198_3)
U258_3= NAND(U314_3, U313_3, U254_3)
U259_3= NOT(U203_3)
U260_3= NAND(U182_3, U181_3)
U261_3= NAND(U249_3, U247_3, U316_3, U315_3)
U262_3= NOT(U201_3)
U263_3= NAND(U180_3, U254_3)
U264_3= NAND(U312_3, U311_3, U247_3)
U265_3= NAND(U262_3, U254_3)
U266_3= NAND(U308_3, U307_3, U247_3)
U267_3= NAND(U262_3, U249_3)
U268_3= NAND(U182_3, U198_3)
U269_3= NAND(U310_3, U309_3, U247_3)
U270_3= NAND(U179_3, U248_3, U198_3, U227_3)
U271_3= NAND(U261_3, U258_3, U264_3, U220_3)
U272_3= NAND(U223_3, U271_3)
U273_3= NAND(U190_3, U272_3)
U274_3= NAND(U176_3, U256_3)
U275_3= NAND(OUT_R_REG_3__3enc, U273_3)
U276_3= NAND(U176_3, U199_3)
U277_3= NAND(OUT_R_REG_2__3enc, U273_3)
U278_3= NAND(U250_3, U249_3, U247_3, U198_3)
U279_3= NAND(U176_3, U278_3)
U280_3= NAND(OUT_R_REG_1__3enc, U273_3)
U281_3= NAND(OUT_R_REG_0__3enc, U273_3)
U282_3= NOT(U231_3)
U283_3= NAND(MAR_REG_1__3enc, U246_3)
U284_3= NAND(U177_3, MAR_REG_0__3enc, U192_3)
U285_3= NAND(U177_3, U193_3)
U286_3= NAND(MAR_REG_0__3enc, U197_3)
U287_3= NAND(IN_R_REG_7__3enc, U223_3)
U288_3= NAND(I_7__3, U234_3)
U289_3= NAND(IN_R_REG_6__3enc, U223_3)
U290_3= NAND(I_6__3, U234_3)
U291_3= NAND(IN_R_REG_5__3enc, U223_3)
U292_3= NAND(I_5__3, U234_3)
U293_3= NAND(IN_R_REG_4__3enc, U223_3)
U294_3= NAND(I_4__3, U234_3)
U295_3= NAND(IN_R_REG_3__3enc, U223_3)
U296_3= NAND(I_3__3, U234_3)
U297_3= NAND(IN_R_REG_2__3enc, U223_3)
U298_3= NAND(I_2__3, U234_3)
U299_3= NAND(IN_R_REG_1__3enc, U223_3)
U300_3= NAND(I_1__3, U234_3)
U301_3= NAND(IN_R_REG_0__3enc, U223_3)
U302_3= NAND(I_0__3, U234_3)
U303_3= NAND(U248_3, U247_3, U180_3, U222_3)
U304_3= NAND(U255_3, U253_3, IN_R_REG_7__3enc)
U305_3= NAND(U182_3, U253_3, U225_3)
U306_3= NAND(U259_3, U247_3, IN_R_REG_5__3enc)
U307_3= NAND(U203_3, U229_3)
U308_3= NAND(IN_R_REG_1__3enc, U265_3)
U309_3= NAND(IN_R_REG_0__3enc, U267_3)
U310_3= NAND(U268_3, U230_3)
U311_3= NAND(IN_R_REG_2__3enc, U201_3)
U312_3= NAND(U263_3, U228_3)
U313_3= NAND(IN_R_REG_6__3enc, U256_3)
U314_3= NAND(U257_3, U224_3)
U315_3= NAND(IN_R_REG_4__3enc, U200_3)
U316_3= NAND(U260_3, U226_3)
U317_3= NAND(O_REG_3__3enc, U231_3)
U318_3= NAND(U282_3, OUT_R_REG_3__3enc)
U319_3= NAND(O_REG_2__3enc, U231_3)
U320_3= NAND(U282_3, OUT_R_REG_2__3enc)
U321_3= NAND(O_REG_1__3enc, U231_3)
U322_3= NAND(U282_3, OUT_R_REG_1__3enc)
U323_3= NAND(O_REG_0__3enc, U231_3)
U324_3= NAND(U282_3, OUT_R_REG_0__3enc)


#SeqL Flip-flop Additional Output encryption logic for O_REG_0_
O_REG_0__1enc = XOR(O_REG_0__1encenc, keyinput22)
O_REG_0__2enc = XOR(O_REG_0__2, keyinput22)
O_REG_0__3enc = XOR(O_REG_0__3, keyinput22)

#SeqL Flip-flop Additional Input encryption logic for U219
U219_1enc = XOR(U219_1, keyinput21)
U219_2enc = XOR(U219_2, keyinput21)
U219_3enc = XOR(U219_3, keyinput21)

#SeqL Flip-flop Additional Output encryption logic for STATO_REG_1_
STATO_REG_1__1enc = XOR(STATO_REG_1__1encenc, keyinput24)
STATO_REG_1__2enc = XOR(STATO_REG_1__2, keyinput24)
STATO_REG_1__3enc = XOR(STATO_REG_1__3, keyinput24)

#SeqL Flip-flop Additional Input encryption logic for U189
U189_1enc = XOR(U189_1, keyinput23)
U189_2enc = XOR(U189_2, keyinput23)
U189_3enc = XOR(U189_3, keyinput23)

#SeqL Flip-flop Additional Output encryption logic for STATO_REG_0_
STATO_REG_0__1enc = XOR(STATO_REG_0__1encenc, keyinput26)
STATO_REG_0__2enc = XOR(STATO_REG_0__2, keyinput26)
STATO_REG_0__3enc = XOR(STATO_REG_0__3, keyinput26)

#SeqL Flip-flop Additional Input encryption logic for U188
U188_1enc = XOR(U188_1, keyinput25)
U188_2enc = XOR(U188_2, keyinput25)
U188_3enc = XOR(U188_3, keyinput25)

#Other Flip-flop Output logic for MAR_REG_2_
MAR_REG_2__1enc = BUF(MAR_REG_2__1)
MAR_REG_2__2enc = BUF(MAR_REG_2__2)
MAR_REG_2__3enc = BUF(MAR_REG_2__3)

#Other Flip-flop Output logic for MAR_REG_1_
MAR_REG_1__1enc = BUF(MAR_REG_1__1)
MAR_REG_1__2enc = BUF(MAR_REG_1__2)
MAR_REG_1__3enc = BUF(MAR_REG_1__3)

#Other Flip-flop Output logic for MAR_REG_0_
MAR_REG_0__1enc = BUF(MAR_REG_0__1)
MAR_REG_0__2enc = BUF(MAR_REG_0__2)
MAR_REG_0__3enc = BUF(MAR_REG_0__3)

#Other Flip-flop Output logic for IN_R_REG_7_
IN_R_REG_7__1enc = BUF(IN_R_REG_7__1)
IN_R_REG_7__2enc = BUF(IN_R_REG_7__2)
IN_R_REG_7__3enc = BUF(IN_R_REG_7__3)

#Other Flip-flop Output logic for IN_R_REG_6_
IN_R_REG_6__1enc = BUF(IN_R_REG_6__1)
IN_R_REG_6__2enc = BUF(IN_R_REG_6__2)
IN_R_REG_6__3enc = BUF(IN_R_REG_6__3)

#Other Flip-flop Output logic for IN_R_REG_5_
IN_R_REG_5__1enc = BUF(IN_R_REG_5__1)
IN_R_REG_5__2enc = BUF(IN_R_REG_5__2)
IN_R_REG_5__3enc = BUF(IN_R_REG_5__3)

#Other Flip-flop Output logic for IN_R_REG_4_
IN_R_REG_4__1enc = BUF(IN_R_REG_4__1)
IN_R_REG_4__2enc = BUF(IN_R_REG_4__2)
IN_R_REG_4__3enc = BUF(IN_R_REG_4__3)

#Other Flip-flop Output logic for IN_R_REG_3_
IN_R_REG_3__1enc = BUF(IN_R_REG_3__1)
IN_R_REG_3__2enc = BUF(IN_R_REG_3__2)
IN_R_REG_3__3enc = BUF(IN_R_REG_3__3)

#Other Flip-flop Output logic for IN_R_REG_2_
IN_R_REG_2__1enc = BUF(IN_R_REG_2__1)
IN_R_REG_2__2enc = BUF(IN_R_REG_2__2)
IN_R_REG_2__3enc = BUF(IN_R_REG_2__3)

#Other Flip-flop Output logic for IN_R_REG_1_
IN_R_REG_1__1enc = BUF(IN_R_REG_1__1)
IN_R_REG_1__2enc = BUF(IN_R_REG_1__2)
IN_R_REG_1__3enc = BUF(IN_R_REG_1__3)

#Other Flip-flop Output logic for IN_R_REG_0_
IN_R_REG_0__1enc = BUF(IN_R_REG_0__1)
IN_R_REG_0__2enc = BUF(IN_R_REG_0__2)
IN_R_REG_0__3enc = BUF(IN_R_REG_0__3)

#Other Flip-flop Output logic for OUT_R_REG_3_
OUT_R_REG_3__1enc = BUF(OUT_R_REG_3__1)
OUT_R_REG_3__2enc = BUF(OUT_R_REG_3__2)
OUT_R_REG_3__3enc = BUF(OUT_R_REG_3__3)

#Other Flip-flop Output logic for OUT_R_REG_2_
OUT_R_REG_2__1enc = BUF(OUT_R_REG_2__1)
OUT_R_REG_2__2enc = BUF(OUT_R_REG_2__2)
OUT_R_REG_2__3enc = BUF(OUT_R_REG_2__3)

#Other Flip-flop Output logic for OUT_R_REG_1_
OUT_R_REG_1__1enc = BUF(OUT_R_REG_1__1)
OUT_R_REG_1__2enc = BUF(OUT_R_REG_1__2)
OUT_R_REG_1__3enc = BUF(OUT_R_REG_1__3)

#Other Flip-flop Output logic for OUT_R_REG_0_
OUT_R_REG_0__1enc = BUF(OUT_R_REG_0__1)
OUT_R_REG_0__2enc = BUF(OUT_R_REG_0__2)
OUT_R_REG_0__3enc = BUF(OUT_R_REG_0__3)

#Other Flip-flop Output logic for O_REG_3_
O_REG_3__1enc = BUF(O_REG_3__1)
O_REG_3__2enc = BUF(O_REG_3__2)
O_REG_3__3enc = BUF(O_REG_3__3)

#Other Flip-flop Output logic for O_REG_2_
O_REG_2__1enc = BUF(O_REG_2__1)
O_REG_2__2enc = BUF(O_REG_2__2)
O_REG_2__3enc = BUF(O_REG_2__3)

#Other Flip-flop Output logic for O_REG_1_
O_REG_1__1enc = BUF(O_REG_1__1)
O_REG_1__2enc = BUF(O_REG_1__2)
O_REG_1__3enc = BUF(O_REG_1__3)
