--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/openbts/luisyaya/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 3 -n 3 -fastpaths -xml LVDS_test.twx LVDS_test.ncd -o LVDS_test.twr
LVDS_test.pcf -ucf LVDS_test.ucf

Design file:              LVDS_test.ncd
Physical constraint file: LVDS_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_TMDS<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX_TMDS<0>  |   -0.745(R)|      FAST  |    3.027(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDS<1>  |   -0.690(R)|      FAST  |    2.972(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDS<2>  |   -0.745(R)|      FAST  |    3.027(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDSB<0> |   -0.745(R)|      FAST  |    3.026(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDSB<1> |   -0.690(R)|      FAST  |    2.971(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDSB<2> |   -0.745(R)|      FAST  |    3.026(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_TMDSB<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX_TMDS<0>  |   -0.745(R)|      FAST  |    3.028(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDS<1>  |   -0.690(R)|      FAST  |    2.973(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDS<2>  |   -0.745(R)|      FAST  |    3.028(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDSB<0> |   -0.745(R)|      FAST  |    3.027(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDSB<1> |   -0.690(R)|      FAST  |    2.972(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDSB<2> |   -0.745(R)|      FAST  |    3.027(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock RX_TMDS<3> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
channel1_n  |         7.811(R)|      SLOW  |         3.949(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.787(R)|      SLOW  |         3.884(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel1_p  |         7.769(R)|      SLOW  |         3.933(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.745(R)|      SLOW  |         3.868(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel2_n  |         7.834(R)|      SLOW  |         3.972(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.809(R)|      SLOW  |         3.906(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel2_p  |         7.792(R)|      SLOW  |         3.956(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.767(R)|      SLOW  |         3.890(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel3_n  |         7.835(R)|      SLOW  |         3.973(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.810(R)|      SLOW  |         3.907(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel3_p  |         7.793(R)|      SLOW  |         3.957(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.768(R)|      SLOW  |         3.891(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel4_n  |         7.790(R)|      SLOW  |         3.928(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.765(R)|      SLOW  |         3.862(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel4_p  |         7.748(R)|      SLOW  |         3.912(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.723(R)|      SLOW  |         3.846(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
clock_n     |         7.840(R)|      SLOW  |         3.978(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.816(R)|      SLOW  |         3.913(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
clock_p     |         7.798(R)|      SLOW  |         3.962(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.774(R)|      SLOW  |         3.897(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
led         |         8.899(R)|      SLOW  |         4.809(R)|      FAST  |clk                       |   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock RX_TMDSB<3> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
channel1_n  |         7.812(R)|      SLOW  |         3.949(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.788(R)|      SLOW  |         3.884(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel1_p  |         7.770(R)|      SLOW  |         3.933(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.746(R)|      SLOW  |         3.868(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel2_n  |         7.835(R)|      SLOW  |         3.972(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.810(R)|      SLOW  |         3.906(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel2_p  |         7.793(R)|      SLOW  |         3.956(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.768(R)|      SLOW  |         3.890(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel3_n  |         7.836(R)|      SLOW  |         3.973(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.811(R)|      SLOW  |         3.907(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel3_p  |         7.794(R)|      SLOW  |         3.957(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.769(R)|      SLOW  |         3.891(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel4_n  |         7.791(R)|      SLOW  |         3.928(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.766(R)|      SLOW  |         3.862(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel4_p  |         7.749(R)|      SLOW  |         3.912(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.724(R)|      SLOW  |         3.846(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
clock_n     |         7.841(R)|      SLOW  |         3.978(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.817(R)|      SLOW  |         3.913(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
clock_p     |         7.799(R)|      SLOW  |         3.962(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         7.775(R)|      SLOW  |         3.897(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
led         |         8.900(R)|      SLOW  |         4.809(R)|      FAST  |clk                       |   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock to Setup on destination clock RX_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_TMDS<3>     |    5.002|    5.002|         |         |
RX_TMDSB<3>    |    5.003|    5.003|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_TMDS<3>     |    5.001|    5.001|         |         |
RX_TMDSB<3>    |    5.002|    5.002|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 13 17:33:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



