// Seed: 2845364008
module module_0 ();
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  id_1 :
  assert property (@(negedge id_1 & 1'b0) 1'b0 ? id_1 * id_1 : $realtime);
  logic [7:0] id_2;
  module_0 modCall_1 ();
  assign id_1 = 'b0 ? -1 : id_2;
  logic id_3;
  ;
  always begin : LABEL_0
    id_1 <= id_2;
  end
  assign id_2[1'b0] = -1;
  wire  id_4;
  logic id_5;
  ;
  wire  id_6;
  logic id_7;
endmodule
