Description of design is located in header of SystemVerilog design file.

Freely available tools required to compile, simulate, and view waveform for this RTL sample:
    1. Compile and simulate: Icarus Verilog (http://iverilog.icarus.com)
    2. View waveform:        GTKWave (http://gtkwave.sourceforge.net)

To compile and simulate:
    > make [SEED=<random_seed>] [[NUM_PKTS=<num_pkts_to_simulate>] [MAX_PKT_SIZE_IN_BYTES=<max_pkt_size_in_bytes>] | [RUN_BRINGUP_PKT=<0|1>]]

To view waveform:
    > gtkwave top.gtkw
