verilog xil_defaultlib --include "../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog" --include "../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog" \
"/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0_sim_netlist.v" \
"/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_blk_mem_gen_0_0/zynq_blk_mem_gen_0_0_sim_netlist.v" \
"/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_axi_bram_ctrl_0_1/zynq_axi_bram_ctrl_0_1_sim_netlist.v" \
"/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_axi_bram_ctrl_1_0/zynq_axi_bram_ctrl_1_0_sim_netlist.v" \
"/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_0_0/zynq_smartconnect_0_0_sim_netlist.v" \
"../../../../lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_0_0/bd_0/sim/bd_2d56.v" \
"/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_1_0/zynq_smartconnect_1_0_sim_netlist.v" \
"../../../../lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_1_0/bd_0/sim/bd_ed07.v" \
"/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_axi_cdma_0_0/zynq_axi_cdma_0_0_sim_netlist.v" \
"/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_proc_sys_reset_0_0/zynq_proc_sys_reset_0_0_sim_netlist.v" \
"/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_gpio_lab_1_0_0/zynq_gpio_lab_1_0_0_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
