/**
* Copyright (c) 2025 Huawei Technologies Co., Ltd.
* This program is free software, you can redistribute it and/or modify it under the terms and conditions of
* CANN Open Software License Agreement Version 2.0 (the "License").
* Please refer to the License for details. You may not use this file except in compliance with the License.
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
* INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
* See LICENSE in the root of the software repository for the full text of the License.
*/


/* !
 * \file write_gm_by_pass_dcache.asc
 * \brief
 */

#include "acl/acl.h"
#include "data_utils.h"
#include "kernel_operator.h"

template <typename T>
class KernelWriteGmByPassDcache {
public:
    __aicore__ inline KernelWriteGmByPassDcache() {}
    __aicore__ inline void Init(GM_ADDR srcGm, GM_ADDR dstGm, AscendC::TPipe *pipeIn, uint32_t calCount)
    {
        pipe = pipeIn;
        bufferSize = calCount;

        srcGlobal.SetGlobalBuffer(reinterpret_cast<__gm__ T *>(srcGm));
        dstGlobal.SetGlobalBuffer(reinterpret_cast<__gm__ T *>(dstGm));

        pipe->InitBuffer(inQueue, 1, bufferSize * sizeof(T));
        pipe->InitBuffer(outQueue, 1, bufferSize * sizeof(T));
    }

    __aicore__ inline void Process(GM_ADDR dstGm)
    {
        __gm__ T *addr = reinterpret_cast<__gm__ T *>(dstGm);
        T value = 2;
        AscendC::WriteGmByPassDCache<T>(addr, value);
    }

private:
    AscendC::GlobalTensor<T> srcGlobal;
    AscendC::GlobalTensor<T> dstGlobal;
    AscendC::TPipe* pipe;
    AscendC::TQue<AscendC::TPosition::VECIN, 1> inQueue;
    AscendC::TQue<AscendC::TPosition::VECOUT, 1> outQueue;
    uint32_t bufferSize = 0;
};

extern "C" __global__ __aicore__ void kernel_write_gm_by_pass_dcache(GM_ADDR srcGm, GM_ADDR dstGm)
{
    uint32_t calCount = 1024;
    AscendC::TPipe pipe;
    KernelWriteGmByPassDcache<int32_t> op;
    op.Init(srcGm, dstGm, &pipe, calCount);
    op.Process(dstGm);
}

int32_t main(int32_t argc, char* argv[]) 
{
    uint32_t blockDim = 1;
    size_t inputByteSize = 1024 * sizeof(int32_t);
    size_t outputByteSize = inputByteSize;

    int32_t deviceId = 0;
    aclrtSetDevice(deviceId);
    aclrtStream stream = nullptr;
    aclrtCreateStream(&stream);

    uint8_t *xHost, *zHost;
    uint8_t *xDevice, *zDevice;

    aclrtMallocHost((void **)(&xHost), inputByteSize);
    aclrtMallocHost((void **)(&zHost), outputByteSize);
    aclrtMalloc((void **)&xDevice, inputByteSize, ACL_MEM_MALLOC_HUGE_FIRST);
    aclrtMalloc((void **)&zDevice, outputByteSize, ACL_MEM_MALLOC_HUGE_FIRST);

    ReadFile("./input/input_x.bin", inputByteSize, xHost, inputByteSize);

    aclrtMemcpy(xDevice, inputByteSize, xHost, inputByteSize,
                ACL_MEMCPY_HOST_TO_DEVICE);

    kernel_write_gm_by_pass_dcache<<<blockDim, nullptr, stream>>>(xDevice, zDevice);
    aclrtSynchronizeStream(stream);

    aclrtMemcpy(zHost, outputByteSize, zDevice, outputByteSize,
                ACL_MEMCPY_DEVICE_TO_HOST);
    WriteFile("./output/output.bin", zHost, outputByteSize);

    aclrtFree(xDevice);
    aclrtFree(zDevice);
    aclrtFreeHost(xHost);
    aclrtFreeHost(zHost);

    aclrtDestroyStream(stream);
    aclrtResetDevice(deviceId);
    aclFinalize();

    return 0;
}
