// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_top_module3_fine_sync (
        m2_search_buffer_dout,
        m2_search_buffer_empty_n,
        m2_search_buffer_read,
        m3_fineOffset_din,
        m3_fineOffset_full_n,
        m3_fineOffset_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] m2_search_buffer_dout;
input   m2_search_buffer_empty_n;
output   m2_search_buffer_read;
output  [15:0] m3_fineOffset_din;
input   m3_fineOffset_full_n;
output   m3_fineOffset_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    split_input_U0_ap_start;
wire    split_input_U0_start_full_n;
wire    split_input_U0_ap_done;
wire    split_input_U0_ap_continue;
wire    split_input_U0_ap_idle;
wire    split_input_U0_ap_ready;
wire    split_input_U0_m2_search_buffer_read;
wire   [15:0] split_input_U0_re_stream_din;
wire    split_input_U0_re_stream_write;
wire   [31:0] split_input_U0_re_stream_num_data_valid;
wire   [31:0] split_input_U0_re_stream_fifo_cap;
wire   [15:0] split_input_U0_im_stream_din;
wire    split_input_U0_im_stream_write;
wire   [31:0] split_input_U0_im_stream_num_data_valid;
wire   [31:0] split_input_U0_im_stream_fifo_cap;
wire   [15:0] split_input_U0_sum_stream_din;
wire    split_input_U0_sum_stream_write;
wire   [31:0] split_input_U0_sum_stream_num_data_valid;
wire   [31:0] split_input_U0_sum_stream_fifo_cap;
wire    split_input_U0_start_out;
wire    split_input_U0_start_write;
wire    run_1_U0_ap_start;
wire    run_1_U0_ap_done;
wire    run_1_U0_ap_idle;
wire    run_1_U0_ap_ready;
wire    run_1_U0_ap_continue;
wire    run_1_U0_in_V_read;
wire   [39:0] run_1_U0_out_V_din;
wire    run_1_U0_out_V_write;
wire    run_2_U0_ap_start;
wire    run_2_U0_ap_done;
wire    run_2_U0_ap_idle;
wire    run_2_U0_ap_ready;
wire    run_2_U0_ap_continue;
wire    run_2_U0_in_V_read;
wire   [39:0] run_2_U0_out_V_din;
wire    run_2_U0_out_V_write;
wire    run_U0_ap_start;
wire    run_U0_ap_done;
wire    run_U0_ap_idle;
wire    run_U0_ap_ready;
wire    run_U0_ap_continue;
wire    run_U0_in_V_read;
wire   [39:0] run_U0_out_V_din;
wire    run_U0_out_V_write;
wire    combine_and_peak_U0_ap_start;
wire    combine_and_peak_U0_ap_done;
wire    combine_and_peak_U0_ap_continue;
wire    combine_and_peak_U0_ap_idle;
wire    combine_and_peak_U0_ap_ready;
wire    combine_and_peak_U0_re_out_read;
wire    combine_and_peak_U0_im_out_read;
wire    combine_and_peak_U0_sum_out_read;
wire   [15:0] combine_and_peak_U0_m3_fineOffset_din;
wire    combine_and_peak_U0_m3_fineOffset_write;
wire    re_stream_full_n;
wire   [15:0] re_stream_dout;
wire    re_stream_empty_n;
wire   [2:0] re_stream_num_data_valid;
wire   [2:0] re_stream_fifo_cap;
wire    im_stream_full_n;
wire   [15:0] im_stream_dout;
wire    im_stream_empty_n;
wire   [2:0] im_stream_num_data_valid;
wire   [2:0] im_stream_fifo_cap;
wire    sum_stream_full_n;
wire   [15:0] sum_stream_dout;
wire    sum_stream_empty_n;
wire   [2:0] sum_stream_num_data_valid;
wire   [2:0] sum_stream_fifo_cap;
wire    re_out_full_n;
wire   [39:0] re_out_dout;
wire    re_out_empty_n;
wire   [2:0] re_out_num_data_valid;
wire   [2:0] re_out_fifo_cap;
wire    im_out_full_n;
wire   [39:0] im_out_dout;
wire    im_out_empty_n;
wire   [2:0] im_out_num_data_valid;
wire   [2:0] im_out_fifo_cap;
wire    sum_out_full_n;
wire   [39:0] sum_out_dout;
wire    sum_out_empty_n;
wire   [2:0] sum_out_num_data_valid;
wire   [2:0] sum_out_fifo_cap;
wire   [0:0] start_for_run_1_U0_din;
wire    start_for_run_1_U0_full_n;
wire   [0:0] start_for_run_1_U0_dout;
wire    start_for_run_1_U0_empty_n;
wire   [0:0] start_for_run_2_U0_din;
wire    start_for_run_2_U0_full_n;
wire   [0:0] start_for_run_2_U0_dout;
wire    start_for_run_2_U0_empty_n;
wire   [0:0] start_for_run_U0_din;
wire    start_for_run_U0_full_n;
wire   [0:0] start_for_run_U0_dout;
wire    start_for_run_U0_empty_n;
wire   [0:0] start_for_combine_and_peak_U0_din;
wire    start_for_combine_and_peak_U0_full_n;
wire   [0:0] start_for_combine_and_peak_U0_dout;
wire    start_for_combine_and_peak_U0_empty_n;

system_top_split_input split_input_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(split_input_U0_ap_start),
    .start_full_n(split_input_U0_start_full_n),
    .ap_done(split_input_U0_ap_done),
    .ap_continue(split_input_U0_ap_continue),
    .ap_idle(split_input_U0_ap_idle),
    .ap_ready(split_input_U0_ap_ready),
    .m2_search_buffer_dout(m2_search_buffer_dout),
    .m2_search_buffer_empty_n(m2_search_buffer_empty_n),
    .m2_search_buffer_read(split_input_U0_m2_search_buffer_read),
    .m2_search_buffer_num_data_valid(11'd0),
    .m2_search_buffer_fifo_cap(11'd0),
    .re_stream_din(split_input_U0_re_stream_din),
    .re_stream_full_n(re_stream_full_n),
    .re_stream_write(split_input_U0_re_stream_write),
    .re_stream_num_data_valid(split_input_U0_re_stream_num_data_valid),
    .re_stream_fifo_cap(split_input_U0_re_stream_fifo_cap),
    .im_stream_din(split_input_U0_im_stream_din),
    .im_stream_full_n(im_stream_full_n),
    .im_stream_write(split_input_U0_im_stream_write),
    .im_stream_num_data_valid(split_input_U0_im_stream_num_data_valid),
    .im_stream_fifo_cap(split_input_U0_im_stream_fifo_cap),
    .sum_stream_din(split_input_U0_sum_stream_din),
    .sum_stream_full_n(sum_stream_full_n),
    .sum_stream_write(split_input_U0_sum_stream_write),
    .sum_stream_num_data_valid(split_input_U0_sum_stream_num_data_valid),
    .sum_stream_fifo_cap(split_input_U0_sum_stream_fifo_cap),
    .start_out(split_input_U0_start_out),
    .start_write(split_input_U0_start_write)
);

system_top_run_1 run_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_ce(1'b1),
    .ap_start(run_1_U0_ap_start),
    .ap_done(run_1_U0_ap_done),
    .ap_idle(run_1_U0_ap_idle),
    .ap_ready(run_1_U0_ap_ready),
    .ap_continue(run_1_U0_ap_continue),
    .in_V_dout(re_stream_dout),
    .in_V_empty_n(re_stream_empty_n),
    .in_V_read(run_1_U0_in_V_read),
    .out_V_din(run_1_U0_out_V_din),
    .out_V_full_n(re_out_full_n),
    .out_V_write(run_1_U0_out_V_write)
);

system_top_run_2 run_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_ce(1'b1),
    .ap_start(run_2_U0_ap_start),
    .ap_done(run_2_U0_ap_done),
    .ap_idle(run_2_U0_ap_idle),
    .ap_ready(run_2_U0_ap_ready),
    .ap_continue(run_2_U0_ap_continue),
    .in_V_dout(im_stream_dout),
    .in_V_empty_n(im_stream_empty_n),
    .in_V_read(run_2_U0_in_V_read),
    .out_V_din(run_2_U0_out_V_din),
    .out_V_full_n(im_out_full_n),
    .out_V_write(run_2_U0_out_V_write)
);

system_top_run run_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_ce(1'b1),
    .ap_start(run_U0_ap_start),
    .ap_done(run_U0_ap_done),
    .ap_idle(run_U0_ap_idle),
    .ap_ready(run_U0_ap_ready),
    .ap_continue(run_U0_ap_continue),
    .in_V_dout(sum_stream_dout),
    .in_V_empty_n(sum_stream_empty_n),
    .in_V_read(run_U0_in_V_read),
    .out_V_din(run_U0_out_V_din),
    .out_V_full_n(sum_out_full_n),
    .out_V_write(run_U0_out_V_write)
);

system_top_combine_and_peak combine_and_peak_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(combine_and_peak_U0_ap_start),
    .ap_done(combine_and_peak_U0_ap_done),
    .ap_continue(combine_and_peak_U0_ap_continue),
    .ap_idle(combine_and_peak_U0_ap_idle),
    .ap_ready(combine_and_peak_U0_ap_ready),
    .re_out_dout(re_out_dout),
    .re_out_empty_n(re_out_empty_n),
    .re_out_read(combine_and_peak_U0_re_out_read),
    .re_out_num_data_valid(re_out_num_data_valid),
    .re_out_fifo_cap(re_out_fifo_cap),
    .im_out_dout(im_out_dout),
    .im_out_empty_n(im_out_empty_n),
    .im_out_read(combine_and_peak_U0_im_out_read),
    .im_out_num_data_valid(im_out_num_data_valid),
    .im_out_fifo_cap(im_out_fifo_cap),
    .sum_out_dout(sum_out_dout),
    .sum_out_empty_n(sum_out_empty_n),
    .sum_out_read(combine_and_peak_U0_sum_out_read),
    .sum_out_num_data_valid(sum_out_num_data_valid),
    .sum_out_fifo_cap(sum_out_fifo_cap),
    .m3_fineOffset_din(combine_and_peak_U0_m3_fineOffset_din),
    .m3_fineOffset_full_n(m3_fineOffset_full_n),
    .m3_fineOffset_write(combine_and_peak_U0_m3_fineOffset_write),
    .m3_fineOffset_num_data_valid(3'd0),
    .m3_fineOffset_fifo_cap(3'd0)
);

system_top_fifo_w16_d2_S re_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(split_input_U0_re_stream_din),
    .if_full_n(re_stream_full_n),
    .if_write(split_input_U0_re_stream_write),
    .if_dout(re_stream_dout),
    .if_empty_n(re_stream_empty_n),
    .if_read(run_1_U0_in_V_read),
    .if_num_data_valid(re_stream_num_data_valid),
    .if_fifo_cap(re_stream_fifo_cap)
);

system_top_fifo_w16_d2_S im_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(split_input_U0_im_stream_din),
    .if_full_n(im_stream_full_n),
    .if_write(split_input_U0_im_stream_write),
    .if_dout(im_stream_dout),
    .if_empty_n(im_stream_empty_n),
    .if_read(run_2_U0_in_V_read),
    .if_num_data_valid(im_stream_num_data_valid),
    .if_fifo_cap(im_stream_fifo_cap)
);

system_top_fifo_w16_d2_S sum_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(split_input_U0_sum_stream_din),
    .if_full_n(sum_stream_full_n),
    .if_write(split_input_U0_sum_stream_write),
    .if_dout(sum_stream_dout),
    .if_empty_n(sum_stream_empty_n),
    .if_read(run_U0_in_V_read),
    .if_num_data_valid(sum_stream_num_data_valid),
    .if_fifo_cap(sum_stream_fifo_cap)
);

system_top_fifo_w40_d2_S re_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_1_U0_out_V_din),
    .if_full_n(re_out_full_n),
    .if_write(run_1_U0_out_V_write),
    .if_dout(re_out_dout),
    .if_empty_n(re_out_empty_n),
    .if_read(combine_and_peak_U0_re_out_read),
    .if_num_data_valid(re_out_num_data_valid),
    .if_fifo_cap(re_out_fifo_cap)
);

system_top_fifo_w40_d2_S im_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_2_U0_out_V_din),
    .if_full_n(im_out_full_n),
    .if_write(run_2_U0_out_V_write),
    .if_dout(im_out_dout),
    .if_empty_n(im_out_empty_n),
    .if_read(combine_and_peak_U0_im_out_read),
    .if_num_data_valid(im_out_num_data_valid),
    .if_fifo_cap(im_out_fifo_cap)
);

system_top_fifo_w40_d2_S sum_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_U0_out_V_din),
    .if_full_n(sum_out_full_n),
    .if_write(run_U0_out_V_write),
    .if_dout(sum_out_dout),
    .if_empty_n(sum_out_empty_n),
    .if_read(combine_and_peak_U0_sum_out_read),
    .if_num_data_valid(sum_out_num_data_valid),
    .if_fifo_cap(sum_out_fifo_cap)
);

system_top_start_for_run_1_U0 start_for_run_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_run_1_U0_din),
    .if_full_n(start_for_run_1_U0_full_n),
    .if_write(split_input_U0_start_write),
    .if_dout(start_for_run_1_U0_dout),
    .if_empty_n(start_for_run_1_U0_empty_n),
    .if_read(run_1_U0_ap_ready)
);

system_top_start_for_run_2_U0 start_for_run_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_run_2_U0_din),
    .if_full_n(start_for_run_2_U0_full_n),
    .if_write(split_input_U0_start_write),
    .if_dout(start_for_run_2_U0_dout),
    .if_empty_n(start_for_run_2_U0_empty_n),
    .if_read(run_2_U0_ap_ready)
);

system_top_start_for_run_U0 start_for_run_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_run_U0_din),
    .if_full_n(start_for_run_U0_full_n),
    .if_write(split_input_U0_start_write),
    .if_dout(start_for_run_U0_dout),
    .if_empty_n(start_for_run_U0_empty_n),
    .if_read(run_U0_ap_ready)
);

system_top_start_for_combine_and_peak_U0 start_for_combine_and_peak_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_combine_and_peak_U0_din),
    .if_full_n(start_for_combine_and_peak_U0_full_n),
    .if_write(split_input_U0_start_write),
    .if_dout(start_for_combine_and_peak_U0_dout),
    .if_empty_n(start_for_combine_and_peak_U0_empty_n),
    .if_read(combine_and_peak_U0_ap_ready)
);

assign ap_done = combine_and_peak_U0_ap_done;

assign ap_idle = (split_input_U0_ap_idle & run_U0_ap_idle & run_2_U0_ap_idle & run_1_U0_ap_idle & combine_and_peak_U0_ap_idle);

assign ap_ready = split_input_U0_ap_ready;

assign combine_and_peak_U0_ap_continue = ap_continue;

assign combine_and_peak_U0_ap_start = start_for_combine_and_peak_U0_empty_n;

assign m2_search_buffer_read = split_input_U0_m2_search_buffer_read;

assign m3_fineOffset_din = combine_and_peak_U0_m3_fineOffset_din;

assign m3_fineOffset_write = combine_and_peak_U0_m3_fineOffset_write;

assign run_1_U0_ap_continue = 1'b1;

assign run_1_U0_ap_start = start_for_run_1_U0_empty_n;

assign run_2_U0_ap_continue = 1'b1;

assign run_2_U0_ap_start = start_for_run_2_U0_empty_n;

assign run_U0_ap_continue = 1'b1;

assign run_U0_ap_start = start_for_run_U0_empty_n;

assign split_input_U0_ap_continue = 1'b1;

assign split_input_U0_ap_start = ap_start;

assign split_input_U0_im_stream_fifo_cap = im_stream_fifo_cap;

assign split_input_U0_im_stream_num_data_valid = im_stream_num_data_valid;

assign split_input_U0_re_stream_fifo_cap = re_stream_fifo_cap;

assign split_input_U0_re_stream_num_data_valid = re_stream_num_data_valid;

assign split_input_U0_start_full_n = (start_for_run_U0_full_n & start_for_run_2_U0_full_n & start_for_run_1_U0_full_n & start_for_combine_and_peak_U0_full_n);

assign split_input_U0_sum_stream_fifo_cap = sum_stream_fifo_cap;

assign split_input_U0_sum_stream_num_data_valid = sum_stream_num_data_valid;

assign start_for_combine_and_peak_U0_din = 1'b1;

assign start_for_run_1_U0_din = 1'b1;

assign start_for_run_2_U0_din = 1'b1;

assign start_for_run_U0_din = 1'b1;

endmodule //system_top_module3_fine_sync
