0.4
2016.2
F:/FPGA/turorial_ms/simple_rom/simple_rom.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
F:/FPGA/turorial_ms/simple_rom/simple_rom.srcs/sim_1/new/simple_rom_tb.v,1596404948,verilog,,,,,,,,,,,
F:/FPGA/turorial_ms/simple_rom/simple_rom.srcs/sources_1/new/simple_rom.v,1596404178,verilog,,,,,,,,,,,
