{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1604156716961 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hdmi_3 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"hdmi_3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604156716968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604156717032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604156717033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604156717033 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1604156717120 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] 13 25 0 0 " "Implementing clock multiplication of 13, clock division of 25, and phase shift of 0 degrees (0 ps) for Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1604156717120 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[2\] 26 5 0 0 " "Implementing clock multiplication of 26, clock division of 5, and phase shift of 0 degrees (0 ps) for Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1604156717120 ""}  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1604156717120 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604156717312 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604156717328 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604156717527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604156717527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604156717527 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604156717527 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604156717536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604156717536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604156717536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604156717536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604156717536 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604156717536 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604156717540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604156718165 ""}  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 80 -1 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Test:test|pll:b2v_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604156718165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604156718165 ""}  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 80 -1 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Test:test|pll:b2v_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604156718165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node Test:test\|pll:b2v_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604156718165 ""}  } { { "db/pll_altpll1.v" "" { Text "/home/palo/hdmi_3/db/pll_altpll1.v" 80 -1 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Test:test|pll:b2v_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604156718165 ""}
{ "Info" "ISTA_SDC_FOUND" "board/clock.sdc " "Reading SDC File: 'board/clock.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1604156718399 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604156718403 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 13 -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 13 -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604156718403 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 26 -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 26 -duty_cycle 50.00 -name \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604156718403 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1604156718403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1604156718403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1604156718406 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1604156718407 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604156718407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604156718407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604156718407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.000 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604156718407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  38.461 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  38.461 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604156718407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.846 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   3.846 test\|b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604156718407 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1604156718407 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604156718412 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604156718413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604156718413 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604156718414 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604156718415 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604156718416 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604156718416 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604156718416 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604156718416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1604156718417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604156718417 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "RX " "Ignored I/O standard assignment to node \"RX\"" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604156718444 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TX " "Ignored I/O standard assignment to node \"TX\"" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604156718444 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1604156718444 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX " "Node \"RX\" is assigned to location or region, but does not exist in design" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604156718444 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX " "Node \"TX\" is assigned to location or region, but does not exist in design" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604156718444 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tdm_tx1_p " "Node \"tdm_tx1_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tdm_tx1_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604156718444 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1604156718444 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604156718445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604156719202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604156719289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604156719300 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604156719606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604156719606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604156719926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "/home/palo/hdmi_3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1604156720508 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604156720508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604156720904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1604156720906 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604156720906 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1604156720918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604156720977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604156721164 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604156721218 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604156721407 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604156721772 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1604156722332 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 Cyclone IV E " "26 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3_2 2.5 V R8 " "Pin P3_2 uses I/O standard 2.5 V at R8" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P3_2 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P3_2" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 59 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P3_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3_3 2.5 V T8 " "Pin P3_3 uses I/O standard 2.5 V at T8" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P3_3 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P3_3" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 60 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P3_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P3_4 2.5 V R9 " "Pin P3_4 uses I/O standard 2.5 V at R9" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P3_4 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P3_4" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 61 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P3_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P4_2 2.5 V E16 " "Pin P4_2 uses I/O standard 2.5 V at E16" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P4_2 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P4_2" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 62 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P4_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P6_2 2.5 V M16 " "Pin P6_2 uses I/O standard 2.5 V at M16" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P6_2 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P6_2" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 65 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P6_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P6_3 2.5 V M15 " "Pin P6_3 uses I/O standard 2.5 V at M15" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P6_3 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P6_3" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 66 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P6_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_3 3.3-V LVTTL R1 " "Pin P8_3 uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_3 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_3" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 67 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_4 3.3-V LVTTL T2 " "Pin P8_4 uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_4 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_4" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 68 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_5 3.3-V LVTTL R3 " "Pin P8_5 uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_5 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_5" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 69 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_6 3.3-V LVTTL T3 " "Pin P8_6 uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_6 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_6" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 70 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_7 3.3-V LVTTL T9 " "Pin P8_7 uses I/O standard 3.3-V LVTTL at T9" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_7 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_7" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 71 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_8 3.3-V LVTTL R4 " "Pin P8_8 uses I/O standard 3.3-V LVTTL at R4" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_8 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_8" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 72 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_9 3.3-V LVTTL T4 " "Pin P8_9 uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_9 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_9" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 73 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_10 3.3-V LVTTL R5 " "Pin P8_10 uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_10 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_10" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 74 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_11 3.3-V LVTTL T5 " "Pin P8_11 uses I/O standard 3.3-V LVTTL at T5" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_11 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_11" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 75 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_12 3.3-V LVTTL R6 " "Pin P8_12 uses I/O standard 3.3-V LVTTL at R6" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_12 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_12" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 76 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_13 3.3-V LVTTL T6 " "Pin P8_13 uses I/O standard 3.3-V LVTTL at T6" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_13 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_13" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 77 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_14 3.3-V LVTTL R7 " "Pin P8_14 uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_14 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_14" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 78 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_15 3.3-V LVTTL T7 " "Pin P8_15 uses I/O standard 3.3-V LVTTL at T7" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_15 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_15" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 79 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P8_16 3.3-V LVTTL R10 " "Pin P8_16 uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { P8_16 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "P8_16" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 80 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { P8_16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S2 3.3-V LVTTL B8 " "Pin S2 uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { S2 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S2" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 82 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S3 3.3-V LVTTL A8 " "Pin S3 uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { S3 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S3" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 83 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA 3.3-V LVTTL C9 " "Pin SDA uses I/O standard 3.3-V LVTTL at C9" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SDA } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 84 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDC 3.3-V LVTTL D9 " "Pin SDC uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SDC } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDC" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 85 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SDC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S1 3.3-V LVTTL E1 " "Pin S1 uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { S1 } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S1" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 81 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVTTL E15 " "Pin sys_clk uses I/O standard 3.3-V LVTTL at E15" {  } { { "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/palo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { sys_clk } } } { "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/palo/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "top.v" "" { Text "/home/palo/hdmi_3/top.v" 86 0 0 } } { "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/palo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/palo/hdmi_3/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604156722339 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1604156722339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/palo/hdmi_3/output_files/hdmi_3.fit.smsg " "Generated suppressed messages file /home/palo/hdmi_3/output_files/hdmi_3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604156722426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604156722748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 16:05:22 2020 " "Processing ended: Sat Oct 31 16:05:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604156722748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604156722748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604156722748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604156722748 ""}
