<node>
  <node id="RESET_REG"         address="0x00" permission="wo" description="Only write 0xA to this"/>
  <node id="HARD_RESET_REG"    address="0x04" permission="wo" description="bit 1"/>
  <node id="TEMP"         address="0x80" permission="ro" mask="0xFFF0"/>
  <node id="TEMP_HUMAN"   address="0x80" permission="ro" mask="0xFC00" parameters="Table=STATUS;Row=Zynq;Column=TEMP;Format=u;Status=1"/>
  <node id="VCCINT"       address="0x81" permission="ro" mask="0xFFF0"/>
  <node id="VCCAUX"       address="0x82" permission="ro" mask="0xFFF0"/>
  <node id="VCCBRAM"      address="0x86" permission="ro" mask="0xFFF0"/>
  <node id="ZYNQ_VCCINT"  address="0x8D" permission="ro" mask="0xFFF0"/>
  <node id="ZYNQ_VCCAUX"  address="0x8E" permission="ro" mask="0xFFF0"/>
  <node id="ZYNQ_VCCCORE" address="0x8F" permission="ro" mask="0xFFF0"/>
  <node id="TEMP_MAX"    address="0xA0" permission="ro" mask="0xFFC0"/>
  <node id="TEMP_MAX_HUMAN"    address="0xA0" permission="ro" mask="0xFC00" parameters="Table=STATUS;Row=Zynq;Column=TEMP_Max;Format=u;Status=1"/>
  <node id="VCCINT_MAX"  address="0xA1" permission="ro" mask="0xFFF0"/>
  <node id="VCCAUX_MAX"  address="0xA2" permission="ro" mask="0xFFF0"/>
  <node id="VCCBRAM_MAX" address="0xA3" permission="ro" mask="0xFFF0"/>
  <node id="TEMP_MIN"    address="0xA4" permission="ro" mask="0xFFF0"/>
  <node id="TEMP_MIN_HUMAN"    address="0xA4" permission="ro" mask="0xFC00" parameters="Table=STATUS;Row=Zynq;Column=TEMP_Min;Format=u;Status=1"/>
  <node id="VCCINT_MIN"  address="0xA5" permission="ro" mask="0xFFF0"/>
  <node id="VCCAUX_MIN"  address="0xA6" permission="ro" mask="0xFFF0"/>
  <node id="VCCBRAM_MIN" address="0xA7" permission="ro" mask="0xFFF0"/>
</node>
