// Seed: 958630360
module module_0 (
    output wor id_0,
    input tri id_1,
    input tri0 id_2,
    input wand id_3,
    input wor id_4,
    output tri id_5,
    input tri id_6,
    output wand id_7,
    input tri id_8,
    output wire id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wand id_12,
    input uwire id_13
    , id_35,
    output supply0 id_14,
    output supply1 id_15,
    input uwire id_16,
    input wire id_17
    , id_36,
    input wand id_18,
    output uwire id_19,
    output tri id_20,
    input uwire id_21,
    output supply1 id_22,
    output tri id_23,
    input wire id_24,
    output uwire id_25
    , id_37,
    input tri0 id_26,
    input supply1 id_27,
    output wire id_28,
    input wire id_29,
    input wor id_30,
    input tri0 id_31,
    output tri id_32,
    output tri id_33
);
  assign id_7 = 1;
  wire id_38;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output wand  id_3,
    output wand  id_4,
    input  wire  id_5,
    inout  wor   id_6,
    output uwire id_7
);
  assign {1, 1 == 1} = 1;
  wire id_9;
  module_0(
      id_3,
      id_1,
      id_1,
      id_1,
      id_5,
      id_3,
      id_6,
      id_6,
      id_6,
      id_0,
      id_1,
      id_5,
      id_5,
      id_1,
      id_3,
      id_0,
      id_2,
      id_6,
      id_1,
      id_6,
      id_4,
      id_2,
      id_3,
      id_7,
      id_2,
      id_0,
      id_1,
      id_6,
      id_3,
      id_1,
      id_5,
      id_2,
      id_0,
      id_6
  );
endmodule
