{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 08:15:53 2015 " "Info: Processing started: Fri Oct 09 08:15:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off contador_asendente_desendente_fpga -c contador_asendente_desendente_fpga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off contador_asendente_desendente_fpga -c contador_asendente_desendente_fpga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_frec:conex1\|clk_div " "Info: Detected ripple clock \"div_frec:conex1\|clk_div\" as buffer" {  } { { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_frec:conex1\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register div_frec:conex1\|contador\[0\] register div_frec:conex1\|contador\[24\] 208.68 MHz 4.792 ns Internal " "Info: Clock \"clk\" has Internal fmax of 208.68 MHz between source register \"div_frec:conex1\|contador\[0\]\" and destination register \"div_frec:conex1\|contador\[24\]\" (period= 4.792 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.554 ns + Longest register register " "Info: + Longest register to register delay is 4.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_frec:conex1\|contador\[0\] 1 REG LCFF_X11_Y16_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y16_N1; Fanout = 3; REG Node = 'div_frec:conex1\|contador\[0\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_frec:conex1|contador[0] } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.495 ns) 0.855 ns div_frec:conex1\|Add0~1 2 COMB LCCOMB_X11_Y16_N0 2 " "Info: 2: + IC(0.360 ns) + CELL(0.495 ns) = 0.855 ns; Loc. = LCCOMB_X11_Y16_N0; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~1'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { div_frec:conex1|contador[0] div_frec:conex1|Add0~1 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.935 ns div_frec:conex1\|Add0~3 3 COMB LCCOMB_X11_Y16_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.935 ns; Loc. = LCCOMB_X11_Y16_N2; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~3'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~1 div_frec:conex1|Add0~3 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.015 ns div_frec:conex1\|Add0~5 4 COMB LCCOMB_X11_Y16_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.015 ns; Loc. = LCCOMB_X11_Y16_N4; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~5'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~3 div_frec:conex1|Add0~5 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.095 ns div_frec:conex1\|Add0~7 5 COMB LCCOMB_X11_Y16_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.095 ns; Loc. = LCCOMB_X11_Y16_N6; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~7'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~5 div_frec:conex1|Add0~7 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.175 ns div_frec:conex1\|Add0~9 6 COMB LCCOMB_X11_Y16_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.175 ns; Loc. = LCCOMB_X11_Y16_N8; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~9'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~7 div_frec:conex1|Add0~9 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.255 ns div_frec:conex1\|Add0~11 7 COMB LCCOMB_X11_Y16_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.255 ns; Loc. = LCCOMB_X11_Y16_N10; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~11'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~9 div_frec:conex1|Add0~11 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.335 ns div_frec:conex1\|Add0~13 8 COMB LCCOMB_X11_Y16_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.335 ns; Loc. = LCCOMB_X11_Y16_N12; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~13'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~11 div_frec:conex1|Add0~13 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.509 ns div_frec:conex1\|Add0~15 9 COMB LCCOMB_X11_Y16_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 1.509 ns; Loc. = LCCOMB_X11_Y16_N14; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~15'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { div_frec:conex1|Add0~13 div_frec:conex1|Add0~15 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.589 ns div_frec:conex1\|Add0~17 10 COMB LCCOMB_X11_Y16_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.589 ns; Loc. = LCCOMB_X11_Y16_N16; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~17'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~15 div_frec:conex1|Add0~17 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.669 ns div_frec:conex1\|Add0~19 11 COMB LCCOMB_X11_Y16_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.669 ns; Loc. = LCCOMB_X11_Y16_N18; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~19'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~17 div_frec:conex1|Add0~19 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.749 ns div_frec:conex1\|Add0~21 12 COMB LCCOMB_X11_Y16_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.749 ns; Loc. = LCCOMB_X11_Y16_N20; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~21'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~19 div_frec:conex1|Add0~21 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.829 ns div_frec:conex1\|Add0~23 13 COMB LCCOMB_X11_Y16_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 1.829 ns; Loc. = LCCOMB_X11_Y16_N22; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~23'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~21 div_frec:conex1|Add0~23 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.909 ns div_frec:conex1\|Add0~25 14 COMB LCCOMB_X11_Y16_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 1.909 ns; Loc. = LCCOMB_X11_Y16_N24; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~25'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~23 div_frec:conex1|Add0~25 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.989 ns div_frec:conex1\|Add0~27 15 COMB LCCOMB_X11_Y16_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 1.989 ns; Loc. = LCCOMB_X11_Y16_N26; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~27'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~25 div_frec:conex1|Add0~27 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.069 ns div_frec:conex1\|Add0~29 16 COMB LCCOMB_X11_Y16_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.069 ns; Loc. = LCCOMB_X11_Y16_N28; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~29'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~27 div_frec:conex1|Add0~29 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.230 ns div_frec:conex1\|Add0~31 17 COMB LCCOMB_X11_Y16_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 2.230 ns; Loc. = LCCOMB_X11_Y16_N30; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~31'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { div_frec:conex1|Add0~29 div_frec:conex1|Add0~31 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.310 ns div_frec:conex1\|Add0~33 18 COMB LCCOMB_X11_Y15_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.310 ns; Loc. = LCCOMB_X11_Y15_N0; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~33'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~31 div_frec:conex1|Add0~33 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.390 ns div_frec:conex1\|Add0~35 19 COMB LCCOMB_X11_Y15_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.390 ns; Loc. = LCCOMB_X11_Y15_N2; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~35'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~33 div_frec:conex1|Add0~35 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.470 ns div_frec:conex1\|Add0~37 20 COMB LCCOMB_X11_Y15_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.470 ns; Loc. = LCCOMB_X11_Y15_N4; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~37'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~35 div_frec:conex1|Add0~37 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.550 ns div_frec:conex1\|Add0~39 21 COMB LCCOMB_X11_Y15_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 2.550 ns; Loc. = LCCOMB_X11_Y15_N6; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~39'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~37 div_frec:conex1|Add0~39 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.630 ns div_frec:conex1\|Add0~41 22 COMB LCCOMB_X11_Y15_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.630 ns; Loc. = LCCOMB_X11_Y15_N8; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~41'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~39 div_frec:conex1|Add0~41 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.710 ns div_frec:conex1\|Add0~43 23 COMB LCCOMB_X11_Y15_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 2.710 ns; Loc. = LCCOMB_X11_Y15_N10; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~43'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~41 div_frec:conex1|Add0~43 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.790 ns div_frec:conex1\|Add0~45 24 COMB LCCOMB_X11_Y15_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 2.790 ns; Loc. = LCCOMB_X11_Y15_N12; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~45'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { div_frec:conex1|Add0~43 div_frec:conex1|Add0~45 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.964 ns div_frec:conex1\|Add0~47 25 COMB LCCOMB_X11_Y15_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 2.964 ns; Loc. = LCCOMB_X11_Y15_N14; Fanout = 2; COMB Node = 'div_frec:conex1\|Add0~47'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { div_frec:conex1|Add0~45 div_frec:conex1|Add0~47 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.422 ns div_frec:conex1\|Add0~48 26 COMB LCCOMB_X11_Y15_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 3.422 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 1; COMB Node = 'div_frec:conex1\|Add0~48'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { div_frec:conex1|Add0~47 div_frec:conex1|Add0~48 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.178 ns) 4.458 ns div_frec:conex1\|contador~43 27 COMB LCCOMB_X12_Y16_N0 1 " "Info: 27: + IC(0.858 ns) + CELL(0.178 ns) = 4.458 ns; Loc. = LCCOMB_X12_Y16_N0; Fanout = 1; COMB Node = 'div_frec:conex1\|contador~43'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { div_frec:conex1|Add0~48 div_frec:conex1|contador~43 } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.554 ns div_frec:conex1\|contador\[24\] 28 REG LCFF_X12_Y16_N1 3 " "Info: 28: + IC(0.000 ns) + CELL(0.096 ns) = 4.554 ns; Loc. = LCFF_X12_Y16_N1; Fanout = 3; REG Node = 'div_frec:conex1\|contador\[24\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div_frec:conex1|contador~43 div_frec:conex1|contador[24] } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.336 ns ( 73.25 % ) " "Info: Total cell delay = 3.336 ns ( 73.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 26.75 % ) " "Info: Total interconnect delay = 1.218 ns ( 26.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.554 ns" { div_frec:conex1|contador[0] div_frec:conex1|Add0~1 div_frec:conex1|Add0~3 div_frec:conex1|Add0~5 div_frec:conex1|Add0~7 div_frec:conex1|Add0~9 div_frec:conex1|Add0~11 div_frec:conex1|Add0~13 div_frec:conex1|Add0~15 div_frec:conex1|Add0~17 div_frec:conex1|Add0~19 div_frec:conex1|Add0~21 div_frec:conex1|Add0~23 div_frec:conex1|Add0~25 div_frec:conex1|Add0~27 div_frec:conex1|Add0~29 div_frec:conex1|Add0~31 div_frec:conex1|Add0~33 div_frec:conex1|Add0~35 div_frec:conex1|Add0~37 div_frec:conex1|Add0~39 div_frec:conex1|Add0~41 div_frec:conex1|Add0~43 div_frec:conex1|Add0~45 div_frec:conex1|Add0~47 div_frec:conex1|Add0~48 div_frec:conex1|contador~43 div_frec:conex1|contador[24] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.554 ns" { div_frec:conex1|contador[0] {} div_frec:conex1|Add0~1 {} div_frec:conex1|Add0~3 {} div_frec:conex1|Add0~5 {} div_frec:conex1|Add0~7 {} div_frec:conex1|Add0~9 {} div_frec:conex1|Add0~11 {} div_frec:conex1|Add0~13 {} div_frec:conex1|Add0~15 {} div_frec:conex1|Add0~17 {} div_frec:conex1|Add0~19 {} div_frec:conex1|Add0~21 {} div_frec:conex1|Add0~23 {} div_frec:conex1|Add0~25 {} div_frec:conex1|Add0~27 {} div_frec:conex1|Add0~29 {} div_frec:conex1|Add0~31 {} div_frec:conex1|Add0~33 {} div_frec:conex1|Add0~35 {} div_frec:conex1|Add0~37 {} div_frec:conex1|Add0~39 {} div_frec:conex1|Add0~41 {} div_frec:conex1|Add0~43 {} div_frec:conex1|Add0~45 {} div_frec:conex1|Add0~47 {} div_frec:conex1|Add0~48 {} div_frec:conex1|contador~43 {} div_frec:conex1|contador[24] {} } { 0.000ns 0.360ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.858ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.858 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns div_frec:conex1\|contador\[24\] 3 REG LCFF_X12_Y16_N1 3 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X12_Y16_N1; Fanout = 3; REG Node = 'div_frec:conex1\|contador\[24\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl div_frec:conex1|contador[24] } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl div_frec:conex1|contador[24] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} div_frec:conex1|contador[24] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.857 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns div_frec:conex1\|contador\[0\] 3 REG LCFF_X11_Y16_N1 3 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X11_Y16_N1; Fanout = 3; REG Node = 'div_frec:conex1\|contador\[0\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl div_frec:conex1|contador[0] } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl div_frec:conex1|contador[0] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} div_frec:conex1|contador[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl div_frec:conex1|contador[24] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} div_frec:conex1|contador[24] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl div_frec:conex1|contador[0] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} div_frec:conex1|contador[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.554 ns" { div_frec:conex1|contador[0] div_frec:conex1|Add0~1 div_frec:conex1|Add0~3 div_frec:conex1|Add0~5 div_frec:conex1|Add0~7 div_frec:conex1|Add0~9 div_frec:conex1|Add0~11 div_frec:conex1|Add0~13 div_frec:conex1|Add0~15 div_frec:conex1|Add0~17 div_frec:conex1|Add0~19 div_frec:conex1|Add0~21 div_frec:conex1|Add0~23 div_frec:conex1|Add0~25 div_frec:conex1|Add0~27 div_frec:conex1|Add0~29 div_frec:conex1|Add0~31 div_frec:conex1|Add0~33 div_frec:conex1|Add0~35 div_frec:conex1|Add0~37 div_frec:conex1|Add0~39 div_frec:conex1|Add0~41 div_frec:conex1|Add0~43 div_frec:conex1|Add0~45 div_frec:conex1|Add0~47 div_frec:conex1|Add0~48 div_frec:conex1|contador~43 div_frec:conex1|contador[24] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.554 ns" { div_frec:conex1|contador[0] {} div_frec:conex1|Add0~1 {} div_frec:conex1|Add0~3 {} div_frec:conex1|Add0~5 {} div_frec:conex1|Add0~7 {} div_frec:conex1|Add0~9 {} div_frec:conex1|Add0~11 {} div_frec:conex1|Add0~13 {} div_frec:conex1|Add0~15 {} div_frec:conex1|Add0~17 {} div_frec:conex1|Add0~19 {} div_frec:conex1|Add0~21 {} div_frec:conex1|Add0~23 {} div_frec:conex1|Add0~25 {} div_frec:conex1|Add0~27 {} div_frec:conex1|Add0~29 {} div_frec:conex1|Add0~31 {} div_frec:conex1|Add0~33 {} div_frec:conex1|Add0~35 {} div_frec:conex1|Add0~37 {} div_frec:conex1|Add0~39 {} div_frec:conex1|Add0~41 {} div_frec:conex1|Add0~43 {} div_frec:conex1|Add0~45 {} div_frec:conex1|Add0~47 {} div_frec:conex1|Add0~48 {} div_frec:conex1|contador~43 {} div_frec:conex1|contador[24] {} } { 0.000ns 0.360ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.858ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.096ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl div_frec:conex1|contador[24] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} div_frec:conex1|contador[24] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl div_frec:conex1|contador[0] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} div_frec:conex1|contador[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state_machine:conex2\|state.seven dir clk -3.038 ns register " "Info: tsu for register \"state_machine:conex2\|state.seven\" (data pin = \"dir\", clock pin = \"clk\") is -3.038 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.530 ns + Longest pin register " "Info: + Longest pin to register delay is 3.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns dir 1 PIN PIN_L22 16 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 16; PIN Node = 'dir'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.545 ns) 3.434 ns state_machine:conex2\|Selector7~0 2 COMB LCCOMB_X18_Y13_N0 1 " "Info: 2: + IC(1.863 ns) + CELL(0.545 ns) = 3.434 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 1; COMB Node = 'state_machine:conex2\|Selector7~0'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { dir state_machine:conex2|Selector7~0 } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.530 ns state_machine:conex2\|state.seven 3 REG LCFF_X18_Y13_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.530 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 3; REG Node = 'state_machine:conex2\|state.seven'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state_machine:conex2|Selector7~0 state_machine:conex2|state.seven } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 47.22 % ) " "Info: Total cell delay = 1.667 ns ( 47.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.863 ns ( 52.78 % ) " "Info: Total interconnect delay = 1.863 ns ( 52.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.530 ns" { dir state_machine:conex2|Selector7~0 state_machine:conex2|state.seven } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.530 ns" { dir {} dir~combout {} state_machine:conex2|Selector7~0 {} state_machine:conex2|state.seven {} } { 0.000ns 0.000ns 1.863ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.530 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.879 ns) 3.073 ns div_frec:conex1\|clk_div 2 REG LCFF_X10_Y16_N5 2 " "Info: 2: + IC(1.168 ns) + CELL(0.879 ns) = 3.073 ns; Loc. = LCFF_X10_Y16_N5; Fanout = 2; REG Node = 'div_frec:conex1\|clk_div'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { clk div_frec:conex1|clk_div } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 4.934 ns div_frec:conex1\|clk_div~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(1.861 ns) + CELL(0.000 ns) = 4.934 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'div_frec:conex1\|clk_div~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 6.530 ns state_machine:conex2\|state.seven 4 REG LCFF_X18_Y13_N1 3 " "Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 6.530 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 3; REG Node = 'state_machine:conex2\|state.seven'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.seven } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.39 % ) " "Info: Total cell delay = 2.507 ns ( 38.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.023 ns ( 61.61 % ) " "Info: Total interconnect delay = 4.023 ns ( 61.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { clk div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.seven } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { clk {} clk~combout {} div_frec:conex1|clk_div {} div_frec:conex1|clk_div~clkctrl {} state_machine:conex2|state.seven {} } { 0.000ns 0.000ns 1.168ns 1.861ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.530 ns" { dir state_machine:conex2|Selector7~0 state_machine:conex2|state.seven } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.530 ns" { dir {} dir~combout {} state_machine:conex2|Selector7~0 {} state_machine:conex2|state.seven {} } { 0.000ns 0.000ns 1.863ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.096ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { clk div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.seven } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { clk {} clk~combout {} div_frec:conex1|clk_div {} div_frec:conex1|clk_div~clkctrl {} state_machine:conex2|state.seven {} } { 0.000ns 0.000ns 1.168ns 1.861ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk s6 state_machine:conex2\|state.zero 16.692 ns register " "Info: tco from clock \"clk\" to destination pin \"s6\" through register \"state_machine:conex2\|state.zero\" is 16.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.530 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.879 ns) 3.073 ns div_frec:conex1\|clk_div 2 REG LCFF_X10_Y16_N5 2 " "Info: 2: + IC(1.168 ns) + CELL(0.879 ns) = 3.073 ns; Loc. = LCFF_X10_Y16_N5; Fanout = 2; REG Node = 'div_frec:conex1\|clk_div'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { clk div_frec:conex1|clk_div } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 4.934 ns div_frec:conex1\|clk_div~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(1.861 ns) + CELL(0.000 ns) = 4.934 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'div_frec:conex1\|clk_div~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 6.530 ns state_machine:conex2\|state.zero 4 REG LCFF_X18_Y13_N9 4 " "Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 6.530 ns; Loc. = LCFF_X18_Y13_N9; Fanout = 4; REG Node = 'state_machine:conex2\|state.zero'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.zero } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.39 % ) " "Info: Total cell delay = 2.507 ns ( 38.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.023 ns ( 61.61 % ) " "Info: Total interconnect delay = 4.023 ns ( 61.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { clk div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.zero } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { clk {} clk~combout {} div_frec:conex1|clk_div {} div_frec:conex1|clk_div~clkctrl {} state_machine:conex2|state.zero {} } { 0.000ns 0.000ns 1.168ns 1.861ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.885 ns + Longest register pin " "Info: + Longest register to pin delay is 9.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_machine:conex2\|state.zero 1 REG LCFF_X18_Y13_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N9; Fanout = 4; REG Node = 'state_machine:conex2\|state.zero'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_machine:conex2|state.zero } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.516 ns) 1.409 ns state_machine:conex2\|WideOr19~9 2 COMB LCCOMB_X16_Y13_N2 2 " "Info: 2: + IC(0.893 ns) + CELL(0.516 ns) = 1.409 ns; Loc. = LCCOMB_X16_Y13_N2; Fanout = 2; COMB Node = 'state_machine:conex2\|WideOr19~9'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { state_machine:conex2|state.zero state_machine:conex2|WideOr19~9 } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.545 ns) 2.508 ns state_machine:conex2\|WideOr19 3 COMB LCCOMB_X15_Y13_N0 8 " "Info: 3: + IC(0.554 ns) + CELL(0.545 ns) = 2.508 ns; Loc. = LCCOMB_X15_Y13_N0; Fanout = 8; COMB Node = 'state_machine:conex2\|WideOr19'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { state_machine:conex2|WideOr19~9 state_machine:conex2|WideOr19 } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.545 ns) 3.666 ns Deco_4bin_to_7seg_hex:conex3\|s6~8 4 COMB LCCOMB_X15_Y13_N10 1 " "Info: 4: + IC(0.613 ns) + CELL(0.545 ns) = 3.666 ns; Loc. = LCCOMB_X15_Y13_N10; Fanout = 1; COMB Node = 'Deco_4bin_to_7seg_hex:conex3\|s6~8'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { state_machine:conex2|WideOr19 Deco_4bin_to_7seg_hex:conex3|s6~8 } "NODE_NAME" } } { "../Deco_4bin_to_7seg_hex/Deco_4bin_to_7seg_hex.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Deco_4bin_to_7seg_hex/Deco_4bin_to_7seg_hex.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.178 ns) 5.354 ns Deco_4bin_to_7seg_hex:conex3\|s6~9 5 COMB LCCOMB_X13_Y18_N0 1 " "Info: 5: + IC(1.510 ns) + CELL(0.178 ns) = 5.354 ns; Loc. = LCCOMB_X13_Y18_N0; Fanout = 1; COMB Node = 'Deco_4bin_to_7seg_hex:conex3\|s6~9'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { Deco_4bin_to_7seg_hex:conex3|s6~8 Deco_4bin_to_7seg_hex:conex3|s6~9 } "NODE_NAME" } } { "../Deco_4bin_to_7seg_hex/Deco_4bin_to_7seg_hex.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Deco_4bin_to_7seg_hex/Deco_4bin_to_7seg_hex.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(2.850 ns) 9.885 ns s6 6 PIN PIN_F1 0 " "Info: 6: + IC(1.681 ns) + CELL(2.850 ns) = 9.885 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 's6'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.531 ns" { Deco_4bin_to_7seg_hex:conex3|s6~9 s6 } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.634 ns ( 46.88 % ) " "Info: Total cell delay = 4.634 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.251 ns ( 53.12 % ) " "Info: Total interconnect delay = 5.251 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "9.885 ns" { state_machine:conex2|state.zero state_machine:conex2|WideOr19~9 state_machine:conex2|WideOr19 Deco_4bin_to_7seg_hex:conex3|s6~8 Deco_4bin_to_7seg_hex:conex3|s6~9 s6 } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "9.885 ns" { state_machine:conex2|state.zero {} state_machine:conex2|WideOr19~9 {} state_machine:conex2|WideOr19 {} Deco_4bin_to_7seg_hex:conex3|s6~8 {} Deco_4bin_to_7seg_hex:conex3|s6~9 {} s6 {} } { 0.000ns 0.893ns 0.554ns 0.613ns 1.510ns 1.681ns } { 0.000ns 0.516ns 0.545ns 0.545ns 0.178ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { clk div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.zero } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { clk {} clk~combout {} div_frec:conex1|clk_div {} div_frec:conex1|clk_div~clkctrl {} state_machine:conex2|state.zero {} } { 0.000ns 0.000ns 1.168ns 1.861ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "9.885 ns" { state_machine:conex2|state.zero state_machine:conex2|WideOr19~9 state_machine:conex2|WideOr19 Deco_4bin_to_7seg_hex:conex3|s6~8 Deco_4bin_to_7seg_hex:conex3|s6~9 s6 } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "9.885 ns" { state_machine:conex2|state.zero {} state_machine:conex2|WideOr19~9 {} state_machine:conex2|WideOr19 {} Deco_4bin_to_7seg_hex:conex3|s6~8 {} Deco_4bin_to_7seg_hex:conex3|s6~9 {} s6 {} } { 0.000ns 0.893ns 0.554ns 0.613ns 1.510ns 1.681ns } { 0.000ns 0.516ns 0.545ns 0.545ns 0.178ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state_machine:conex2\|state.ten dir clk 3.528 ns register " "Info: th for register \"state_machine:conex2\|state.ten\" (data pin = \"dir\", clock pin = \"clk\") is 3.528 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.530 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.879 ns) 3.073 ns div_frec:conex1\|clk_div 2 REG LCFF_X10_Y16_N5 2 " "Info: 2: + IC(1.168 ns) + CELL(0.879 ns) = 3.073 ns; Loc. = LCFF_X10_Y16_N5; Fanout = 2; REG Node = 'div_frec:conex1\|clk_div'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { clk div_frec:conex1|clk_div } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 4.934 ns div_frec:conex1\|clk_div~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(1.861 ns) + CELL(0.000 ns) = 4.934 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'div_frec:conex1\|clk_div~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl } "NODE_NAME" } } { "../div_frec/div_frec.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/div_frec/div_frec.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 6.530 ns state_machine:conex2\|state.ten 4 REG LCFF_X18_Y13_N23 4 " "Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 6.530 ns; Loc. = LCFF_X18_Y13_N23; Fanout = 4; REG Node = 'state_machine:conex2\|state.ten'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.ten } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.39 % ) " "Info: Total cell delay = 2.507 ns ( 38.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.023 ns ( 61.61 % ) " "Info: Total interconnect delay = 4.023 ns ( 61.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { clk div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.ten } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { clk {} clk~combout {} div_frec:conex1|clk_div {} div_frec:conex1|clk_div~clkctrl {} state_machine:conex2|state.ten {} } { 0.000ns 0.000ns 1.168ns 1.861ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.288 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns dir 1 PIN PIN_L22 16 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 16; PIN Node = 'dir'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir } "NODE_NAME" } } { "contador_asendente_desendente_fpga.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/contador_asendente_desendente_fpga/contador_asendente_desendente_fpga.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.322 ns) 3.192 ns state_machine:conex2\|Selector10~0 2 COMB LCCOMB_X18_Y13_N22 1 " "Info: 2: + IC(1.844 ns) + CELL(0.322 ns) = 3.192 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 1; COMB Node = 'state_machine:conex2\|Selector10~0'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { dir state_machine:conex2|Selector10~0 } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.288 ns state_machine:conex2\|state.ten 3 REG LCFF_X18_Y13_N23 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.288 ns; Loc. = LCFF_X18_Y13_N23; Fanout = 4; REG Node = 'state_machine:conex2\|state.ten'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state_machine:conex2|Selector10~0 state_machine:conex2|state.ten } "NODE_NAME" } } { "../state_machine/state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 43.92 % ) " "Info: Total cell delay = 1.444 ns ( 43.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.844 ns ( 56.08 % ) " "Info: Total interconnect delay = 1.844 ns ( 56.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.288 ns" { dir state_machine:conex2|Selector10~0 state_machine:conex2|state.ten } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.288 ns" { dir {} dir~combout {} state_machine:conex2|Selector10~0 {} state_machine:conex2|state.ten {} } { 0.000ns 0.000ns 1.844ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { clk div_frec:conex1|clk_div div_frec:conex1|clk_div~clkctrl state_machine:conex2|state.ten } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { clk {} clk~combout {} div_frec:conex1|clk_div {} div_frec:conex1|clk_div~clkctrl {} state_machine:conex2|state.ten {} } { 0.000ns 0.000ns 1.168ns 1.861ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.288 ns" { dir state_machine:conex2|Selector10~0 state_machine:conex2|state.ten } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.288 ns" { dir {} dir~combout {} state_machine:conex2|Selector10~0 {} state_machine:conex2|state.ten {} } { 0.000ns 0.000ns 1.844ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 08:15:53 2015 " "Info: Processing ended: Fri Oct 09 08:15:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
