// Seed: 951250118
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    output tri0 id_4,
    input wire id_5,
    input supply0 id_6,
    output tri id_7,
    output wand id_8,
    output tri0 id_9
);
endmodule
module module_1 #(
    parameter id_4 = 32'd95
) (
    output uwire id_0,
    output tri0 id_1,
    input wor id_2,
    output wor id_3,
    input uwire _id_4,
    output wor id_5,
    output wire id_6,
    output uwire id_7,
    input wor id_8,
    output wire id_9,
    input uwire id_10,
    output tri0 id_11,
    input supply1 id_12,
    output wand id_13,
    output uwire id_14,
    output tri1 id_15
    , id_19,
    output wire id_16,
    input tri id_17
);
  logic [id_4 : -1 'b0] id_20;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_12,
      id_5,
      id_1,
      id_8,
      id_17,
      id_9,
      id_15,
      id_0
  );
  assign modCall_1.id_7 = 0;
endmodule
