// Seed: 2752836016
module module_0;
  supply1 id_1;
  reg id_2, id_3;
  wire id_4;
  always @(posedge 1 or negedge id_1) begin
    id_3 <= 1'b0;
  end
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  wor  id_18;
  assign id_18 = (1);
endmodule
module module_1 (
    input  supply0 id_0,
    output logic   id_1
);
  always @(posedge id_0) id_1 <= #1 1;
  module_0();
endmodule
