-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Fri Apr 18 09:33:52 2025
-- Host        : ZBL_Thinkbook running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ aurora_64b66b_tx_0_sim_netlist.vhdl
-- Design      : aurora_64b66b_tx_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu49dr-ffvf1760-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B is
  port (
    \txseq_counter_i_reg[4]\ : out STD_LOGIC;
    SCRAMBLED_DATA_OUT : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CLK : in STD_LOGIC;
    \SCRAMBLED_DATA_OUT_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B is
  signal data_valid_i : STD_LOGIC;
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_153_in : STD_LOGIC;
  signal p_157_in : STD_LOGIC;
  signal p_161_in : STD_LOGIC;
  signal p_165_in : STD_LOGIC;
  signal p_169_in : STD_LOGIC;
  signal p_173_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal tempData0 : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData012_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData016_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData020_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData04_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData08_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  signal \^txseq_counter_i_reg[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \scrambler[57]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1\ : label is "soft_lutpair43";
begin
  \txseq_counter_i_reg[4]\ <= \^txseq_counter_i_reg[4]\;
\SCRAMBLED_DATA_OUT[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      I2 => \scrambler_reg_n_0_[52]\,
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      I2 => \scrambler_reg_n_0_[53]\,
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      I2 => \scrambler_reg_n_0_[54]\,
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      I2 => \scrambler_reg_n_0_[55]\,
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      I2 => \scrambler_reg_n_0_[56]\,
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      I2 => \scrambler_reg_n_0_[57]\,
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0,
      Q => SCRAMBLED_DATA_OUT(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData040_out,
      Q => SCRAMBLED_DATA_OUT(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData044_out,
      Q => SCRAMBLED_DATA_OUT(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData048_out,
      Q => SCRAMBLED_DATA_OUT(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData052_out,
      Q => SCRAMBLED_DATA_OUT(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData056_out,
      Q => SCRAMBLED_DATA_OUT(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData060_out,
      Q => SCRAMBLED_DATA_OUT(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData064_out,
      Q => SCRAMBLED_DATA_OUT(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData068_out,
      Q => SCRAMBLED_DATA_OUT(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData072_out,
      Q => SCRAMBLED_DATA_OUT(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData076_out,
      Q => SCRAMBLED_DATA_OUT(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData04_out,
      Q => SCRAMBLED_DATA_OUT(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData080_out,
      Q => SCRAMBLED_DATA_OUT(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData084_out,
      Q => SCRAMBLED_DATA_OUT(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData088_out,
      Q => SCRAMBLED_DATA_OUT(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData092_out,
      Q => SCRAMBLED_DATA_OUT(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData096_out,
      Q => SCRAMBLED_DATA_OUT(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0100_out,
      Q => SCRAMBLED_DATA_OUT(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0104_out,
      Q => SCRAMBLED_DATA_OUT(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0108_out,
      Q => SCRAMBLED_DATA_OUT(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0112_out,
      Q => SCRAMBLED_DATA_OUT(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0116_out,
      Q => SCRAMBLED_DATA_OUT(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData08_out,
      Q => SCRAMBLED_DATA_OUT(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0120_out,
      Q => SCRAMBLED_DATA_OUT(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0124_out,
      Q => SCRAMBLED_DATA_OUT(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0128_out,
      Q => SCRAMBLED_DATA_OUT(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0132_out,
      Q => SCRAMBLED_DATA_OUT(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0136_out,
      Q => SCRAMBLED_DATA_OUT(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0140_out,
      Q => SCRAMBLED_DATA_OUT(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0144_out,
      Q => SCRAMBLED_DATA_OUT(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0148_out,
      Q => SCRAMBLED_DATA_OUT(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0152_out,
      Q => SCRAMBLED_DATA_OUT(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0156_out,
      Q => SCRAMBLED_DATA_OUT(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData012_out,
      Q => SCRAMBLED_DATA_OUT(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0160_out,
      Q => SCRAMBLED_DATA_OUT(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0164_out,
      Q => SCRAMBLED_DATA_OUT(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0168_out,
      Q => SCRAMBLED_DATA_OUT(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0172_out,
      Q => SCRAMBLED_DATA_OUT(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0176_out,
      Q => SCRAMBLED_DATA_OUT(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0180_out,
      Q => SCRAMBLED_DATA_OUT(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0184_out,
      Q => SCRAMBLED_DATA_OUT(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0188_out,
      Q => SCRAMBLED_DATA_OUT(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0192_out,
      Q => SCRAMBLED_DATA_OUT(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0196_out,
      Q => SCRAMBLED_DATA_OUT(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData016_out,
      Q => SCRAMBLED_DATA_OUT(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0200_out,
      Q => SCRAMBLED_DATA_OUT(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0204_out,
      Q => SCRAMBLED_DATA_OUT(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0208_out,
      Q => SCRAMBLED_DATA_OUT(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0212_out,
      Q => SCRAMBLED_DATA_OUT(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0216_out,
      Q => SCRAMBLED_DATA_OUT(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0220_out,
      Q => SCRAMBLED_DATA_OUT(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0224_out,
      Q => SCRAMBLED_DATA_OUT(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0228_out,
      Q => SCRAMBLED_DATA_OUT(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0232_out,
      Q => SCRAMBLED_DATA_OUT(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0236_out,
      Q => SCRAMBLED_DATA_OUT(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData020_out,
      Q => SCRAMBLED_DATA_OUT(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0240_out,
      Q => SCRAMBLED_DATA_OUT(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0244_out,
      Q => SCRAMBLED_DATA_OUT(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0248_out,
      Q => SCRAMBLED_DATA_OUT(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0252_out,
      Q => SCRAMBLED_DATA_OUT(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData024_out,
      Q => SCRAMBLED_DATA_OUT(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData028_out,
      Q => SCRAMBLED_DATA_OUT(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData032_out,
      Q => SCRAMBLED_DATA_OUT(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData036_out,
      Q => SCRAMBLED_DATA_OUT(9),
      R => '0'
    );
\scrambler[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(39),
      I1 => p_153_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(0),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      I4 => \scrambler_reg_n_0_[52]\,
      O => tempData0
    );
\scrambler[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[43]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(49),
      I2 => p_193_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(10),
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[44]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(50),
      I2 => p_197_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(11),
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[45]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(51),
      I2 => p_201_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(12),
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[46]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(52),
      I2 => p_205_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(13),
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[47]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(53),
      I2 => p_209_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(14),
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[48]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(54),
      I2 => p_213_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(15),
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[49]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(55),
      I2 => p_217_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(16),
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[50]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(56),
      I2 => p_221_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(17),
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[51]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(57),
      I2 => p_225_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(18),
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[52]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      I2 => p_229_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(19),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(40),
      I1 => p_157_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(1),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      I4 => \scrambler_reg_n_0_[53]\,
      O => tempData04_out
    );
\scrambler[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[53]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      I2 => p_233_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(20),
      I4 => p_153_in,
      O => tempData080_out
    );
\scrambler[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[54]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      I2 => p_237_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(21),
      I4 => p_157_in,
      O => tempData084_out
    );
\scrambler[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[55]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      I2 => p_241_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(22),
      I4 => p_161_in,
      O => tempData088_out
    );
\scrambler[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[56]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      I2 => p_245_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(23),
      I4 => p_165_in,
      O => tempData092_out
    );
\scrambler[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[57]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      I2 => p_249_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(24),
      I4 => p_169_in,
      O => tempData096_out
    );
\scrambler[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(25),
      I2 => p_173_in,
      O => tempData0100_out
    );
\scrambler[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(26),
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(27),
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(28),
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(29),
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(41),
      I1 => p_161_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(2),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      I4 => \scrambler_reg_n_0_[54]\,
      O => tempData08_out
    );
\scrambler[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(30),
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(31),
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(32),
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(33),
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(34),
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(35),
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(36),
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(37),
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(38),
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_153_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(39),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(42),
      I1 => p_165_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(3),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      I4 => \scrambler_reg_n_0_[55]\,
      O => tempData012_out
    );
\scrambler[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_157_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(40),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_161_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(41),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_165_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(42),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_169_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(43),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_173_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(44),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(45),
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(46),
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(47),
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(48),
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(49),
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(43),
      I1 => p_169_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(4),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      I4 => \scrambler_reg_n_0_[56]\,
      O => tempData016_out
    );
\scrambler[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(50),
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(51),
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(52),
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(53),
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(54),
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(55),
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(56),
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^txseq_counter_i_reg[4]\,
      I1 => Q(0),
      O => data_valid_i
    );
\scrambler[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(57),
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(1),
      O => \^txseq_counter_i_reg[4]\
    );
\scrambler[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(44),
      I1 => p_173_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(5),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      I4 => \scrambler_reg_n_0_[57]\,
      O => tempData020_out
    );
\scrambler[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[39]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(45),
      I2 => p_177_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(6),
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[40]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(46),
      I2 => p_181_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(7),
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[41]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(47),
      I2 => p_185_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(8),
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[42]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(48),
      I2 => p_189_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(9),
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0,
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData056_out,
      Q => p_153_in,
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData060_out,
      Q => p_157_in,
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData064_out,
      Q => p_161_in,
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData068_out,
      Q => p_165_in,
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData072_out,
      Q => p_169_in,
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData076_out,
      Q => p_173_in,
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData04_out,
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData08_out,
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData012_out,
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData016_out,
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0208_out,
      Q => \scrambler_reg_n_0_[52]\,
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0212_out,
      Q => \scrambler_reg_n_0_[53]\,
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0216_out,
      Q => \scrambler_reg_n_0_[54]\,
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0220_out,
      Q => \scrambler_reg_n_0_[55]\,
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0224_out,
      Q => \scrambler_reg_n_0_[56]\,
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData0228_out,
      Q => \scrambler_reg_n_0_[57]\,
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData020_out,
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => data_valid_i,
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_23 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \txseq_counter_i_lane1_reg[6]\ : out STD_LOGIC;
    SCRAMBLED_DATA_OUT : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CLK : in STD_LOGIC;
    \SCRAMBLED_DATA_OUT_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_23 : entity is "aurora_64b66b_tx_0_SCRAMBLER_64B66B";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_23 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_153_in : STD_LOGIC;
  signal p_157_in : STD_LOGIC;
  signal p_161_in : STD_LOGIC;
  signal p_165_in : STD_LOGIC;
  signal p_169_in : STD_LOGIC;
  signal p_173_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal tempData0 : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData012_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData016_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData020_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData04_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData08_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  signal \^txseq_counter_i_lane1_reg[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \scrambler[57]_i_2__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1__0\ : label is "soft_lutpair63";
begin
  E(0) <= \^e\(0);
  \txseq_counter_i_lane1_reg[6]\ <= \^txseq_counter_i_lane1_reg[6]\;
\SCRAMBLED_DATA_OUT[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      I2 => \scrambler_reg_n_0_[52]\,
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      I2 => \scrambler_reg_n_0_[53]\,
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      I2 => \scrambler_reg_n_0_[54]\,
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      I2 => \scrambler_reg_n_0_[55]\,
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      I2 => \scrambler_reg_n_0_[56]\,
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      I2 => \scrambler_reg_n_0_[57]\,
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0,
      Q => SCRAMBLED_DATA_OUT(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData040_out,
      Q => SCRAMBLED_DATA_OUT(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData044_out,
      Q => SCRAMBLED_DATA_OUT(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData048_out,
      Q => SCRAMBLED_DATA_OUT(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData052_out,
      Q => SCRAMBLED_DATA_OUT(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData056_out,
      Q => SCRAMBLED_DATA_OUT(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData060_out,
      Q => SCRAMBLED_DATA_OUT(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData064_out,
      Q => SCRAMBLED_DATA_OUT(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData068_out,
      Q => SCRAMBLED_DATA_OUT(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData072_out,
      Q => SCRAMBLED_DATA_OUT(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData076_out,
      Q => SCRAMBLED_DATA_OUT(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData04_out,
      Q => SCRAMBLED_DATA_OUT(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData080_out,
      Q => SCRAMBLED_DATA_OUT(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData084_out,
      Q => SCRAMBLED_DATA_OUT(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData088_out,
      Q => SCRAMBLED_DATA_OUT(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData092_out,
      Q => SCRAMBLED_DATA_OUT(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData096_out,
      Q => SCRAMBLED_DATA_OUT(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0100_out,
      Q => SCRAMBLED_DATA_OUT(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0104_out,
      Q => SCRAMBLED_DATA_OUT(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0108_out,
      Q => SCRAMBLED_DATA_OUT(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0112_out,
      Q => SCRAMBLED_DATA_OUT(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0116_out,
      Q => SCRAMBLED_DATA_OUT(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData08_out,
      Q => SCRAMBLED_DATA_OUT(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0120_out,
      Q => SCRAMBLED_DATA_OUT(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0124_out,
      Q => SCRAMBLED_DATA_OUT(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0128_out,
      Q => SCRAMBLED_DATA_OUT(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0132_out,
      Q => SCRAMBLED_DATA_OUT(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0136_out,
      Q => SCRAMBLED_DATA_OUT(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0140_out,
      Q => SCRAMBLED_DATA_OUT(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0144_out,
      Q => SCRAMBLED_DATA_OUT(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0148_out,
      Q => SCRAMBLED_DATA_OUT(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0152_out,
      Q => SCRAMBLED_DATA_OUT(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0156_out,
      Q => SCRAMBLED_DATA_OUT(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData012_out,
      Q => SCRAMBLED_DATA_OUT(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0160_out,
      Q => SCRAMBLED_DATA_OUT(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0164_out,
      Q => SCRAMBLED_DATA_OUT(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0168_out,
      Q => SCRAMBLED_DATA_OUT(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0172_out,
      Q => SCRAMBLED_DATA_OUT(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0176_out,
      Q => SCRAMBLED_DATA_OUT(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0180_out,
      Q => SCRAMBLED_DATA_OUT(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0184_out,
      Q => SCRAMBLED_DATA_OUT(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0188_out,
      Q => SCRAMBLED_DATA_OUT(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0192_out,
      Q => SCRAMBLED_DATA_OUT(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0196_out,
      Q => SCRAMBLED_DATA_OUT(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData016_out,
      Q => SCRAMBLED_DATA_OUT(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0200_out,
      Q => SCRAMBLED_DATA_OUT(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0204_out,
      Q => SCRAMBLED_DATA_OUT(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0208_out,
      Q => SCRAMBLED_DATA_OUT(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0212_out,
      Q => SCRAMBLED_DATA_OUT(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0216_out,
      Q => SCRAMBLED_DATA_OUT(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0220_out,
      Q => SCRAMBLED_DATA_OUT(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0224_out,
      Q => SCRAMBLED_DATA_OUT(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0228_out,
      Q => SCRAMBLED_DATA_OUT(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0232_out,
      Q => SCRAMBLED_DATA_OUT(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0236_out,
      Q => SCRAMBLED_DATA_OUT(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData020_out,
      Q => SCRAMBLED_DATA_OUT(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0240_out,
      Q => SCRAMBLED_DATA_OUT(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0244_out,
      Q => SCRAMBLED_DATA_OUT(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0248_out,
      Q => SCRAMBLED_DATA_OUT(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0252_out,
      Q => SCRAMBLED_DATA_OUT(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData024_out,
      Q => SCRAMBLED_DATA_OUT(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData028_out,
      Q => SCRAMBLED_DATA_OUT(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData032_out,
      Q => SCRAMBLED_DATA_OUT(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData036_out,
      Q => SCRAMBLED_DATA_OUT(9),
      R => '0'
    );
\scrambler[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(39),
      I1 => p_153_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(0),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      I4 => \scrambler_reg_n_0_[52]\,
      O => tempData0
    );
\scrambler[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[43]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(49),
      I2 => p_193_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(10),
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[44]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(50),
      I2 => p_197_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(11),
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[45]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(51),
      I2 => p_201_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(12),
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[46]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(52),
      I2 => p_205_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(13),
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[47]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(53),
      I2 => p_209_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(14),
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[48]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(54),
      I2 => p_213_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(15),
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[49]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(55),
      I2 => p_217_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(16),
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[50]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(56),
      I2 => p_221_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(17),
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[51]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(57),
      I2 => p_225_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(18),
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[52]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      I2 => p_229_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(19),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(40),
      I1 => p_157_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(1),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      I4 => \scrambler_reg_n_0_[53]\,
      O => tempData04_out
    );
\scrambler[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[53]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      I2 => p_233_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(20),
      I4 => p_153_in,
      O => tempData080_out
    );
\scrambler[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[54]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      I2 => p_237_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(21),
      I4 => p_157_in,
      O => tempData084_out
    );
\scrambler[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[55]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      I2 => p_241_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(22),
      I4 => p_161_in,
      O => tempData088_out
    );
\scrambler[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[56]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      I2 => p_245_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(23),
      I4 => p_165_in,
      O => tempData092_out
    );
\scrambler[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[57]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      I2 => p_249_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(24),
      I4 => p_169_in,
      O => tempData096_out
    );
\scrambler[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(25),
      I2 => p_173_in,
      O => tempData0100_out
    );
\scrambler[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(26),
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(27),
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(28),
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(29),
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(41),
      I1 => p_161_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(2),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      I4 => \scrambler_reg_n_0_[54]\,
      O => tempData08_out
    );
\scrambler[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(30),
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(31),
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(32),
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(33),
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(34),
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(35),
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(36),
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(37),
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(38),
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_153_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(39),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(42),
      I1 => p_165_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(3),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      I4 => \scrambler_reg_n_0_[55]\,
      O => tempData012_out
    );
\scrambler[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_157_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(40),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_161_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(41),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_165_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(42),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_169_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(43),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_173_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(44),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(45),
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(46),
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(47),
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(48),
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(49),
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(43),
      I1 => p_169_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(4),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      I4 => \scrambler_reg_n_0_[56]\,
      O => tempData016_out
    );
\scrambler[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(50),
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(51),
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(52),
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(53),
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(54),
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(55),
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(56),
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^txseq_counter_i_lane1_reg[6]\,
      I1 => Q(0),
      O => \^e\(0)
    );
\scrambler[57]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(57),
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[57]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => Q(1),
      O => \^txseq_counter_i_lane1_reg[6]\
    );
\scrambler[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(44),
      I1 => p_173_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(5),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      I4 => \scrambler_reg_n_0_[57]\,
      O => tempData020_out
    );
\scrambler[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[39]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(45),
      I2 => p_177_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(6),
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[40]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(46),
      I2 => p_181_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(7),
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[41]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(47),
      I2 => p_185_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(8),
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[42]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(48),
      I2 => p_189_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(9),
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0,
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData056_out,
      Q => p_153_in,
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData060_out,
      Q => p_157_in,
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData064_out,
      Q => p_161_in,
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData068_out,
      Q => p_165_in,
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData072_out,
      Q => p_169_in,
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData076_out,
      Q => p_173_in,
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData04_out,
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData08_out,
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData012_out,
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData016_out,
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0208_out,
      Q => \scrambler_reg_n_0_[52]\,
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0212_out,
      Q => \scrambler_reg_n_0_[53]\,
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0216_out,
      Q => \scrambler_reg_n_0_[54]\,
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0220_out,
      Q => \scrambler_reg_n_0_[55]\,
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0224_out,
      Q => \scrambler_reg_n_0_[56]\,
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0228_out,
      Q => \scrambler_reg_n_0_[57]\,
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData020_out,
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_24 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \txseq_counter_i_lane2_reg[6]\ : out STD_LOGIC;
    SCRAMBLED_DATA_OUT : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CLK : in STD_LOGIC;
    \SCRAMBLED_DATA_OUT_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_24 : entity is "aurora_64b66b_tx_0_SCRAMBLER_64B66B";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_24 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_153_in : STD_LOGIC;
  signal p_157_in : STD_LOGIC;
  signal p_161_in : STD_LOGIC;
  signal p_165_in : STD_LOGIC;
  signal p_169_in : STD_LOGIC;
  signal p_173_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal tempData0 : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData012_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData016_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData020_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData04_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData08_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  signal \^txseq_counter_i_lane2_reg[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \scrambler[57]_i_2__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1__1\ : label is "soft_lutpair83";
begin
  E(0) <= \^e\(0);
  \txseq_counter_i_lane2_reg[6]\ <= \^txseq_counter_i_lane2_reg[6]\;
\SCRAMBLED_DATA_OUT[58]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      I2 => \scrambler_reg_n_0_[52]\,
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      I2 => \scrambler_reg_n_0_[53]\,
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      I2 => \scrambler_reg_n_0_[54]\,
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      I2 => \scrambler_reg_n_0_[55]\,
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      I2 => \scrambler_reg_n_0_[56]\,
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      I2 => \scrambler_reg_n_0_[57]\,
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0,
      Q => SCRAMBLED_DATA_OUT(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData040_out,
      Q => SCRAMBLED_DATA_OUT(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData044_out,
      Q => SCRAMBLED_DATA_OUT(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData048_out,
      Q => SCRAMBLED_DATA_OUT(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData052_out,
      Q => SCRAMBLED_DATA_OUT(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData056_out,
      Q => SCRAMBLED_DATA_OUT(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData060_out,
      Q => SCRAMBLED_DATA_OUT(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData064_out,
      Q => SCRAMBLED_DATA_OUT(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData068_out,
      Q => SCRAMBLED_DATA_OUT(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData072_out,
      Q => SCRAMBLED_DATA_OUT(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData076_out,
      Q => SCRAMBLED_DATA_OUT(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData04_out,
      Q => SCRAMBLED_DATA_OUT(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData080_out,
      Q => SCRAMBLED_DATA_OUT(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData084_out,
      Q => SCRAMBLED_DATA_OUT(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData088_out,
      Q => SCRAMBLED_DATA_OUT(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData092_out,
      Q => SCRAMBLED_DATA_OUT(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData096_out,
      Q => SCRAMBLED_DATA_OUT(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0100_out,
      Q => SCRAMBLED_DATA_OUT(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0104_out,
      Q => SCRAMBLED_DATA_OUT(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0108_out,
      Q => SCRAMBLED_DATA_OUT(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0112_out,
      Q => SCRAMBLED_DATA_OUT(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0116_out,
      Q => SCRAMBLED_DATA_OUT(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData08_out,
      Q => SCRAMBLED_DATA_OUT(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0120_out,
      Q => SCRAMBLED_DATA_OUT(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0124_out,
      Q => SCRAMBLED_DATA_OUT(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0128_out,
      Q => SCRAMBLED_DATA_OUT(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0132_out,
      Q => SCRAMBLED_DATA_OUT(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0136_out,
      Q => SCRAMBLED_DATA_OUT(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0140_out,
      Q => SCRAMBLED_DATA_OUT(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0144_out,
      Q => SCRAMBLED_DATA_OUT(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0148_out,
      Q => SCRAMBLED_DATA_OUT(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0152_out,
      Q => SCRAMBLED_DATA_OUT(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0156_out,
      Q => SCRAMBLED_DATA_OUT(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData012_out,
      Q => SCRAMBLED_DATA_OUT(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0160_out,
      Q => SCRAMBLED_DATA_OUT(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0164_out,
      Q => SCRAMBLED_DATA_OUT(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0168_out,
      Q => SCRAMBLED_DATA_OUT(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0172_out,
      Q => SCRAMBLED_DATA_OUT(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0176_out,
      Q => SCRAMBLED_DATA_OUT(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0180_out,
      Q => SCRAMBLED_DATA_OUT(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0184_out,
      Q => SCRAMBLED_DATA_OUT(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0188_out,
      Q => SCRAMBLED_DATA_OUT(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0192_out,
      Q => SCRAMBLED_DATA_OUT(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0196_out,
      Q => SCRAMBLED_DATA_OUT(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData016_out,
      Q => SCRAMBLED_DATA_OUT(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0200_out,
      Q => SCRAMBLED_DATA_OUT(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0204_out,
      Q => SCRAMBLED_DATA_OUT(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0208_out,
      Q => SCRAMBLED_DATA_OUT(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0212_out,
      Q => SCRAMBLED_DATA_OUT(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0216_out,
      Q => SCRAMBLED_DATA_OUT(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0220_out,
      Q => SCRAMBLED_DATA_OUT(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0224_out,
      Q => SCRAMBLED_DATA_OUT(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0228_out,
      Q => SCRAMBLED_DATA_OUT(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0232_out,
      Q => SCRAMBLED_DATA_OUT(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0236_out,
      Q => SCRAMBLED_DATA_OUT(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData020_out,
      Q => SCRAMBLED_DATA_OUT(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0240_out,
      Q => SCRAMBLED_DATA_OUT(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0244_out,
      Q => SCRAMBLED_DATA_OUT(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0248_out,
      Q => SCRAMBLED_DATA_OUT(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0252_out,
      Q => SCRAMBLED_DATA_OUT(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData024_out,
      Q => SCRAMBLED_DATA_OUT(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData028_out,
      Q => SCRAMBLED_DATA_OUT(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData032_out,
      Q => SCRAMBLED_DATA_OUT(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData036_out,
      Q => SCRAMBLED_DATA_OUT(9),
      R => '0'
    );
\scrambler[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(39),
      I1 => p_153_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(0),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      I4 => \scrambler_reg_n_0_[52]\,
      O => tempData0
    );
\scrambler[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[43]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(49),
      I2 => p_193_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(10),
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[44]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(50),
      I2 => p_197_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(11),
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[45]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(51),
      I2 => p_201_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(12),
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[46]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(52),
      I2 => p_205_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(13),
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[47]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(53),
      I2 => p_209_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(14),
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[48]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(54),
      I2 => p_213_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(15),
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[49]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(55),
      I2 => p_217_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(16),
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[50]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(56),
      I2 => p_221_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(17),
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[51]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(57),
      I2 => p_225_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(18),
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[52]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      I2 => p_229_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(19),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(40),
      I1 => p_157_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(1),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      I4 => \scrambler_reg_n_0_[53]\,
      O => tempData04_out
    );
\scrambler[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[53]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      I2 => p_233_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(20),
      I4 => p_153_in,
      O => tempData080_out
    );
\scrambler[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[54]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      I2 => p_237_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(21),
      I4 => p_157_in,
      O => tempData084_out
    );
\scrambler[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[55]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      I2 => p_241_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(22),
      I4 => p_161_in,
      O => tempData088_out
    );
\scrambler[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[56]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      I2 => p_245_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(23),
      I4 => p_165_in,
      O => tempData092_out
    );
\scrambler[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[57]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      I2 => p_249_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(24),
      I4 => p_169_in,
      O => tempData096_out
    );
\scrambler[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(25),
      I2 => p_173_in,
      O => tempData0100_out
    );
\scrambler[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(26),
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(27),
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(28),
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(29),
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(41),
      I1 => p_161_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(2),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      I4 => \scrambler_reg_n_0_[54]\,
      O => tempData08_out
    );
\scrambler[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(30),
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(31),
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(32),
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(33),
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(34),
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(35),
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(36),
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(37),
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(38),
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_153_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(39),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(42),
      I1 => p_165_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(3),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      I4 => \scrambler_reg_n_0_[55]\,
      O => tempData012_out
    );
\scrambler[40]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_157_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(40),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_161_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(41),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_165_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(42),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_169_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(43),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_173_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(44),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(45),
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(46),
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(47),
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(48),
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(49),
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(43),
      I1 => p_169_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(4),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      I4 => \scrambler_reg_n_0_[56]\,
      O => tempData016_out
    );
\scrambler[50]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(50),
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(51),
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(52),
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(53),
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(54),
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(55),
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(56),
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^txseq_counter_i_lane2_reg[6]\,
      I1 => Q(0),
      O => \^e\(0)
    );
\scrambler[57]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(57),
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[57]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => Q(1),
      O => \^txseq_counter_i_lane2_reg[6]\
    );
\scrambler[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(44),
      I1 => p_173_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(5),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      I4 => \scrambler_reg_n_0_[57]\,
      O => tempData020_out
    );
\scrambler[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[39]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(45),
      I2 => p_177_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(6),
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[40]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(46),
      I2 => p_181_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(7),
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[41]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(47),
      I2 => p_185_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(8),
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[42]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(48),
      I2 => p_189_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(9),
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0,
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData056_out,
      Q => p_153_in,
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData060_out,
      Q => p_157_in,
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData064_out,
      Q => p_161_in,
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData068_out,
      Q => p_165_in,
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData072_out,
      Q => p_169_in,
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData076_out,
      Q => p_173_in,
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData04_out,
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData08_out,
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData012_out,
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData016_out,
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0208_out,
      Q => \scrambler_reg_n_0_[52]\,
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0212_out,
      Q => \scrambler_reg_n_0_[53]\,
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0216_out,
      Q => \scrambler_reg_n_0_[54]\,
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0220_out,
      Q => \scrambler_reg_n_0_[55]\,
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0224_out,
      Q => \scrambler_reg_n_0_[56]\,
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0228_out,
      Q => \scrambler_reg_n_0_[57]\,
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData020_out,
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_25 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \txseq_counter_i_lane3_reg[6]\ : out STD_LOGIC;
    SCRAMBLED_DATA_OUT : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CLK : in STD_LOGIC;
    \SCRAMBLED_DATA_OUT_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_25 : entity is "aurora_64b66b_tx_0_SCRAMBLER_64B66B";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_25 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_153_in : STD_LOGIC;
  signal p_157_in : STD_LOGIC;
  signal p_161_in : STD_LOGIC;
  signal p_165_in : STD_LOGIC;
  signal p_169_in : STD_LOGIC;
  signal p_173_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal tempData0 : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData012_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData016_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData020_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData04_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData08_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  signal \^txseq_counter_i_lane3_reg[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \scrambler[57]_i_2__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1__2\ : label is "soft_lutpair103";
begin
  E(0) <= \^e\(0);
  \txseq_counter_i_lane3_reg[6]\ <= \^txseq_counter_i_lane3_reg[6]\;
\SCRAMBLED_DATA_OUT[58]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      I2 => \scrambler_reg_n_0_[52]\,
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      I2 => \scrambler_reg_n_0_[53]\,
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      I2 => \scrambler_reg_n_0_[54]\,
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      I2 => \scrambler_reg_n_0_[55]\,
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      I2 => \scrambler_reg_n_0_[56]\,
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      I2 => \scrambler_reg_n_0_[57]\,
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0,
      Q => SCRAMBLED_DATA_OUT(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData040_out,
      Q => SCRAMBLED_DATA_OUT(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData044_out,
      Q => SCRAMBLED_DATA_OUT(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData048_out,
      Q => SCRAMBLED_DATA_OUT(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData052_out,
      Q => SCRAMBLED_DATA_OUT(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData056_out,
      Q => SCRAMBLED_DATA_OUT(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData060_out,
      Q => SCRAMBLED_DATA_OUT(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData064_out,
      Q => SCRAMBLED_DATA_OUT(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData068_out,
      Q => SCRAMBLED_DATA_OUT(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData072_out,
      Q => SCRAMBLED_DATA_OUT(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData076_out,
      Q => SCRAMBLED_DATA_OUT(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData04_out,
      Q => SCRAMBLED_DATA_OUT(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData080_out,
      Q => SCRAMBLED_DATA_OUT(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData084_out,
      Q => SCRAMBLED_DATA_OUT(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData088_out,
      Q => SCRAMBLED_DATA_OUT(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData092_out,
      Q => SCRAMBLED_DATA_OUT(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData096_out,
      Q => SCRAMBLED_DATA_OUT(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0100_out,
      Q => SCRAMBLED_DATA_OUT(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0104_out,
      Q => SCRAMBLED_DATA_OUT(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0108_out,
      Q => SCRAMBLED_DATA_OUT(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0112_out,
      Q => SCRAMBLED_DATA_OUT(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0116_out,
      Q => SCRAMBLED_DATA_OUT(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData08_out,
      Q => SCRAMBLED_DATA_OUT(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0120_out,
      Q => SCRAMBLED_DATA_OUT(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0124_out,
      Q => SCRAMBLED_DATA_OUT(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0128_out,
      Q => SCRAMBLED_DATA_OUT(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0132_out,
      Q => SCRAMBLED_DATA_OUT(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0136_out,
      Q => SCRAMBLED_DATA_OUT(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0140_out,
      Q => SCRAMBLED_DATA_OUT(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0144_out,
      Q => SCRAMBLED_DATA_OUT(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0148_out,
      Q => SCRAMBLED_DATA_OUT(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0152_out,
      Q => SCRAMBLED_DATA_OUT(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0156_out,
      Q => SCRAMBLED_DATA_OUT(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData012_out,
      Q => SCRAMBLED_DATA_OUT(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0160_out,
      Q => SCRAMBLED_DATA_OUT(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0164_out,
      Q => SCRAMBLED_DATA_OUT(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0168_out,
      Q => SCRAMBLED_DATA_OUT(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0172_out,
      Q => SCRAMBLED_DATA_OUT(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0176_out,
      Q => SCRAMBLED_DATA_OUT(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0180_out,
      Q => SCRAMBLED_DATA_OUT(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0184_out,
      Q => SCRAMBLED_DATA_OUT(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0188_out,
      Q => SCRAMBLED_DATA_OUT(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0192_out,
      Q => SCRAMBLED_DATA_OUT(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0196_out,
      Q => SCRAMBLED_DATA_OUT(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData016_out,
      Q => SCRAMBLED_DATA_OUT(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0200_out,
      Q => SCRAMBLED_DATA_OUT(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0204_out,
      Q => SCRAMBLED_DATA_OUT(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0208_out,
      Q => SCRAMBLED_DATA_OUT(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0212_out,
      Q => SCRAMBLED_DATA_OUT(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0216_out,
      Q => SCRAMBLED_DATA_OUT(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0220_out,
      Q => SCRAMBLED_DATA_OUT(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0224_out,
      Q => SCRAMBLED_DATA_OUT(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0228_out,
      Q => SCRAMBLED_DATA_OUT(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0232_out,
      Q => SCRAMBLED_DATA_OUT(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0236_out,
      Q => SCRAMBLED_DATA_OUT(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData020_out,
      Q => SCRAMBLED_DATA_OUT(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0240_out,
      Q => SCRAMBLED_DATA_OUT(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0244_out,
      Q => SCRAMBLED_DATA_OUT(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0248_out,
      Q => SCRAMBLED_DATA_OUT(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0252_out,
      Q => SCRAMBLED_DATA_OUT(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData024_out,
      Q => SCRAMBLED_DATA_OUT(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData028_out,
      Q => SCRAMBLED_DATA_OUT(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData032_out,
      Q => SCRAMBLED_DATA_OUT(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData036_out,
      Q => SCRAMBLED_DATA_OUT(9),
      R => '0'
    );
\scrambler[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(39),
      I1 => p_153_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(0),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      I4 => \scrambler_reg_n_0_[52]\,
      O => tempData0
    );
\scrambler[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[43]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(49),
      I2 => p_193_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(10),
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[44]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(50),
      I2 => p_197_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(11),
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[45]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(51),
      I2 => p_201_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(12),
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[46]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(52),
      I2 => p_205_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(13),
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[47]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(53),
      I2 => p_209_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(14),
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[48]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(54),
      I2 => p_213_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(15),
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[49]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(55),
      I2 => p_217_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(16),
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[50]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(56),
      I2 => p_221_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(17),
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[51]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(57),
      I2 => p_225_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(18),
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[52]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      I2 => p_229_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(19),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(40),
      I1 => p_157_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(1),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      I4 => \scrambler_reg_n_0_[53]\,
      O => tempData04_out
    );
\scrambler[20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[53]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      I2 => p_233_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(20),
      I4 => p_153_in,
      O => tempData080_out
    );
\scrambler[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[54]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      I2 => p_237_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(21),
      I4 => p_157_in,
      O => tempData084_out
    );
\scrambler[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[55]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      I2 => p_241_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(22),
      I4 => p_161_in,
      O => tempData088_out
    );
\scrambler[23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[56]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      I2 => p_245_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(23),
      I4 => p_165_in,
      O => tempData092_out
    );
\scrambler[24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[57]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      I2 => p_249_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(24),
      I4 => p_169_in,
      O => tempData096_out
    );
\scrambler[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(25),
      I2 => p_173_in,
      O => tempData0100_out
    );
\scrambler[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(26),
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(27),
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(28),
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(29),
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(41),
      I1 => p_161_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(2),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      I4 => \scrambler_reg_n_0_[54]\,
      O => tempData08_out
    );
\scrambler[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(30),
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(31),
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(32),
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(33),
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(34),
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(35),
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(36),
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(37),
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(38),
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_153_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(39),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(42),
      I1 => p_165_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(3),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      I4 => \scrambler_reg_n_0_[55]\,
      O => tempData012_out
    );
\scrambler[40]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_157_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(40),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_161_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(41),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_165_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(42),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_169_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(43),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_173_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(44),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(45),
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(46),
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(47),
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(48),
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(49),
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(43),
      I1 => p_169_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(4),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      I4 => \scrambler_reg_n_0_[56]\,
      O => tempData016_out
    );
\scrambler[50]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(50),
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(51),
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(52),
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(53),
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(54),
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(55),
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(56),
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^txseq_counter_i_lane3_reg[6]\,
      I1 => Q(0),
      O => \^e\(0)
    );
\scrambler[57]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(57),
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[57]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => Q(1),
      O => \^txseq_counter_i_lane3_reg[6]\
    );
\scrambler[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[63]_0\(44),
      I1 => p_173_in,
      I2 => \SCRAMBLED_DATA_OUT_reg[63]_0\(5),
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      I4 => \scrambler_reg_n_0_[57]\,
      O => tempData020_out
    );
\scrambler[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[39]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(45),
      I2 => p_177_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(6),
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[40]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(46),
      I2 => p_181_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(7),
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[41]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(47),
      I2 => p_185_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(8),
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[42]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[63]_0\(48),
      I2 => p_189_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[63]_0\(9),
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0,
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData056_out,
      Q => p_153_in,
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData060_out,
      Q => p_157_in,
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData064_out,
      Q => p_161_in,
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData068_out,
      Q => p_165_in,
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData072_out,
      Q => p_169_in,
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData076_out,
      Q => p_173_in,
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData04_out,
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData08_out,
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData012_out,
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData016_out,
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0208_out,
      Q => \scrambler_reg_n_0_[52]\,
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0212_out,
      Q => \scrambler_reg_n_0_[53]\,
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0216_out,
      Q => \scrambler_reg_n_0_[54]\,
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0220_out,
      Q => \scrambler_reg_n_0_[55]\,
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0224_out,
      Q => \scrambler_reg_n_0_[56]\,
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData0228_out,
      Q => \scrambler_reg_n_0_[57]\,
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData020_out,
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_CHANNEL_ERR_DETECT is
  port (
    tx_hard_err : out STD_LOGIC;
    tx_hard_err_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_CHANNEL_ERR_DETECT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_CHANNEL_ERR_DETECT is
begin
TX_CHANNEL_HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tx_hard_err_i(0),
      Q => tx_hard_err,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_CHANNEL_INIT_SM is
  port (
    GEN_NA_IDLES_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter2_r_reg[5]_0\ : out STD_LOGIC;
    \TX_PE_DATA_V_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \TX_PE_DATA_V_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \TX_PE_DATA_V_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_channel_up : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter2_r_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    GEN_NA_IDLES_reg_1 : in STD_LOGIC;
    GEN_NA_IDLES_reg_2 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \TX_DATA_reg[54]\ : in STD_LOGIC;
    \TX_DATA_reg[53]\ : in STD_LOGIC;
    \TX_DATA_reg[53]_0\ : in STD_LOGIC;
    \TX_DATA_reg[53]_1\ : in STD_LOGIC;
    \TX_DATA_reg[54]_0\ : in STD_LOGIC;
    \count_16d_srl_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_lanes_c : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_CHANNEL_INIT_SM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_CHANNEL_INIT_SM is
  signal \^gen_na_idles_reg_0\ : STD_LOGIC;
  signal counter2_r : STD_LOGIC_VECTOR ( 0 to 11 );
  signal \counter2_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter2_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \^counter2_r_reg[5]_0\ : STD_LOGIC;
  signal s_axi_tx_tready_i_3_n_0 : STD_LOGIC;
  signal s_axi_tx_tready_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter2_r[0]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \counter2_r[10]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \counter2_r[11]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \counter2_r[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \counter2_r[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \counter2_r[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \counter2_r[4]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \counter2_r[5]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \counter2_r[6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \counter2_r[7]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of s_axi_tx_tready_i_1 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of s_axi_tx_tready_i_3 : label is "soft_lutpair189";
begin
  GEN_NA_IDLES_reg_0 <= \^gen_na_idles_reg_0\;
  \counter2_r_reg[5]_0\ <= \^counter2_r_reg[5]_0\;
GEN_NA_IDLES_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => GEN_NA_IDLES_reg_2,
      Q => \^gen_na_idles_reg_0\,
      S => GEN_NA_IDLES_reg_1
    );
\TX_DATA[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F040F0"
    )
        port map (
      I0 => \^counter2_r_reg[5]_0\,
      I1 => Q(0),
      I2 => \TX_DATA_reg[53]\,
      I3 => tx_pe_data_v_i(0),
      I4 => \^gen_na_idles_reg_0\,
      I5 => \TX_DATA_reg[54]\,
      O => D(0)
    );
\TX_DATA[52]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F040F0"
    )
        port map (
      I0 => \^counter2_r_reg[5]_0\,
      I1 => Q(3),
      I2 => \TX_DATA_reg[53]_0\,
      I3 => tx_pe_data_v_i(0),
      I4 => \^gen_na_idles_reg_0\,
      I5 => \TX_DATA_reg[54]\,
      O => \TX_PE_DATA_V_reg[0]\(0)
    );
\TX_DATA[52]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F040F0"
    )
        port map (
      I0 => \^counter2_r_reg[5]_0\,
      I1 => Q(6),
      I2 => \TX_DATA_reg[53]_1\,
      I3 => tx_pe_data_v_i(0),
      I4 => \^gen_na_idles_reg_0\,
      I5 => \TX_DATA_reg[54]\,
      O => \TX_PE_DATA_V_reg[0]_0\(0)
    );
\TX_DATA[52]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F040F0"
    )
        port map (
      I0 => \^counter2_r_reg[5]_0\,
      I1 => Q(9),
      I2 => \TX_DATA_reg[54]_0\,
      I3 => tx_pe_data_v_i(0),
      I4 => \^gen_na_idles_reg_0\,
      I5 => \TX_DATA_reg[54]\,
      O => \TX_PE_DATA_V_reg[0]_1\(0)
    );
\TX_DATA[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF004000"
    )
        port map (
      I0 => \^counter2_r_reg[5]_0\,
      I1 => tx_pe_data_v_i(0),
      I2 => Q(1),
      I3 => \TX_DATA_reg[53]\,
      I4 => \^gen_na_idles_reg_0\,
      I5 => \TX_DATA_reg[54]\,
      O => D(1)
    );
\TX_DATA[53]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF004000"
    )
        port map (
      I0 => \^counter2_r_reg[5]_0\,
      I1 => tx_pe_data_v_i(0),
      I2 => Q(4),
      I3 => \TX_DATA_reg[53]_0\,
      I4 => \^gen_na_idles_reg_0\,
      I5 => \TX_DATA_reg[54]\,
      O => \TX_PE_DATA_V_reg[0]\(1)
    );
\TX_DATA[53]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF004000"
    )
        port map (
      I0 => \^counter2_r_reg[5]_0\,
      I1 => tx_pe_data_v_i(0),
      I2 => Q(7),
      I3 => \TX_DATA_reg[53]_1\,
      I4 => \^gen_na_idles_reg_0\,
      I5 => \TX_DATA_reg[54]\,
      O => \TX_PE_DATA_V_reg[0]_0\(1)
    );
\TX_DATA[53]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF004000"
    )
        port map (
      I0 => \^counter2_r_reg[5]_0\,
      I1 => tx_pe_data_v_i(0),
      I2 => Q(10),
      I3 => \TX_DATA_reg[54]_0\,
      I4 => \^gen_na_idles_reg_0\,
      I5 => \TX_DATA_reg[54]\,
      O => \TX_PE_DATA_V_reg[0]_1\(1)
    );
\TX_DATA[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020000000000"
    )
        port map (
      I0 => tx_pe_data_v_i(0),
      I1 => \^gen_na_idles_reg_0\,
      I2 => \^counter2_r_reg[5]_0\,
      I3 => Q(2),
      I4 => \TX_DATA_reg[54]\,
      I5 => \TX_DATA_reg[53]\,
      O => D(2)
    );
\TX_DATA[54]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020000000000"
    )
        port map (
      I0 => tx_pe_data_v_i(0),
      I1 => \^gen_na_idles_reg_0\,
      I2 => \^counter2_r_reg[5]_0\,
      I3 => Q(5),
      I4 => \TX_DATA_reg[54]\,
      I5 => \TX_DATA_reg[53]_0\,
      O => \TX_PE_DATA_V_reg[0]\(2)
    );
\TX_DATA[54]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020000000000"
    )
        port map (
      I0 => tx_pe_data_v_i(0),
      I1 => \^gen_na_idles_reg_0\,
      I2 => \^counter2_r_reg[5]_0\,
      I3 => Q(8),
      I4 => \TX_DATA_reg[54]\,
      I5 => \TX_DATA_reg[53]_1\,
      O => \TX_PE_DATA_V_reg[0]_0\(2)
    );
\TX_DATA[54]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020000000000"
    )
        port map (
      I0 => tx_pe_data_v_i(0),
      I1 => \^gen_na_idles_reg_0\,
      I2 => \^counter2_r_reg[5]_0\,
      I3 => Q(11),
      I4 => \TX_DATA_reg[54]\,
      I5 => \TX_DATA_reg[54]_0\,
      O => \TX_PE_DATA_V_reg[0]_1\(2)
    );
\countCC[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi_tx_tready_i_4_n_0,
      I1 => counter2_r(4),
      I2 => counter2_r(6),
      I3 => counter2_r(5),
      I4 => s_axi_tx_tready_i_3_n_0,
      I5 => GEN_NA_IDLES_reg_1,
      O => SR(0)
    );
\count_16d_srl_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi_tx_tready_i_3_n_0,
      I1 => counter2_r(5),
      I2 => counter2_r(6),
      I3 => counter2_r(4),
      I4 => s_axi_tx_tready_i_4_n_0,
      I5 => \count_16d_srl_r_reg[0]\(0),
      O => \counter2_r_reg[5]_1\(0)
    );
\counter2_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => counter2_r(1),
      I1 => \counter2_r[0]_i_3_n_0\,
      I2 => counter2_r(2),
      I3 => counter2_r(3),
      I4 => counter2_r(0),
      O => \counter2_r[0]_i_2_n_0\
    );
\counter2_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r(4),
      I1 => counter2_r(6),
      I2 => counter2_r(5),
      I3 => s_axi_tx_tready_i_3_n_0,
      O => \counter2_r[0]_i_3_n_0\
    );
\counter2_r[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9998"
    )
        port map (
      I0 => counter2_r(11),
      I1 => counter2_r(10),
      I2 => \counter2_r[9]_i_2_n_0\,
      I3 => counter2_r(9),
      O => \counter2_r[10]_i_1_n_0\
    );
\counter2_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => counter2_r(10),
      I1 => counter2_r(11),
      I2 => \counter2_r[9]_i_2_n_0\,
      I3 => counter2_r(9),
      O => \counter2_r[11]_i_1_n_0\
    );
\counter2_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE01FE00"
    )
        port map (
      I0 => counter2_r(3),
      I1 => counter2_r(2),
      I2 => \counter2_r[0]_i_3_n_0\,
      I3 => counter2_r(1),
      I4 => counter2_r(0),
      O => \counter2_r[1]_i_1_n_0\
    );
\counter2_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C9C9C9C8"
    )
        port map (
      I0 => \counter2_r[0]_i_3_n_0\,
      I1 => counter2_r(2),
      I2 => counter2_r(3),
      I3 => counter2_r(1),
      I4 => counter2_r(0),
      O => \counter2_r[2]_i_1_n_0\
    );
\counter2_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0000FE"
    )
        port map (
      I0 => counter2_r(0),
      I1 => counter2_r(1),
      I2 => counter2_r(2),
      I3 => counter2_r(3),
      I4 => \counter2_r[0]_i_3_n_0\,
      O => \counter2_r[3]_i_1_n_0\
    );
\counter2_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9AAA8"
    )
        port map (
      I0 => counter2_r(4),
      I1 => counter2_r(6),
      I2 => counter2_r(5),
      I3 => s_axi_tx_tready_i_3_n_0,
      I4 => s_axi_tx_tready_i_4_n_0,
      O => \counter2_r[4]_i_1_n_0\
    );
\counter2_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9A9A9A8"
    )
        port map (
      I0 => counter2_r(5),
      I1 => counter2_r(6),
      I2 => s_axi_tx_tready_i_3_n_0,
      I3 => s_axi_tx_tready_i_4_n_0,
      I4 => counter2_r(4),
      O => \counter2_r[5]_i_1_n_0\
    );
\counter2_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0000FE"
    )
        port map (
      I0 => counter2_r(4),
      I1 => s_axi_tx_tready_i_4_n_0,
      I2 => counter2_r(5),
      I3 => counter2_r(6),
      I4 => s_axi_tx_tready_i_3_n_0,
      O => \counter2_r[6]_i_1_n_0\
    );
\counter2_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999998"
    )
        port map (
      I0 => \counter2_r[7]_i_2_n_0\,
      I1 => counter2_r(7),
      I2 => s_axi_tx_tready_i_4_n_0,
      I3 => counter2_r(4),
      I4 => counter2_r(6),
      I5 => counter2_r(5),
      O => \counter2_r[7]_i_1_n_0\
    );
\counter2_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r(9),
      I1 => counter2_r(11),
      I2 => counter2_r(10),
      I3 => counter2_r(8),
      O => \counter2_r[7]_i_2_n_0\
    );
\counter2_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE01FE00"
    )
        port map (
      I0 => counter2_r(9),
      I1 => counter2_r(11),
      I2 => counter2_r(10),
      I3 => counter2_r(8),
      I4 => \counter2_r[8]_i_2_n_0\,
      O => \counter2_r[8]_i_1_n_0\
    );
\counter2_r[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter2_r(5),
      I1 => counter2_r(6),
      I2 => counter2_r(4),
      I3 => s_axi_tx_tready_i_4_n_0,
      I4 => counter2_r(7),
      O => \counter2_r[8]_i_2_n_0\
    );
\counter2_r[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1E0"
    )
        port map (
      I0 => counter2_r(10),
      I1 => counter2_r(11),
      I2 => counter2_r(9),
      I3 => \counter2_r[9]_i_2_n_0\,
      O => \counter2_r[9]_i_1_n_0\
    );
\counter2_r[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter2_r(7),
      I1 => s_axi_tx_tready_i_4_n_0,
      I2 => counter2_r(4),
      I3 => counter2_r(6),
      I4 => counter2_r(5),
      I5 => counter2_r(8),
      O => \counter2_r[9]_i_2_n_0\
    );
\counter2_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \counter2_r[0]_i_2_n_0\,
      Q => counter2_r(0),
      S => reset_lanes_c
    );
\counter2_r_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \counter2_r[10]_i_1_n_0\,
      Q => counter2_r(10),
      S => reset_lanes_c
    );
\counter2_r_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \counter2_r[11]_i_1_n_0\,
      Q => counter2_r(11),
      S => reset_lanes_c
    );
\counter2_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \counter2_r[1]_i_1_n_0\,
      Q => counter2_r(1),
      S => reset_lanes_c
    );
\counter2_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \counter2_r[2]_i_1_n_0\,
      Q => counter2_r(2),
      S => reset_lanes_c
    );
\counter2_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \counter2_r[3]_i_1_n_0\,
      Q => counter2_r(3),
      S => reset_lanes_c
    );
\counter2_r_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \counter2_r[4]_i_1_n_0\,
      Q => counter2_r(4),
      S => reset_lanes_c
    );
\counter2_r_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \counter2_r[5]_i_1_n_0\,
      Q => counter2_r(5),
      S => reset_lanes_c
    );
\counter2_r_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \counter2_r[6]_i_1_n_0\,
      Q => counter2_r(6),
      S => reset_lanes_c
    );
\counter2_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \counter2_r[7]_i_1_n_0\,
      Q => counter2_r(7),
      S => reset_lanes_c
    );
\counter2_r_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \counter2_r[8]_i_1_n_0\,
      Q => counter2_r(8),
      S => reset_lanes_c
    );
\counter2_r_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \counter2_r[9]_i_1_n_0\,
      Q => counter2_r(9),
      S => reset_lanes_c
    );
s_axi_tx_tready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi_tx_tready_i_3_n_0,
      I1 => counter2_r(5),
      I2 => counter2_r(6),
      I3 => counter2_r(4),
      I4 => s_axi_tx_tready_i_4_n_0,
      O => \^counter2_r_reg[5]_0\
    );
s_axi_tx_tready_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter2_r(8),
      I1 => counter2_r(10),
      I2 => counter2_r(11),
      I3 => counter2_r(9),
      I4 => counter2_r(7),
      O => s_axi_tx_tready_i_3_n_0
    );
s_axi_tx_tready_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r(2),
      I1 => counter2_r(3),
      I2 => counter2_r(0),
      I3 => counter2_r(1),
      O => s_axi_tx_tready_i_4_n_0
    );
tx_channel_up_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter2_r_reg[5]_0\,
      O => tx_channel_up
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_CH_BOND_CODE_GEN is
  port (
    FSM_sequential_CB_STATE_reg_0 : out STD_LOGIC;
    gen_ch_bond_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_cb_to_ll : out STD_LOGIC;
    periodic_cb_seq : out STD_LOGIC;
    reset2fg : out STD_LOGIC;
    gen_ch_bond_int_reg_0 : out STD_LOGIC;
    FSM_sequential_CB_STATE_reg_1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gen_periodic_cb_i : in STD_LOGIC;
    PERIODIC_CB_SEQ_reg_0 : in STD_LOGIC;
    \idle4cbCNTR_reg[7]_0\ : in STD_LOGIC;
    \idle4cbCNTR_reg[7]_1\ : in STD_LOGIC;
    \idle4cbCNTR_reg[7]_2\ : in STD_LOGIC;
    txdatavalid_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstCC_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_CH_BOND_CODE_GEN;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_CH_BOND_CODE_GEN is
  signal FSM_sequential_CB_STATE_i_2_n_0 : STD_LOGIC;
  signal FSM_sequential_CB_STATE_i_3_n_0 : STD_LOGIC;
  signal FSM_sequential_CB_STATE_i_4_n_0 : STD_LOGIC;
  signal \^fsm_sequential_cb_state_reg_0\ : STD_LOGIC;
  signal \NXT_CB_STATE__0\ : STD_LOGIC;
  signal PERIODIC_CB_SEQ0 : STD_LOGIC;
  signal PERIODIC_CB_SEQ_i_2_n_0 : STD_LOGIC;
  signal PERIODIC_CB_SEQ_i_3_n_0 : STD_LOGIC;
  signal PERIODIC_CB_SEQ_i_4_n_0 : STD_LOGIC;
  signal PERIODIC_CB_SEQ_i_5_n_0 : STD_LOGIC;
  signal PERIODIC_CB_TO_LL0 : STD_LOGIC;
  signal countCB0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal countCB0_0 : STD_LOGIC;
  signal \countCB[7]_i_1_n_0\ : STD_LOGIC;
  signal countCB_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal countCC : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \countCC0_carry__0_n_2\ : STD_LOGIC;
  signal \countCC0_carry__0_n_3\ : STD_LOGIC;
  signal \countCC0_carry__0_n_4\ : STD_LOGIC;
  signal \countCC0_carry__0_n_5\ : STD_LOGIC;
  signal \countCC0_carry__0_n_6\ : STD_LOGIC;
  signal \countCC0_carry__0_n_7\ : STD_LOGIC;
  signal countCC0_carry_n_0 : STD_LOGIC;
  signal countCC0_carry_n_1 : STD_LOGIC;
  signal countCC0_carry_n_2 : STD_LOGIC;
  signal countCC0_carry_n_3 : STD_LOGIC;
  signal countCC0_carry_n_4 : STD_LOGIC;
  signal countCC0_carry_n_5 : STD_LOGIC;
  signal countCC0_carry_n_6 : STD_LOGIC;
  signal countCC0_carry_n_7 : STD_LOGIC;
  signal \countCC[0]_i_1_n_0\ : STD_LOGIC;
  signal \countCC[15]_i_1_n_0\ : STD_LOGIC;
  signal \countCC[15]_i_2_n_0\ : STD_LOGIC;
  signal \countCC[15]_i_3_n_0\ : STD_LOGIC;
  signal \countCC[15]_i_4_n_0\ : STD_LOGIC;
  signal \countCC[1]_i_1_n_0\ : STD_LOGIC;
  signal \countCC[2]_i_2_n_0\ : STD_LOGIC;
  signal \countCC[2]_i_3_n_0\ : STD_LOGIC;
  signal \countCC[2]_i_4_n_0\ : STD_LOGIC;
  signal \countCC[2]_i_5_n_0\ : STD_LOGIC;
  signal \countCC[2]_i_6_n_0\ : STD_LOGIC;
  signal counter_r : STD_LOGIC_VECTOR ( 0 to 19 );
  signal \counter_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \counter_r[19]_i_2_n_0\ : STD_LOGIC;
  signal \counter_r[19]_i_3_n_0\ : STD_LOGIC;
  signal \counter_r[19]_i_4_n_0\ : STD_LOGIC;
  signal \counter_r[19]_i_5_n_0\ : STD_LOGIC;
  signal \counter_r_reg[0]_i_8_n_6\ : STD_LOGIC;
  signal \counter_r_reg[0]_i_8_n_7\ : STD_LOGIC;
  signal \counter_r_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \counter_r_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \counter_r_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \counter_r_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \counter_r_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \counter_r_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \counter_r_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \counter_r_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \counter_r_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \counter_r_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \counter_r_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \counter_r_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \counter_r_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \counter_r_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \counter_r_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \counter_r_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[9]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal firstCC : STD_LOGIC;
  signal firstCC_i_1_n_0 : STD_LOGIC;
  signal \free_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \free_count_r[0]_i_3_n_0\ : STD_LOGIC;
  signal free_count_r_reg : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^gen_ch_bond_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gen_ch_bond_int0 : STD_LOGIC;
  signal \idle4cbCNTR[7]_i_1_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[7]_i_3_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[7]_i_5_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[7]_i_6_n_0\ : STD_LOGIC;
  signal idle4cbCNTR_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^reset2fg\ : STD_LOGIC;
  signal reset_frm_CB_i_10_n_0 : STD_LOGIC;
  signal reset_frm_CB_i_1_n_0 : STD_LOGIC;
  signal reset_frm_CB_i_2_n_0 : STD_LOGIC;
  signal reset_frm_CB_i_3_n_0 : STD_LOGIC;
  signal reset_frm_CB_i_4_n_0 : STD_LOGIC;
  signal reset_frm_CB_i_5_n_0 : STD_LOGIC;
  signal reset_frm_CB_i_6_n_0 : STD_LOGIC;
  signal reset_frm_CB_i_7_n_0 : STD_LOGIC;
  signal reset_frm_CB_i_8_n_0 : STD_LOGIC;
  signal reset_frm_CB_i_9_n_0 : STD_LOGIC;
  signal \NLW_countCC0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_countCC0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_counter_r_reg[0]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_counter_r_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FSM_sequential_CB_STATE_i_2 : label is "soft_lutpair171";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_CB_STATE_reg : label is "CB_FSM_CHK:0,CB_FSM_IDLE:1";
  attribute SOFT_HLUTNM of \countCB[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \countCB[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \countCB[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \countCB[4]_i_1\ : label is "soft_lutpair172";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of countCC0_carry : label is 35;
  attribute ADDER_THRESHOLD of \countCC0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \counter_r[0]_i_3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \counter_r[10]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \counter_r[11]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \counter_r[12]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \counter_r[13]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \counter_r[14]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \counter_r[15]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \counter_r[16]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \counter_r[17]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \counter_r[18]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \counter_r[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \counter_r[3]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \counter_r[4]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \counter_r[5]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \counter_r[6]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \counter_r[7]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \counter_r[8]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \counter_r[9]_i_1\ : label is "soft_lutpair184";
  attribute ADDER_THRESHOLD of \counter_r_reg[0]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_r_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_r_reg[3]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \free_count_r[0]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \free_count_r[0]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \free_count_r[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \free_count_r[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \free_count_r[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \free_count_r[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \idle4cbCNTR[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \idle4cbCNTR[2]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \idle4cbCNTR[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \idle4cbCNTR[4]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \idle4cbCNTR[7]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \idle4cbCNTR[7]_i_5\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of reset_frm_CB_i_5 : label is "soft_lutpair170";
begin
  FSM_sequential_CB_STATE_reg_0 <= \^fsm_sequential_cb_state_reg_0\;
  gen_ch_bond_i(0) <= \^gen_ch_bond_i\(0);
  reset2fg <= \^reset2fg\;
FSM_sequential_CB_STATE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8BBB8B8"
    )
        port map (
      I0 => FSM_sequential_CB_STATE_i_2_n_0,
      I1 => \^fsm_sequential_cb_state_reg_0\,
      I2 => FSM_sequential_CB_STATE_i_3_n_0,
      I3 => FSM_sequential_CB_STATE_i_4_n_0,
      I4 => \counter_r_reg_n_0_[19]\,
      I5 => PERIODIC_CB_SEQ_reg_0,
      O => \NXT_CB_STATE__0\
    );
FSM_sequential_CB_STATE_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => idle4cbCNTR_reg(5),
      I1 => idle4cbCNTR_reg(6),
      I2 => idle4cbCNTR_reg(7),
      I3 => idle4cbCNTR_reg(4),
      I4 => \idle4cbCNTR[7]_i_5_n_0\,
      O => FSM_sequential_CB_STATE_i_2_n_0
    );
FSM_sequential_CB_STATE_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => countCB_reg(7),
      I1 => countCB_reg(4),
      I2 => countCB_reg(1),
      I3 => countCB_reg(3),
      I4 => countCB_reg(6),
      I5 => PERIODIC_CB_SEQ_i_2_n_0,
      O => FSM_sequential_CB_STATE_i_3_n_0
    );
FSM_sequential_CB_STATE_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => reset_frm_CB_i_10_n_0,
      I1 => reset_frm_CB_i_9_n_0,
      I2 => reset_frm_CB_i_8_n_0,
      I3 => reset_frm_CB_i_7_n_0,
      I4 => reset_frm_CB_i_6_n_0,
      O => FSM_sequential_CB_STATE_i_4_n_0
    );
FSM_sequential_CB_STATE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \NXT_CB_STATE__0\,
      Q => \^fsm_sequential_cb_state_reg_0\,
      R => FSM_sequential_CB_STATE_reg_1
    );
PERIODIC_CB_SEQ_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00F2"
    )
        port map (
      I0 => PERIODIC_CB_SEQ_i_2_n_0,
      I1 => PERIODIC_CB_SEQ_i_3_n_0,
      I2 => PERIODIC_CB_SEQ_i_4_n_0,
      I3 => PERIODIC_CB_SEQ_reg_0,
      I4 => PERIODIC_CB_SEQ_i_5_n_0,
      O => PERIODIC_CB_SEQ0
    );
PERIODIC_CB_SEQ_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => countCB_reg(2),
      I1 => countCB_reg(0),
      I2 => countCB_reg(5),
      O => PERIODIC_CB_SEQ_i_2_n_0
    );
PERIODIC_CB_SEQ_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => countCB_reg(6),
      I1 => countCB_reg(3),
      I2 => countCB_reg(1),
      I3 => countCB_reg(4),
      I4 => countCB_reg(7),
      O => PERIODIC_CB_SEQ_i_3_n_0
    );
PERIODIC_CB_SEQ_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010100"
    )
        port map (
      I0 => countCB_reg(5),
      I1 => countCB_reg(6),
      I2 => countCB_reg(7),
      I3 => countCB_reg(4),
      I4 => countCB_reg(1),
      I5 => countCB_reg(3),
      O => PERIODIC_CB_SEQ_i_4_n_0
    );
PERIODIC_CB_SEQ_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => countCB_reg(3),
      I1 => countCB_reg(4),
      I2 => countCB_reg(1),
      I3 => countCB_reg(2),
      I4 => countCB_reg(7),
      I5 => countCB_reg(6),
      O => PERIODIC_CB_SEQ_i_5_n_0
    );
PERIODIC_CB_SEQ_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => PERIODIC_CB_SEQ0,
      Q => periodic_cb_seq,
      R => '0'
    );
PERIODIC_CB_TO_LL_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000F0002"
    )
        port map (
      I0 => \counter_r_reg_n_0_[19]\,
      I1 => FSM_sequential_CB_STATE_i_4_n_0,
      I2 => PERIODIC_CB_SEQ_reg_0,
      I3 => FSM_sequential_CB_STATE_reg_1,
      I4 => FSM_sequential_CB_STATE_i_3_n_0,
      I5 => \^fsm_sequential_cb_state_reg_0\,
      O => PERIODIC_CB_TO_LL0
    );
PERIODIC_CB_TO_LL_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => PERIODIC_CB_TO_LL0,
      Q => periodic_cb_to_ll,
      R => '0'
    );
\TX_DATA[54]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch_bond_i\(0),
      I1 => gen_periodic_cb_i,
      O => gen_ch_bond_int_reg_0
    );
\countCB[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCB_reg(0),
      O => countCB0(0)
    );
\countCB[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => countCB_reg(1),
      I1 => countCB_reg(0),
      O => countCB0(1)
    );
\countCB[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => countCB_reg(1),
      I1 => countCB_reg(0),
      I2 => countCB_reg(2),
      O => countCB0(2)
    );
\countCB[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC9"
    )
        port map (
      I0 => countCB_reg(1),
      I1 => countCB_reg(3),
      I2 => countCB_reg(0),
      I3 => countCB_reg(2),
      O => countCB0(3)
    );
\countCB[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => countCB_reg(0),
      I1 => countCB_reg(2),
      I2 => countCB_reg(3),
      I3 => countCB_reg(1),
      I4 => countCB_reg(4),
      O => countCB0(4)
    );
\countCB[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => countCB_reg(3),
      I1 => countCB_reg(1),
      I2 => countCB_reg(4),
      I3 => countCB_reg(2),
      I4 => countCB_reg(0),
      I5 => countCB_reg(5),
      O => countCB0(5)
    );
\countCB[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => PERIODIC_CB_SEQ_i_2_n_0,
      I1 => countCB_reg(4),
      I2 => countCB_reg(1),
      I3 => countCB_reg(3),
      I4 => countCB_reg(6),
      O => countCB0(6)
    );
\countCB[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => FSM_sequential_CB_STATE_i_4_n_0,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => PERIODIC_CB_SEQ_reg_0,
      O => \countCB[7]_i_1_n_0\
    );
\countCB[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF04"
    )
        port map (
      I0 => PERIODIC_CB_SEQ_reg_0,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => FSM_sequential_CB_STATE_i_4_n_0,
      I3 => FSM_sequential_CB_STATE_i_3_n_0,
      I4 => \^fsm_sequential_cb_state_reg_0\,
      O => countCB0_0
    );
\countCB[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => PERIODIC_CB_SEQ_i_2_n_0,
      I1 => countCB_reg(6),
      I2 => countCB_reg(3),
      I3 => countCB_reg(1),
      I4 => countCB_reg(4),
      I5 => countCB_reg(7),
      O => countCB0(7)
    );
\countCB_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => countCB0_0,
      D => countCB0(0),
      Q => countCB_reg(0),
      S => \countCB[7]_i_1_n_0\
    );
\countCB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => countCB0_0,
      D => countCB0(1),
      Q => countCB_reg(1),
      R => \countCB[7]_i_1_n_0\
    );
\countCB_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => countCB0_0,
      D => countCB0(2),
      Q => countCB_reg(2),
      S => \countCB[7]_i_1_n_0\
    );
\countCB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => countCB0_0,
      D => countCB0(3),
      Q => countCB_reg(3),
      R => \countCB[7]_i_1_n_0\
    );
\countCB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => countCB0_0,
      D => countCB0(4),
      Q => countCB_reg(4),
      R => \countCB[7]_i_1_n_0\
    );
\countCB_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => countCB0_0,
      D => countCB0(5),
      Q => countCB_reg(5),
      S => \countCB[7]_i_1_n_0\
    );
\countCB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => countCB0_0,
      D => countCB0(6),
      Q => countCB_reg(6),
      R => \countCB[7]_i_1_n_0\
    );
\countCB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => countCB0_0,
      D => countCB0(7),
      Q => countCB_reg(7),
      R => \countCB[7]_i_1_n_0\
    );
countCC0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => countCC(0),
      CI_TOP => '0',
      CO(7) => countCC0_carry_n_0,
      CO(6) => countCC0_carry_n_1,
      CO(5) => countCC0_carry_n_2,
      CO(4) => countCC0_carry_n_3,
      CO(3) => countCC0_carry_n_4,
      CO(2) => countCC0_carry_n_5,
      CO(1) => countCC0_carry_n_6,
      CO(0) => countCC0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => p_1_in(8 downto 1),
      S(7 downto 0) => countCC(8 downto 1)
    );
\countCC0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => countCC0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_countCC0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \countCC0_carry__0_n_2\,
      CO(4) => \countCC0_carry__0_n_3\,
      CO(3) => \countCC0_carry__0_n_4\,
      CO(2) => \countCC0_carry__0_n_5\,
      CO(1) => \countCC0_carry__0_n_6\,
      CO(0) => \countCC0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_countCC0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => p_1_in(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => countCC(15 downto 9)
    );
\countCC[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FFFFFFFF"
    )
        port map (
      I0 => \countCC[2]_i_4_n_0\,
      I1 => countCC(4),
      I2 => countCC(3),
      I3 => \countCC[2]_i_5_n_0\,
      I4 => \countCC[2]_i_6_n_0\,
      I5 => countCC(0),
      O => \countCC[0]_i_1_n_0\
    );
\countCC[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => SR(0),
      I1 => \countCC[15]_i_2_n_0\,
      I2 => \countCC[15]_i_3_n_0\,
      I3 => countCC(11),
      I4 => countCC(10),
      I5 => countCC(12),
      O => \countCC[15]_i_1_n_0\
    );
\countCC[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => countCC(9),
      I1 => countCC(12),
      I2 => countCC(7),
      I3 => countCC(8),
      I4 => \countCC[15]_i_4_n_0\,
      I5 => \countCC[2]_i_4_n_0\,
      O => \countCC[15]_i_2_n_0\
    );
\countCC[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => countCC(15),
      I1 => countCC(14),
      I2 => countCC(13),
      O => \countCC[15]_i_3_n_0\
    );
\countCC[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countCC(3),
      I1 => countCC(4),
      O => \countCC[15]_i_4_n_0\
    );
\countCC[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \countCC[2]_i_4_n_0\,
      I1 => countCC(4),
      I2 => countCC(3),
      I3 => \countCC[2]_i_5_n_0\,
      I4 => \countCC[2]_i_6_n_0\,
      I5 => p_1_in(1),
      O => \countCC[1]_i_1_n_0\
    );
\countCC[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \countCC[2]_i_4_n_0\,
      I1 => countCC(4),
      I2 => countCC(3),
      I3 => \countCC[2]_i_5_n_0\,
      I4 => \countCC[2]_i_6_n_0\,
      I5 => firstCC,
      O => \countCC[2]_i_2_n_0\
    );
\countCC[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \countCC[2]_i_4_n_0\,
      I1 => countCC(4),
      I2 => countCC(3),
      I3 => \countCC[2]_i_5_n_0\,
      I4 => \countCC[2]_i_6_n_0\,
      I5 => p_1_in(2),
      O => \countCC[2]_i_3_n_0\
    );
\countCC[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => countCC(6),
      I1 => countCC(2),
      I2 => countCC(1),
      I3 => countCC(0),
      I4 => countCC(5),
      O => \countCC[2]_i_4_n_0\
    );
\countCC[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => countCC(8),
      I1 => countCC(7),
      I2 => countCC(12),
      I3 => countCC(9),
      O => \countCC[2]_i_5_n_0\
    );
\countCC[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFA8"
    )
        port map (
      I0 => countCC(12),
      I1 => countCC(10),
      I2 => countCC(11),
      I3 => countCC(13),
      I4 => countCC(14),
      I5 => countCC(15),
      O => \countCC[2]_i_6_n_0\
    );
\countCC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \countCC[2]_i_2_n_0\,
      D => \countCC[0]_i_1_n_0\,
      Q => countCC(0),
      R => SR(0)
    );
\countCC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => firstCC,
      D => p_1_in(10),
      Q => countCC(10),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => firstCC,
      D => p_1_in(11),
      Q => countCC(11),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => firstCC,
      D => p_1_in(12),
      Q => countCC(12),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => firstCC,
      D => p_1_in(13),
      Q => countCC(13),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => firstCC,
      D => p_1_in(14),
      Q => countCC(14),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => firstCC,
      D => p_1_in(15),
      Q => countCC(15),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \countCC[2]_i_2_n_0\,
      D => \countCC[1]_i_1_n_0\,
      Q => countCC(1),
      R => SR(0)
    );
\countCC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \countCC[2]_i_2_n_0\,
      D => \countCC[2]_i_3_n_0\,
      Q => countCC(2),
      R => SR(0)
    );
\countCC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => firstCC,
      D => p_1_in(3),
      Q => countCC(3),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => firstCC,
      D => p_1_in(4),
      Q => countCC(4),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => firstCC,
      D => p_1_in(5),
      Q => countCC(5),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => firstCC,
      D => p_1_in(6),
      Q => countCC(6),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => firstCC,
      D => p_1_in(7),
      Q => countCC(7),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => firstCC,
      D => p_1_in(8),
      Q => countCC(8),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => firstCC,
      D => p_1_in(9),
      Q => countCC(9),
      R => \countCC[15]_i_1_n_0\
    );
\counter_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC88C8"
    )
        port map (
      I0 => \counter_r[0]_i_4_n_0\,
      I1 => txdatavalid_i,
      I2 => \counter_r_reg_n_0_[19]\,
      I3 => \counter_r[0]_i_5_n_0\,
      I4 => \counter_r[0]_i_6_n_0\,
      I5 => SR(0),
      O => \counter_r[0]_i_1_n_0\
    );
\counter_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_r[0]_i_7_n_0\,
      I1 => data1(19),
      O => counter_r(0)
    );
\counter_r[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_r_reg_n_0_[1]\,
      I1 => \counter_r_reg_n_0_[0]\,
      O => \counter_r[0]_i_4_n_0\
    );
\counter_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => reset_frm_CB_i_6_n_0,
      I1 => reset_frm_CB_i_7_n_0,
      I2 => \counter_r_reg_n_0_[2]\,
      I3 => \counter_r_reg_n_0_[5]\,
      I4 => \counter_r_reg_n_0_[18]\,
      I5 => reset_frm_CB_i_9_n_0,
      O => \counter_r[0]_i_5_n_0\
    );
\counter_r[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \counter_r_reg_n_0_[3]\,
      I1 => \counter_r_reg_n_0_[4]\,
      I2 => \counter_r_reg_n_0_[2]\,
      O => \counter_r[0]_i_6_n_0\
    );
\counter_r[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reset_frm_CB_i_6_n_0,
      I1 => reset_frm_CB_i_7_n_0,
      I2 => reset_frm_CB_i_8_n_0,
      I3 => reset_frm_CB_i_9_n_0,
      I4 => reset_frm_CB_i_10_n_0,
      I5 => \counter_r_reg_n_0_[19]\,
      O => \counter_r[0]_i_7_n_0\
    );
\counter_r[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(9),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(10)
    );
\counter_r[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(8),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(11)
    );
\counter_r[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(7),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(12)
    );
\counter_r[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(6),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(13)
    );
\counter_r[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(5),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(14)
    );
\counter_r[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(4),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(15)
    );
\counter_r[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(3),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(16)
    );
\counter_r[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(2),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(17)
    );
\counter_r[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(1),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(18)
    );
\counter_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCECFCECECECF"
    )
        port map (
      I0 => FSM_sequential_CB_STATE_i_4_n_0,
      I1 => \counter_r[19]_i_2_n_0\,
      I2 => \counter_r_reg_n_0_[19]\,
      I3 => \countCC[15]_i_3_n_0\,
      I4 => countCC(12),
      I5 => \counter_r[19]_i_3_n_0\,
      O => counter_r(19)
    );
\counter_r[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \countCC[15]_i_3_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => \counter_r[19]_i_4_n_0\,
      I3 => countCC(4),
      I4 => countCC(3),
      I5 => \counter_r[19]_i_5_n_0\,
      O => \counter_r[19]_i_2_n_0\
    );
\counter_r[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010111"
    )
        port map (
      I0 => countCC(9),
      I1 => \counter_r[19]_i_4_n_0\,
      I2 => countCC(8),
      I3 => countCC(7),
      I4 => countCC(6),
      I5 => countCC(5),
      O => \counter_r[19]_i_3_n_0\
    );
\counter_r[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countCC(10),
      I1 => countCC(11),
      O => \counter_r[19]_i_4_n_0\
    );
\counter_r[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => countCC(2),
      I1 => countCC(6),
      I2 => countCC(0),
      I3 => countCC(1),
      I4 => countCC(9),
      I5 => countCC(7),
      O => \counter_r[19]_i_5_n_0\
    );
\counter_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_r[0]_i_7_n_0\,
      I1 => data1(18),
      O => counter_r(1)
    );
\counter_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(17),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(2)
    );
\counter_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_r[0]_i_7_n_0\,
      I1 => data1(16),
      O => counter_r(3)
    );
\counter_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_r[0]_i_7_n_0\,
      I1 => data1(15),
      O => counter_r(4)
    );
\counter_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(14),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(5)
    );
\counter_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(13),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(6)
    );
\counter_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(12),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(7)
    );
\counter_r[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(11),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(8)
    );
\counter_r[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data1(10),
      I1 => \counter_r[0]_i_7_n_0\,
      O => counter_r(9)
    );
\counter_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(0),
      Q => \counter_r_reg_n_0_[0]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[0]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_r_reg[3]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_counter_r_reg[0]_i_8_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \counter_r_reg[0]_i_8_n_6\,
      CO(0) => \counter_r_reg[0]_i_8_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_counter_r_reg[0]_i_8_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => data1(19 downto 17),
      S(7 downto 3) => B"00000",
      S(2) => \counter_r_reg_n_0_[0]\,
      S(1) => \counter_r_reg_n_0_[1]\,
      S(0) => \counter_r_reg_n_0_[2]\
    );
\counter_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(10),
      Q => \counter_r_reg_n_0_[10]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(11),
      Q => \counter_r_reg_n_0_[11]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_r_reg_n_0_[19]\,
      CI_TOP => '0',
      CO(7) => \counter_r_reg[11]_i_2_n_0\,
      CO(6) => \counter_r_reg[11]_i_2_n_1\,
      CO(5) => \counter_r_reg[11]_i_2_n_2\,
      CO(4) => \counter_r_reg[11]_i_2_n_3\,
      CO(3) => \counter_r_reg[11]_i_2_n_4\,
      CO(2) => \counter_r_reg[11]_i_2_n_5\,
      CO(1) => \counter_r_reg[11]_i_2_n_6\,
      CO(0) => \counter_r_reg[11]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data1(8 downto 1),
      S(7) => \counter_r_reg_n_0_[11]\,
      S(6) => \counter_r_reg_n_0_[12]\,
      S(5) => \counter_r_reg_n_0_[13]\,
      S(4) => \counter_r_reg_n_0_[14]\,
      S(3) => \counter_r_reg_n_0_[15]\,
      S(2) => \counter_r_reg_n_0_[16]\,
      S(1) => \counter_r_reg_n_0_[17]\,
      S(0) => \counter_r_reg_n_0_[18]\
    );
\counter_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(12),
      Q => \counter_r_reg_n_0_[12]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(13),
      Q => \counter_r_reg_n_0_[13]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(14),
      Q => \counter_r_reg_n_0_[14]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(15),
      Q => \counter_r_reg_n_0_[15]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(16),
      Q => \counter_r_reg_n_0_[16]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(17),
      Q => \counter_r_reg_n_0_[17]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(18),
      Q => \counter_r_reg_n_0_[18]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(19),
      Q => \counter_r_reg_n_0_[19]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(1),
      Q => \counter_r_reg_n_0_[1]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(2),
      Q => \counter_r_reg_n_0_[2]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(3),
      Q => \counter_r_reg_n_0_[3]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_r_reg[11]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_r_reg[3]_i_2_n_0\,
      CO(6) => \counter_r_reg[3]_i_2_n_1\,
      CO(5) => \counter_r_reg[3]_i_2_n_2\,
      CO(4) => \counter_r_reg[3]_i_2_n_3\,
      CO(3) => \counter_r_reg[3]_i_2_n_4\,
      CO(2) => \counter_r_reg[3]_i_2_n_5\,
      CO(1) => \counter_r_reg[3]_i_2_n_6\,
      CO(0) => \counter_r_reg[3]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data1(16 downto 9),
      S(7) => \counter_r_reg_n_0_[3]\,
      S(6) => \counter_r_reg_n_0_[4]\,
      S(5) => \counter_r_reg_n_0_[5]\,
      S(4) => \counter_r_reg_n_0_[6]\,
      S(3) => \counter_r_reg_n_0_[7]\,
      S(2) => \counter_r_reg_n_0_[8]\,
      S(1) => \counter_r_reg_n_0_[9]\,
      S(0) => \counter_r_reg_n_0_[10]\
    );
\counter_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(4),
      Q => \counter_r_reg_n_0_[4]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(5),
      Q => \counter_r_reg_n_0_[5]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(6),
      Q => \counter_r_reg_n_0_[6]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(7),
      Q => \counter_r_reg_n_0_[7]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(8),
      Q => \counter_r_reg_n_0_[8]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txdatavalid_i,
      D => counter_r(9),
      Q => \counter_r_reg_n_0_[9]\,
      R => \counter_r[0]_i_1_n_0\
    );
firstCC_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => firstCC,
      I1 => firstCC_reg_0,
      I2 => FSM_sequential_CB_STATE_reg_1,
      I3 => PERIODIC_CB_SEQ_reg_0,
      O => firstCC_i_1_n_0
    );
firstCC_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => firstCC_i_1_n_0,
      Q => firstCC,
      R => '0'
    );
\free_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \free_count_r[0]_i_3_n_0\,
      I1 => E(0),
      I2 => free_count_r_reg(0),
      I3 => FSM_sequential_CB_STATE_reg_1,
      O => \free_count_r[0]_i_1_n_0\
    );
\free_count_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => free_count_r_reg(1),
      I1 => free_count_r_reg(3),
      I2 => free_count_r_reg(4),
      I3 => free_count_r_reg(2),
      I4 => free_count_r_reg(0),
      O => \p_0_in__1\(4)
    );
\free_count_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => free_count_r_reg(2),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(3),
      I3 => free_count_r_reg(1),
      O => \free_count_r[0]_i_3_n_0\
    );
\free_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => free_count_r_reg(2),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(3),
      I3 => free_count_r_reg(1),
      O => \p_0_in__1\(3)
    );
\free_count_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => free_count_r_reg(3),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(2),
      O => \p_0_in__1\(2)
    );
\free_count_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => free_count_r_reg(4),
      I1 => free_count_r_reg(3),
      O => \p_0_in__1\(1)
    );
\free_count_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(4),
      O => \p_0_in__1\(0)
    );
\free_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => free_count_r_reg(0),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => free_count_r_reg(1),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => free_count_r_reg(2),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => free_count_r_reg(3),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => free_count_r_reg(4),
      R => \free_count_r[0]_i_1_n_0\
    );
gen_ch_bond_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => free_count_r_reg(0),
      I1 => free_count_r_reg(2),
      I2 => free_count_r_reg(4),
      I3 => free_count_r_reg(3),
      I4 => free_count_r_reg(1),
      I5 => PERIODIC_CB_SEQ_reg_0,
      O => gen_ch_bond_int0
    );
gen_ch_bond_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gen_ch_bond_int0,
      Q => \^gen_ch_bond_i\(0),
      R => '0'
    );
\idle4cbCNTR[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idle4cbCNTR_reg(0),
      O => \p_0_in__2\(0)
    );
\idle4cbCNTR[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idle4cbCNTR_reg(0),
      I1 => idle4cbCNTR_reg(1),
      O => \p_0_in__2\(1)
    );
\idle4cbCNTR[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => idle4cbCNTR_reg(1),
      I1 => idle4cbCNTR_reg(0),
      I2 => idle4cbCNTR_reg(2),
      O => \p_0_in__2\(2)
    );
\idle4cbCNTR[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => idle4cbCNTR_reg(2),
      I1 => idle4cbCNTR_reg(0),
      I2 => idle4cbCNTR_reg(1),
      I3 => idle4cbCNTR_reg(3),
      O => \p_0_in__2\(3)
    );
\idle4cbCNTR[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => idle4cbCNTR_reg(4),
      I1 => idle4cbCNTR_reg(2),
      I2 => idle4cbCNTR_reg(0),
      I3 => idle4cbCNTR_reg(1),
      I4 => idle4cbCNTR_reg(3),
      O => \p_0_in__2\(4)
    );
\idle4cbCNTR[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => idle4cbCNTR_reg(4),
      I1 => idle4cbCNTR_reg(2),
      I2 => idle4cbCNTR_reg(0),
      I3 => idle4cbCNTR_reg(1),
      I4 => idle4cbCNTR_reg(3),
      I5 => idle4cbCNTR_reg(5),
      O => \p_0_in__2\(5)
    );
\idle4cbCNTR[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => idle4cbCNTR_reg(5),
      I1 => \idle4cbCNTR[7]_i_5_n_0\,
      I2 => idle4cbCNTR_reg(4),
      I3 => idle4cbCNTR_reg(6),
      O => \p_0_in__2\(6)
    );
\idle4cbCNTR[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBABBAAAAAAAA"
    )
        port map (
      I0 => \idle4cbCNTR[7]_i_3_n_0\,
      I1 => FSM_sequential_CB_STATE_i_3_n_0,
      I2 => FSM_sequential_CB_STATE_i_4_n_0,
      I3 => \counter_r_reg_n_0_[19]\,
      I4 => PERIODIC_CB_SEQ_reg_0,
      I5 => \idle4cbCNTR_reg[7]_0\,
      O => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => idle4cbCNTR_reg(6),
      I1 => idle4cbCNTR_reg(4),
      I2 => \idle4cbCNTR[7]_i_5_n_0\,
      I3 => idle4cbCNTR_reg(5),
      I4 => idle4cbCNTR_reg(7),
      O => \p_0_in__2\(7)
    );
\idle4cbCNTR[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
        port map (
      I0 => \idle4cbCNTR[7]_i_6_n_0\,
      I1 => idle4cbCNTR_reg(4),
      I2 => \idle4cbCNTR[7]_i_5_n_0\,
      I3 => \idle4cbCNTR_reg[7]_1\,
      I4 => \idle4cbCNTR_reg[7]_2\,
      I5 => FSM_sequential_CB_STATE_reg_1,
      O => \idle4cbCNTR[7]_i_3_n_0\
    );
\idle4cbCNTR[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idle4cbCNTR_reg(2),
      I1 => idle4cbCNTR_reg(0),
      I2 => idle4cbCNTR_reg(1),
      I3 => idle4cbCNTR_reg(3),
      O => \idle4cbCNTR[7]_i_5_n_0\
    );
\idle4cbCNTR[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => idle4cbCNTR_reg(7),
      I1 => idle4cbCNTR_reg(6),
      I2 => idle4cbCNTR_reg(5),
      O => \idle4cbCNTR[7]_i_6_n_0\
    );
\idle4cbCNTR_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => \p_0_in__2\(0),
      Q => idle4cbCNTR_reg(0),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => \p_0_in__2\(1),
      Q => idle4cbCNTR_reg(1),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => \p_0_in__2\(2),
      Q => idle4cbCNTR_reg(2),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => \p_0_in__2\(3),
      Q => idle4cbCNTR_reg(3),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => \p_0_in__2\(4),
      Q => idle4cbCNTR_reg(4),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => \p_0_in__2\(5),
      Q => idle4cbCNTR_reg(5),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => \p_0_in__2\(6),
      Q => idle4cbCNTR_reg(6),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => \p_0_in__2\(7),
      Q => idle4cbCNTR_reg(7),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
reset_frm_CB_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF755555FF300000"
    )
        port map (
      I0 => reset_frm_CB_i_2_n_0,
      I1 => PERIODIC_CB_SEQ_reg_0,
      I2 => reset_frm_CB_i_3_n_0,
      I3 => countCB_reg(0),
      I4 => reset_frm_CB_i_4_n_0,
      I5 => \^reset2fg\,
      O => reset_frm_CB_i_1_n_0
    );
reset_frm_CB_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_r_reg_n_0_[0]\,
      I1 => \counter_r_reg_n_0_[1]\,
      I2 => \counter_r_reg_n_0_[3]\,
      I3 => \counter_r_reg_n_0_[4]\,
      O => reset_frm_CB_i_10_n_0
    );
reset_frm_CB_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => reset_frm_CB_i_5_n_0,
      I1 => idle4cbCNTR_reg(7),
      I2 => idle4cbCNTR_reg(6),
      I3 => idle4cbCNTR_reg(5),
      I4 => PERIODIC_CB_SEQ_i_2_n_0,
      I5 => PERIODIC_CB_SEQ_i_3_n_0,
      O => reset_frm_CB_i_2_n_0
    );
reset_frm_CB_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \counter_r_reg_n_0_[19]\,
      I1 => reset_frm_CB_i_6_n_0,
      I2 => reset_frm_CB_i_7_n_0,
      I3 => reset_frm_CB_i_8_n_0,
      I4 => reset_frm_CB_i_9_n_0,
      I5 => reset_frm_CB_i_10_n_0,
      O => reset_frm_CB_i_3_n_0
    );
reset_frm_CB_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => countCB_reg(5),
      I1 => FSM_sequential_CB_STATE_reg_1,
      I2 => \^fsm_sequential_cb_state_reg_0\,
      I3 => countCB_reg(2),
      I4 => PERIODIC_CB_SEQ_i_3_n_0,
      O => reset_frm_CB_i_4_n_0
    );
reset_frm_CB_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => idle4cbCNTR_reg(3),
      I1 => idle4cbCNTR_reg(1),
      I2 => idle4cbCNTR_reg(0),
      I3 => idle4cbCNTR_reg(2),
      I4 => idle4cbCNTR_reg(4),
      O => reset_frm_CB_i_5_n_0
    );
reset_frm_CB_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \counter_r_reg_n_0_[12]\,
      I1 => \counter_r_reg_n_0_[13]\,
      I2 => \counter_r_reg_n_0_[10]\,
      I3 => \counter_r_reg_n_0_[11]\,
      O => reset_frm_CB_i_6_n_0
    );
reset_frm_CB_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \counter_r_reg_n_0_[16]\,
      I1 => \counter_r_reg_n_0_[17]\,
      I2 => \counter_r_reg_n_0_[14]\,
      I3 => \counter_r_reg_n_0_[15]\,
      O => reset_frm_CB_i_7_n_0
    );
reset_frm_CB_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter_r_reg_n_0_[2]\,
      I1 => \counter_r_reg_n_0_[5]\,
      I2 => \counter_r_reg_n_0_[18]\,
      O => reset_frm_CB_i_8_n_0
    );
reset_frm_CB_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \counter_r_reg_n_0_[8]\,
      I1 => \counter_r_reg_n_0_[9]\,
      I2 => \counter_r_reg_n_0_[6]\,
      I3 => \counter_r_reg_n_0_[7]\,
      O => reset_frm_CB_i_9_n_0
    );
reset_frm_CB_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_frm_CB_i_1_n_0,
      Q => \^reset2fg\,
      R => FSM_sequential_CB_STATE_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_ERR_DETECT is
  port (
    tx_hard_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HARD_ERR_reg_0 : in STD_LOGIC;
    tx_buf_err_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_ERR_DETECT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_ERR_DETECT is
begin
TX_HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tx_buf_err_i(0),
      Q => tx_hard_err_i(0),
      R => TX_HARD_ERR_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_STREAM_CONTROL_SM is
  port (
    \gen_cc_blk[0].gen_cc_flop_0\ : out STD_LOGIC;
    \gen_cc_blk[1].gen_cc_flop_0\ : out STD_LOGIC;
    \gen_cc_blk[2].gen_cc_flop_0\ : out STD_LOGIC;
    \gen_cc_blk[3].gen_cc_flop_0\ : out STD_LOGIC;
    gen_periodic_cb_i : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    extend_cc_r : out STD_LOGIC;
    extend_cb_r_reg_0 : out STD_LOGIC;
    ll_valid_c : out STD_LOGIC;
    R0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    txdatavalid_i : in STD_LOGIC;
    extend_cc_r_reg_0 : in STD_LOGIC;
    extend_cb_r_reg_1 : in STD_LOGIC;
    periodic_cb_to_ll : in STD_LOGIC;
    periodic_cb_seq : in STD_LOGIC;
    s_axi_tx_tready_reg_0 : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_STREAM_CONTROL_SM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_STREAM_CONTROL_SM is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cb_seq_progress_i : STD_LOGIC;
  signal cb_seq_progress_r : STD_LOGIC;
  signal cb_seq_progress_r2 : STD_LOGIC;
  signal cb_seq_progress_r20 : STD_LOGIC;
  signal do_cb_r : STD_LOGIC;
  signal do_cc_r : STD_LOGIC;
  signal \^extend_cb_r_reg_0\ : STD_LOGIC;
  signal idle4cbCNTR0 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \idle4cbCNTR[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[4]_i_1_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[4]_i_2_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[6]_i_2_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[0]\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[1]\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[2]\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[3]\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[4]\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[5]\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[6]\ : STD_LOGIC;
  signal \^s_axi_tx_tready\ : STD_LOGIC;
  signal s_axi_tx_tready_c : STD_LOGIC;
  signal s_axi_tx_tready_i_5_n_0 : STD_LOGIC;
  signal s_axi_tx_tready_i_6_n_0 : STD_LOGIC;
  signal tmp_cb : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cb_seq_progress_r_i_1 : label is "soft_lutpair196";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_cb_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_cb_flop_i : label is "FDR";
  attribute BOX_TYPE of \gen_cc_blk[0].gen_cc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gen_cc_blk[0].gen_cc_flop\ : label is "FDR";
  attribute BOX_TYPE of \gen_cc_blk[1].gen_cc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gen_cc_blk[1].gen_cc_flop\ : label is "FDR";
  attribute BOX_TYPE of \gen_cc_blk[2].gen_cc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gen_cc_blk[2].gen_cc_flop\ : label is "FDR";
  attribute BOX_TYPE of \gen_cc_blk[3].gen_cc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gen_cc_blk[3].gen_cc_flop\ : label is "FDR";
  attribute SOFT_HLUTNM of \idle4cbCNTR[0]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \idle4cbCNTR[3]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \idle4cbCNTR[4]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \idle4cbCNTR[6]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of s_axi_tx_tready_i_6 : label is "soft_lutpair196";
begin
  E(0) <= \^e\(0);
  extend_cb_r_reg_0 <= \^extend_cb_r_reg_0\;
  s_axi_tx_tready <= \^s_axi_tx_tready\;
\TX_PE_DATA_V[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_tx_tvalid,
      I1 => \^s_axi_tx_tready\,
      O => ll_valid_c
    );
cb_seq_progress_r2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cb_seq_progress_r,
      I1 => periodic_cb_seq,
      O => cb_seq_progress_r20
    );
cb_seq_progress_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cb_seq_progress_r20,
      Q => cb_seq_progress_r2,
      R => '0'
    );
cb_seq_progress_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[6]\,
      I1 => \idle4cbCNTR[6]_i_2_n_0\,
      I2 => do_cb_r,
      O => cb_seq_progress_i
    );
cb_seq_progress_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cb_seq_progress_i,
      Q => cb_seq_progress_r,
      R => '0'
    );
datavalid_in_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdatavalid_i,
      Q => \^e\(0),
      R => '0'
    );
do_cb_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^extend_cb_r_reg_0\,
      I1 => periodic_cb_to_ll,
      O => tmp_cb
    );
do_cb_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tmp_cb,
      Q => do_cb_r,
      R => '0'
    );
do_cc_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_cc_r_reg0,
      Q => do_cc_r,
      R => '0'
    );
extend_cb_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => extend_cb_r_reg_1,
      Q => \^extend_cb_r_reg_0\,
      R => '0'
    );
extend_cc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => extend_cc_r_reg_0,
      Q => extend_cc_r,
      R => '0'
    );
gen_cb_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_cb_r,
      Q => gen_periodic_cb_i,
      R => R0
    );
\gen_cc_blk[0].gen_cc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_cc_r,
      Q => \gen_cc_blk[0].gen_cc_flop_0\,
      R => R0
    );
\gen_cc_blk[1].gen_cc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_cc_r,
      Q => \gen_cc_blk[1].gen_cc_flop_0\,
      R => R0
    );
\gen_cc_blk[2].gen_cc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_cc_r,
      Q => \gen_cc_blk[2].gen_cc_flop_0\,
      R => R0
    );
\gen_cc_blk[3].gen_cc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_cc_r,
      Q => \gen_cc_blk[3].gen_cc_flop_0\,
      R => R0
    );
\idle4cbCNTR[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => \idle4cbCNTR[6]_i_2_n_0\,
      I1 => \idle4cbCNTR_reg_n_0_[6]\,
      I2 => \^extend_cb_r_reg_0\,
      I3 => periodic_cb_to_ll,
      I4 => \idle4cbCNTR_reg_n_0_[0]\,
      O => \idle4cbCNTR[0]_i_1__0_n_0\
    );
\idle4cbCNTR[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00000000000E"
    )
        port map (
      I0 => \idle4cbCNTR[6]_i_2_n_0\,
      I1 => \idle4cbCNTR_reg_n_0_[6]\,
      I2 => \^extend_cb_r_reg_0\,
      I3 => periodic_cb_to_ll,
      I4 => \idle4cbCNTR_reg_n_0_[1]\,
      I5 => \idle4cbCNTR_reg_n_0_[0]\,
      O => \idle4cbCNTR[1]_i_1__0_n_0\
    );
\idle4cbCNTR[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[2]\,
      I1 => \idle4cbCNTR_reg_n_0_[0]\,
      I2 => \idle4cbCNTR_reg_n_0_[1]\,
      O => idle4cbCNTR0(2)
    );
\idle4cbCNTR[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[3]\,
      I1 => \idle4cbCNTR_reg_n_0_[1]\,
      I2 => \idle4cbCNTR_reg_n_0_[0]\,
      I3 => \idle4cbCNTR_reg_n_0_[2]\,
      O => idle4cbCNTR0(3)
    );
\idle4cbCNTR[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0EEF0EFF0EEF0"
    )
        port map (
      I0 => \^extend_cb_r_reg_0\,
      I1 => periodic_cb_to_ll,
      I2 => \idle4cbCNTR_reg_n_0_[4]\,
      I3 => txdatavalid_i,
      I4 => s_axi_tx_tready_i_6_n_0,
      I5 => \idle4cbCNTR[4]_i_2_n_0\,
      O => \idle4cbCNTR[4]_i_1_n_0\
    );
\idle4cbCNTR[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[2]\,
      I1 => \idle4cbCNTR_reg_n_0_[0]\,
      I2 => \idle4cbCNTR_reg_n_0_[1]\,
      I3 => \idle4cbCNTR_reg_n_0_[3]\,
      O => \idle4cbCNTR[4]_i_2_n_0\
    );
\idle4cbCNTR[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10000"
    )
        port map (
      I0 => \idle4cbCNTR[6]_i_2_n_0\,
      I1 => \idle4cbCNTR_reg_n_0_[6]\,
      I2 => \^extend_cb_r_reg_0\,
      I3 => periodic_cb_to_ll,
      I4 => txdatavalid_i,
      O => \idle4cbCNTR[5]_i_1__0_n_0\
    );
\idle4cbCNTR[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[5]\,
      I1 => \idle4cbCNTR_reg_n_0_[3]\,
      I2 => \idle4cbCNTR_reg_n_0_[1]\,
      I3 => \idle4cbCNTR_reg_n_0_[0]\,
      I4 => \idle4cbCNTR_reg_n_0_[2]\,
      I5 => \idle4cbCNTR_reg_n_0_[4]\,
      O => idle4cbCNTR0(5)
    );
\idle4cbCNTR[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \idle4cbCNTR[6]_i_2_n_0\,
      I1 => \idle4cbCNTR_reg_n_0_[6]\,
      I2 => \^extend_cb_r_reg_0\,
      I3 => periodic_cb_to_ll,
      O => \idle4cbCNTR[6]_i_1__0_n_0\
    );
\idle4cbCNTR[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[4]\,
      I1 => \idle4cbCNTR_reg_n_0_[2]\,
      I2 => \idle4cbCNTR_reg_n_0_[0]\,
      I3 => \idle4cbCNTR_reg_n_0_[1]\,
      I4 => \idle4cbCNTR_reg_n_0_[3]\,
      I5 => \idle4cbCNTR_reg_n_0_[5]\,
      O => \idle4cbCNTR[6]_i_2_n_0\
    );
\idle4cbCNTR_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => \idle4cbCNTR[0]_i_1__0_n_0\,
      Q => \idle4cbCNTR_reg_n_0_[0]\,
      R => '0'
    );
\idle4cbCNTR_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => \idle4cbCNTR[1]_i_1__0_n_0\,
      Q => \idle4cbCNTR_reg_n_0_[1]\,
      R => '0'
    );
\idle4cbCNTR_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => idle4cbCNTR0(2),
      Q => \idle4cbCNTR_reg_n_0_[2]\,
      R => \idle4cbCNTR[5]_i_1__0_n_0\
    );
\idle4cbCNTR_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => idle4cbCNTR0(3),
      Q => \idle4cbCNTR_reg_n_0_[3]\,
      R => \idle4cbCNTR[5]_i_1__0_n_0\
    );
\idle4cbCNTR_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \idle4cbCNTR[4]_i_1_n_0\,
      Q => \idle4cbCNTR_reg_n_0_[4]\,
      R => '0'
    );
\idle4cbCNTR_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => idle4cbCNTR0(5),
      Q => \idle4cbCNTR_reg_n_0_[5]\,
      R => \idle4cbCNTR[5]_i_1__0_n_0\
    );
\idle4cbCNTR_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_i,
      D => \idle4cbCNTR[6]_i_1__0_n_0\,
      Q => \idle4cbCNTR_reg_n_0_[6]\,
      R => '0'
    );
s_axi_tx_tready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => cb_seq_progress_r2,
      I1 => s_axi_tx_tready_i_5_n_0,
      I2 => txdatavalid_i,
      I3 => s_axi_tx_tready_i_6_n_0,
      O => s_axi_tx_tready_c
    );
s_axi_tx_tready_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => cb_seq_progress_r,
      I1 => periodic_cb_to_ll,
      I2 => do_cc_r,
      I3 => do_cb_r,
      I4 => s_axi_tx_tready_reg_0,
      I5 => \^e\(0),
      O => s_axi_tx_tready_i_5_n_0
    );
s_axi_tx_tready_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \idle4cbCNTR[6]_i_2_n_0\,
      I1 => \idle4cbCNTR_reg_n_0_[6]\,
      O => s_axi_tx_tready_i_6_n_0
    );
s_axi_tx_tready_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tready_c,
      Q => \^s_axi_tx_tready\,
      R => R0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_STREAM_DATAPATH is
  port (
    tx_pe_data_v_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TX_PE_DATA_V_reg[0]_0\ : out STD_LOGIC;
    \gen_cc_blk[2].gen_cc_flop\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_cc_blk[1].gen_cc_flop\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_cc_blk[0].gen_cc_flop\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_cc_blk[3].gen_cc_flop\ : out STD_LOGIC;
    \gen_cc_blk[2].gen_cc_flop_0\ : out STD_LOGIC;
    \gen_cc_blk[1].gen_cc_flop_0\ : out STD_LOGIC;
    \gen_cc_blk[0].gen_cc_flop_0\ : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 251 downto 0 );
    ll_valid_c : in STD_LOGIC;
    CLK : in STD_LOGIC;
    TX_HEADER_0_reg : in STD_LOGIC;
    R0 : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    TX_HEADER_0_reg_0 : in STD_LOGIC;
    rst_pma_init_usrclk_0 : in STD_LOGIC;
    TX_HEADER_0_reg_1 : in STD_LOGIC;
    rst_pma_init_usrclk_1 : in STD_LOGIC;
    TX_HEADER_0_reg_2 : in STD_LOGIC;
    rst_pma_init_usrclk_2 : in STD_LOGIC;
    TX_HEADER_0_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    TX_HEADER_0_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_0_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_0_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_na_idles_i : in STD_LOGIC;
    gen_periodic_cb_i : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TX_DATA_reg[63]\ : in STD_LOGIC;
    \TX_DATA_reg[63]_0\ : in STD_LOGIC;
    \TX_DATA_reg[63]_1\ : in STD_LOGIC;
    \TX_DATA_reg[63]_2\ : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 255 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_STREAM_DATAPATH;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_STREAM_DATAPATH is
  signal \^tx_pe_data_v_reg[0]_0\ : STD_LOGIC;
  signal tx_pe_data_i : STD_LOGIC_VECTOR ( 48 to 240 );
  signal \^tx_pe_data_v_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \TX_PE_DATA_V_reg[0]_0\ <= \^tx_pe_data_v_reg[0]_0\;
  tx_pe_data_v_i(0) <= \^tx_pe_data_v_i\(0);
\TX_DATA[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABAA"
    )
        port map (
      I0 => TX_HEADER_0_reg,
      I1 => \^tx_pe_data_v_reg[0]_0\,
      I2 => R0,
      I3 => tx_pe_data_i(240),
      I4 => rst_pma_init_usrclk,
      O => D(0)
    );
\TX_DATA[55]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABAA"
    )
        port map (
      I0 => TX_HEADER_0_reg_0,
      I1 => \^tx_pe_data_v_reg[0]_0\,
      I2 => R0,
      I3 => tx_pe_data_i(176),
      I4 => rst_pma_init_usrclk_0,
      O => \gen_cc_blk[2].gen_cc_flop\(0)
    );
\TX_DATA[55]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABAA"
    )
        port map (
      I0 => TX_HEADER_0_reg_1,
      I1 => \^tx_pe_data_v_reg[0]_0\,
      I2 => R0,
      I3 => tx_pe_data_i(112),
      I4 => rst_pma_init_usrclk_1,
      O => \gen_cc_blk[1].gen_cc_flop\(0)
    );
\TX_DATA[55]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABAA"
    )
        port map (
      I0 => TX_HEADER_0_reg_2,
      I1 => \^tx_pe_data_v_reg[0]_0\,
      I2 => R0,
      I3 => tx_pe_data_i(48),
      I4 => rst_pma_init_usrclk_2,
      O => \gen_cc_blk[0].gen_cc_flop\(0)
    );
\TX_DATA[55]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^tx_pe_data_v_i\(0),
      I1 => gen_na_idles_i,
      I2 => gen_periodic_cb_i,
      I3 => gen_ch_bond_i(0),
      O => \^tx_pe_data_v_reg[0]_0\
    );
\TX_DATA[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \TX_DATA_reg[63]\,
      I1 => \^tx_pe_data_v_reg[0]_0\,
      I2 => R0,
      I3 => rst_pma_init_usrclk,
      I4 => TX_HEADER_0_reg,
      O => stg5_reg
    );
\TX_DATA[63]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \TX_DATA_reg[63]_0\,
      I1 => \^tx_pe_data_v_reg[0]_0\,
      I2 => R0,
      I3 => rst_pma_init_usrclk_0,
      I4 => TX_HEADER_0_reg_0,
      O => stg5_reg_0
    );
\TX_DATA[63]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \TX_DATA_reg[63]_1\,
      I1 => \^tx_pe_data_v_reg[0]_0\,
      I2 => R0,
      I3 => rst_pma_init_usrclk_1,
      I4 => TX_HEADER_0_reg_1,
      O => stg5_reg_1
    );
\TX_DATA[63]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \TX_DATA_reg[63]_2\,
      I1 => \^tx_pe_data_v_reg[0]_0\,
      I2 => R0,
      I3 => rst_pma_init_usrclk_2,
      I4 => TX_HEADER_0_reg_2,
      O => stg5_reg_2
    );
TX_HEADER_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010F00"
    )
        port map (
      I0 => \^tx_pe_data_v_reg[0]_0\,
      I1 => TX_HEADER_0_reg,
      I2 => rst_pma_init_usrclk,
      I3 => TX_HEADER_0_reg_3(0),
      I4 => txdatavalid_symgen_i,
      O => \gen_cc_blk[3].gen_cc_flop\
    );
\TX_HEADER_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010F00"
    )
        port map (
      I0 => \^tx_pe_data_v_reg[0]_0\,
      I1 => TX_HEADER_0_reg_0,
      I2 => rst_pma_init_usrclk_0,
      I3 => TX_HEADER_0_reg_4(0),
      I4 => txdatavalid_symgen_i,
      O => \gen_cc_blk[2].gen_cc_flop_0\
    );
\TX_HEADER_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010F00"
    )
        port map (
      I0 => \^tx_pe_data_v_reg[0]_0\,
      I1 => TX_HEADER_0_reg_1,
      I2 => rst_pma_init_usrclk_1,
      I3 => TX_HEADER_0_reg_5(0),
      I4 => txdatavalid_symgen_i,
      O => \gen_cc_blk[1].gen_cc_flop_0\
    );
\TX_HEADER_0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010F00"
    )
        port map (
      I0 => \^tx_pe_data_v_reg[0]_0\,
      I1 => TX_HEADER_0_reg_2,
      I2 => rst_pma_init_usrclk_2,
      I3 => TX_HEADER_0_reg_6(0),
      I4 => txdatavalid_symgen_i,
      O => \gen_cc_blk[0].gen_cc_flop_0\
    );
\TX_PE_DATA_V_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ll_valid_c,
      Q => \^tx_pe_data_v_i\(0),
      R => '0'
    );
\TX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(248),
      Q => Q(251),
      R => '0'
    );
\TX_PE_DATA_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(156),
      Q => Q(152),
      R => '0'
    );
\TX_PE_DATA_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(157),
      Q => Q(151),
      R => '0'
    );
\TX_PE_DATA_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(158),
      Q => Q(150),
      R => '0'
    );
\TX_PE_DATA_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(159),
      Q => Q(149),
      R => '0'
    );
\TX_PE_DATA_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(144),
      Q => Q(148),
      R => '0'
    );
\TX_PE_DATA_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(145),
      Q => Q(147),
      R => '0'
    );
\TX_PE_DATA_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(146),
      Q => Q(146),
      R => '0'
    );
\TX_PE_DATA_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(147),
      Q => Q(145),
      R => '0'
    );
\TX_PE_DATA_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(148),
      Q => Q(144),
      R => '0'
    );
\TX_PE_DATA_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(149),
      Q => Q(143),
      R => '0'
    );
\TX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(242),
      Q => Q(241),
      R => '0'
    );
\TX_PE_DATA_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(150),
      Q => Q(142),
      R => '0'
    );
\TX_PE_DATA_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(151),
      Q => Q(141),
      R => '0'
    );
\TX_PE_DATA_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(136),
      Q => tx_pe_data_i(112),
      R => '0'
    );
\TX_PE_DATA_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(137),
      Q => Q(140),
      R => '0'
    );
\TX_PE_DATA_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(138),
      Q => Q(139),
      R => '0'
    );
\TX_PE_DATA_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(139),
      Q => Q(138),
      R => '0'
    );
\TX_PE_DATA_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(140),
      Q => Q(137),
      R => '0'
    );
\TX_PE_DATA_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(141),
      Q => Q(136),
      R => '0'
    );
\TX_PE_DATA_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(142),
      Q => Q(135),
      R => '0'
    );
\TX_PE_DATA_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(143),
      Q => Q(134),
      R => '0'
    );
\TX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(243),
      Q => Q(240),
      R => '0'
    );
\TX_PE_DATA_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(128),
      Q => Q(133),
      R => '0'
    );
\TX_PE_DATA_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(129),
      Q => Q(132),
      R => '0'
    );
\TX_PE_DATA_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(130),
      Q => Q(131),
      R => '0'
    );
\TX_PE_DATA_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(131),
      Q => Q(130),
      R => '0'
    );
\TX_PE_DATA_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(132),
      Q => Q(129),
      R => '0'
    );
\TX_PE_DATA_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(133),
      Q => Q(128),
      R => '0'
    );
\TX_PE_DATA_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(134),
      Q => Q(127),
      R => '0'
    );
\TX_PE_DATA_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(135),
      Q => Q(126),
      R => '0'
    );
\TX_PE_DATA_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(120),
      Q => Q(125),
      R => '0'
    );
\TX_PE_DATA_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(121),
      Q => Q(124),
      R => '0'
    );
\TX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(244),
      Q => Q(239),
      R => '0'
    );
\TX_PE_DATA_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(122),
      Q => Q(123),
      R => '0'
    );
\TX_PE_DATA_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(123),
      Q => Q(122),
      R => '0'
    );
\TX_PE_DATA_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(124),
      Q => Q(121),
      R => '0'
    );
\TX_PE_DATA_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(125),
      Q => Q(120),
      R => '0'
    );
\TX_PE_DATA_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(126),
      Q => Q(119),
      R => '0'
    );
\TX_PE_DATA_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(127),
      Q => Q(118),
      R => '0'
    );
\TX_PE_DATA_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(112),
      Q => Q(117),
      R => '0'
    );
\TX_PE_DATA_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(113),
      Q => Q(116),
      R => '0'
    );
\TX_PE_DATA_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(114),
      Q => Q(115),
      R => '0'
    );
\TX_PE_DATA_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(115),
      Q => Q(114),
      R => '0'
    );
\TX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(245),
      Q => Q(238),
      R => '0'
    );
\TX_PE_DATA_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(116),
      Q => Q(113),
      R => '0'
    );
\TX_PE_DATA_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(117),
      Q => Q(112),
      R => '0'
    );
\TX_PE_DATA_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(118),
      Q => Q(111),
      R => '0'
    );
\TX_PE_DATA_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(119),
      Q => Q(110),
      R => '0'
    );
\TX_PE_DATA_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(104),
      Q => Q(109),
      R => '0'
    );
\TX_PE_DATA_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(105),
      Q => Q(108),
      R => '0'
    );
\TX_PE_DATA_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(106),
      Q => Q(107),
      R => '0'
    );
\TX_PE_DATA_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(107),
      Q => Q(106),
      R => '0'
    );
\TX_PE_DATA_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(108),
      Q => Q(105),
      R => '0'
    );
\TX_PE_DATA_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(109),
      Q => Q(104),
      R => '0'
    );
\TX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(246),
      Q => Q(237),
      R => '0'
    );
\TX_PE_DATA_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(110),
      Q => Q(103),
      R => '0'
    );
\TX_PE_DATA_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(111),
      Q => Q(102),
      R => '0'
    );
\TX_PE_DATA_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(96),
      Q => Q(101),
      R => '0'
    );
\TX_PE_DATA_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(97),
      Q => Q(100),
      R => '0'
    );
\TX_PE_DATA_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(98),
      Q => Q(99),
      R => '0'
    );
\TX_PE_DATA_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(99),
      Q => Q(98),
      R => '0'
    );
\TX_PE_DATA_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(100),
      Q => Q(97),
      R => '0'
    );
\TX_PE_DATA_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(101),
      Q => Q(96),
      R => '0'
    );
\TX_PE_DATA_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(102),
      Q => Q(95),
      R => '0'
    );
\TX_PE_DATA_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(103),
      Q => Q(94),
      R => '0'
    );
\TX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(247),
      Q => Q(236),
      R => '0'
    );
\TX_PE_DATA_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(88),
      Q => Q(93),
      R => '0'
    );
\TX_PE_DATA_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(89),
      Q => Q(92),
      R => '0'
    );
\TX_PE_DATA_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(90),
      Q => Q(91),
      R => '0'
    );
\TX_PE_DATA_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(91),
      Q => Q(90),
      R => '0'
    );
\TX_PE_DATA_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(92),
      Q => Q(89),
      R => '0'
    );
\TX_PE_DATA_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(93),
      Q => Q(88),
      R => '0'
    );
\TX_PE_DATA_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(94),
      Q => Q(87),
      R => '0'
    );
\TX_PE_DATA_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(95),
      Q => Q(86),
      R => '0'
    );
\TX_PE_DATA_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(80),
      Q => Q(85),
      R => '0'
    );
\TX_PE_DATA_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(81),
      Q => Q(84),
      R => '0'
    );
\TX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(232),
      Q => Q(235),
      R => '0'
    );
\TX_PE_DATA_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(82),
      Q => Q(83),
      R => '0'
    );
\TX_PE_DATA_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(83),
      Q => Q(82),
      R => '0'
    );
\TX_PE_DATA_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(84),
      Q => Q(81),
      R => '0'
    );
\TX_PE_DATA_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(85),
      Q => Q(80),
      R => '0'
    );
\TX_PE_DATA_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(86),
      Q => Q(79),
      R => '0'
    );
\TX_PE_DATA_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(87),
      Q => Q(78),
      R => '0'
    );
\TX_PE_DATA_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(72),
      Q => tx_pe_data_i(176),
      R => '0'
    );
\TX_PE_DATA_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(73),
      Q => Q(77),
      R => '0'
    );
\TX_PE_DATA_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(74),
      Q => Q(76),
      R => '0'
    );
\TX_PE_DATA_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(75),
      Q => Q(75),
      R => '0'
    );
\TX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(233),
      Q => Q(234),
      R => '0'
    );
\TX_PE_DATA_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(76),
      Q => Q(74),
      R => '0'
    );
\TX_PE_DATA_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(77),
      Q => Q(73),
      R => '0'
    );
\TX_PE_DATA_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(78),
      Q => Q(72),
      R => '0'
    );
\TX_PE_DATA_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(79),
      Q => Q(71),
      R => '0'
    );
\TX_PE_DATA_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(64),
      Q => Q(70),
      R => '0'
    );
\TX_PE_DATA_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(65),
      Q => Q(69),
      R => '0'
    );
\TX_PE_DATA_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(66),
      Q => Q(68),
      R => '0'
    );
\TX_PE_DATA_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(67),
      Q => Q(67),
      R => '0'
    );
\TX_PE_DATA_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(68),
      Q => Q(66),
      R => '0'
    );
\TX_PE_DATA_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(69),
      Q => Q(65),
      R => '0'
    );
\TX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(234),
      Q => Q(233),
      R => '0'
    );
\TX_PE_DATA_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(70),
      Q => Q(64),
      R => '0'
    );
\TX_PE_DATA_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(71),
      Q => Q(63),
      R => '0'
    );
\TX_PE_DATA_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(56),
      Q => Q(62),
      R => '0'
    );
\TX_PE_DATA_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(57),
      Q => Q(61),
      R => '0'
    );
\TX_PE_DATA_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(58),
      Q => Q(60),
      R => '0'
    );
\TX_PE_DATA_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(59),
      Q => Q(59),
      R => '0'
    );
\TX_PE_DATA_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(60),
      Q => Q(58),
      R => '0'
    );
\TX_PE_DATA_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(61),
      Q => Q(57),
      R => '0'
    );
\TX_PE_DATA_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(62),
      Q => Q(56),
      R => '0'
    );
\TX_PE_DATA_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(63),
      Q => Q(55),
      R => '0'
    );
\TX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(235),
      Q => Q(232),
      R => '0'
    );
\TX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(249),
      Q => Q(250),
      R => '0'
    );
\TX_PE_DATA_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(48),
      Q => Q(54),
      R => '0'
    );
\TX_PE_DATA_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(49),
      Q => Q(53),
      R => '0'
    );
\TX_PE_DATA_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(50),
      Q => Q(52),
      R => '0'
    );
\TX_PE_DATA_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(51),
      Q => Q(51),
      R => '0'
    );
\TX_PE_DATA_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(52),
      Q => Q(50),
      R => '0'
    );
\TX_PE_DATA_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(53),
      Q => Q(49),
      R => '0'
    );
\TX_PE_DATA_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(54),
      Q => Q(48),
      R => '0'
    );
\TX_PE_DATA_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(55),
      Q => Q(47),
      R => '0'
    );
\TX_PE_DATA_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(40),
      Q => Q(46),
      R => '0'
    );
\TX_PE_DATA_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(41),
      Q => Q(45),
      R => '0'
    );
\TX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(236),
      Q => Q(231),
      R => '0'
    );
\TX_PE_DATA_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(42),
      Q => Q(44),
      R => '0'
    );
\TX_PE_DATA_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(43),
      Q => Q(43),
      R => '0'
    );
\TX_PE_DATA_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(44),
      Q => Q(42),
      R => '0'
    );
\TX_PE_DATA_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(45),
      Q => Q(41),
      R => '0'
    );
\TX_PE_DATA_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(46),
      Q => Q(40),
      R => '0'
    );
\TX_PE_DATA_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(47),
      Q => Q(39),
      R => '0'
    );
\TX_PE_DATA_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(32),
      Q => Q(38),
      R => '0'
    );
\TX_PE_DATA_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(33),
      Q => Q(37),
      R => '0'
    );
\TX_PE_DATA_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(34),
      Q => Q(36),
      R => '0'
    );
\TX_PE_DATA_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(35),
      Q => Q(35),
      R => '0'
    );
\TX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(237),
      Q => Q(230),
      R => '0'
    );
\TX_PE_DATA_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(36),
      Q => Q(34),
      R => '0'
    );
\TX_PE_DATA_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(37),
      Q => Q(33),
      R => '0'
    );
\TX_PE_DATA_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(38),
      Q => Q(32),
      R => '0'
    );
\TX_PE_DATA_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(39),
      Q => Q(31),
      R => '0'
    );
\TX_PE_DATA_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(24),
      Q => Q(30),
      R => '0'
    );
\TX_PE_DATA_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(25),
      Q => Q(29),
      R => '0'
    );
\TX_PE_DATA_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(26),
      Q => Q(28),
      R => '0'
    );
\TX_PE_DATA_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(27),
      Q => Q(27),
      R => '0'
    );
\TX_PE_DATA_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(28),
      Q => Q(26),
      R => '0'
    );
\TX_PE_DATA_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(29),
      Q => Q(25),
      R => '0'
    );
\TX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(238),
      Q => Q(229),
      R => '0'
    );
\TX_PE_DATA_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(30),
      Q => Q(24),
      R => '0'
    );
\TX_PE_DATA_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(31),
      Q => Q(23),
      R => '0'
    );
\TX_PE_DATA_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(16),
      Q => Q(22),
      R => '0'
    );
\TX_PE_DATA_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(17),
      Q => Q(21),
      R => '0'
    );
\TX_PE_DATA_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(18),
      Q => Q(20),
      R => '0'
    );
\TX_PE_DATA_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(19),
      Q => Q(19),
      R => '0'
    );
\TX_PE_DATA_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(20),
      Q => Q(18),
      R => '0'
    );
\TX_PE_DATA_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(21),
      Q => Q(17),
      R => '0'
    );
\TX_PE_DATA_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(22),
      Q => Q(16),
      R => '0'
    );
\TX_PE_DATA_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(23),
      Q => Q(15),
      R => '0'
    );
\TX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(239),
      Q => Q(228),
      R => '0'
    );
\TX_PE_DATA_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(8),
      Q => tx_pe_data_i(240),
      R => '0'
    );
\TX_PE_DATA_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(9),
      Q => Q(14),
      R => '0'
    );
\TX_PE_DATA_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(10),
      Q => Q(13),
      R => '0'
    );
\TX_PE_DATA_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(11),
      Q => Q(12),
      R => '0'
    );
\TX_PE_DATA_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(12),
      Q => Q(11),
      R => '0'
    );
\TX_PE_DATA_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(13),
      Q => Q(10),
      R => '0'
    );
\TX_PE_DATA_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(14),
      Q => Q(9),
      R => '0'
    );
\TX_PE_DATA_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(15),
      Q => Q(8),
      R => '0'
    );
\TX_PE_DATA_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(0),
      Q => Q(7),
      R => '0'
    );
\TX_PE_DATA_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(1),
      Q => Q(6),
      R => '0'
    );
\TX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(224),
      Q => Q(227),
      R => '0'
    );
\TX_PE_DATA_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(2),
      Q => Q(5),
      R => '0'
    );
\TX_PE_DATA_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(3),
      Q => Q(4),
      R => '0'
    );
\TX_PE_DATA_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(4),
      Q => Q(3),
      R => '0'
    );
\TX_PE_DATA_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(5),
      Q => Q(2),
      R => '0'
    );
\TX_PE_DATA_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(6),
      Q => Q(1),
      R => '0'
    );
\TX_PE_DATA_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(7),
      Q => Q(0),
      R => '0'
    );
\TX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(225),
      Q => Q(226),
      R => '0'
    );
\TX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(226),
      Q => Q(225),
      R => '0'
    );
\TX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(227),
      Q => Q(224),
      R => '0'
    );
\TX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(228),
      Q => Q(223),
      R => '0'
    );
\TX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(229),
      Q => Q(222),
      R => '0'
    );
\TX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(250),
      Q => Q(249),
      R => '0'
    );
\TX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(230),
      Q => Q(221),
      R => '0'
    );
\TX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(231),
      Q => Q(220),
      R => '0'
    );
\TX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(216),
      Q => Q(219),
      R => '0'
    );
\TX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(217),
      Q => Q(218),
      R => '0'
    );
\TX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(218),
      Q => Q(217),
      R => '0'
    );
\TX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(219),
      Q => Q(216),
      R => '0'
    );
\TX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(220),
      Q => Q(215),
      R => '0'
    );
\TX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(221),
      Q => Q(214),
      R => '0'
    );
\TX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(222),
      Q => Q(213),
      R => '0'
    );
\TX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(223),
      Q => Q(212),
      R => '0'
    );
\TX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(251),
      Q => Q(248),
      R => '0'
    );
\TX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(208),
      Q => Q(211),
      R => '0'
    );
\TX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(209),
      Q => Q(210),
      R => '0'
    );
\TX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(210),
      Q => Q(209),
      R => '0'
    );
\TX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(211),
      Q => Q(208),
      R => '0'
    );
\TX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(212),
      Q => Q(207),
      R => '0'
    );
\TX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(213),
      Q => Q(206),
      R => '0'
    );
\TX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(214),
      Q => Q(205),
      R => '0'
    );
\TX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(215),
      Q => Q(204),
      R => '0'
    );
\TX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(200),
      Q => tx_pe_data_i(48),
      R => '0'
    );
\TX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(201),
      Q => Q(203),
      R => '0'
    );
\TX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(252),
      Q => Q(247),
      R => '0'
    );
\TX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(202),
      Q => Q(202),
      R => '0'
    );
\TX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(203),
      Q => Q(201),
      R => '0'
    );
\TX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(204),
      Q => Q(200),
      R => '0'
    );
\TX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(205),
      Q => Q(199),
      R => '0'
    );
\TX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(206),
      Q => Q(198),
      R => '0'
    );
\TX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(207),
      Q => Q(197),
      R => '0'
    );
\TX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(192),
      Q => Q(196),
      R => '0'
    );
\TX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(193),
      Q => Q(195),
      R => '0'
    );
\TX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(194),
      Q => Q(194),
      R => '0'
    );
\TX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(195),
      Q => Q(193),
      R => '0'
    );
\TX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(253),
      Q => Q(246),
      R => '0'
    );
\TX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(196),
      Q => Q(192),
      R => '0'
    );
\TX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(197),
      Q => Q(191),
      R => '0'
    );
\TX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(198),
      Q => Q(190),
      R => '0'
    );
\TX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(199),
      Q => Q(189),
      R => '0'
    );
\TX_PE_DATA_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(184),
      Q => Q(188),
      R => '0'
    );
\TX_PE_DATA_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(185),
      Q => Q(187),
      R => '0'
    );
\TX_PE_DATA_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(186),
      Q => Q(186),
      R => '0'
    );
\TX_PE_DATA_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(187),
      Q => Q(185),
      R => '0'
    );
\TX_PE_DATA_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(188),
      Q => Q(184),
      R => '0'
    );
\TX_PE_DATA_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(189),
      Q => Q(183),
      R => '0'
    );
\TX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(254),
      Q => Q(245),
      R => '0'
    );
\TX_PE_DATA_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(190),
      Q => Q(182),
      R => '0'
    );
\TX_PE_DATA_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(191),
      Q => Q(181),
      R => '0'
    );
\TX_PE_DATA_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(176),
      Q => Q(180),
      R => '0'
    );
\TX_PE_DATA_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(177),
      Q => Q(179),
      R => '0'
    );
\TX_PE_DATA_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(178),
      Q => Q(178),
      R => '0'
    );
\TX_PE_DATA_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(179),
      Q => Q(177),
      R => '0'
    );
\TX_PE_DATA_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(180),
      Q => Q(176),
      R => '0'
    );
\TX_PE_DATA_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(181),
      Q => Q(175),
      R => '0'
    );
\TX_PE_DATA_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(182),
      Q => Q(174),
      R => '0'
    );
\TX_PE_DATA_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(183),
      Q => Q(173),
      R => '0'
    );
\TX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(255),
      Q => Q(244),
      R => '0'
    );
\TX_PE_DATA_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(168),
      Q => Q(172),
      R => '0'
    );
\TX_PE_DATA_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(169),
      Q => Q(171),
      R => '0'
    );
\TX_PE_DATA_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(170),
      Q => Q(170),
      R => '0'
    );
\TX_PE_DATA_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(171),
      Q => Q(169),
      R => '0'
    );
\TX_PE_DATA_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(172),
      Q => Q(168),
      R => '0'
    );
\TX_PE_DATA_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(173),
      Q => Q(167),
      R => '0'
    );
\TX_PE_DATA_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(174),
      Q => Q(166),
      R => '0'
    );
\TX_PE_DATA_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(175),
      Q => Q(165),
      R => '0'
    );
\TX_PE_DATA_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(160),
      Q => Q(164),
      R => '0'
    );
\TX_PE_DATA_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(161),
      Q => Q(163),
      R => '0'
    );
\TX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(240),
      Q => Q(243),
      R => '0'
    );
\TX_PE_DATA_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(162),
      Q => Q(162),
      R => '0'
    );
\TX_PE_DATA_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(163),
      Q => Q(161),
      R => '0'
    );
\TX_PE_DATA_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(164),
      Q => Q(160),
      R => '0'
    );
\TX_PE_DATA_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(165),
      Q => Q(159),
      R => '0'
    );
\TX_PE_DATA_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(166),
      Q => Q(158),
      R => '0'
    );
\TX_PE_DATA_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(167),
      Q => Q(157),
      R => '0'
    );
\TX_PE_DATA_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(152),
      Q => Q(156),
      R => '0'
    );
\TX_PE_DATA_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(153),
      Q => Q(155),
      R => '0'
    );
\TX_PE_DATA_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(154),
      Q => Q(154),
      R => '0'
    );
\TX_PE_DATA_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(155),
      Q => Q(153),
      R => '0'
    );
\TX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(241),
      Q => Q(242),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_STANDARD_CC_MODULE is
  port (
    count_13d_srl_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    do_cc_r_reg0 : out STD_LOGIC;
    DO_CC : out STD_LOGIC;
    R0 : in STD_LOGIC;
    extend_cc_r : in STD_LOGIC;
    CLK : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_STANDARD_CC_MODULE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_STANDARD_CC_MODULE is
  signal \^do_cc\ : STD_LOGIC;
  signal DO_CC_i_1_n_0 : STD_LOGIC;
  signal \cc_count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal count_13d_flop_r : STD_LOGIC;
  signal count_13d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_2_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_3_n_0 : STD_LOGIC;
  signal \^count_13d_srl_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_13d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_16d_flop_r : STD_LOGIC;
  signal count_16d_flop_r0 : STD_LOGIC;
  signal count_16d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_4_n_0 : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_24d_flop_r : STD_LOGIC;
  signal count_24d_flop_r0 : STD_LOGIC;
  signal count_24d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_4_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_5_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_6_n_0 : STD_LOGIC;
  signal count_24d_srl_r0 : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal reset_r : STD_LOGIC;
begin
  DO_CC <= \^do_cc\;
  count_13d_srl_r(0) <= \^count_13d_srl_r\(0);
DO_CC0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \cc_count_r_reg_n_0_[5]\,
      I2 => p_1_in(3),
      I3 => p_1_in(4),
      I4 => p_1_in(1),
      I5 => p_1_in(2),
      O => \p_1_in__0\
    );
DO_CC_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => reset_r,
      I2 => \^count_13d_srl_r\(0),
      I3 => \count_16d_srl_r_reg_n_0_[14]\,
      I4 => \count_24d_srl_r_reg_n_0_[22]\,
      O => DO_CC_i_1_n_0
    );
DO_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => DO_CC_i_1_n_0,
      Q => \^do_cc\,
      R => R0
    );
\cc_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \^count_13d_srl_r\(0),
      I3 => R0,
      O => p_2_out(5)
    );
\cc_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_2_out(5),
      Q => p_1_in(4),
      R => '0'
    );
\cc_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(4),
      Q => p_1_in(3),
      R => '0'
    );
\cc_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(3),
      Q => p_1_in(2),
      R => '0'
    );
\cc_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(2),
      Q => p_1_in(1),
      R => '0'
    );
\cc_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(1),
      Q => p_1_in(0),
      R => '0'
    );
\cc_count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(0),
      Q => \cc_count_r_reg_n_0_[5]\,
      R => '0'
    );
count_13d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^count_13d_srl_r\(0),
      I1 => count_13d_flop_r_i_2_n_0,
      I2 => count_13d_flop_r_i_3_n_0,
      I3 => reset_r,
      O => count_13d_flop_r_i_1_n_0
    );
count_13d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[9]\,
      I1 => \count_13d_srl_r_reg_n_0_[8]\,
      I2 => \^count_13d_srl_r\(0),
      I3 => \count_13d_srl_r_reg_n_0_[10]\,
      I4 => \count_13d_srl_r_reg_n_0_[6]\,
      I5 => \count_13d_srl_r_reg_n_0_[7]\,
      O => count_13d_flop_r_i_2_n_0
    );
count_13d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[3]\,
      I1 => \count_13d_srl_r_reg_n_0_[2]\,
      I2 => \count_13d_srl_r_reg_n_0_[5]\,
      I3 => \count_13d_srl_r_reg_n_0_[4]\,
      I4 => \count_13d_srl_r_reg_n_0_[0]\,
      I5 => \count_13d_srl_r_reg_n_0_[1]\,
      O => count_13d_flop_r_i_3_n_0
    );
count_13d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => count_13d_flop_r_i_1_n_0,
      Q => count_13d_flop_r,
      R => R0
    );
\count_13d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => count_13d_flop_r,
      Q => \count_13d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_13d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[9]\,
      Q => \count_13d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_13d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[10]\,
      Q => \^count_13d_srl_r\(0),
      R => '0'
    );
\count_13d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[0]\,
      Q => \count_13d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_13d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[1]\,
      Q => \count_13d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_13d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[2]\,
      Q => \count_13d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_13d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[3]\,
      Q => \count_13d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_13d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[4]\,
      Q => \count_13d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_13d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[5]\,
      Q => \count_13d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_13d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[6]\,
      Q => \count_13d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_13d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[7]\,
      Q => \count_13d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_13d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[8]\,
      Q => \count_13d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_16d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => \^count_13d_srl_r\(0),
      I2 => count_16d_flop_r0,
      I3 => count_16d_flop_r,
      O => count_16d_flop_r_i_1_n_0
    );
count_16d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => count_16d_flop_r_i_3_n_0,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => reset_r,
      I3 => \count_16d_srl_r_reg_n_0_[12]\,
      I4 => \count_16d_srl_r_reg_n_0_[13]\,
      I5 => count_16d_flop_r_i_4_n_0,
      O => count_16d_flop_r0
    );
count_16d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[3]\,
      I1 => \count_16d_srl_r_reg_n_0_[2]\,
      I2 => \count_16d_srl_r_reg_n_0_[5]\,
      I3 => \count_16d_srl_r_reg_n_0_[4]\,
      I4 => \count_16d_srl_r_reg_n_0_[0]\,
      I5 => \count_16d_srl_r_reg_n_0_[1]\,
      O => count_16d_flop_r_i_3_n_0
    );
count_16d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[9]\,
      I1 => \count_16d_srl_r_reg_n_0_[8]\,
      I2 => \count_16d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg_n_0_[10]\,
      I4 => \count_16d_srl_r_reg_n_0_[6]\,
      I5 => \count_16d_srl_r_reg_n_0_[7]\,
      O => count_16d_flop_r_i_4_n_0
    );
count_16d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => count_16d_flop_r_i_1_n_0,
      Q => count_16d_flop_r,
      R => R0
    );
\count_16d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => count_16d_flop_r,
      Q => \count_16d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_16d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[9]\,
      Q => \count_16d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_16d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[10]\,
      Q => \count_16d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_16d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[11]\,
      Q => \count_16d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_16d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[12]\,
      Q => \count_16d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_16d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[13]\,
      Q => \count_16d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_16d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[0]\,
      Q => \count_16d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_16d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[1]\,
      Q => \count_16d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_16d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[2]\,
      Q => \count_16d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_16d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[3]\,
      Q => \count_16d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_16d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[4]\,
      Q => \count_16d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_16d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[5]\,
      Q => \count_16d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_16d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[6]\,
      Q => \count_16d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_16d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[7]\,
      Q => \count_16d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_16d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[8]\,
      Q => \count_16d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_24d_flop_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \^count_13d_srl_r\(0),
      I2 => \count_16d_srl_r_reg_n_0_[14]\,
      I3 => count_24d_flop_r0,
      I4 => count_24d_flop_r,
      O => count_24d_flop_r_i_1_n_0
    );
count_24d_flop_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => count_24d_flop_r_i_3_n_0,
      I1 => count_24d_flop_r_i_4_n_0,
      I2 => count_24d_flop_r_i_5_n_0,
      I3 => count_24d_flop_r_i_6_n_0,
      O => count_24d_flop_r0
    );
count_24d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[9]\,
      I1 => \count_24d_srl_r_reg_n_0_[8]\,
      I2 => \count_24d_srl_r_reg_n_0_[11]\,
      I3 => \count_24d_srl_r_reg_n_0_[10]\,
      I4 => \count_24d_srl_r_reg_n_0_[6]\,
      I5 => \count_24d_srl_r_reg_n_0_[7]\,
      O => count_24d_flop_r_i_3_n_0
    );
count_24d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[21]\,
      I1 => \count_24d_srl_r_reg_n_0_[20]\,
      I2 => reset_r,
      I3 => \count_24d_srl_r_reg_n_0_[22]\,
      I4 => \count_24d_srl_r_reg_n_0_[18]\,
      I5 => \count_24d_srl_r_reg_n_0_[19]\,
      O => count_24d_flop_r_i_4_n_0
    );
count_24d_flop_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[15]\,
      I1 => \count_24d_srl_r_reg_n_0_[14]\,
      I2 => \count_24d_srl_r_reg_n_0_[17]\,
      I3 => \count_24d_srl_r_reg_n_0_[16]\,
      I4 => \count_24d_srl_r_reg_n_0_[12]\,
      I5 => \count_24d_srl_r_reg_n_0_[13]\,
      O => count_24d_flop_r_i_5_n_0
    );
count_24d_flop_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[3]\,
      I1 => \count_24d_srl_r_reg_n_0_[2]\,
      I2 => \count_24d_srl_r_reg_n_0_[5]\,
      I3 => \count_24d_srl_r_reg_n_0_[4]\,
      I4 => \count_24d_srl_r_reg_n_0_[0]\,
      I5 => \count_24d_srl_r_reg_n_0_[1]\,
      O => count_24d_flop_r_i_6_n_0
    );
count_24d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => count_24d_flop_r_i_1_n_0,
      Q => count_24d_flop_r,
      R => R0
    );
\count_24d_srl_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^count_13d_srl_r\(0),
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => R0,
      O => count_24d_srl_r0
    );
\count_24d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => count_24d_flop_r,
      Q => \count_24d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_24d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[9]\,
      Q => \count_24d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_24d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[10]\,
      Q => \count_24d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_24d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[11]\,
      Q => \count_24d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_24d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[12]\,
      Q => \count_24d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_24d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[13]\,
      Q => \count_24d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_24d_srl_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[14]\,
      Q => \count_24d_srl_r_reg_n_0_[15]\,
      R => '0'
    );
\count_24d_srl_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[15]\,
      Q => \count_24d_srl_r_reg_n_0_[16]\,
      R => '0'
    );
\count_24d_srl_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[16]\,
      Q => \count_24d_srl_r_reg_n_0_[17]\,
      R => '0'
    );
\count_24d_srl_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[17]\,
      Q => \count_24d_srl_r_reg_n_0_[18]\,
      R => '0'
    );
\count_24d_srl_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[18]\,
      Q => \count_24d_srl_r_reg_n_0_[19]\,
      R => '0'
    );
\count_24d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[0]\,
      Q => \count_24d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_24d_srl_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[19]\,
      Q => \count_24d_srl_r_reg_n_0_[20]\,
      R => '0'
    );
\count_24d_srl_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[20]\,
      Q => \count_24d_srl_r_reg_n_0_[21]\,
      R => '0'
    );
\count_24d_srl_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[21]\,
      Q => \count_24d_srl_r_reg_n_0_[22]\,
      R => '0'
    );
\count_24d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[1]\,
      Q => \count_24d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_24d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[2]\,
      Q => \count_24d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_24d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[3]\,
      Q => \count_24d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_24d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[4]\,
      Q => \count_24d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_24d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[5]\,
      Q => \count_24d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_24d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[6]\,
      Q => \count_24d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_24d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[7]\,
      Q => \count_24d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_24d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[8]\,
      Q => \count_24d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
do_cc_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^do_cc\,
      I1 => extend_cc_r,
      O => do_cc_r_reg0
    );
reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => R0,
      Q => reset_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync is
  port (
    \out\ : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    gt_qplllock_quad1_out : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    gt_pll_lock_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
  p_level_in_int <= gt_qplllock_quad1_out;
gt_pll_lock_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => gt_pll_lock_0,
      O => gt_pll_lock
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_tx_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_tx_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync_26 is
  port (
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync_26 : entity is "aurora_64b66b_tx_0_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync_26 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_tx_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_tx_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync_27 is
  port (
    tx_fsm_resetdone_ii : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync_27 : entity is "aurora_64b66b_tx_0_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync_27 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= \out\;
  tx_fsm_resetdone_ii <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_tx_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_tx_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_tx_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    pma_init : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => pma_init,
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => D(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_pb : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_0 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_0 is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_pb,
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4,
      Q => D(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_1 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_1 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_1 is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => SS(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_10 is
  port (
    counter2_r : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \counter2_r_reg[23]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_10 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_10 is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal tx_resetdone_in_sync3 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\counter2_r[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter2_r_reg[23]\,
      I1 => tx_resetdone_in_sync3,
      O => counter2_r
    );
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4,
      Q => tx_resetdone_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_13 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg5_reg_3 : out STD_LOGIC;
    stg5_reg_4 : out STD_LOGIC;
    stg5_reg_5 : out STD_LOGIC;
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_1 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_13 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_13 is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[54]_i_2__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \TX_DATA[59]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \TX_DATA[60]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \TX_DATA[61]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_2__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \TX_HEADER_1_i_1__0\ : label is "soft_lutpair161";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\TX_DATA[54]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => gen_cc_i(0),
      O => stg5_reg_5
    );
\TX_DATA[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(0),
      O => stg5_reg_1
    );
\TX_DATA[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(1),
      O => stg5_reg_2
    );
\TX_DATA[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(2),
      O => stg5_reg_3
    );
\TX_DATA[62]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(3),
      O => stg5_reg_4
    );
\TX_HEADER_1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => TX_HEADER_1_reg_0(0),
      I1 => txdatavalid_symgen_i,
      I2 => gen_cc_i(0),
      I3 => TX_HEADER_1_reg_1,
      I4 => \^stg5_reg_0\,
      O => TX_HEADER_1_reg
    );
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_reset_all_in(0),
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_14 is
  port (
    counter2_r : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \counter2_r_reg[23]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_14 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_14 is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal tx_resetdone_in_sync3 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\counter2_r[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter2_r_reg[23]\,
      I1 => tx_resetdone_in_sync3,
      O => counter2_r
    );
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4,
      Q => tx_resetdone_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_17 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg5_reg_3 : out STD_LOGIC;
    stg5_reg_4 : out STD_LOGIC;
    stg5_reg_5 : out STD_LOGIC;
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_17 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_17 is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[54]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \TX_DATA[59]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \TX_DATA[60]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \TX_DATA[61]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of TX_HEADER_1_i_1 : label is "soft_lutpair158";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\TX_DATA[54]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => gen_cc_i(0),
      O => stg5_reg_5
    );
\TX_DATA[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(0),
      O => stg5_reg_1
    );
\TX_DATA[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(1),
      O => stg5_reg_2
    );
\TX_DATA[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(2),
      O => stg5_reg_3
    );
\TX_DATA[62]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(3),
      O => stg5_reg_4
    );
TX_HEADER_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => D(0),
      I1 => txdatavalid_symgen_i,
      I2 => gen_cc_i(0),
      I3 => TX_HEADER_1_reg_0,
      I4 => \^stg5_reg_0\,
      O => TX_HEADER_1_reg
    );
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_reset_all_in(0),
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_18 is
  port (
    counter2_r : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \counter2_r_reg[23]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_18 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_18 is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal tx_resetdone_in_sync3 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\counter2_r[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter2_r_reg[23]\,
      I1 => tx_resetdone_in_sync3,
      O => counter2_r
    );
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4,
      Q => tx_resetdone_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_19 is
  port (
    link_reset_sync : out STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_19 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_19 is
  signal n_0_0 : STD_LOGIC;
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => n_0_0,
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => link_reset_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_20 is
  port (
    power_down_sync : out STD_LOGIC;
    power_down : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_20 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_20 is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => power_down,
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => power_down_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_21 is
  port (
    fsm_resetdone_sync : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_21 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_21 is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4,
      Q => fsm_resetdone_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_22 is
  port (
    \^reset\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_7 : out STD_LOGIC;
    RESET : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_done : in STD_LOGIC;
    drprdy_out_5 : in STD_LOGIC;
    \s_axi_rdata_reg[0]\ : in STD_LOGIC;
    tx_done_r : in STD_LOGIC;
    \drpaddr_in_lane1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_done_lane1 : in STD_LOGIC;
    drprdy_out_lane1 : in STD_LOGIC;
    \s_axi_rdata_lane1_reg[15]\ : in STD_LOGIC;
    tx_done_lane1_r : in STD_LOGIC;
    \drpaddr_in_lane2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_done_lane2 : in STD_LOGIC;
    drprdy_out_lane2 : in STD_LOGIC;
    \s_axi_rdata_lane2_reg[15]\ : in STD_LOGIC;
    tx_done_lane2_r : in STD_LOGIC;
    \drpaddr_in_lane3_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_done_lane3 : in STD_LOGIC;
    drprdy_out_lane3 : in STD_LOGIC;
    \s_axi_rdata_lane3_reg[15]\ : in STD_LOGIC;
    tx_done_lane3_r : in STD_LOGIC;
    \ready_det__1\ : in STD_LOGIC;
    ready_det_r_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_22 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_22 is
  signal \^reset_1\ : STD_LOGIC;
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  \^reset\ <= \^reset_1\;
\drpaddr_in[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => Q(3),
      I2 => tx_done,
      I3 => Q(1),
      I4 => Q(4),
      I5 => Q(2),
      O => SR(0)
    );
\drpaddr_in_lane1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => \drpaddr_in_lane1_reg[0]\(2),
      I2 => tx_done_lane1,
      I3 => \drpaddr_in_lane1_reg[0]\(0),
      I4 => \drpaddr_in_lane1_reg[0]\(3),
      I5 => \drpaddr_in_lane1_reg[0]\(1),
      O => stg5_reg_1(0)
    );
\drpaddr_in_lane2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => \drpaddr_in_lane2_reg[0]\(2),
      I2 => tx_done_lane2,
      I3 => \drpaddr_in_lane2_reg[0]\(0),
      I4 => \drpaddr_in_lane2_reg[0]\(3),
      I5 => \drpaddr_in_lane2_reg[0]\(1),
      O => stg5_reg_3(0)
    );
\drpaddr_in_lane3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => \drpaddr_in_lane3_reg[0]\(2),
      I2 => tx_done_lane3,
      I3 => \drpaddr_in_lane3_reg[0]\(0),
      I4 => \drpaddr_in_lane3_reg[0]\(3),
      I5 => \drpaddr_in_lane3_reg[0]\(1),
      O => stg5_reg_5(0)
    );
ready_det_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220322222200"
    )
        port map (
      I0 => \ready_det__1\,
      I1 => \^reset_1\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(2),
      I5 => ready_det_r_reg,
      O => stg5_reg_7
    );
\s_axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => drprdy_out_5,
      I2 => \s_axi_rdata_reg[0]\,
      I3 => tx_done_r,
      I4 => tx_done,
      O => stg5_reg_0(0)
    );
\s_axi_rdata_lane1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => drprdy_out_lane1,
      I2 => \s_axi_rdata_lane1_reg[15]\,
      I3 => tx_done_lane1_r,
      I4 => tx_done_lane1,
      O => stg5_reg_2(0)
    );
\s_axi_rdata_lane2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => drprdy_out_lane2,
      I2 => \s_axi_rdata_lane2_reg[15]\,
      I3 => tx_done_lane2_r,
      I4 => tx_done_lane2,
      O => stg5_reg_4(0)
    );
\s_axi_rdata_lane3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => drprdy_out_lane3,
      I2 => \s_axi_rdata_lane3_reg[15]\,
      I3 => tx_done_lane3_r,
      I4 => tx_done_lane3,
      O => stg5_reg_6(0)
    );
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => RESET,
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4,
      Q => \^reset_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_5 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg5_reg_3 : out STD_LOGIC;
    stg5_reg_4 : out STD_LOGIC;
    stg5_reg_5 : out STD_LOGIC;
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_1 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_5 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_5 is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[54]_i_2__2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \TX_DATA[59]_i_1__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \TX_DATA[60]_i_1__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \TX_DATA[61]_i_1__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_2__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \TX_HEADER_1_i_1__2\ : label is "soft_lutpair167";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\TX_DATA[54]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => gen_cc_i(0),
      O => stg5_reg_5
    );
\TX_DATA[59]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(0),
      O => stg5_reg_1
    );
\TX_DATA[60]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(1),
      O => stg5_reg_2
    );
\TX_DATA[61]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(2),
      O => stg5_reg_3
    );
\TX_DATA[62]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(3),
      O => stg5_reg_4
    );
\TX_HEADER_1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => TX_HEADER_1_reg_0(0),
      I1 => txdatavalid_symgen_i,
      I2 => gen_cc_i(0),
      I3 => TX_HEADER_1_reg_1,
      I4 => \^stg5_reg_0\,
      O => TX_HEADER_1_reg
    );
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_reset_all_in(0),
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_6 is
  port (
    counter2_r : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \counter2_r_reg[23]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_6 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_6 is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal tx_resetdone_in_sync3 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\counter2_r[23]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter2_r_reg[23]\,
      I1 => tx_resetdone_in_sync3,
      O => counter2_r
    );
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4,
      Q => tx_resetdone_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_9 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg5_reg_3 : out STD_LOGIC;
    stg5_reg_4 : out STD_LOGIC;
    stg5_reg_5 : out STD_LOGIC;
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_1 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_9 : entity is "aurora_64b66b_tx_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_9 is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[54]_i_2__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \TX_DATA[59]_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \TX_DATA[60]_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \TX_DATA[61]_i_1__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_2__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \TX_HEADER_1_i_1__1\ : label is "soft_lutpair164";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\TX_DATA[54]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => gen_cc_i(0),
      O => stg5_reg_5
    );
\TX_DATA[59]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(0),
      O => stg5_reg_1
    );
\TX_DATA[60]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(1),
      O => stg5_reg_2
    );
\TX_DATA[61]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(2),
      O => stg5_reg_3
    );
\TX_DATA[62]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => R0,
      I2 => Q(3),
      O => stg5_reg_4
    );
\TX_HEADER_1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => TX_HEADER_1_reg_0(0),
      I1 => txdatavalid_symgen_i,
      I2 => gen_cc_i(0),
      I3 => TX_HEADER_1_reg_1,
      I4 => \^stg5_reg_0\,
      O => TX_HEADER_1_reg
    );
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_reset_all_in(0),
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized0\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized0\ : entity is "aurora_64b66b_tx_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized0\ is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  stg3_reg_0 <= stg3;
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized1\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized1\ : entity is "aurora_64b66b_tx_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized1\ is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => SR(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized1_28\ is
  port (
    in0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized1_28\ : entity is "aurora_64b66b_tx_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized1_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized1_28\ is
  signal stg1_aurora_64b66b_tx_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_tx_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_tx_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_tx_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => E(0),
      Q => stg1_aurora_64b66b_tx_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_tx_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4,
      Q => in0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_ultrascale_tx_userclk is
  port (
    init_clk : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to_reg_0\ : in STD_LOGIC;
    tx_out_clk : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_ultrascale_tx_userclk;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_ultrascale_tx_userclk is
  signal \<const1>\ : STD_LOGIC;
  signal \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to\ : signal is "true";
  signal \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\ : STD_LOGIC;
  attribute async_reg of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\ : signal is "true";
  signal \^init_clk\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^mmcm_not_locked_out\ : STD_LOGIC;
  attribute async_reg of mmcm_not_locked_out : signal is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ : label is "MLO";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\ : label is "yes";
begin
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  init_clk <= \^init_clk\;
  lopt <= \<const1>\;
  mmcm_not_locked_out <= \^mmcm_not_locked_out\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => tx_out_clk,
      O => \^init_clk\
    );
\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^init_clk\,
      CE => '1',
      CLR => \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to_reg_0\,
      D => \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\,
      Q => \^mmcm_not_locked_out\
    );
\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^init_clk\,
      CE => '1',
      CLR => \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to_reg_0\,
      D => '1',
      Q => \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to\
    );
\gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^init_clk\,
      CE => '1',
      CLR => \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to_reg_0\,
      D => \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to\,
      Q => \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\
    );
mmcm_not_locked_out2_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mmcm_not_locked_out\,
      O => mmcm_not_locked_out2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  port (
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_RXRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => GTYE4_CHANNEL_RXRESETDONE(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32 is
  port (
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_TXRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => GTYE4_CHANNEL_TXRESETDONE(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33 is
  port (
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_RXRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => GTYE4_CHANNEL_RXRESETDONE(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34 is
  port (
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_TXRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => GTYE4_CHANNEL_TXRESETDONE(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35 is
  port (
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_RXRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => GTYE4_CHANNEL_RXRESETDONE(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36 is
  port (
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_TXRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => GTYE4_CHANNEL_TXRESETDONE(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37 is
  port (
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_RXRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => GTYE4_CHANNEL_RXRESETDONE(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38 is
  port (
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_TXRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => GTYE4_CHANNEL_TXRESETDONE(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_39 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_39 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_39 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_40 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_dly : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_40 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_40 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I2 => \FSM_sequential_sm_reset_rx_reg[0]\,
      I3 => Q(2),
      I4 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => E(0)
    );
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0EFE0E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_dly,
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => Q(0),
      I3 => sm_reset_rx_pll_timer_sat,
      I4 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_41 is
  port (
    gtwiz_reset_rx_pll_and_datapath_dly : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in11_out__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_41 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_41 is
  signal \^gtwiz_reset_rx_pll_and_datapath_dly\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair0";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_pll_and_datapath_dly <= \^gtwiz_reset_rx_pll_and_datapath_dly\;
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5A55E5E"
    )
        port map (
      I0 => Q(0),
      I1 => \^gtwiz_reset_rx_pll_and_datapath_dly\,
      I2 => Q(1),
      I3 => \p_0_in11_out__0\,
      I4 => Q(2),
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF511"
    )
        port map (
      I0 => Q(2),
      I1 => \^gtwiz_reset_rx_pll_and_datapath_dly\,
      I2 => \p_0_in11_out__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_rx_pll_and_datapath_dly\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_42 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_dly : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx[2]_i_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_42 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_42 is
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0EFE0E"
    )
        port map (
      I0 => gtwiz_reset_tx_datapath_dly,
      I1 => gtwiz_reset_tx_pll_and_datapath_dly,
      I2 => Q(0),
      I3 => sm_reset_tx_pll_timer_sat,
      I4 => \FSM_sequential_sm_reset_tx[2]_i_5\,
      O => i_in_out_reg_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_43 is
  port (
    gtwiz_reset_tx_pll_and_datapath_dly : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_43 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_43 is
  signal \^gtwiz_reset_tx_pll_and_datapath_dly\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair1";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_pll_and_datapath_dly <= \^gtwiz_reset_tx_pll_and_datapath_dly\;
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF1"
    )
        port map (
      I0 => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => D(1)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_44 is
  port (
    \sm_reset_rx_timer_clr0__0\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_out_reg : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_44 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_44 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxuserrdy_out_reg,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \sm_reset_rx_timer_clr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_45 is
  port (
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    GTYE4_CHANNEL_TXUSERRDY : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : in STD_LOGIC;
    txuserrdy_out_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_45 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_45 is
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \^sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \sm_reset_tx_timer_clr0__0\ <= \^sm_reset_tx_timer_clr0__0\;
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000F0CCF0AAF0"
    )
        port map (
      I0 => \^sm_reset_tx_timer_clr0__0\,
      I1 => \gtwiz_reset_tx_done_int0__0\,
      I2 => \FSM_sequential_sm_reset_tx_reg[0]\,
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => E(0)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => txuserrdy_out_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => gtwiz_reset_userclk_tx_active_sync,
      O => \^sm_reset_tx_timer_clr0__0\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_tx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_tx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9F900001000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^sm_reset_tx_timer_clr0__0\,
      I4 => gtwiz_reset_tx_any_sync,
      I5 => GTYE4_CHANNEL_TXUSERRDY(0),
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_46 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]_0\ : out STD_LOGIC;
    i_in_out_reg_1 : out STD_LOGIC;
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    \sm_reset_rx_timer_clr0__0\ : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    GTYE4_CHANNEL_GTRXRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sm_reset_rx_timer_clr010_out__0\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_46 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_46 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  signal sm_reset_rx_cdr_to_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[2]_i_4\ : label is "soft_lutpair2";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_2 : label is "soft_lutpair2";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => sm_reset_rx_timer_clr_reg,
      O => i_in_out_reg_1
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00001514"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => sm_reset_rx_cdr_to_clr_i_2_n_0,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => GTYE4_CHANNEL_GTRXRESET(0),
      O => \FSM_sequential_sm_reset_rx_reg[2]_0\
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFF0C000000"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \p_0_in11_out__0\,
      I4 => Q(2),
      I5 => gtwiz_reset_rx_done_int_reg,
      O => i_in_out_reg_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_qpll0lock_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF0000040F"
    )
        port map (
      I0 => Q(2),
      I1 => sm_reset_rx_cdr_to_clr_i_2_n_0,
      I2 => sm_reset_rx_cdr_to_clr_reg,
      I3 => Q(0),
      I4 => Q(1),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(1),
      I2 => sm_reset_rx_timer_clr_reg,
      I3 => sm_reset_rx_timer_sat,
      O => sm_reset_rx_cdr_to_clr_i_2_n_0
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEFAAFF0AE0AA0F"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => \sm_reset_rx_timer_clr0__0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sm_reset_rx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F80808080"
    )
        port map (
      I0 => Q(1),
      I1 => \p_0_in11_out__0\,
      I2 => Q(2),
      I3 => plllock_rx_sync,
      I4 => Q(0),
      I5 => \sm_reset_rx_timer_clr010_out__0\,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_47 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    i_in_out_reg_1 : out STD_LOGIC;
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_47 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_47 is
  signal gttxreset_out_i_2_n_0 : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => sm_reset_tx_timer_clr_reg,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      O => i_in_out_reg_1
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F2A2A2A3E"
    )
        port map (
      I0 => gttxreset_out_i_2_n_0,
      I1 => Q(0),
      I2 => Q(1),
      I3 => gtwiz_reset_tx_any_sync,
      I4 => Q(2),
      I5 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg,
      I2 => plllock_tx_sync,
      I3 => gtwiz_reset_tx_any_sync,
      I4 => Q(2),
      I5 => Q(1),
      O => gttxreset_out_i_2_n_0
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFFF0000C000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => \gtwiz_reset_tx_done_int0__0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => gtwiz_reset_tx_done_int_reg,
      O => i_in_out_reg_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_qpll0lock_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFFAEF0AA00AEF"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => \sm_reset_tx_timer_clr0__0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F00000220022"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg,
      I2 => \gtwiz_reset_tx_done_int0__0\,
      I3 => Q(2),
      I4 => plllock_tx_sync,
      I5 => Q(0),
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_48 is
  port (
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]_0\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    GTYE4_CHANNEL_RXPROGDIVRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    \sm_reset_rx_timer_clr0__0\ : in STD_LOGIC;
    \p_0_in11_out__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_48 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_48 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_out_reg_n_0 : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_cdr_to_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxprogdivreset_out_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair3";
begin
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0F0FF00EEEE"
    )
        port map (
      I0 => i_in_out_reg_n_0,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => \sm_reset_rx_timer_clr0__0\,
      I3 => \p_0_in11_out__0\,
      I4 => Q(1),
      I5 => Q(0),
      O => i_in_out_reg_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => i_in_out_reg_n_0,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00001414"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \sm_reset_rx_cdr_to_clr0__0\,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => GTYE4_CHANNEL_RXPROGDIVRESET(0),
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
rxprogdivreset_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => i_in_out_reg_n_0,
      O => \sm_reset_rx_cdr_to_clr0__0\
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Q(2),
      I1 => i_in_out_reg_n_0,
      I2 => sm_reset_rx_cdr_to_sat,
      O => \FSM_sequential_sm_reset_rx_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel is
  port (
    init_clk : out STD_LOGIC;
    GTYE4_CHANNEL_GTPOWERGOOD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    init_clk_0 : out STD_LOGIC;
    init_clk_1 : out STD_LOGIC;
    init_clk_2 : out STD_LOGIC;
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GTYE4_CHANNEL_RXCDRLOCK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GTYE4_CHANNEL_RXRESETDONE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GTYE4_CHANNEL_TXOUTCLKPCS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GTYE4_CHANNEL_TXRESETDONE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_GTRXRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_GTTXRESET : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_RXPROGDIVRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_RXUSERRDY : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_TXRATE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GTYE4_CHANNEL_TXPROGDIVRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_TXUSERRDY : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 255 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel is
  signal \^gtye4_channel_gtpowergood\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_175\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_176\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_177\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_178\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_179\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_180\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_181\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_182\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_183\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_184\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_185\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_186\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_187\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_188\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_189\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_190\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_191\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_192\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_193\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_194\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_195\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_196\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_197\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_198\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_199\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_200\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_201\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_202\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_47\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_175\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_176\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_177\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_178\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_179\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_180\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_181\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_182\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_183\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_184\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_185\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_186\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_187\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_188\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_189\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_190\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_191\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_192\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_193\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_194\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_195\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_196\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_197\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_198\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_199\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_200\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_201\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_202\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_47\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_175\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_176\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_177\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_178\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_179\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_180\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_181\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_182\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_183\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_184\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_185\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_186\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_187\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_188\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_189\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_190\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_191\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_192\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_193\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_194\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_195\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_196\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_197\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_198\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_199\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_200\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_201\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_202\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_47\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_175\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_176\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_177\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_178\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_179\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_180\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_181\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_182\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_183\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_184\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_185\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_186\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_187\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_188\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_189\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_190\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_191\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_192\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_193\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_194\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_195\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_196\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_197\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_198\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_199\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_200\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_201\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_202\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_47\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  GTYE4_CHANNEL_GTPOWERGOOD(3 downto 0) <= \^gtye4_channel_gtpowergood\(3 downto 0);
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gtye4_channel_gtpowergood\(0),
      O => init_clk
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gtye4_channel_gtpowergood\(1),
      O => init_clk_0
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gtye4_channel_gtpowergood\(2),
      O => init_clk_1
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gtye4_channel_gtpowergood\(3),
      O => init_clk_2
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTYE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"0000",
      ADAPT_CFG1 => X"FB1C",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0000000000",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"9090",
      CKCAL1_CFG_0 => B"0100000001000000",
      CKCAL1_CFG_1 => B"0001000001000000",
      CKCAL1_CFG_2 => B"0010000000001000",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"0100000001000000",
      CKCAL2_CFG_1 => B"0000000001000000",
      CKCAL2_CFG_2 => B"0001000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 24,
      CLK_COR_MIN_LAT => 16,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"002B",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 2,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYESCAN_VP_RANGE => 0,
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00001",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => 4,
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => 5,
      LPBK_IND_CTRL1 => 5,
      LPBK_IND_CTRL2 => 5,
      LPBK_RG_CTRL => 2,
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_64B_DYN_CLKSW_DIS => "FALSE",
      PCIE_BUFG_DIV_CTRL => X"3500",
      PCIE_GEN4_64BIT_INT_EN => "FALSE",
      PCIE_PLL_SEL_MODE_GEN12 => B"10",
      PCIE_PLL_SEL_MODE_GEN3 => B"10",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => X"0000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 3,
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RTX_BUF_CML_CTRL => B"111",
      RTX_BUF_TERM_CTRL => B"11",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 49,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 7,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"01E9",
      RXCDR_CFG2_GEN2 => B"10" & X"69",
      RXCDR_CFG2_GEN3 => X"0269",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0010",
      RXCDR_CFG3_GEN2 => B"01" & X"0",
      RXCDR_CFG3_GEN3 => X"0010",
      RXCDR_CFG3_GEN4 => X"0010",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"0000",
      RXCDR_LOCK_CFG3 => X"0000",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A082",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"8000",
      RXDFE_KH_CFG1 => X"FE00",
      RXDFE_KH_CFG2 => X"281C",
      RXDFE_KH_CFG3 => X"4120",
      RXDFE_OS_CFG0 => X"2000",
      RXDFE_OS_CFG1 => X"8000",
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 3,
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"F800",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"A002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => X"3006",
      RXPI_CFG1 => B"0000000000000000",
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"12B0",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE_PWR_SAVING => '0',
      RX_CTLE_RES_CTRL => B"0000",
      RX_DATA_WIDTH => 64,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"111",
      RX_DFELPM_CFG0 => 10,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 3,
      RX_DFE_KL_LPM_KH_CFG1 => 2,
      RX_DFE_KL_LPM_KL_CFG0 => B"11",
      RX_DFE_KL_LPM_KL_CFG1 => 2,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_SUM_RCAL_B => 0,
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"10",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_I2V_FILTER_EN => '1',
      RX_INT_DATAWIDTH => 2,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"002F",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DEGEN_AVTT_OVERITE => 1,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_PWR_SAVING => 0,
      RX_SUM_RES_CTRL => B"0000",
      RX_SUM_VCMTUNE => B"1001",
      RX_SUM_VCM_BIAS_TUNE_EN => '1',
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"10",
      RX_VREG_CTRL => B"010",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"10",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TERM_RCAL_CFG => B"100001000000010",
      TERM_RCAL_OVRD => B"001",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRV_FREQBAND => 3,
      TXFE_CFG0 => B"0000001111000110",
      TXFE_CFG1 => B"1111100000000000",
      TXFE_CFG2 => B"1111100000000000",
      TXFE_CFG3 => B"1111100000000000",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000E",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"0011000000000000",
      TXPI_CFG1 => B"0000000000000000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPM => '0',
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSWBST_BST => 1,
      TXSWBST_EN => 1,
      TXSWBST_MAG => 4,
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 64,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 2,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011000",
      TX_MARGIN_FULL_1 => B"1010111",
      TX_MARGIN_FULL_2 => B"1010101",
      TX_MARGIN_FULL_3 => B"1010011",
      TX_MARGIN_FULL_4 => B"1010001",
      TX_MARGIN_LOW_0 => B"1001100",
      TX_MARGIN_LOW_1 => B"1001011",
      TX_MARGIN_LOW_2 => B"1001000",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0020",
      TX_PHICAL_CFG1 => X"0040",
      TX_PI_BIASSET => 3,
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0000",
      TX_PMA_RSV1 => X"0000",
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 0.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 5,
      TX_SAMPLE_PERIOD => B"111",
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"011",
      TX_VREG_PDB => '1',
      TX_VREG_VREFSEL => B"10",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313\,
      BUFGTCEMASK(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314\,
      BUFGTCEMASK(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315\,
      BUFGTDIV(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368\,
      BUFGTDIV(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369\,
      BUFGTDIV(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370\,
      BUFGTDIV(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371\,
      BUFGTDIV(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTRESET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316\,
      BUFGTRSTMASK(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTRSTMASK(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3\,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '0',
      CPLLPD => '1',
      CPLLREFCLKLOST => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => '1',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203\,
      DMONITOROUT(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204\,
      DMONITOROUT(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205\,
      DMONITOROUT(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206\,
      DMONITOROUT(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUTCLK => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 0) => drpaddr_in(9 downto 0),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => drpdo_out(15 downto 0),
      DRPEN => drpen_in(0),
      DRPRDY => drprdy_out(0),
      DRPRST => '0',
      DRPWE => drpwe_in(0),
      EYESCANDATAERROR => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gtye4_channel_gtpowergood\(0),
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => GTYE4_CHANNEL_GTRXRESET(0),
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => GTYE4_CHANNEL_GTTXRESET(0),
      GTTXRESETSEL => '0',
      GTYRXN => '0',
      GTYRXP => '0',
      GTYTXN => gtytxn_out(0),
      GTYTXP => gtytxp_out(0),
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => B"000",
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299\,
      PCIERATEQPLLPD(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300\,
      PCIERATEQPLLRESET(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301\,
      PCIERATEQPLLRESET(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235\,
      PCSRSVDOUT(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236\,
      PCSRSVDOUT(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237\,
      PCSRSVDOUT(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238\,
      PCSRSVDOUT(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250\,
      PHYSTATUS => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251\,
      PINRSRVDAS(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252\,
      PINRSRVDAS(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253\,
      PINRSRVDAS(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254\,
      PINRSRVDAS(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266\,
      POWERPRESENT => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => qpll0clk_in(0),
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => qpll0refclk_in(0),
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319\,
      RXBUFSTATUS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320\,
      RXBUFSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321\,
      RXBYTEISALIGNED => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => GTYE4_CHANNEL_RXCDRLOCK(0),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325\,
      RXCHBONDO(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326\,
      RXCHBONDO(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327\,
      RXCHBONDO(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328\,
      RXCHBONDO(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303\,
      RXCLKCORCNT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304\,
      RXCOMINITDET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '0',
      RXCOMSASDET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267\,
      RXCTRL0(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268\,
      RXCTRL0(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269\,
      RXCTRL0(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270\,
      RXCTRL0(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL1(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL1(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL1(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285\,
      RXCTRL1(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286\,
      RXCTRL1(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL2(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336\,
      RXCTRL2(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337\,
      RXCTRL2(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338\,
      RXCTRL2(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339\,
      RXCTRL2(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL3(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL3(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL3(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346\,
      RXCTRL3(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347\,
      RXCTRL3(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351\,
      RXDATA(127) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75\,
      RXDATA(126) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76\,
      RXDATA(125) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77\,
      RXDATA(124) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78\,
      RXDATA(123) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(122) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(121) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(120) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(119) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(118) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(117) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(116) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(115) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(114) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(113) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(112) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(111) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(110) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(109) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(108) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(107) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(106) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(105) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(104) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(103) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(102) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(101) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(100) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(99) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(98) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(97) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(96) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(95) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(94) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(93) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(92) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(91) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(90) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(89) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(88) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(87) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(86) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(85) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(84) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(83) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(82) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(81) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(80) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(79) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(78) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(77) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(76) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(75) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(74) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(73) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(72) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(71) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(70) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(69) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(68) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(67) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(66) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(65) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(64) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(63) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(62) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(61) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(60) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(59) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(58) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(57) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(56) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(55) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(54) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(53) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(52) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(51) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(50) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(49) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(48) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(47) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(46) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(45) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(44) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(43) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(42) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(41) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(40) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(39) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(38) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(37) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(36) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(35) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(34) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(33) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(32) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(31) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(30) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(29) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(28) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(27) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_175\,
      RXDATA(26) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_176\,
      RXDATA(25) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_177\,
      RXDATA(24) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_178\,
      RXDATA(23) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_179\,
      RXDATA(22) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_180\,
      RXDATA(21) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_181\,
      RXDATA(20) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_182\,
      RXDATA(19) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_183\,
      RXDATA(18) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_184\,
      RXDATA(17) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_185\,
      RXDATA(16) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_186\,
      RXDATA(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_187\,
      RXDATA(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_188\,
      RXDATA(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_189\,
      RXDATA(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_190\,
      RXDATA(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_191\,
      RXDATA(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_192\,
      RXDATA(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_193\,
      RXDATA(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_194\,
      RXDATA(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_195\,
      RXDATA(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_196\,
      RXDATA(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_197\,
      RXDATA(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_198\,
      RXDATA(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_199\,
      RXDATA(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_200\,
      RXDATA(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_201\,
      RXDATA(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_202\,
      RXDATAEXTENDRSVD(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352\,
      RXDATAEXTENDRSVD(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353\,
      RXDATAEXTENDRSVD(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354\,
      RXDATAEXTENDRSVD(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355\,
      RXDATAEXTENDRSVD(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAVALID(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305\,
      RXDATAVALID(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306\,
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330\,
      RXHEADER(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331\,
      RXHEADER(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332\,
      RXHEADER(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333\,
      RXHEADER(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADERVALID(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307\,
      RXHEADERVALID(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308\,
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '0',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360\,
      RXMONITOROUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361\,
      RXMONITOROUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362\,
      RXMONITOROUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363\,
      RXMONITOROUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42\,
      RXOUTCLKFABRIC => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44\,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPLLCLKSEL(1 downto 0) => B"11",
      RXPMARESET => '0',
      RXPMARESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_47\,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => GTYE4_CHANNEL_RXPROGDIVRESET(0),
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51\,
      RXRATEMODE => '0',
      RXRECCLKOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_52\,
      RXRESETDONE => GTYE4_CHANNEL_RXRESETDONE(0),
      RXSLIDE => '0',
      RXSLIDERDY => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54\,
      RXSLIPDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57\,
      RXSTARTOFSEQ(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309\,
      RXSTARTOFSEQ(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310\,
      RXSTATUS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322\,
      RXSTATUS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323\,
      RXSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59\,
      RXSYSCLKSEL(1 downto 0) => B"10",
      RXTERMINATION => '0',
      RXUSERRDY => GTYE4_CHANNEL_RXUSERRDY(0),
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk_in(0),
      RXVALID => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFSTATUS(1) => txbufstatus_out(0),
      TXBUFSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312\,
      TXCOMFINISH => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 0) => B"0000000000000000",
      TXCTRL1(15 downto 0) => B"0000000000000000",
      TXCTRL2(7 downto 0) => B"00000000",
      TXDATA(127 downto 64) => B"0000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"01000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXHEADER(5 downto 2) => B"0000",
      TXHEADER(1 downto 0) => txheader_in(1 downto 0),
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"1010000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64\,
      TXOUTCLKFABRIC => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65\,
      TXOUTCLKPCS => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => GTYE4_CHANNEL_TXRATE(0),
      TXPLLCLKSEL(1 downto 0) => B"11",
      TXPMARESET => '0',
      TXPMARESETDONE => txpmaresetdone_out(0),
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_70\,
      TXPROGDIVRESET => GTYE4_CHANNEL_TXPROGDIVRESET(0),
      TXRATE(2 downto 1) => B"00",
      TXRATE(0) => GTYE4_CHANNEL_TXRATE(0),
      TXRATEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71\,
      TXRATEMODE => GTYE4_CHANNEL_TXRATE(0),
      TXRESETDONE => GTYE4_CHANNEL_TXRESETDONE(0),
      TXSEQUENCE(6 downto 0) => txsequence_in(6 downto 0),
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74\,
      TXSYSCLKSEL(1 downto 0) => B"10",
      TXUSERRDY => GTYE4_CHANNEL_TXUSERRDY(0),
      TXUSRCLK => rxusrclk_in(0),
      TXUSRCLK2 => rxusrclk_in(0)
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTYE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"0000",
      ADAPT_CFG1 => X"FB1C",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0000000000",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"9090",
      CKCAL1_CFG_0 => B"0100000001000000",
      CKCAL1_CFG_1 => B"0001000001000000",
      CKCAL1_CFG_2 => B"0010000000001000",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"0100000001000000",
      CKCAL2_CFG_1 => B"0000000001000000",
      CKCAL2_CFG_2 => B"0001000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 24,
      CLK_COR_MIN_LAT => 16,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"002B",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 2,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYESCAN_VP_RANGE => 0,
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00001",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => 4,
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => 5,
      LPBK_IND_CTRL1 => 5,
      LPBK_IND_CTRL2 => 5,
      LPBK_RG_CTRL => 2,
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_64B_DYN_CLKSW_DIS => "FALSE",
      PCIE_BUFG_DIV_CTRL => X"3500",
      PCIE_GEN4_64BIT_INT_EN => "FALSE",
      PCIE_PLL_SEL_MODE_GEN12 => B"10",
      PCIE_PLL_SEL_MODE_GEN3 => B"10",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => X"0000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 3,
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RTX_BUF_CML_CTRL => B"111",
      RTX_BUF_TERM_CTRL => B"11",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 49,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 7,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"01E9",
      RXCDR_CFG2_GEN2 => B"10" & X"69",
      RXCDR_CFG2_GEN3 => X"0269",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0010",
      RXCDR_CFG3_GEN2 => B"01" & X"0",
      RXCDR_CFG3_GEN3 => X"0010",
      RXCDR_CFG3_GEN4 => X"0010",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"0000",
      RXCDR_LOCK_CFG3 => X"0000",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A082",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"8000",
      RXDFE_KH_CFG1 => X"FE00",
      RXDFE_KH_CFG2 => X"281C",
      RXDFE_KH_CFG3 => X"4120",
      RXDFE_OS_CFG0 => X"2000",
      RXDFE_OS_CFG1 => X"8000",
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 3,
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"F800",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"A002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => X"3006",
      RXPI_CFG1 => B"0000000000000000",
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"12B0",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE_PWR_SAVING => '0',
      RX_CTLE_RES_CTRL => B"0000",
      RX_DATA_WIDTH => 64,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"111",
      RX_DFELPM_CFG0 => 10,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 3,
      RX_DFE_KL_LPM_KH_CFG1 => 2,
      RX_DFE_KL_LPM_KL_CFG0 => B"11",
      RX_DFE_KL_LPM_KL_CFG1 => 2,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_SUM_RCAL_B => 0,
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"10",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_I2V_FILTER_EN => '1',
      RX_INT_DATAWIDTH => 2,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"002F",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DEGEN_AVTT_OVERITE => 1,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_PWR_SAVING => 0,
      RX_SUM_RES_CTRL => B"0000",
      RX_SUM_VCMTUNE => B"1001",
      RX_SUM_VCM_BIAS_TUNE_EN => '1',
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"10",
      RX_VREG_CTRL => B"010",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"10",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TERM_RCAL_CFG => B"100001000000010",
      TERM_RCAL_OVRD => B"001",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRV_FREQBAND => 3,
      TXFE_CFG0 => B"0000001111000110",
      TXFE_CFG1 => B"1111100000000000",
      TXFE_CFG2 => B"1111100000000000",
      TXFE_CFG3 => B"1111100000000000",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000E",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"0011000000000000",
      TXPI_CFG1 => B"0000000000000000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPM => '0',
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSWBST_BST => 1,
      TXSWBST_EN => 1,
      TXSWBST_MAG => 4,
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 64,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 2,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011000",
      TX_MARGIN_FULL_1 => B"1010111",
      TX_MARGIN_FULL_2 => B"1010101",
      TX_MARGIN_FULL_3 => B"1010011",
      TX_MARGIN_FULL_4 => B"1010001",
      TX_MARGIN_LOW_0 => B"1001100",
      TX_MARGIN_LOW_1 => B"1001011",
      TX_MARGIN_LOW_2 => B"1001000",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0020",
      TX_PHICAL_CFG1 => X"0040",
      TX_PI_BIASSET => 3,
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0000",
      TX_PMA_RSV1 => X"0000",
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 0.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 5,
      TX_SAMPLE_PERIOD => B"111",
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"011",
      TX_VREG_PDB => '1',
      TX_VREG_VREFSEL => B"10",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313\,
      BUFGTCEMASK(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314\,
      BUFGTCEMASK(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315\,
      BUFGTDIV(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368\,
      BUFGTDIV(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369\,
      BUFGTDIV(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370\,
      BUFGTDIV(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371\,
      BUFGTDIV(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTRESET => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316\,
      BUFGTRSTMASK(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTRSTMASK(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3\,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '0',
      CPLLPD => '1',
      CPLLREFCLKLOST => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => '1',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203\,
      DMONITOROUT(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204\,
      DMONITOROUT(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205\,
      DMONITOROUT(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206\,
      DMONITOROUT(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUTCLK => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 0) => drpaddr_in(19 downto 10),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => drpdi_in(31 downto 16),
      DRPDO(15 downto 0) => drpdo_out(31 downto 16),
      DRPEN => drpen_in(1),
      DRPRDY => drprdy_out(1),
      DRPRST => '0',
      DRPWE => drpwe_in(1),
      EYESCANDATAERROR => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gtye4_channel_gtpowergood\(1),
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => GTYE4_CHANNEL_GTRXRESET(0),
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => GTYE4_CHANNEL_GTTXRESET(1),
      GTTXRESETSEL => '0',
      GTYRXN => '0',
      GTYRXP => '0',
      GTYTXN => gtytxn_out(1),
      GTYTXP => gtytxp_out(1),
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => B"000",
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299\,
      PCIERATEQPLLPD(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300\,
      PCIERATEQPLLRESET(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301\,
      PCIERATEQPLLRESET(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235\,
      PCSRSVDOUT(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236\,
      PCSRSVDOUT(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237\,
      PCSRSVDOUT(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238\,
      PCSRSVDOUT(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250\,
      PHYSTATUS => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251\,
      PINRSRVDAS(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252\,
      PINRSRVDAS(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253\,
      PINRSRVDAS(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254\,
      PINRSRVDAS(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266\,
      POWERPRESENT => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => qpll0clk_in(0),
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => qpll0refclk_in(0),
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319\,
      RXBUFSTATUS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320\,
      RXBUFSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321\,
      RXBYTEISALIGNED => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => GTYE4_CHANNEL_RXCDRLOCK(1),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325\,
      RXCHBONDO(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326\,
      RXCHBONDO(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327\,
      RXCHBONDO(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328\,
      RXCHBONDO(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303\,
      RXCLKCORCNT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304\,
      RXCOMINITDET => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '0',
      RXCOMSASDET => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267\,
      RXCTRL0(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268\,
      RXCTRL0(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269\,
      RXCTRL0(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270\,
      RXCTRL0(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL1(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL1(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL1(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285\,
      RXCTRL1(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286\,
      RXCTRL1(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL2(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336\,
      RXCTRL2(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337\,
      RXCTRL2(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338\,
      RXCTRL2(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339\,
      RXCTRL2(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL3(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL3(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL3(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346\,
      RXCTRL3(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347\,
      RXCTRL3(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351\,
      RXDATA(127) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75\,
      RXDATA(126) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76\,
      RXDATA(125) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77\,
      RXDATA(124) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78\,
      RXDATA(123) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(122) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(121) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(120) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(119) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(118) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(117) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(116) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(115) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(114) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(113) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(112) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(111) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(110) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(109) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(108) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(107) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(106) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(105) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(104) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(103) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(102) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(101) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(100) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(99) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(98) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(97) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(96) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(95) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(94) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(93) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(92) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(91) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(90) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(89) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(88) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(87) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(86) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(85) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(84) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(83) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(82) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(81) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(80) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(79) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(78) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(77) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(76) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(75) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(74) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(73) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(72) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(71) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(70) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(69) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(68) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(67) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(66) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(65) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(64) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(63) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(62) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(61) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(60) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(59) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(58) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(57) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(56) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(55) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(54) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(53) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(52) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(51) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(50) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(49) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(48) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(47) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(46) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(45) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(44) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(43) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(42) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(41) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(40) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(39) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(38) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(37) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(36) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(35) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(34) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(33) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(32) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(31) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(30) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(29) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(28) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(27) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_175\,
      RXDATA(26) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_176\,
      RXDATA(25) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_177\,
      RXDATA(24) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_178\,
      RXDATA(23) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_179\,
      RXDATA(22) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_180\,
      RXDATA(21) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_181\,
      RXDATA(20) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_182\,
      RXDATA(19) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_183\,
      RXDATA(18) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_184\,
      RXDATA(17) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_185\,
      RXDATA(16) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_186\,
      RXDATA(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_187\,
      RXDATA(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_188\,
      RXDATA(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_189\,
      RXDATA(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_190\,
      RXDATA(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_191\,
      RXDATA(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_192\,
      RXDATA(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_193\,
      RXDATA(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_194\,
      RXDATA(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_195\,
      RXDATA(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_196\,
      RXDATA(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_197\,
      RXDATA(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_198\,
      RXDATA(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_199\,
      RXDATA(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_200\,
      RXDATA(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_201\,
      RXDATA(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_202\,
      RXDATAEXTENDRSVD(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352\,
      RXDATAEXTENDRSVD(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353\,
      RXDATAEXTENDRSVD(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354\,
      RXDATAEXTENDRSVD(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355\,
      RXDATAEXTENDRSVD(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAVALID(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305\,
      RXDATAVALID(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306\,
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330\,
      RXHEADER(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331\,
      RXHEADER(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332\,
      RXHEADER(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333\,
      RXHEADER(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADERVALID(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307\,
      RXHEADERVALID(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308\,
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '0',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360\,
      RXMONITOROUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361\,
      RXMONITOROUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362\,
      RXMONITOROUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363\,
      RXMONITOROUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42\,
      RXOUTCLKFABRIC => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44\,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPLLCLKSEL(1 downto 0) => B"11",
      RXPMARESET => '0',
      RXPMARESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_47\,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => GTYE4_CHANNEL_RXPROGDIVRESET(0),
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51\,
      RXRATEMODE => '0',
      RXRECCLKOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_52\,
      RXRESETDONE => GTYE4_CHANNEL_RXRESETDONE(1),
      RXSLIDE => '0',
      RXSLIDERDY => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54\,
      RXSLIPDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57\,
      RXSTARTOFSEQ(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309\,
      RXSTARTOFSEQ(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310\,
      RXSTATUS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322\,
      RXSTATUS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323\,
      RXSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59\,
      RXSYSCLKSEL(1 downto 0) => B"10",
      RXTERMINATION => '0',
      RXUSERRDY => GTYE4_CHANNEL_RXUSERRDY(0),
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk_in(0),
      RXVALID => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFSTATUS(1) => txbufstatus_out(1),
      TXBUFSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312\,
      TXCOMFINISH => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 0) => B"0000000000000000",
      TXCTRL1(15 downto 0) => B"0000000000000000",
      TXCTRL2(7 downto 0) => B"00000000",
      TXDATA(127 downto 64) => B"0000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(63 downto 0) => gtwiz_userdata_tx_in(127 downto 64),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"01000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXHEADER(5 downto 2) => B"0000",
      TXHEADER(1 downto 0) => txheader_in(3 downto 2),
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"1010000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64\,
      TXOUTCLKFABRIC => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65\,
      TXOUTCLKPCS => GTYE4_CHANNEL_TXOUTCLKPCS(1),
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => GTYE4_CHANNEL_TXRATE(1),
      TXPLLCLKSEL(1 downto 0) => B"11",
      TXPMARESET => '0',
      TXPMARESETDONE => txpmaresetdone_out(1),
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_70\,
      TXPROGDIVRESET => GTYE4_CHANNEL_TXPROGDIVRESET(0),
      TXRATE(2 downto 1) => B"00",
      TXRATE(0) => GTYE4_CHANNEL_TXRATE(1),
      TXRATEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71\,
      TXRATEMODE => GTYE4_CHANNEL_TXRATE(1),
      TXRESETDONE => GTYE4_CHANNEL_TXRESETDONE(1),
      TXSEQUENCE(6 downto 0) => txsequence_in(13 downto 7),
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74\,
      TXSYSCLKSEL(1 downto 0) => B"10",
      TXUSERRDY => GTYE4_CHANNEL_TXUSERRDY(0),
      TXUSRCLK => rxusrclk_in(0),
      TXUSRCLK2 => rxusrclk_in(0)
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTYE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"0000",
      ADAPT_CFG1 => X"FB1C",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0000000000",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"9090",
      CKCAL1_CFG_0 => B"0100000001000000",
      CKCAL1_CFG_1 => B"0001000001000000",
      CKCAL1_CFG_2 => B"0010000000001000",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"0100000001000000",
      CKCAL2_CFG_1 => B"0000000001000000",
      CKCAL2_CFG_2 => B"0001000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 24,
      CLK_COR_MIN_LAT => 16,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"002B",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 2,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYESCAN_VP_RANGE => 0,
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00001",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => 4,
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => 5,
      LPBK_IND_CTRL1 => 5,
      LPBK_IND_CTRL2 => 5,
      LPBK_RG_CTRL => 2,
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_64B_DYN_CLKSW_DIS => "FALSE",
      PCIE_BUFG_DIV_CTRL => X"3500",
      PCIE_GEN4_64BIT_INT_EN => "FALSE",
      PCIE_PLL_SEL_MODE_GEN12 => B"10",
      PCIE_PLL_SEL_MODE_GEN3 => B"10",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => X"0000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 3,
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RTX_BUF_CML_CTRL => B"111",
      RTX_BUF_TERM_CTRL => B"11",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 49,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 7,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"01E9",
      RXCDR_CFG2_GEN2 => B"10" & X"69",
      RXCDR_CFG2_GEN3 => X"0269",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0010",
      RXCDR_CFG3_GEN2 => B"01" & X"0",
      RXCDR_CFG3_GEN3 => X"0010",
      RXCDR_CFG3_GEN4 => X"0010",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"0000",
      RXCDR_LOCK_CFG3 => X"0000",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A082",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"8000",
      RXDFE_KH_CFG1 => X"FE00",
      RXDFE_KH_CFG2 => X"281C",
      RXDFE_KH_CFG3 => X"4120",
      RXDFE_OS_CFG0 => X"2000",
      RXDFE_OS_CFG1 => X"8000",
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 3,
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"F800",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"A002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => X"3006",
      RXPI_CFG1 => B"0000000000000000",
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"12B0",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE_PWR_SAVING => '0',
      RX_CTLE_RES_CTRL => B"0000",
      RX_DATA_WIDTH => 64,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"111",
      RX_DFELPM_CFG0 => 10,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 3,
      RX_DFE_KL_LPM_KH_CFG1 => 2,
      RX_DFE_KL_LPM_KL_CFG0 => B"11",
      RX_DFE_KL_LPM_KL_CFG1 => 2,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_SUM_RCAL_B => 0,
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"10",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_I2V_FILTER_EN => '1',
      RX_INT_DATAWIDTH => 2,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"002F",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DEGEN_AVTT_OVERITE => 1,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_PWR_SAVING => 0,
      RX_SUM_RES_CTRL => B"0000",
      RX_SUM_VCMTUNE => B"1001",
      RX_SUM_VCM_BIAS_TUNE_EN => '1',
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"10",
      RX_VREG_CTRL => B"010",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"10",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TERM_RCAL_CFG => B"100001000000010",
      TERM_RCAL_OVRD => B"001",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRV_FREQBAND => 3,
      TXFE_CFG0 => B"0000001111000110",
      TXFE_CFG1 => B"1111100000000000",
      TXFE_CFG2 => B"1111100000000000",
      TXFE_CFG3 => B"1111100000000000",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000E",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"0011000000000000",
      TXPI_CFG1 => B"0000000000000000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPM => '0',
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSWBST_BST => 1,
      TXSWBST_EN => 1,
      TXSWBST_MAG => 4,
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 64,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 2,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011000",
      TX_MARGIN_FULL_1 => B"1010111",
      TX_MARGIN_FULL_2 => B"1010101",
      TX_MARGIN_FULL_3 => B"1010011",
      TX_MARGIN_FULL_4 => B"1010001",
      TX_MARGIN_LOW_0 => B"1001100",
      TX_MARGIN_LOW_1 => B"1001011",
      TX_MARGIN_LOW_2 => B"1001000",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0020",
      TX_PHICAL_CFG1 => X"0040",
      TX_PI_BIASSET => 3,
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0000",
      TX_PMA_RSV1 => X"0000",
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 0.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 5,
      TX_SAMPLE_PERIOD => B"111",
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"011",
      TX_VREG_PDB => '1',
      TX_VREG_VREFSEL => B"10",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313\,
      BUFGTCEMASK(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314\,
      BUFGTCEMASK(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315\,
      BUFGTDIV(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368\,
      BUFGTDIV(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369\,
      BUFGTDIV(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370\,
      BUFGTDIV(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371\,
      BUFGTDIV(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTRESET => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316\,
      BUFGTRSTMASK(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTRSTMASK(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3\,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '0',
      CPLLPD => '1',
      CPLLREFCLKLOST => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => '1',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203\,
      DMONITOROUT(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204\,
      DMONITOROUT(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205\,
      DMONITOROUT(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206\,
      DMONITOROUT(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUTCLK => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 0) => drpaddr_in(29 downto 20),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => drpdi_in(47 downto 32),
      DRPDO(15 downto 0) => drpdo_out(47 downto 32),
      DRPEN => drpen_in(2),
      DRPRDY => drprdy_out(2),
      DRPRST => '0',
      DRPWE => drpwe_in(2),
      EYESCANDATAERROR => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gtye4_channel_gtpowergood\(2),
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => GTYE4_CHANNEL_GTRXRESET(0),
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => GTYE4_CHANNEL_GTTXRESET(2),
      GTTXRESETSEL => '0',
      GTYRXN => '0',
      GTYRXP => '0',
      GTYTXN => gtytxn_out(2),
      GTYTXP => gtytxp_out(2),
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => B"000",
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299\,
      PCIERATEQPLLPD(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300\,
      PCIERATEQPLLRESET(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301\,
      PCIERATEQPLLRESET(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235\,
      PCSRSVDOUT(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236\,
      PCSRSVDOUT(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237\,
      PCSRSVDOUT(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238\,
      PCSRSVDOUT(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250\,
      PHYSTATUS => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251\,
      PINRSRVDAS(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252\,
      PINRSRVDAS(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253\,
      PINRSRVDAS(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254\,
      PINRSRVDAS(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266\,
      POWERPRESENT => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => qpll0clk_in(0),
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => qpll0refclk_in(0),
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319\,
      RXBUFSTATUS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320\,
      RXBUFSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321\,
      RXBYTEISALIGNED => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => GTYE4_CHANNEL_RXCDRLOCK(2),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325\,
      RXCHBONDO(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326\,
      RXCHBONDO(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327\,
      RXCHBONDO(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328\,
      RXCHBONDO(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303\,
      RXCLKCORCNT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304\,
      RXCOMINITDET => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '0',
      RXCOMSASDET => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267\,
      RXCTRL0(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268\,
      RXCTRL0(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269\,
      RXCTRL0(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270\,
      RXCTRL0(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL1(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL1(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL1(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285\,
      RXCTRL1(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286\,
      RXCTRL1(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL2(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336\,
      RXCTRL2(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337\,
      RXCTRL2(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338\,
      RXCTRL2(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339\,
      RXCTRL2(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL3(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL3(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL3(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346\,
      RXCTRL3(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347\,
      RXCTRL3(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351\,
      RXDATA(127) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75\,
      RXDATA(126) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76\,
      RXDATA(125) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77\,
      RXDATA(124) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78\,
      RXDATA(123) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(122) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(121) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(120) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(119) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(118) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(117) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(116) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(115) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(114) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(113) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(112) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(111) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(110) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(109) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(108) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(107) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(106) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(105) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(104) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(103) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(102) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(101) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(100) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(99) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(98) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(97) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(96) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(95) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(94) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(93) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(92) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(91) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(90) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(89) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(88) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(87) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(86) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(85) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(84) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(83) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(82) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(81) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(80) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(79) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(78) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(77) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(76) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(75) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(74) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(73) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(72) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(71) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(70) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(69) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(68) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(67) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(66) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(65) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(64) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(63) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(62) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(61) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(60) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(59) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(58) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(57) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(56) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(55) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(54) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(53) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(52) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(51) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(50) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(49) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(48) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(47) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(46) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(45) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(44) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(43) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(42) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(41) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(40) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(39) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(38) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(37) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(36) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(35) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(34) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(33) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(32) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(31) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(30) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(29) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(28) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(27) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_175\,
      RXDATA(26) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_176\,
      RXDATA(25) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_177\,
      RXDATA(24) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_178\,
      RXDATA(23) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_179\,
      RXDATA(22) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_180\,
      RXDATA(21) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_181\,
      RXDATA(20) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_182\,
      RXDATA(19) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_183\,
      RXDATA(18) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_184\,
      RXDATA(17) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_185\,
      RXDATA(16) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_186\,
      RXDATA(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_187\,
      RXDATA(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_188\,
      RXDATA(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_189\,
      RXDATA(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_190\,
      RXDATA(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_191\,
      RXDATA(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_192\,
      RXDATA(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_193\,
      RXDATA(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_194\,
      RXDATA(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_195\,
      RXDATA(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_196\,
      RXDATA(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_197\,
      RXDATA(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_198\,
      RXDATA(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_199\,
      RXDATA(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_200\,
      RXDATA(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_201\,
      RXDATA(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_202\,
      RXDATAEXTENDRSVD(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352\,
      RXDATAEXTENDRSVD(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353\,
      RXDATAEXTENDRSVD(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354\,
      RXDATAEXTENDRSVD(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355\,
      RXDATAEXTENDRSVD(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAVALID(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305\,
      RXDATAVALID(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306\,
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330\,
      RXHEADER(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331\,
      RXHEADER(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332\,
      RXHEADER(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333\,
      RXHEADER(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADERVALID(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307\,
      RXHEADERVALID(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308\,
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '0',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360\,
      RXMONITOROUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361\,
      RXMONITOROUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362\,
      RXMONITOROUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363\,
      RXMONITOROUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42\,
      RXOUTCLKFABRIC => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44\,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPLLCLKSEL(1 downto 0) => B"11",
      RXPMARESET => '0',
      RXPMARESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_47\,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => GTYE4_CHANNEL_RXPROGDIVRESET(0),
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51\,
      RXRATEMODE => '0',
      RXRECCLKOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_52\,
      RXRESETDONE => GTYE4_CHANNEL_RXRESETDONE(2),
      RXSLIDE => '0',
      RXSLIDERDY => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54\,
      RXSLIPDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57\,
      RXSTARTOFSEQ(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309\,
      RXSTARTOFSEQ(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310\,
      RXSTATUS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322\,
      RXSTATUS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323\,
      RXSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59\,
      RXSYSCLKSEL(1 downto 0) => B"10",
      RXTERMINATION => '0',
      RXUSERRDY => GTYE4_CHANNEL_RXUSERRDY(0),
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk_in(0),
      RXVALID => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFSTATUS(1) => txbufstatus_out(2),
      TXBUFSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312\,
      TXCOMFINISH => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 0) => B"0000000000000000",
      TXCTRL1(15 downto 0) => B"0000000000000000",
      TXCTRL2(7 downto 0) => B"00000000",
      TXDATA(127 downto 64) => B"0000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(63 downto 0) => gtwiz_userdata_tx_in(191 downto 128),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"01000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXHEADER(5 downto 2) => B"0000",
      TXHEADER(1 downto 0) => txheader_in(5 downto 4),
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"1010000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65\,
      TXOUTCLKPCS => GTYE4_CHANNEL_TXOUTCLKPCS(2),
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => GTYE4_CHANNEL_TXRATE(2),
      TXPLLCLKSEL(1 downto 0) => B"11",
      TXPMARESET => '0',
      TXPMARESETDONE => txpmaresetdone_out(2),
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_70\,
      TXPROGDIVRESET => GTYE4_CHANNEL_TXPROGDIVRESET(0),
      TXRATE(2 downto 1) => B"00",
      TXRATE(0) => GTYE4_CHANNEL_TXRATE(2),
      TXRATEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71\,
      TXRATEMODE => GTYE4_CHANNEL_TXRATE(2),
      TXRESETDONE => GTYE4_CHANNEL_TXRESETDONE(2),
      TXSEQUENCE(6 downto 0) => txsequence_in(20 downto 14),
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74\,
      TXSYSCLKSEL(1 downto 0) => B"10",
      TXUSERRDY => GTYE4_CHANNEL_TXUSERRDY(0),
      TXUSRCLK => rxusrclk_in(0),
      TXUSRCLK2 => rxusrclk_in(0)
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTYE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"0000",
      ADAPT_CFG1 => X"FB1C",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0000000000",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"9090",
      CKCAL1_CFG_0 => B"0100000001000000",
      CKCAL1_CFG_1 => B"0001000001000000",
      CKCAL1_CFG_2 => B"0010000000001000",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"0100000001000000",
      CKCAL2_CFG_1 => B"0000000001000000",
      CKCAL2_CFG_2 => B"0001000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 24,
      CLK_COR_MIN_LAT => 16,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"002B",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 2,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYESCAN_VP_RANGE => 0,
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00001",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => 4,
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => 5,
      LPBK_IND_CTRL1 => 5,
      LPBK_IND_CTRL2 => 5,
      LPBK_RG_CTRL => 2,
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_64B_DYN_CLKSW_DIS => "FALSE",
      PCIE_BUFG_DIV_CTRL => X"3500",
      PCIE_GEN4_64BIT_INT_EN => "FALSE",
      PCIE_PLL_SEL_MODE_GEN12 => B"10",
      PCIE_PLL_SEL_MODE_GEN3 => B"10",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => X"0000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 3,
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RTX_BUF_CML_CTRL => B"111",
      RTX_BUF_TERM_CTRL => B"11",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 49,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 7,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"01E9",
      RXCDR_CFG2_GEN2 => B"10" & X"69",
      RXCDR_CFG2_GEN3 => X"0269",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0010",
      RXCDR_CFG3_GEN2 => B"01" & X"0",
      RXCDR_CFG3_GEN3 => X"0010",
      RXCDR_CFG3_GEN4 => X"0010",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"0000",
      RXCDR_LOCK_CFG3 => X"0000",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A082",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"8000",
      RXDFE_KH_CFG1 => X"FE00",
      RXDFE_KH_CFG2 => X"281C",
      RXDFE_KH_CFG3 => X"4120",
      RXDFE_OS_CFG0 => X"2000",
      RXDFE_OS_CFG1 => X"8000",
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 3,
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"F800",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"A002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => X"3006",
      RXPI_CFG1 => B"0000000000000000",
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"12B0",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE_PWR_SAVING => '0',
      RX_CTLE_RES_CTRL => B"0000",
      RX_DATA_WIDTH => 64,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"111",
      RX_DFELPM_CFG0 => 10,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 3,
      RX_DFE_KL_LPM_KH_CFG1 => 2,
      RX_DFE_KL_LPM_KL_CFG0 => B"11",
      RX_DFE_KL_LPM_KL_CFG1 => 2,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_SUM_RCAL_B => 0,
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"10",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_I2V_FILTER_EN => '1',
      RX_INT_DATAWIDTH => 2,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"002F",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DEGEN_AVTT_OVERITE => 1,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_PWR_SAVING => 0,
      RX_SUM_RES_CTRL => B"0000",
      RX_SUM_VCMTUNE => B"1001",
      RX_SUM_VCM_BIAS_TUNE_EN => '1',
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"10",
      RX_VREG_CTRL => B"010",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"10",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TERM_RCAL_CFG => B"100001000000010",
      TERM_RCAL_OVRD => B"001",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRV_FREQBAND => 3,
      TXFE_CFG0 => B"0000001111000110",
      TXFE_CFG1 => B"1111100000000000",
      TXFE_CFG2 => B"1111100000000000",
      TXFE_CFG3 => B"1111100000000000",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000E",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"0011000000000000",
      TXPI_CFG1 => B"0000000000000000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPM => '0',
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSWBST_BST => 1,
      TXSWBST_EN => 1,
      TXSWBST_MAG => 4,
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 64,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 2,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011000",
      TX_MARGIN_FULL_1 => B"1010111",
      TX_MARGIN_FULL_2 => B"1010101",
      TX_MARGIN_FULL_3 => B"1010011",
      TX_MARGIN_FULL_4 => B"1010001",
      TX_MARGIN_LOW_0 => B"1001100",
      TX_MARGIN_LOW_1 => B"1001011",
      TX_MARGIN_LOW_2 => B"1001000",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0020",
      TX_PHICAL_CFG1 => X"0040",
      TX_PI_BIASSET => 3,
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0000",
      TX_PMA_RSV1 => X"0000",
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 0.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 5,
      TX_SAMPLE_PERIOD => B"111",
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"011",
      TX_VREG_PDB => '1',
      TX_VREG_VREFSEL => B"10",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313\,
      BUFGTCEMASK(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314\,
      BUFGTCEMASK(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315\,
      BUFGTDIV(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368\,
      BUFGTDIV(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369\,
      BUFGTDIV(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370\,
      BUFGTDIV(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371\,
      BUFGTDIV(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTRESET => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316\,
      BUFGTRSTMASK(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTRSTMASK(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3\,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '0',
      CPLLPD => '1',
      CPLLREFCLKLOST => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => '1',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203\,
      DMONITOROUT(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204\,
      DMONITOROUT(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205\,
      DMONITOROUT(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206\,
      DMONITOROUT(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUTCLK => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 0) => drpaddr_in(39 downto 30),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => drpdi_in(63 downto 48),
      DRPDO(15 downto 0) => drpdo_out(63 downto 48),
      DRPEN => drpen_in(3),
      DRPRDY => drprdy_out(3),
      DRPRST => '0',
      DRPWE => drpwe_in(3),
      EYESCANDATAERROR => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gtye4_channel_gtpowergood\(3),
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => GTYE4_CHANNEL_GTRXRESET(0),
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => GTYE4_CHANNEL_GTTXRESET(3),
      GTTXRESETSEL => '0',
      GTYRXN => '0',
      GTYRXP => '0',
      GTYTXN => gtytxn_out(3),
      GTYTXP => gtytxp_out(3),
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => B"000",
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299\,
      PCIERATEQPLLPD(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300\,
      PCIERATEQPLLRESET(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301\,
      PCIERATEQPLLRESET(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235\,
      PCSRSVDOUT(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236\,
      PCSRSVDOUT(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237\,
      PCSRSVDOUT(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238\,
      PCSRSVDOUT(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250\,
      PHYSTATUS => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251\,
      PINRSRVDAS(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252\,
      PINRSRVDAS(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253\,
      PINRSRVDAS(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254\,
      PINRSRVDAS(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266\,
      POWERPRESENT => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => qpll0clk_in(0),
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => qpll0refclk_in(0),
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319\,
      RXBUFSTATUS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320\,
      RXBUFSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321\,
      RXBYTEISALIGNED => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => GTYE4_CHANNEL_RXCDRLOCK(3),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325\,
      RXCHBONDO(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326\,
      RXCHBONDO(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327\,
      RXCHBONDO(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328\,
      RXCHBONDO(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303\,
      RXCLKCORCNT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304\,
      RXCOMINITDET => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '0',
      RXCOMSASDET => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267\,
      RXCTRL0(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268\,
      RXCTRL0(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269\,
      RXCTRL0(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270\,
      RXCTRL0(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL1(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL1(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL1(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285\,
      RXCTRL1(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286\,
      RXCTRL1(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL2(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336\,
      RXCTRL2(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337\,
      RXCTRL2(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338\,
      RXCTRL2(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339\,
      RXCTRL2(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL3(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL3(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL3(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346\,
      RXCTRL3(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347\,
      RXCTRL3(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351\,
      RXDATA(127) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75\,
      RXDATA(126) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76\,
      RXDATA(125) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77\,
      RXDATA(124) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78\,
      RXDATA(123) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(122) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(121) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(120) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(119) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(118) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(117) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(116) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(115) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(114) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(113) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(112) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(111) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(110) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(109) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(108) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(107) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(106) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(105) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(104) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(103) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(102) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(101) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(100) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(99) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(98) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(97) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(96) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(95) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(94) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(93) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(92) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(91) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(90) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(89) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(88) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(87) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(86) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(85) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(84) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(83) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(82) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(81) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(80) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(79) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(78) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(77) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(76) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(75) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(74) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(73) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(72) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(71) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(70) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(69) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(68) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(67) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(66) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(65) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(64) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(63) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(62) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(61) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(60) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(59) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(58) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(57) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(56) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(55) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(54) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(53) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(52) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(51) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(50) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(49) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(48) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(47) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(46) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(45) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(44) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(43) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(42) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(41) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(40) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(39) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(38) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(37) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(36) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(35) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(34) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(33) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(32) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(31) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(30) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(29) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(28) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(27) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_175\,
      RXDATA(26) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_176\,
      RXDATA(25) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_177\,
      RXDATA(24) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_178\,
      RXDATA(23) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_179\,
      RXDATA(22) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_180\,
      RXDATA(21) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_181\,
      RXDATA(20) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_182\,
      RXDATA(19) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_183\,
      RXDATA(18) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_184\,
      RXDATA(17) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_185\,
      RXDATA(16) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_186\,
      RXDATA(15) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_187\,
      RXDATA(14) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_188\,
      RXDATA(13) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_189\,
      RXDATA(12) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_190\,
      RXDATA(11) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_191\,
      RXDATA(10) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_192\,
      RXDATA(9) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_193\,
      RXDATA(8) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_194\,
      RXDATA(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_195\,
      RXDATA(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_196\,
      RXDATA(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_197\,
      RXDATA(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_198\,
      RXDATA(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_199\,
      RXDATA(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_200\,
      RXDATA(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_201\,
      RXDATA(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_202\,
      RXDATAEXTENDRSVD(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352\,
      RXDATAEXTENDRSVD(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353\,
      RXDATAEXTENDRSVD(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354\,
      RXDATAEXTENDRSVD(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355\,
      RXDATAEXTENDRSVD(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAVALID(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305\,
      RXDATAVALID(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306\,
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330\,
      RXHEADER(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331\,
      RXHEADER(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332\,
      RXHEADER(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333\,
      RXHEADER(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADERVALID(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307\,
      RXHEADERVALID(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308\,
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '0',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(7) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360\,
      RXMONITOROUT(6) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361\,
      RXMONITOROUT(5) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362\,
      RXMONITOROUT(4) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363\,
      RXMONITOROUT(3) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42\,
      RXOUTCLKFABRIC => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44\,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPLLCLKSEL(1 downto 0) => B"11",
      RXPMARESET => '0',
      RXPMARESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_47\,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => GTYE4_CHANNEL_RXPROGDIVRESET(0),
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51\,
      RXRATEMODE => '0',
      RXRECCLKOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_52\,
      RXRESETDONE => GTYE4_CHANNEL_RXRESETDONE(3),
      RXSLIDE => '0',
      RXSLIDERDY => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54\,
      RXSLIPDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57\,
      RXSTARTOFSEQ(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309\,
      RXSTARTOFSEQ(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310\,
      RXSTATUS(2) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322\,
      RXSTATUS(1) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323\,
      RXSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59\,
      RXSYSCLKSEL(1 downto 0) => B"10",
      RXTERMINATION => '0',
      RXUSERRDY => GTYE4_CHANNEL_RXUSERRDY(0),
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk_in(0),
      RXVALID => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFSTATUS(1) => txbufstatus_out(3),
      TXBUFSTATUS(0) => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312\,
      TXCOMFINISH => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 0) => B"0000000000000000",
      TXCTRL1(15 downto 0) => B"0000000000000000",
      TXCTRL2(7 downto 0) => B"00000000",
      TXDATA(127 downto 64) => B"0000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(63 downto 0) => gtwiz_userdata_tx_in(255 downto 192),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"01000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXHEADER(5 downto 2) => B"0000",
      TXHEADER(1 downto 0) => txheader_in(7 downto 6),
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"1010000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64\,
      TXOUTCLKFABRIC => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65\,
      TXOUTCLKPCS => GTYE4_CHANNEL_TXOUTCLKPCS(3),
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => GTYE4_CHANNEL_TXRATE(3),
      TXPLLCLKSEL(1 downto 0) => B"11",
      TXPMARESET => '0',
      TXPMARESETDONE => txpmaresetdone_out(3),
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_70\,
      TXPROGDIVRESET => GTYE4_CHANNEL_TXPROGDIVRESET(0),
      TXRATE(2 downto 1) => B"00",
      TXRATE(0) => GTYE4_CHANNEL_TXRATE(3),
      TXRATEDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71\,
      TXRATEMODE => GTYE4_CHANNEL_TXRATE(3),
      TXRESETDONE => GTYE4_CHANNEL_TXRESETDONE(3),
      TXSEQUENCE(6 downto 0) => txsequence_in(27 downto 21),
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74\,
      TXSYSCLKSEL(1 downto 0) => B"10",
      TXUSERRDY => GTYE4_CHANNEL_TXUSERRDY(0),
      TXUSRCLK => rxusrclk_in(0),
      TXUSRCLK2 => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common is
  port (
    gt_qplllock_quad1_out : out STD_LOGIC;
    gt_qpllclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclklost_quad1_out : out STD_LOGIC;
    gt_refclk1_out : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    gtwiz_reset_qpll0reset_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common is
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_8\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_9\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gtye4_common_gen.GTYE4_COMMON_PRIM_INST\ : label is "PRIMITIVE";
begin
\gtye4_common_gen.GTYE4_COMMON_PRIM_INST\: unisim.vcomponents.GTYE4_COMMON
    generic map(
      AEN_QPLL0_FBDIV => '1',
      AEN_QPLL1_FBDIV => '1',
      AEN_SDM0TOGGLE => '0',
      AEN_SDM1TOGGLE => '0',
      A_SDM0TOGGLE => '0',
      A_SDM1DATA_HIGH => B"000000000",
      A_SDM1DATA_LOW => B"0000000000000000",
      A_SDM1TOGGLE => '0',
      BIAS_CFG0 => X"0000",
      BIAS_CFG1 => X"0000",
      BIAS_CFG2 => X"0524",
      BIAS_CFG3 => X"0041",
      BIAS_CFG4 => X"0010",
      BIAS_CFG_RSVD => X"0000",
      COMMON_CFG0 => X"0000",
      COMMON_CFG1 => X"0000",
      POR_CFG => X"0000",
      PPF0_CFG => X"0800",
      PPF1_CFG => X"0600",
      QPLL0CLKOUT_RATE => "FULL",
      QPLL0_CFG0 => X"331C",
      QPLL0_CFG1 => X"D038",
      QPLL0_CFG1_G3 => X"D038",
      QPLL0_CFG2 => X"0FC3",
      QPLL0_CFG2_G3 => X"0FC3",
      QPLL0_CFG3 => X"0120",
      QPLL0_CFG4 => X"0084",
      QPLL0_CP => B"0011111111",
      QPLL0_CP_G3 => B"0000001111",
      QPLL0_FBDIV => 80,
      QPLL0_FBDIV_G3 => 160,
      QPLL0_INIT_CFG0 => X"02B2",
      QPLL0_INIT_CFG1 => X"00",
      QPLL0_LOCK_CFG => X"25E8",
      QPLL0_LOCK_CFG_G3 => X"25E8",
      QPLL0_LPF => B"1000011111",
      QPLL0_LPF_G3 => B"0111010101",
      QPLL0_PCI_EN => '0',
      QPLL0_RATE_SW_USE_DRP => '1',
      QPLL0_REFCLK_DIV => 1,
      QPLL0_SDM_CFG0 => X"0080",
      QPLL0_SDM_CFG1 => X"0000",
      QPLL0_SDM_CFG2 => X"0000",
      QPLL1CLKOUT_RATE => "HALF",
      QPLL1_CFG0 => X"331C",
      QPLL1_CFG1 => X"D038",
      QPLL1_CFG1_G3 => X"D038",
      QPLL1_CFG2 => X"0FC3",
      QPLL1_CFG2_G3 => X"0FC3",
      QPLL1_CFG3 => X"0120",
      QPLL1_CFG4 => X"0002",
      QPLL1_CP => B"0011111111",
      QPLL1_CP_G3 => B"0001111111",
      QPLL1_FBDIV => 66,
      QPLL1_FBDIV_G3 => 80,
      QPLL1_INIT_CFG0 => X"02B2",
      QPLL1_INIT_CFG1 => X"00",
      QPLL1_LOCK_CFG => X"25E8",
      QPLL1_LOCK_CFG_G3 => X"25E8",
      QPLL1_LPF => B"1000011111",
      QPLL1_LPF_G3 => B"0111010100",
      QPLL1_PCI_EN => '0',
      QPLL1_RATE_SW_USE_DRP => '1',
      QPLL1_REFCLK_DIV => 1,
      QPLL1_SDM_CFG0 => X"0080",
      QPLL1_SDM_CFG1 => X"0000",
      QPLL1_SDM_CFG2 => X"0000",
      RSVD_ATTR0 => X"0000",
      RSVD_ATTR1 => X"0000",
      RSVD_ATTR2 => X"0000",
      RSVD_ATTR3 => X"0000",
      RXRECCLKOUT0_SEL => B"00",
      RXRECCLKOUT1_SEL => B"00",
      SARC_ENB => '0',
      SARC_SEL => '0',
      SDM0INITSEED0_0 => B"0000000100010001",
      SDM0INITSEED0_1 => B"000010001",
      SDM1INITSEED0_0 => B"0000000100010001",
      SDM1INITSEED0_1 => B"000010001",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RESET_SPEEDUP => "TRUE",
      UB_CFG0 => X"0000",
      UB_CFG1 => X"0000",
      UB_CFG2 => X"0000",
      UB_CFG3 => X"0000",
      UB_CFG4 => X"0000",
      UB_CFG5 => X"0400",
      UB_CFG6 => X"0000"
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"10000",
      BGRCALOVRDENB => '1',
      DRPADDR(15 downto 0) => B"0000000000000000",
      DRPCLK => '0',
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48\,
      DRPDO(14) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49\,
      DRPDO(13) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50\,
      DRPDO(12) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51\,
      DRPDO(11) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52\,
      DRPDO(10) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53\,
      DRPDO(9) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54\,
      DRPDO(8) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55\,
      DRPDO(7) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56\,
      DRPDO(6) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57\,
      DRPDO(5) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58\,
      DRPDO(4) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59\,
      DRPDO(3) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60\,
      DRPDO(2) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61\,
      DRPDO(1) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62\,
      DRPDO(0) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63\,
      DRPEN => '0',
      DRPRDY => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0\,
      DRPWE => '0',
      GTGREFCLK0 => '0',
      GTGREFCLK1 => '0',
      GTNORTHREFCLK00 => '0',
      GTNORTHREFCLK01 => '0',
      GTNORTHREFCLK10 => '0',
      GTNORTHREFCLK11 => '0',
      GTREFCLK00 => gt_refclk1_out,
      GTREFCLK01 => '0',
      GTREFCLK10 => '0',
      GTREFCLK11 => '0',
      GTSOUTHREFCLK00 => '0',
      GTSOUTHREFCLK01 => '0',
      GTSOUTHREFCLK10 => '0',
      GTSOUTHREFCLK11 => '0',
      PCIERATEQPLL0(2 downto 0) => B"000",
      PCIERATEQPLL1(2 downto 0) => B"000",
      PMARSVD0(7 downto 0) => B"00000000",
      PMARSVD1(7 downto 0) => B"00000000",
      PMARSVDOUT0(7) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108\,
      PMARSVDOUT0(6) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109\,
      PMARSVDOUT0(5) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110\,
      PMARSVDOUT0(4) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111\,
      PMARSVDOUT0(3) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112\,
      PMARSVDOUT0(2) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113\,
      PMARSVDOUT0(1) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114\,
      PMARSVDOUT0(0) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115\,
      PMARSVDOUT1(7) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116\,
      PMARSVDOUT1(6) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117\,
      PMARSVDOUT1(5) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118\,
      PMARSVDOUT1(4) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119\,
      PMARSVDOUT1(3) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120\,
      PMARSVDOUT1(2) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121\,
      PMARSVDOUT1(1) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122\,
      PMARSVDOUT1(0) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123\,
      QPLL0CLKRSVD0 => '0',
      QPLL0CLKRSVD1 => '0',
      QPLL0FBCLKLOST => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1\,
      QPLL0FBDIV(7 downto 0) => B"00000000",
      QPLL0LOCK => gt_qplllock_quad1_out,
      QPLL0LOCKDETCLK => init_clk,
      QPLL0LOCKEN => '1',
      QPLL0OUTCLK => gt_qpllclk_quad1_out,
      QPLL0OUTREFCLK => gt_qpllrefclk_quad1_out,
      QPLL0PD => '0',
      QPLL0REFCLKLOST => gt_qpllrefclklost_quad1_out,
      QPLL0REFCLKSEL(2 downto 0) => B"001",
      QPLL0RESET => gtwiz_reset_qpll0reset_out(0),
      QPLL1CLKRSVD0 => '0',
      QPLL1CLKRSVD1 => '0',
      QPLL1FBCLKLOST => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6\,
      QPLL1FBDIV(7 downto 0) => B"00000000",
      QPLL1LOCK => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7\,
      QPLL1LOCKDETCLK => '0',
      QPLL1LOCKEN => '0',
      QPLL1OUTCLK => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_8\,
      QPLL1OUTREFCLK => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_9\,
      QPLL1PD => '1',
      QPLL1REFCLKLOST => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10\,
      QPLL1REFCLKSEL(2 downto 0) => B"001",
      QPLL1RESET => '1',
      QPLLDMONITOR0(7) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124\,
      QPLLDMONITOR0(6) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125\,
      QPLLDMONITOR0(5) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126\,
      QPLLDMONITOR0(4) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127\,
      QPLLDMONITOR0(3) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128\,
      QPLLDMONITOR0(2) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129\,
      QPLLDMONITOR0(1) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130\,
      QPLLDMONITOR0(0) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131\,
      QPLLDMONITOR1(7) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132\,
      QPLLDMONITOR1(6) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133\,
      QPLLDMONITOR1(5) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134\,
      QPLLDMONITOR1(4) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135\,
      QPLLDMONITOR1(3) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136\,
      QPLLDMONITOR1(2) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137\,
      QPLLDMONITOR1(1) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138\,
      QPLLDMONITOR1(0) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139\,
      QPLLRSVD1(7 downto 0) => B"00000000",
      QPLLRSVD2(4 downto 0) => B"00000",
      QPLLRSVD3(4 downto 0) => B"00000",
      QPLLRSVD4(7 downto 0) => B"00000000",
      RCALENB => '1',
      REFCLKOUTMONITOR0 => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11\,
      REFCLKOUTMONITOR1 => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12\,
      RXRECCLK0SEL(1) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96\,
      RXRECCLK0SEL(0) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97\,
      RXRECCLK1SEL(1) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98\,
      RXRECCLK1SEL(0) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99\,
      SDM0DATA(24 downto 0) => B"0000000000000000000000000",
      SDM0FINALOUT(3) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100\,
      SDM0FINALOUT(2) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101\,
      SDM0FINALOUT(1) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102\,
      SDM0FINALOUT(0) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103\,
      SDM0RESET => '0',
      SDM0TESTDATA(14) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18\,
      SDM0TESTDATA(13) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19\,
      SDM0TESTDATA(12) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20\,
      SDM0TESTDATA(11) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21\,
      SDM0TESTDATA(10) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22\,
      SDM0TESTDATA(9) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23\,
      SDM0TESTDATA(8) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24\,
      SDM0TESTDATA(7) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25\,
      SDM0TESTDATA(6) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26\,
      SDM0TESTDATA(5) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27\,
      SDM0TESTDATA(4) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28\,
      SDM0TESTDATA(3) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29\,
      SDM0TESTDATA(2) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30\,
      SDM0TESTDATA(1) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31\,
      SDM0TESTDATA(0) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32\,
      SDM0TOGGLE => '0',
      SDM0WIDTH(1 downto 0) => B"00",
      SDM1DATA(24 downto 0) => B"0000000000000000000000000",
      SDM1FINALOUT(3) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104\,
      SDM1FINALOUT(2) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105\,
      SDM1FINALOUT(1) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106\,
      SDM1FINALOUT(0) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107\,
      SDM1RESET => '0',
      SDM1TESTDATA(14) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33\,
      SDM1TESTDATA(13) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34\,
      SDM1TESTDATA(12) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35\,
      SDM1TESTDATA(11) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36\,
      SDM1TESTDATA(10) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37\,
      SDM1TESTDATA(9) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38\,
      SDM1TESTDATA(8) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39\,
      SDM1TESTDATA(7) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40\,
      SDM1TESTDATA(6) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41\,
      SDM1TESTDATA(5) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42\,
      SDM1TESTDATA(4) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43\,
      SDM1TESTDATA(3) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44\,
      SDM1TESTDATA(2) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45\,
      SDM1TESTDATA(1) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46\,
      SDM1TESTDATA(0) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47\,
      SDM1TOGGLE => '0',
      SDM1WIDTH(1 downto 0) => B"00",
      UBCFGSTREAMEN => '0',
      UBDADDR(15) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64\,
      UBDADDR(14) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65\,
      UBDADDR(13) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66\,
      UBDADDR(12) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67\,
      UBDADDR(11) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68\,
      UBDADDR(10) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69\,
      UBDADDR(9) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70\,
      UBDADDR(8) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71\,
      UBDADDR(7) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72\,
      UBDADDR(6) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73\,
      UBDADDR(5) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74\,
      UBDADDR(4) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75\,
      UBDADDR(3) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76\,
      UBDADDR(2) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77\,
      UBDADDR(1) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78\,
      UBDADDR(0) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79\,
      UBDEN => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13\,
      UBDI(15) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80\,
      UBDI(14) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81\,
      UBDI(13) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82\,
      UBDI(12) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83\,
      UBDI(11) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84\,
      UBDI(10) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85\,
      UBDI(9) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86\,
      UBDI(8) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87\,
      UBDI(7) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88\,
      UBDI(6) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89\,
      UBDI(5) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90\,
      UBDI(4) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91\,
      UBDI(3) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92\,
      UBDI(2) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93\,
      UBDI(1) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94\,
      UBDI(0) => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95\,
      UBDO(15 downto 0) => B"0000000000000000",
      UBDRDY => '0',
      UBDWE => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14\,
      UBENABLE => '0',
      UBGPI(1 downto 0) => B"00",
      UBINTR(1 downto 0) => B"00",
      UBIOLMBRST => '0',
      UBMBRST => '0',
      UBMDMCAPTURE => '0',
      UBMDMDBGRST => '0',
      UBMDMDBGUPDATE => '0',
      UBMDMREGEN(3 downto 0) => B"0000",
      UBMDMSHIFT => '0',
      UBMDMSYSRST => '0',
      UBMDMTCK => '0',
      UBMDMTDI => '0',
      UBMDMTDO => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15\,
      UBRSVDOUT => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16\,
      UBTXUART => \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    GTYE4_CHANNEL_TXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_TXOUTCLKPCS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => GTYE4_CHANNEL_TXRATE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_29 is
  port (
    \out\ : out STD_LOGIC;
    GTYE4_CHANNEL_TXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_TXOUTCLKPCS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_29 : entity is "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_29 is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0\
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => GTYE4_CHANNEL_TXRATE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_30 is
  port (
    \out\ : out STD_LOGIC;
    GTYE4_CHANNEL_TXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_TXOUTCLKPCS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_30 : entity is "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_30 is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0\
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => GTYE4_CHANNEL_TXRATE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_31 is
  port (
    \out\ : out STD_LOGIC;
    GTYE4_CHANNEL_TXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_TXOUTCLKPCS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_31 : entity is "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_31 is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GTYE4_CHANNEL_TXOUTCLKPCS(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0\
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => GTYE4_CHANNEL_TXRATE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_out_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_55 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_55 : entity is "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_55 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_all_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_49 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC;
    rst_in_out_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    \sm_reset_rx_timer_clr0__0\ : in STD_LOGIC;
    GTYE4_CHANNEL_RXUSERRDY : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_49 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_49 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_in_out_reg_1,
      I1 => rst_in_out_reg_2,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAF00400000"
    )
        port map (
      I0 => \^gtwiz_reset_rx_any_sync\,
      I1 => \sm_reset_rx_timer_clr0__0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => GTYE4_CHANNEL_RXUSERRDY(0),
      O => rst_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_50 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_50 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_50 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_51 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_51 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_51 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_52 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_52 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_52 is
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_out_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_out_reg_0,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_53 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_53 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_53 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => rst_in_meta,
      R => '0'
    );
rst_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      Q => in0,
      R => '0'
    );
rst_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      Q => rst_in_sync1,
      R => '0'
    );
rst_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      Q => rst_in_sync2,
      R => '0'
    );
rst_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      Q => rst_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_54 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_54 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_54 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_out_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_out_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_56 is
  port (
    GTYE4_CHANNEL_TXPROGDIVRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_56 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_56 is
  signal rst_in0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtwiz_reset_qpll0lock_in(0),
      O => rst_in0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => GTYE4_CHANNEL_TXPROGDIVRESET(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_AXI_TO_DRP is
  port (
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid_lane1 : out STD_LOGIC;
    s_axi_rvalid_lane1 : out STD_LOGIC;
    s_axi_bvalid_lane2 : out STD_LOGIC;
    s_axi_rvalid_lane2 : out STD_LOGIC;
    s_axi_bvalid_lane3 : out STD_LOGIC;
    s_axi_rvalid_lane3 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata_lane2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata_lane3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpaddr_in : out STD_LOGIC_VECTOR ( 39 downto 0 );
    drpdi_in : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_awready_lane1 : out STD_LOGIC;
    s_axi_arready_lane1 : out STD_LOGIC;
    s_axi_awready_lane2 : out STD_LOGIC;
    s_axi_arready_lane2 : out STD_LOGIC;
    s_axi_awready_lane3 : out STD_LOGIC;
    s_axi_arready_lane3 : out STD_LOGIC;
    drpen_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_wready_lane1 : out STD_LOGIC;
    s_axi_wready_lane2 : out STD_LOGIC;
    s_axi_wready_lane3 : out STD_LOGIC;
    RESET : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    drprdy_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid_lane1 : in STD_LOGIC;
    s_axi_arvalid_lane2 : in STD_LOGIC;
    s_axi_arvalid_lane3 : in STD_LOGIC;
    drpdo_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid_lane1 : in STD_LOGIC;
    s_axi_awaddr_lane1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr_lane1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_wvalid_lane1 : in STD_LOGIC;
    s_axi_wdata_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid_lane2 : in STD_LOGIC;
    s_axi_awaddr_lane2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr_lane2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_wvalid_lane2 : in STD_LOGIC;
    s_axi_wdata_lane2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid_lane3 : in STD_LOGIC;
    s_axi_awaddr_lane3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr_lane3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_wvalid_lane3 : in STD_LOGIC;
    s_axi_wdata_lane3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bready_lane1 : in STD_LOGIC;
    s_axi_rready_lane1 : in STD_LOGIC;
    s_axi_bready_lane2 : in STD_LOGIC;
    s_axi_rready_lane2 : in STD_LOGIC;
    s_axi_bready_lane3 : in STD_LOGIC;
    s_axi_rready_lane3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_AXI_TO_DRP;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_AXI_TO_DRP is
  signal \FSM_onehot_AXI_STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane3[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane3[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane3[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane3[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane3[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane3_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_reg_n_0_[3]\ : STD_LOGIC;
  signal \drpaddr_in[9]_i_2_n_0\ : STD_LOGIC;
  signal drpaddr_in_25 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal drpaddr_in_lane1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \drpaddr_in_lane1[9]_i_2_n_0\ : STD_LOGIC;
  signal drpaddr_in_lane2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \drpaddr_in_lane2[9]_i_2_n_0\ : STD_LOGIC;
  signal drpaddr_in_lane3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \drpaddr_in_lane3[9]_i_2_n_0\ : STD_LOGIC;
  signal drpdi_in_24 : STD_LOGIC;
  signal drpdi_in_lane1 : STD_LOGIC;
  signal drpdi_in_lane2 : STD_LOGIC;
  signal drpdi_in_lane3 : STD_LOGIC;
  signal drpdo_out_14 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_out_lane1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_out_lane2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_out_lane3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^drpen_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal drpen_in_i_1_n_0 : STD_LOGIC;
  signal drpen_in_lane1_i_1_n_0 : STD_LOGIC;
  signal drpen_in_lane2_i_1_n_0 : STD_LOGIC;
  signal drpen_in_lane3_i_1_n_0 : STD_LOGIC;
  signal drprdy_out_5 : STD_LOGIC;
  signal drprdy_out_lane1 : STD_LOGIC;
  signal drprdy_out_lane2 : STD_LOGIC;
  signal drprdy_out_lane3 : STD_LOGIC;
  signal \^drpwe_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal drpwe_in_i_1_n_0 : STD_LOGIC;
  signal drpwe_in_lane1_i_1_n_0 : STD_LOGIC;
  signal drpwe_in_lane2_i_1_n_0 : STD_LOGIC;
  signal drpwe_in_lane3_i_1_n_0 : STD_LOGIC;
  signal in10 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal in9 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_0_in13_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in21_in : STD_LOGIC;
  signal p_0_in25_in : STD_LOGIC;
  signal rd_req : STD_LOGIC;
  signal rd_req0 : STD_LOGIC;
  signal rd_req_i_1_n_0 : STD_LOGIC;
  signal rd_req_lane1 : STD_LOGIC;
  signal rd_req_lane10 : STD_LOGIC;
  signal rd_req_lane1_i_1_n_0 : STD_LOGIC;
  signal rd_req_lane2 : STD_LOGIC;
  signal rd_req_lane20 : STD_LOGIC;
  signal rd_req_lane2_i_1_n_0 : STD_LOGIC;
  signal rd_req_lane3 : STD_LOGIC;
  signal rd_req_lane30 : STD_LOGIC;
  signal rd_req_lane3_i_1_n_0 : STD_LOGIC;
  signal \ready_det__1\ : STD_LOGIC;
  signal ready_det_r_reg_n_0 : STD_LOGIC;
  signal \^reset\ : STD_LOGIC;
  signal s_axi_araddr_lane1_19 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal s_axi_araddr_lane2_21 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal s_axi_araddr_lane3_23 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal s_axi_arvalid_4 : STD_LOGIC;
  signal s_axi_arvalid_lane1_6 : STD_LOGIC;
  signal s_axi_arvalid_lane2_7 : STD_LOGIC;
  signal s_axi_arvalid_lane3_8 : STD_LOGIC;
  signal s_axi_awaddr_lane1_18 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal s_axi_awaddr_lane2_20 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal s_axi_awaddr_lane3_22 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal s_axi_awready_i_1_n_0 : STD_LOGIC;
  signal s_axi_awready_lane1_i_1_n_0 : STD_LOGIC;
  signal s_axi_awready_lane1_reg_n_0 : STD_LOGIC;
  signal s_axi_awready_lane2_i_1_n_0 : STD_LOGIC;
  signal s_axi_awready_lane2_reg_n_0 : STD_LOGIC;
  signal s_axi_awready_lane3_i_1_n_0 : STD_LOGIC;
  signal s_axi_awready_lane3_reg_n_0 : STD_LOGIC;
  signal s_axi_awready_reg_n_0 : STD_LOGIC;
  signal s_axi_bvalid_9 : STD_LOGIC;
  signal s_axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal s_axi_bvalid_lane1_10 : STD_LOGIC;
  signal s_axi_bvalid_lane1_i_1_n_0 : STD_LOGIC;
  signal s_axi_bvalid_lane2_11 : STD_LOGIC;
  signal s_axi_bvalid_lane2_i_1_n_0 : STD_LOGIC;
  signal s_axi_bvalid_lane3_12 : STD_LOGIC;
  signal s_axi_bvalid_lane3_i_1_n_0 : STD_LOGIC;
  signal s_axi_rdata0 : STD_LOGIC;
  signal s_axi_rdata_lane10 : STD_LOGIC;
  signal s_axi_rdata_lane20 : STD_LOGIC;
  signal s_axi_rdata_lane30 : STD_LOGIC;
  signal s_axi_rvalid_13 : STD_LOGIC;
  signal s_axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal s_axi_rvalid_lane1_15 : STD_LOGIC;
  signal s_axi_rvalid_lane1_i_1_n_0 : STD_LOGIC;
  signal s_axi_rvalid_lane2_16 : STD_LOGIC;
  signal s_axi_rvalid_lane2_i_1_n_0 : STD_LOGIC;
  signal s_axi_rvalid_lane3_17 : STD_LOGIC;
  signal s_axi_rvalid_lane3_i_1_n_0 : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_axi_wdata_lane3_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[9]\ : STD_LOGIC;
  signal s_axi_wready_0 : STD_LOGIC;
  signal s_axi_wready_lane1_1 : STD_LOGIC;
  signal s_axi_wready_lane2_2 : STD_LOGIC;
  signal s_axi_wready_lane3_3 : STD_LOGIC;
  signal tx_done : STD_LOGIC;
  signal tx_done_i_1_n_0 : STD_LOGIC;
  signal tx_done_lane1 : STD_LOGIC;
  signal tx_done_lane1_i_1_n_0 : STD_LOGIC;
  signal tx_done_lane1_i_2_n_0 : STD_LOGIC;
  signal tx_done_lane1_r : STD_LOGIC;
  signal tx_done_lane2 : STD_LOGIC;
  signal tx_done_lane2_i_1_n_0 : STD_LOGIC;
  signal tx_done_lane2_i_2_n_0 : STD_LOGIC;
  signal tx_done_lane2_r : STD_LOGIC;
  signal tx_done_lane3 : STD_LOGIC;
  signal tx_done_lane3_i_1_n_0 : STD_LOGIC;
  signal tx_done_lane3_i_2_n_0 : STD_LOGIC;
  signal tx_done_lane3_r : STD_LOGIC;
  signal tx_done_r : STD_LOGIC;
  signal u_rst_sync_RESET_n_1 : STD_LOGIC;
  signal u_rst_sync_RESET_n_3 : STD_LOGIC;
  signal u_rst_sync_RESET_n_4 : STD_LOGIC;
  signal u_rst_sync_RESET_n_5 : STD_LOGIC;
  signal u_rst_sync_RESET_n_6 : STD_LOGIC;
  signal u_rst_sync_RESET_n_7 : STD_LOGIC;
  signal u_rst_sync_RESET_n_8 : STD_LOGIC;
  signal u_rst_sync_RESET_n_9 : STD_LOGIC;
  signal wr_req : STD_LOGIC;
  signal wr_req0 : STD_LOGIC;
  signal wr_req_i_1_n_0 : STD_LOGIC;
  signal wr_req_lane1 : STD_LOGIC;
  signal wr_req_lane10 : STD_LOGIC;
  signal wr_req_lane1_i_1_n_0 : STD_LOGIC;
  signal wr_req_lane1_reg_n_0 : STD_LOGIC;
  signal wr_req_lane2 : STD_LOGIC;
  signal wr_req_lane20 : STD_LOGIC;
  signal wr_req_lane2_i_1_n_0 : STD_LOGIC;
  signal wr_req_lane2_reg_n_0 : STD_LOGIC;
  signal wr_req_lane3 : STD_LOGIC;
  signal wr_req_lane30 : STD_LOGIC;
  signal wr_req_lane3_i_1_n_0 : STD_LOGIC;
  signal wr_req_lane3_reg_n_0 : STD_LOGIC;
  signal wr_req_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE[4]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE_lane1[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE_lane1[4]_i_1\ : label is "soft_lutpair131";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane1_reg[0]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane1_reg[1]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane1_reg[2]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane1_reg[3]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane1_reg[4]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE_lane2[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE_lane2[4]_i_1\ : label is "soft_lutpair132";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane2_reg[0]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane2_reg[1]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane2_reg[2]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane2_reg[3]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane2_reg[4]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE_lane3[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE_lane3[4]_i_1\ : label is "soft_lutpair133";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane3_reg[0]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane3_reg[1]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane3_reg[2]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane3_reg[3]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane3_reg[4]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[0]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[1]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[2]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[3]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[4]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute SOFT_HLUTNM of \drpaddr_in[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \drpaddr_in[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \drpaddr_in[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \drpaddr_in[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \drpaddr_in[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \drpaddr_in[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \drpaddr_in[6]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \drpaddr_in[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \drpaddr_in[8]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \drpaddr_in[9]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[3]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[7]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[8]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[9]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[5]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[6]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[7]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[8]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[9]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \drpaddr_in_lane3[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \drpaddr_in_lane3[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \drpaddr_in_lane3[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \drpaddr_in_lane3[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \drpaddr_in_lane3[4]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \drpaddr_in_lane3[5]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \drpaddr_in_lane3[6]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \drpaddr_in_lane3[7]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \drpaddr_in_lane3[8]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \drpaddr_in_lane3[9]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of s_axi_awready_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of s_axi_awready_lane1_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of s_axi_awready_lane2_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of s_axi_awready_lane3_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of s_axi_bvalid_INST_0 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of s_axi_bvalid_i_1 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of s_axi_bvalid_lane1_INST_0 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of s_axi_bvalid_lane1_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of s_axi_bvalid_lane2_INST_0 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of s_axi_bvalid_lane2_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of s_axi_bvalid_lane3_INST_0 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of s_axi_bvalid_lane3_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of s_axi_rvalid_INST_0 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of s_axi_rvalid_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of s_axi_rvalid_lane1_INST_0 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of s_axi_rvalid_lane1_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of s_axi_rvalid_lane2_INST_0 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of s_axi_rvalid_lane2_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of s_axi_rvalid_lane3_INST_0 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of s_axi_rvalid_lane3_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of wr_req_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of wr_req_lane1_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of wr_req_lane2_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of wr_req_lane3_i_1 : label is "soft_lutpair137";
begin
  drpen_in(3 downto 0) <= \^drpen_in\(3 downto 0);
  drpwe_in(3 downto 0) <= \^drpwe_in\(3 downto 0);
\FSM_onehot_AXI_STATE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => wr_req,
      I3 => tx_done_r,
      I4 => tx_done,
      I5 => p_0_in25_in,
      O => \FSM_onehot_AXI_STATE[0]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      I1 => p_0_in25_in,
      I2 => tx_done,
      I3 => tx_done_r,
      I4 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_AXI_STATE[1]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_req,
      I1 => s_axi_arvalid,
      O => \FSM_onehot_AXI_STATE[2]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wready_0,
      I1 => s_axi_wvalid,
      O => \FSM_onehot_AXI_STATE[3]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => wr_req,
      I3 => s_axi_wvalid,
      I4 => s_axi_wready_0,
      O => \FSM_onehot_AXI_STATE[4]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => s_axi_arvalid_lane1,
      I1 => s_axi_awvalid_lane1,
      I2 => wr_req_lane1,
      I3 => tx_done_lane1_r,
      I4 => tx_done_lane1,
      I5 => p_0_in21_in,
      O => \FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\,
      I1 => p_0_in21_in,
      I2 => tx_done_lane1,
      I3 => tx_done_lane1_r,
      I4 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      O => \FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_req_lane1,
      I1 => s_axi_arvalid_lane1,
      O => \FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wready_lane1_1,
      I1 => s_axi_wvalid_lane1,
      O => \FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => s_axi_awvalid_lane1,
      I1 => s_axi_arvalid_lane1,
      I2 => wr_req_lane1,
      I3 => s_axi_wvalid_lane1,
      I4 => s_axi_wready_lane1_1,
      O => \FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0\,
      Q => wr_req_lane1,
      S => \^reset\
    );
\FSM_onehot_AXI_STATE_lane1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0\,
      Q => p_0_in21_in,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0\,
      Q => s_axi_wready_lane1_1,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => s_axi_arvalid_lane2,
      I1 => s_axi_awvalid_lane2,
      I2 => wr_req_lane2,
      I3 => tx_done_lane2_r,
      I4 => tx_done_lane2,
      I5 => p_0_in17_in,
      O => \FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\,
      I1 => p_0_in17_in,
      I2 => tx_done_lane2,
      I3 => tx_done_lane2_r,
      I4 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      O => \FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane2[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_req_lane2,
      I1 => s_axi_arvalid_lane2,
      O => \FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wready_lane2_2,
      I1 => s_axi_wvalid_lane2,
      O => \FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => s_axi_awvalid_lane2,
      I1 => s_axi_arvalid_lane2,
      I2 => wr_req_lane2,
      I3 => s_axi_wvalid_lane2,
      I4 => s_axi_wready_lane2_2,
      O => \FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane2_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0\,
      Q => wr_req_lane2,
      S => \^reset\
    );
\FSM_onehot_AXI_STATE_lane2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0\,
      Q => p_0_in17_in,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0\,
      Q => s_axi_wready_lane2_2,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => s_axi_arvalid_lane3,
      I1 => s_axi_awvalid_lane3,
      I2 => wr_req_lane3,
      I3 => tx_done_lane3_r,
      I4 => tx_done_lane3,
      I5 => p_0_in13_in,
      O => \FSM_onehot_AXI_STATE_lane3[0]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[3]\,
      I1 => p_0_in13_in,
      I2 => tx_done_lane3,
      I3 => tx_done_lane3_r,
      I4 => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2]\,
      O => \FSM_onehot_AXI_STATE_lane3[1]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane3[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_req_lane3,
      I1 => s_axi_arvalid_lane3,
      O => \FSM_onehot_AXI_STATE_lane3[2]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane3[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wready_lane3_3,
      I1 => s_axi_wvalid_lane3,
      O => \FSM_onehot_AXI_STATE_lane3[3]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane3[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => s_axi_awvalid_lane3,
      I1 => s_axi_arvalid_lane3,
      I2 => wr_req_lane3,
      I3 => s_axi_wvalid_lane3,
      I4 => s_axi_wready_lane3_3,
      O => \FSM_onehot_AXI_STATE_lane3[4]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane3_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane3[0]_i_1_n_0\,
      Q => wr_req_lane3,
      S => \^reset\
    );
\FSM_onehot_AXI_STATE_lane3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane3[1]_i_1_n_0\,
      Q => p_0_in13_in,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane3[2]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane3[3]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[3]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane3[4]_i_1_n_0\,
      Q => s_axi_wready_lane3_3,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[0]_i_1_n_0\,
      Q => wr_req,
      S => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[1]_i_1_n_0\,
      Q => p_0_in25_in,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[2]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[3]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[4]_i_1_n_0\,
      Q => s_axi_wready_0,
      R => \^reset\
    );
\drpaddr_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(0),
      I1 => s_axi_wready_0,
      I2 => in10(0),
      O => drpaddr_in_25(0)
    );
\drpaddr_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(1),
      I1 => s_axi_wready_0,
      I2 => in10(1),
      O => drpaddr_in_25(1)
    );
\drpaddr_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(2),
      I1 => s_axi_wready_0,
      I2 => in10(2),
      O => drpaddr_in_25(2)
    );
\drpaddr_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(3),
      I1 => s_axi_wready_0,
      I2 => in10(3),
      O => drpaddr_in_25(3)
    );
\drpaddr_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(4),
      I1 => s_axi_wready_0,
      I2 => in10(4),
      O => drpaddr_in_25(4)
    );
\drpaddr_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(5),
      I1 => s_axi_wready_0,
      I2 => in10(5),
      O => drpaddr_in_25(5)
    );
\drpaddr_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(6),
      I1 => s_axi_wready_0,
      I2 => in10(6),
      O => drpaddr_in_25(6)
    );
\drpaddr_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(7),
      I1 => s_axi_wready_0,
      I2 => in10(7),
      O => drpaddr_in_25(7)
    );
\drpaddr_in[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(8),
      I1 => s_axi_wready_0,
      I2 => in10(8),
      O => drpaddr_in_25(8)
    );
\drpaddr_in[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I1 => s_axi_wready_0,
      O => \drpaddr_in[9]_i_2_n_0\
    );
\drpaddr_in[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(9),
      I1 => s_axi_wready_0,
      I2 => in10(9),
      O => drpaddr_in_25(9)
    );
\drpaddr_in_lane1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_18(2),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_19(2),
      O => drpaddr_in_lane1(0)
    );
\drpaddr_in_lane1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_18(3),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_19(3),
      O => drpaddr_in_lane1(1)
    );
\drpaddr_in_lane1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_18(4),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_19(4),
      O => drpaddr_in_lane1(2)
    );
\drpaddr_in_lane1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_18(5),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_19(5),
      O => drpaddr_in_lane1(3)
    );
\drpaddr_in_lane1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_18(6),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_19(6),
      O => drpaddr_in_lane1(4)
    );
\drpaddr_in_lane1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_18(7),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_19(7),
      O => drpaddr_in_lane1(5)
    );
\drpaddr_in_lane1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_18(8),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_19(8),
      O => drpaddr_in_lane1(6)
    );
\drpaddr_in_lane1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_18(9),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_19(9),
      O => drpaddr_in_lane1(7)
    );
\drpaddr_in_lane1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_18(10),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_19(10),
      O => drpaddr_in_lane1(8)
    );
\drpaddr_in_lane1[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I1 => s_axi_wready_lane1_1,
      O => \drpaddr_in_lane1[9]_i_2_n_0\
    );
\drpaddr_in_lane1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_18(11),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_19(11),
      O => drpaddr_in_lane1(9)
    );
\drpaddr_in_lane1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane1[9]_i_2_n_0\,
      D => drpaddr_in_lane1(0),
      Q => drpaddr_in(10),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane1[9]_i_2_n_0\,
      D => drpaddr_in_lane1(1),
      Q => drpaddr_in(11),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane1[9]_i_2_n_0\,
      D => drpaddr_in_lane1(2),
      Q => drpaddr_in(12),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane1[9]_i_2_n_0\,
      D => drpaddr_in_lane1(3),
      Q => drpaddr_in(13),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane1[9]_i_2_n_0\,
      D => drpaddr_in_lane1(4),
      Q => drpaddr_in(14),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane1[9]_i_2_n_0\,
      D => drpaddr_in_lane1(5),
      Q => drpaddr_in(15),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane1[9]_i_2_n_0\,
      D => drpaddr_in_lane1(6),
      Q => drpaddr_in(16),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane1[9]_i_2_n_0\,
      D => drpaddr_in_lane1(7),
      Q => drpaddr_in(17),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane1[9]_i_2_n_0\,
      D => drpaddr_in_lane1(8),
      Q => drpaddr_in(18),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane1[9]_i_2_n_0\,
      D => drpaddr_in_lane1(9),
      Q => drpaddr_in(19),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_20(2),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_21(2),
      O => drpaddr_in_lane2(0)
    );
\drpaddr_in_lane2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_20(3),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_21(3),
      O => drpaddr_in_lane2(1)
    );
\drpaddr_in_lane2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_20(4),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_21(4),
      O => drpaddr_in_lane2(2)
    );
\drpaddr_in_lane2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_20(5),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_21(5),
      O => drpaddr_in_lane2(3)
    );
\drpaddr_in_lane2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_20(6),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_21(6),
      O => drpaddr_in_lane2(4)
    );
\drpaddr_in_lane2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_20(7),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_21(7),
      O => drpaddr_in_lane2(5)
    );
\drpaddr_in_lane2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_20(8),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_21(8),
      O => drpaddr_in_lane2(6)
    );
\drpaddr_in_lane2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_20(9),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_21(9),
      O => drpaddr_in_lane2(7)
    );
\drpaddr_in_lane2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_20(10),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_21(10),
      O => drpaddr_in_lane2(8)
    );
\drpaddr_in_lane2[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      I1 => s_axi_wready_lane2_2,
      O => \drpaddr_in_lane2[9]_i_2_n_0\
    );
\drpaddr_in_lane2[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_20(11),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_21(11),
      O => drpaddr_in_lane2(9)
    );
\drpaddr_in_lane2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane2[9]_i_2_n_0\,
      D => drpaddr_in_lane2(0),
      Q => drpaddr_in(20),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane2[9]_i_2_n_0\,
      D => drpaddr_in_lane2(1),
      Q => drpaddr_in(21),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane2[9]_i_2_n_0\,
      D => drpaddr_in_lane2(2),
      Q => drpaddr_in(22),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane2[9]_i_2_n_0\,
      D => drpaddr_in_lane2(3),
      Q => drpaddr_in(23),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane2[9]_i_2_n_0\,
      D => drpaddr_in_lane2(4),
      Q => drpaddr_in(24),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane2[9]_i_2_n_0\,
      D => drpaddr_in_lane2(5),
      Q => drpaddr_in(25),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane2[9]_i_2_n_0\,
      D => drpaddr_in_lane2(6),
      Q => drpaddr_in(26),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane2[9]_i_2_n_0\,
      D => drpaddr_in_lane2(7),
      Q => drpaddr_in(27),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane2[9]_i_2_n_0\,
      D => drpaddr_in_lane2(8),
      Q => drpaddr_in(28),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane2[9]_i_2_n_0\,
      D => drpaddr_in_lane2(9),
      Q => drpaddr_in(29),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane3_22(2),
      I1 => s_axi_wready_lane3_3,
      I2 => s_axi_araddr_lane3_23(2),
      O => drpaddr_in_lane3(0)
    );
\drpaddr_in_lane3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane3_22(3),
      I1 => s_axi_wready_lane3_3,
      I2 => s_axi_araddr_lane3_23(3),
      O => drpaddr_in_lane3(1)
    );
\drpaddr_in_lane3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane3_22(4),
      I1 => s_axi_wready_lane3_3,
      I2 => s_axi_araddr_lane3_23(4),
      O => drpaddr_in_lane3(2)
    );
\drpaddr_in_lane3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane3_22(5),
      I1 => s_axi_wready_lane3_3,
      I2 => s_axi_araddr_lane3_23(5),
      O => drpaddr_in_lane3(3)
    );
\drpaddr_in_lane3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane3_22(6),
      I1 => s_axi_wready_lane3_3,
      I2 => s_axi_araddr_lane3_23(6),
      O => drpaddr_in_lane3(4)
    );
\drpaddr_in_lane3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane3_22(7),
      I1 => s_axi_wready_lane3_3,
      I2 => s_axi_araddr_lane3_23(7),
      O => drpaddr_in_lane3(5)
    );
\drpaddr_in_lane3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane3_22(8),
      I1 => s_axi_wready_lane3_3,
      I2 => s_axi_araddr_lane3_23(8),
      O => drpaddr_in_lane3(6)
    );
\drpaddr_in_lane3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane3_22(9),
      I1 => s_axi_wready_lane3_3,
      I2 => s_axi_araddr_lane3_23(9),
      O => drpaddr_in_lane3(7)
    );
\drpaddr_in_lane3[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane3_22(10),
      I1 => s_axi_wready_lane3_3,
      I2 => s_axi_araddr_lane3_23(10),
      O => drpaddr_in_lane3(8)
    );
\drpaddr_in_lane3[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2]\,
      I1 => s_axi_wready_lane3_3,
      O => \drpaddr_in_lane3[9]_i_2_n_0\
    );
\drpaddr_in_lane3[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane3_22(11),
      I1 => s_axi_wready_lane3_3,
      I2 => s_axi_araddr_lane3_23(11),
      O => drpaddr_in_lane3(9)
    );
\drpaddr_in_lane3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane3[9]_i_2_n_0\,
      D => drpaddr_in_lane3(0),
      Q => drpaddr_in(30),
      R => u_rst_sync_RESET_n_7
    );
\drpaddr_in_lane3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane3[9]_i_2_n_0\,
      D => drpaddr_in_lane3(1),
      Q => drpaddr_in(31),
      R => u_rst_sync_RESET_n_7
    );
\drpaddr_in_lane3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane3[9]_i_2_n_0\,
      D => drpaddr_in_lane3(2),
      Q => drpaddr_in(32),
      R => u_rst_sync_RESET_n_7
    );
\drpaddr_in_lane3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane3[9]_i_2_n_0\,
      D => drpaddr_in_lane3(3),
      Q => drpaddr_in(33),
      R => u_rst_sync_RESET_n_7
    );
\drpaddr_in_lane3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane3[9]_i_2_n_0\,
      D => drpaddr_in_lane3(4),
      Q => drpaddr_in(34),
      R => u_rst_sync_RESET_n_7
    );
\drpaddr_in_lane3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane3[9]_i_2_n_0\,
      D => drpaddr_in_lane3(5),
      Q => drpaddr_in(35),
      R => u_rst_sync_RESET_n_7
    );
\drpaddr_in_lane3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane3[9]_i_2_n_0\,
      D => drpaddr_in_lane3(6),
      Q => drpaddr_in(36),
      R => u_rst_sync_RESET_n_7
    );
\drpaddr_in_lane3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane3[9]_i_2_n_0\,
      D => drpaddr_in_lane3(7),
      Q => drpaddr_in(37),
      R => u_rst_sync_RESET_n_7
    );
\drpaddr_in_lane3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane3[9]_i_2_n_0\,
      D => drpaddr_in_lane3(8),
      Q => drpaddr_in(38),
      R => u_rst_sync_RESET_n_7
    );
\drpaddr_in_lane3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in_lane3[9]_i_2_n_0\,
      D => drpaddr_in_lane3(9),
      Q => drpaddr_in(39),
      R => u_rst_sync_RESET_n_7
    );
\drpaddr_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in_25(0),
      Q => drpaddr_in(0),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in_25(1),
      Q => drpaddr_in(1),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in_25(2),
      Q => drpaddr_in(2),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in_25(3),
      Q => drpaddr_in(3),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in_25(4),
      Q => drpaddr_in(4),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in_25(5),
      Q => drpaddr_in(5),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in_25(6),
      Q => drpaddr_in(6),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in_25(7),
      Q => drpaddr_in(7),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in_25(8),
      Q => drpaddr_in(8),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in_25(9),
      Q => drpaddr_in(9),
      R => u_rst_sync_RESET_n_1
    );
\drpdi_in[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      I1 => s_axi_wready_0,
      O => drpdi_in_24
    );
\drpdi_in_lane1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\,
      I1 => s_axi_wready_lane1_1,
      O => drpdi_in_lane1
    );
\drpdi_in_lane1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[0]\,
      Q => drpdi_in(16),
      R => \^reset\
    );
\drpdi_in_lane1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[10]\,
      Q => drpdi_in(26),
      R => \^reset\
    );
\drpdi_in_lane1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[11]\,
      Q => drpdi_in(27),
      R => \^reset\
    );
\drpdi_in_lane1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[12]\,
      Q => drpdi_in(28),
      R => \^reset\
    );
\drpdi_in_lane1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[13]\,
      Q => drpdi_in(29),
      R => \^reset\
    );
\drpdi_in_lane1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[14]\,
      Q => drpdi_in(30),
      R => \^reset\
    );
\drpdi_in_lane1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[15]\,
      Q => drpdi_in(31),
      R => \^reset\
    );
\drpdi_in_lane1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[1]\,
      Q => drpdi_in(17),
      R => \^reset\
    );
\drpdi_in_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[2]\,
      Q => drpdi_in(18),
      R => \^reset\
    );
\drpdi_in_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[3]\,
      Q => drpdi_in(19),
      R => \^reset\
    );
\drpdi_in_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[4]\,
      Q => drpdi_in(20),
      R => \^reset\
    );
\drpdi_in_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[5]\,
      Q => drpdi_in(21),
      R => \^reset\
    );
\drpdi_in_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[6]\,
      Q => drpdi_in(22),
      R => \^reset\
    );
\drpdi_in_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[7]\,
      Q => drpdi_in(23),
      R => \^reset\
    );
\drpdi_in_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[8]\,
      Q => drpdi_in(24),
      R => \^reset\
    );
\drpdi_in_lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane1,
      D => \s_axi_wdata_lane1_reg_n_0_[9]\,
      Q => drpdi_in(25),
      R => \^reset\
    );
\drpdi_in_lane2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\,
      I1 => s_axi_wready_lane2_2,
      O => drpdi_in_lane2
    );
\drpdi_in_lane2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[0]\,
      Q => drpdi_in(32),
      R => \^reset\
    );
\drpdi_in_lane2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[10]\,
      Q => drpdi_in(42),
      R => \^reset\
    );
\drpdi_in_lane2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[11]\,
      Q => drpdi_in(43),
      R => \^reset\
    );
\drpdi_in_lane2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[12]\,
      Q => drpdi_in(44),
      R => \^reset\
    );
\drpdi_in_lane2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[13]\,
      Q => drpdi_in(45),
      R => \^reset\
    );
\drpdi_in_lane2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[14]\,
      Q => drpdi_in(46),
      R => \^reset\
    );
\drpdi_in_lane2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[15]\,
      Q => drpdi_in(47),
      R => \^reset\
    );
\drpdi_in_lane2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[1]\,
      Q => drpdi_in(33),
      R => \^reset\
    );
\drpdi_in_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[2]\,
      Q => drpdi_in(34),
      R => \^reset\
    );
\drpdi_in_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[3]\,
      Q => drpdi_in(35),
      R => \^reset\
    );
\drpdi_in_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[4]\,
      Q => drpdi_in(36),
      R => \^reset\
    );
\drpdi_in_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[5]\,
      Q => drpdi_in(37),
      R => \^reset\
    );
\drpdi_in_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[6]\,
      Q => drpdi_in(38),
      R => \^reset\
    );
\drpdi_in_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[7]\,
      Q => drpdi_in(39),
      R => \^reset\
    );
\drpdi_in_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[8]\,
      Q => drpdi_in(40),
      R => \^reset\
    );
\drpdi_in_lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane2,
      D => \s_axi_wdata_lane2_reg_n_0_[9]\,
      Q => drpdi_in(41),
      R => \^reset\
    );
\drpdi_in_lane3[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[3]\,
      I1 => s_axi_wready_lane3_3,
      O => drpdi_in_lane3
    );
\drpdi_in_lane3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[0]\,
      Q => drpdi_in(48),
      R => \^reset\
    );
\drpdi_in_lane3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[10]\,
      Q => drpdi_in(58),
      R => \^reset\
    );
\drpdi_in_lane3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[11]\,
      Q => drpdi_in(59),
      R => \^reset\
    );
\drpdi_in_lane3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[12]\,
      Q => drpdi_in(60),
      R => \^reset\
    );
\drpdi_in_lane3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[13]\,
      Q => drpdi_in(61),
      R => \^reset\
    );
\drpdi_in_lane3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[14]\,
      Q => drpdi_in(62),
      R => \^reset\
    );
\drpdi_in_lane3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[15]\,
      Q => drpdi_in(63),
      R => \^reset\
    );
\drpdi_in_lane3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[1]\,
      Q => drpdi_in(49),
      R => \^reset\
    );
\drpdi_in_lane3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[2]\,
      Q => drpdi_in(50),
      R => \^reset\
    );
\drpdi_in_lane3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[3]\,
      Q => drpdi_in(51),
      R => \^reset\
    );
\drpdi_in_lane3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[4]\,
      Q => drpdi_in(52),
      R => \^reset\
    );
\drpdi_in_lane3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[5]\,
      Q => drpdi_in(53),
      R => \^reset\
    );
\drpdi_in_lane3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[6]\,
      Q => drpdi_in(54),
      R => \^reset\
    );
\drpdi_in_lane3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[7]\,
      Q => drpdi_in(55),
      R => \^reset\
    );
\drpdi_in_lane3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[8]\,
      Q => drpdi_in(56),
      R => \^reset\
    );
\drpdi_in_lane3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_lane3,
      D => \s_axi_wdata_lane3_reg_n_0_[9]\,
      Q => drpdi_in(57),
      R => \^reset\
    );
\drpdi_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[0]\,
      Q => drpdi_in(0),
      R => \^reset\
    );
\drpdi_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[10]\,
      Q => drpdi_in(10),
      R => \^reset\
    );
\drpdi_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[11]\,
      Q => drpdi_in(11),
      R => \^reset\
    );
\drpdi_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[12]\,
      Q => drpdi_in(12),
      R => \^reset\
    );
\drpdi_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[13]\,
      Q => drpdi_in(13),
      R => \^reset\
    );
\drpdi_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[14]\,
      Q => drpdi_in(14),
      R => \^reset\
    );
\drpdi_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[15]\,
      Q => drpdi_in(15),
      R => \^reset\
    );
\drpdi_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[1]\,
      Q => drpdi_in(1),
      R => \^reset\
    );
\drpdi_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[2]\,
      Q => drpdi_in(2),
      R => \^reset\
    );
\drpdi_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[3]\,
      Q => drpdi_in(3),
      R => \^reset\
    );
\drpdi_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[4]\,
      Q => drpdi_in(4),
      R => \^reset\
    );
\drpdi_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[5]\,
      Q => drpdi_in(5),
      R => \^reset\
    );
\drpdi_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[6]\,
      Q => drpdi_in(6),
      R => \^reset\
    );
\drpdi_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[7]\,
      Q => drpdi_in(7),
      R => \^reset\
    );
\drpdi_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[8]\,
      Q => drpdi_in(8),
      R => \^reset\
    );
\drpdi_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in_24,
      D => \s_axi_wdata_reg_n_0_[9]\,
      Q => drpdi_in(9),
      R => \^reset\
    );
\drpdo_out_lane1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(16),
      Q => drpdo_out_lane1(0),
      R => \^reset\
    );
\drpdo_out_lane1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(26),
      Q => drpdo_out_lane1(10),
      R => \^reset\
    );
\drpdo_out_lane1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(27),
      Q => drpdo_out_lane1(11),
      R => \^reset\
    );
\drpdo_out_lane1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(28),
      Q => drpdo_out_lane1(12),
      R => \^reset\
    );
\drpdo_out_lane1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(29),
      Q => drpdo_out_lane1(13),
      R => \^reset\
    );
\drpdo_out_lane1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(30),
      Q => drpdo_out_lane1(14),
      R => \^reset\
    );
\drpdo_out_lane1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(31),
      Q => drpdo_out_lane1(15),
      R => \^reset\
    );
\drpdo_out_lane1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(17),
      Q => drpdo_out_lane1(1),
      R => \^reset\
    );
\drpdo_out_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(18),
      Q => drpdo_out_lane1(2),
      R => \^reset\
    );
\drpdo_out_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(19),
      Q => drpdo_out_lane1(3),
      R => \^reset\
    );
\drpdo_out_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(20),
      Q => drpdo_out_lane1(4),
      R => \^reset\
    );
\drpdo_out_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(21),
      Q => drpdo_out_lane1(5),
      R => \^reset\
    );
\drpdo_out_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(22),
      Q => drpdo_out_lane1(6),
      R => \^reset\
    );
\drpdo_out_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(23),
      Q => drpdo_out_lane1(7),
      R => \^reset\
    );
\drpdo_out_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(24),
      Q => drpdo_out_lane1(8),
      R => \^reset\
    );
\drpdo_out_lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(25),
      Q => drpdo_out_lane1(9),
      R => \^reset\
    );
\drpdo_out_lane2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(32),
      Q => drpdo_out_lane2(0),
      R => \^reset\
    );
\drpdo_out_lane2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(42),
      Q => drpdo_out_lane2(10),
      R => \^reset\
    );
\drpdo_out_lane2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(43),
      Q => drpdo_out_lane2(11),
      R => \^reset\
    );
\drpdo_out_lane2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(44),
      Q => drpdo_out_lane2(12),
      R => \^reset\
    );
\drpdo_out_lane2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(45),
      Q => drpdo_out_lane2(13),
      R => \^reset\
    );
\drpdo_out_lane2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(46),
      Q => drpdo_out_lane2(14),
      R => \^reset\
    );
\drpdo_out_lane2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(47),
      Q => drpdo_out_lane2(15),
      R => \^reset\
    );
\drpdo_out_lane2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(33),
      Q => drpdo_out_lane2(1),
      R => \^reset\
    );
\drpdo_out_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(34),
      Q => drpdo_out_lane2(2),
      R => \^reset\
    );
\drpdo_out_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(35),
      Q => drpdo_out_lane2(3),
      R => \^reset\
    );
\drpdo_out_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(36),
      Q => drpdo_out_lane2(4),
      R => \^reset\
    );
\drpdo_out_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(37),
      Q => drpdo_out_lane2(5),
      R => \^reset\
    );
\drpdo_out_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(38),
      Q => drpdo_out_lane2(6),
      R => \^reset\
    );
\drpdo_out_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(39),
      Q => drpdo_out_lane2(7),
      R => \^reset\
    );
\drpdo_out_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(40),
      Q => drpdo_out_lane2(8),
      R => \^reset\
    );
\drpdo_out_lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(41),
      Q => drpdo_out_lane2(9),
      R => \^reset\
    );
\drpdo_out_lane3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(48),
      Q => drpdo_out_lane3(0),
      R => \^reset\
    );
\drpdo_out_lane3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(58),
      Q => drpdo_out_lane3(10),
      R => \^reset\
    );
\drpdo_out_lane3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(59),
      Q => drpdo_out_lane3(11),
      R => \^reset\
    );
\drpdo_out_lane3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(60),
      Q => drpdo_out_lane3(12),
      R => \^reset\
    );
\drpdo_out_lane3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(61),
      Q => drpdo_out_lane3(13),
      R => \^reset\
    );
\drpdo_out_lane3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(62),
      Q => drpdo_out_lane3(14),
      R => \^reset\
    );
\drpdo_out_lane3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(63),
      Q => drpdo_out_lane3(15),
      R => \^reset\
    );
\drpdo_out_lane3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(49),
      Q => drpdo_out_lane3(1),
      R => \^reset\
    );
\drpdo_out_lane3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(50),
      Q => drpdo_out_lane3(2),
      R => \^reset\
    );
\drpdo_out_lane3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(51),
      Q => drpdo_out_lane3(3),
      R => \^reset\
    );
\drpdo_out_lane3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(52),
      Q => drpdo_out_lane3(4),
      R => \^reset\
    );
\drpdo_out_lane3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(53),
      Q => drpdo_out_lane3(5),
      R => \^reset\
    );
\drpdo_out_lane3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(54),
      Q => drpdo_out_lane3(6),
      R => \^reset\
    );
\drpdo_out_lane3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(55),
      Q => drpdo_out_lane3(7),
      R => \^reset\
    );
\drpdo_out_lane3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(56),
      Q => drpdo_out_lane3(8),
      R => \^reset\
    );
\drpdo_out_lane3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(57),
      Q => drpdo_out_lane3(9),
      R => \^reset\
    );
\drpdo_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(0),
      Q => drpdo_out_14(0),
      R => \^reset\
    );
\drpdo_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(10),
      Q => drpdo_out_14(10),
      R => \^reset\
    );
\drpdo_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(11),
      Q => drpdo_out_14(11),
      R => \^reset\
    );
\drpdo_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(12),
      Q => drpdo_out_14(12),
      R => \^reset\
    );
\drpdo_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(13),
      Q => drpdo_out_14(13),
      R => \^reset\
    );
\drpdo_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(14),
      Q => drpdo_out_14(14),
      R => \^reset\
    );
\drpdo_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(15),
      Q => drpdo_out_14(15),
      R => \^reset\
    );
\drpdo_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(1),
      Q => drpdo_out_14(1),
      R => \^reset\
    );
\drpdo_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(2),
      Q => drpdo_out_14(2),
      R => \^reset\
    );
\drpdo_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(3),
      Q => drpdo_out_14(3),
      R => \^reset\
    );
\drpdo_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(4),
      Q => drpdo_out_14(4),
      R => \^reset\
    );
\drpdo_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(5),
      Q => drpdo_out_14(5),
      R => \^reset\
    );
\drpdo_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(6),
      Q => drpdo_out_14(6),
      R => \^reset\
    );
\drpdo_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(7),
      Q => drpdo_out_14(7),
      R => \^reset\
    );
\drpdo_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(8),
      Q => drpdo_out_14(8),
      R => \^reset\
    );
\drpdo_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpdo_out(9),
      Q => drpdo_out_14(9),
      R => \^reset\
    );
drpen_in_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFFFFAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I1 => s_axi_wready_0,
      I2 => tx_done,
      I3 => p_0_in25_in,
      I4 => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      I5 => \^drpen_in\(0),
      O => drpen_in_i_1_n_0
    );
drpen_in_lane1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFFFFAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I1 => s_axi_wready_lane1_1,
      I2 => tx_done_lane1,
      I3 => p_0_in21_in,
      I4 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\,
      I5 => \^drpen_in\(1),
      O => drpen_in_lane1_i_1_n_0
    );
drpen_in_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpen_in_lane1_i_1_n_0,
      Q => \^drpen_in\(1),
      R => \^reset\
    );
drpen_in_lane2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFFFFAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      I1 => s_axi_wready_lane2_2,
      I2 => tx_done_lane2,
      I3 => p_0_in17_in,
      I4 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\,
      I5 => \^drpen_in\(2),
      O => drpen_in_lane2_i_1_n_0
    );
drpen_in_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpen_in_lane2_i_1_n_0,
      Q => \^drpen_in\(2),
      R => \^reset\
    );
drpen_in_lane3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFFFFAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2]\,
      I1 => s_axi_wready_lane3_3,
      I2 => tx_done_lane3,
      I3 => p_0_in13_in,
      I4 => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[3]\,
      I5 => \^drpen_in\(3),
      O => drpen_in_lane3_i_1_n_0
    );
drpen_in_lane3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpen_in_lane3_i_1_n_0,
      Q => \^drpen_in\(3),
      R => \^reset\
    );
drpen_in_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpen_in_i_1_n_0,
      Q => \^drpen_in\(0),
      R => \^reset\
    );
drprdy_out_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drprdy_out(1),
      Q => drprdy_out_lane1,
      R => \^reset\
    );
drprdy_out_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drprdy_out(2),
      Q => drprdy_out_lane2,
      R => \^reset\
    );
drprdy_out_lane3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drprdy_out(3),
      Q => drprdy_out_lane3,
      R => \^reset\
    );
drprdy_out_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drprdy_out(0),
      Q => drprdy_out_5,
      R => \^reset\
    );
drpwe_in_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      I1 => s_axi_wready_0,
      I2 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I3 => p_0_in25_in,
      I4 => tx_done,
      I5 => \^drpwe_in\(0),
      O => drpwe_in_i_1_n_0
    );
drpwe_in_lane1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\,
      I1 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I2 => s_axi_wready_lane1_1,
      I3 => p_0_in21_in,
      I4 => tx_done_lane1,
      I5 => \^drpwe_in\(1),
      O => drpwe_in_lane1_i_1_n_0
    );
drpwe_in_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpwe_in_lane1_i_1_n_0,
      Q => \^drpwe_in\(1),
      R => \^reset\
    );
drpwe_in_lane2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\,
      I1 => s_axi_wready_lane2_2,
      I2 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      I3 => p_0_in17_in,
      I4 => tx_done_lane2,
      I5 => \^drpwe_in\(2),
      O => drpwe_in_lane2_i_1_n_0
    );
drpwe_in_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpwe_in_lane2_i_1_n_0,
      Q => \^drpwe_in\(2),
      R => \^reset\
    );
drpwe_in_lane3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[3]\,
      I1 => s_axi_wready_lane3_3,
      I2 => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2]\,
      I3 => p_0_in13_in,
      I4 => tx_done_lane3,
      I5 => \^drpwe_in\(3),
      O => drpwe_in_lane3_i_1_n_0
    );
drpwe_in_lane3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpwe_in_lane3_i_1_n_0,
      Q => \^drpwe_in\(3),
      R => \^reset\
    );
drpwe_in_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpwe_in_i_1_n_0,
      Q => \^drpwe_in\(0),
      R => \^reset\
    );
rd_req_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_req0,
      I1 => wr_req,
      I2 => rd_req,
      O => rd_req_i_1_n_0
    );
rd_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101000000000000"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I1 => s_axi_wready_0,
      I2 => s_axi_awvalid,
      I3 => s_axi_arvalid_4,
      I4 => s_axi_awready_reg_n_0,
      I5 => s_axi_arvalid,
      O => rd_req0
    );
rd_req_lane1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_req_lane10,
      I1 => wr_req_lane1,
      I2 => rd_req_lane1,
      O => rd_req_lane1_i_1_n_0
    );
rd_req_lane1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101000000000000"
    )
        port map (
      I0 => s_axi_wready_lane1_1,
      I1 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I2 => s_axi_awvalid_lane1,
      I3 => s_axi_arvalid_lane1_6,
      I4 => s_axi_awready_lane1_reg_n_0,
      I5 => s_axi_arvalid_lane1,
      O => rd_req_lane10
    );
rd_req_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => rd_req_lane1_i_1_n_0,
      Q => rd_req_lane1,
      R => \^reset\
    );
rd_req_lane2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_req_lane20,
      I1 => wr_req_lane2,
      I2 => rd_req_lane2,
      O => rd_req_lane2_i_1_n_0
    );
rd_req_lane2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101000000000000"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_awvalid_lane2,
      I3 => s_axi_arvalid_lane2_7,
      I4 => s_axi_awready_lane2_reg_n_0,
      I5 => s_axi_arvalid_lane2,
      O => rd_req_lane20
    );
rd_req_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => rd_req_lane2_i_1_n_0,
      Q => rd_req_lane2,
      R => \^reset\
    );
rd_req_lane3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_req_lane30,
      I1 => wr_req_lane3,
      I2 => rd_req_lane3,
      O => rd_req_lane3_i_1_n_0
    );
rd_req_lane3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101000000000000"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2]\,
      I1 => s_axi_wready_lane3_3,
      I2 => s_axi_awvalid_lane3,
      I3 => s_axi_arvalid_lane3_8,
      I4 => s_axi_awready_lane3_reg_n_0,
      I5 => s_axi_arvalid_lane3,
      O => rd_req_lane30
    );
rd_req_lane3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => rd_req_lane3_i_1_n_0,
      Q => rd_req_lane3,
      R => \^reset\
    );
rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => rd_req_i_1_n_0,
      Q => rd_req,
      R => \^reset\
    );
ready_det_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_axi_rready,
      I1 => rd_req,
      I2 => s_axi_bready,
      I3 => wr_req_reg_n_0,
      I4 => ready_det_r_reg_n_0,
      O => \ready_det__1\
    );
ready_det_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_RESET_n_9,
      Q => ready_det_r_reg_n_0,
      R => '0'
    );
\s_axi_araddr_lane1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(8),
      Q => s_axi_araddr_lane1_19(10),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(9),
      Q => s_axi_araddr_lane1_19(11),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(0),
      Q => s_axi_araddr_lane1_19(2),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(1),
      Q => s_axi_araddr_lane1_19(3),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(2),
      Q => s_axi_araddr_lane1_19(4),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(3),
      Q => s_axi_araddr_lane1_19(5),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(4),
      Q => s_axi_araddr_lane1_19(6),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(5),
      Q => s_axi_araddr_lane1_19(7),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(6),
      Q => s_axi_araddr_lane1_19(8),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(7),
      Q => s_axi_araddr_lane1_19(9),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(8),
      Q => s_axi_araddr_lane2_21(10),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(9),
      Q => s_axi_araddr_lane2_21(11),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(0),
      Q => s_axi_araddr_lane2_21(2),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(1),
      Q => s_axi_araddr_lane2_21(3),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(2),
      Q => s_axi_araddr_lane2_21(4),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(3),
      Q => s_axi_araddr_lane2_21(5),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(4),
      Q => s_axi_araddr_lane2_21(6),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(5),
      Q => s_axi_araddr_lane2_21(7),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(6),
      Q => s_axi_araddr_lane2_21(8),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(7),
      Q => s_axi_araddr_lane2_21(9),
      R => \^reset\
    );
\s_axi_araddr_lane3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane3,
      D => s_axi_araddr_lane3(8),
      Q => s_axi_araddr_lane3_23(10),
      R => \^reset\
    );
\s_axi_araddr_lane3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane3,
      D => s_axi_araddr_lane3(9),
      Q => s_axi_araddr_lane3_23(11),
      R => \^reset\
    );
\s_axi_araddr_lane3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane3,
      D => s_axi_araddr_lane3(0),
      Q => s_axi_araddr_lane3_23(2),
      R => \^reset\
    );
\s_axi_araddr_lane3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane3,
      D => s_axi_araddr_lane3(1),
      Q => s_axi_araddr_lane3_23(3),
      R => \^reset\
    );
\s_axi_araddr_lane3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane3,
      D => s_axi_araddr_lane3(2),
      Q => s_axi_araddr_lane3_23(4),
      R => \^reset\
    );
\s_axi_araddr_lane3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane3,
      D => s_axi_araddr_lane3(3),
      Q => s_axi_araddr_lane3_23(5),
      R => \^reset\
    );
\s_axi_araddr_lane3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane3,
      D => s_axi_araddr_lane3(4),
      Q => s_axi_araddr_lane3_23(6),
      R => \^reset\
    );
\s_axi_araddr_lane3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane3,
      D => s_axi_araddr_lane3(5),
      Q => s_axi_araddr_lane3_23(7),
      R => \^reset\
    );
\s_axi_araddr_lane3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane3,
      D => s_axi_araddr_lane3(6),
      Q => s_axi_araddr_lane3_23(8),
      R => \^reset\
    );
\s_axi_araddr_lane3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid_lane3,
      D => s_axi_araddr_lane3(7),
      Q => s_axi_araddr_lane3_23(9),
      R => \^reset\
    );
\s_axi_araddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(8),
      Q => in10(8),
      R => \^reset\
    );
\s_axi_araddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(9),
      Q => in10(9),
      R => \^reset\
    );
\s_axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(0),
      Q => in10(0),
      R => \^reset\
    );
\s_axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(1),
      Q => in10(1),
      R => \^reset\
    );
\s_axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(2),
      Q => in10(2),
      R => \^reset\
    );
\s_axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(3),
      Q => in10(3),
      R => \^reset\
    );
\s_axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(4),
      Q => in10(4),
      R => \^reset\
    );
\s_axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(5),
      Q => in10(5),
      R => \^reset\
    );
\s_axi_araddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(6),
      Q => in10(6),
      R => \^reset\
    );
\s_axi_araddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(7),
      Q => in10(7),
      R => \^reset\
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000080AA"
    )
        port map (
      I0 => s_axi_awready_reg_n_0,
      I1 => s_axi_arvalid_4,
      I2 => s_axi_arvalid,
      I3 => s_axi_awvalid,
      I4 => s_axi_wready_0,
      I5 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      O => s_axi_arready
    );
s_axi_arready_lane1_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000080AA"
    )
        port map (
      I0 => s_axi_awready_lane1_reg_n_0,
      I1 => s_axi_arvalid_lane1_6,
      I2 => s_axi_arvalid_lane1,
      I3 => s_axi_awvalid_lane1,
      I4 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I5 => s_axi_wready_lane1_1,
      O => s_axi_arready_lane1
    );
s_axi_arready_lane2_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000080AA"
    )
        port map (
      I0 => s_axi_awready_lane2_reg_n_0,
      I1 => s_axi_arvalid_lane2_7,
      I2 => s_axi_arvalid_lane2,
      I3 => s_axi_awvalid_lane2,
      I4 => s_axi_wready_lane2_2,
      I5 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      O => s_axi_arready_lane2
    );
s_axi_arready_lane3_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000080AA"
    )
        port map (
      I0 => s_axi_awready_lane3_reg_n_0,
      I1 => s_axi_arvalid_lane3_8,
      I2 => s_axi_arvalid_lane3,
      I3 => s_axi_awvalid_lane3,
      I4 => s_axi_wready_lane3_3,
      I5 => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2]\,
      O => s_axi_arready_lane3
    );
s_axi_arvalid_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_arvalid_lane1,
      Q => s_axi_arvalid_lane1_6,
      R => \^reset\
    );
s_axi_arvalid_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_arvalid_lane2,
      Q => s_axi_arvalid_lane2_7,
      R => \^reset\
    );
s_axi_arvalid_lane3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_arvalid_lane3,
      Q => s_axi_arvalid_lane3_8,
      R => \^reset\
    );
s_axi_arvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_arvalid,
      Q => s_axi_arvalid_4,
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(8),
      Q => s_axi_awaddr_lane1_18(10),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(9),
      Q => s_axi_awaddr_lane1_18(11),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(0),
      Q => s_axi_awaddr_lane1_18(2),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(1),
      Q => s_axi_awaddr_lane1_18(3),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(2),
      Q => s_axi_awaddr_lane1_18(4),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(3),
      Q => s_axi_awaddr_lane1_18(5),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(4),
      Q => s_axi_awaddr_lane1_18(6),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(5),
      Q => s_axi_awaddr_lane1_18(7),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(6),
      Q => s_axi_awaddr_lane1_18(8),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(7),
      Q => s_axi_awaddr_lane1_18(9),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(8),
      Q => s_axi_awaddr_lane2_20(10),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(9),
      Q => s_axi_awaddr_lane2_20(11),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(0),
      Q => s_axi_awaddr_lane2_20(2),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(1),
      Q => s_axi_awaddr_lane2_20(3),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(2),
      Q => s_axi_awaddr_lane2_20(4),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(3),
      Q => s_axi_awaddr_lane2_20(5),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(4),
      Q => s_axi_awaddr_lane2_20(6),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(5),
      Q => s_axi_awaddr_lane2_20(7),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(6),
      Q => s_axi_awaddr_lane2_20(8),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(7),
      Q => s_axi_awaddr_lane2_20(9),
      R => \^reset\
    );
\s_axi_awaddr_lane3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane3,
      D => s_axi_awaddr_lane3(8),
      Q => s_axi_awaddr_lane3_22(10),
      R => \^reset\
    );
\s_axi_awaddr_lane3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane3,
      D => s_axi_awaddr_lane3(9),
      Q => s_axi_awaddr_lane3_22(11),
      R => \^reset\
    );
\s_axi_awaddr_lane3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane3,
      D => s_axi_awaddr_lane3(0),
      Q => s_axi_awaddr_lane3_22(2),
      R => \^reset\
    );
\s_axi_awaddr_lane3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane3,
      D => s_axi_awaddr_lane3(1),
      Q => s_axi_awaddr_lane3_22(3),
      R => \^reset\
    );
\s_axi_awaddr_lane3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane3,
      D => s_axi_awaddr_lane3(2),
      Q => s_axi_awaddr_lane3_22(4),
      R => \^reset\
    );
\s_axi_awaddr_lane3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane3,
      D => s_axi_awaddr_lane3(3),
      Q => s_axi_awaddr_lane3_22(5),
      R => \^reset\
    );
\s_axi_awaddr_lane3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane3,
      D => s_axi_awaddr_lane3(4),
      Q => s_axi_awaddr_lane3_22(6),
      R => \^reset\
    );
\s_axi_awaddr_lane3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane3,
      D => s_axi_awaddr_lane3(5),
      Q => s_axi_awaddr_lane3_22(7),
      R => \^reset\
    );
\s_axi_awaddr_lane3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane3,
      D => s_axi_awaddr_lane3(6),
      Q => s_axi_awaddr_lane3_22(8),
      R => \^reset\
    );
\s_axi_awaddr_lane3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid_lane3,
      D => s_axi_awaddr_lane3(7),
      Q => s_axi_awaddr_lane3_22(9),
      R => \^reset\
    );
\s_axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(8),
      Q => in9(8),
      R => \^reset\
    );
\s_axi_awaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(9),
      Q => in9(9),
      R => \^reset\
    );
\s_axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(0),
      Q => in9(0),
      R => \^reset\
    );
\s_axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(1),
      Q => in9(1),
      R => \^reset\
    );
\s_axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(2),
      Q => in9(2),
      R => \^reset\
    );
\s_axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(3),
      Q => in9(3),
      R => \^reset\
    );
\s_axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(4),
      Q => in9(4),
      R => \^reset\
    );
\s_axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(5),
      Q => in9(5),
      R => \^reset\
    );
\s_axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(6),
      Q => in9(6),
      R => \^reset\
    );
\s_axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(7),
      Q => in9(7),
      R => \^reset\
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_awready_reg_n_0,
      I1 => s_axi_arvalid_4,
      I2 => s_axi_arvalid,
      I3 => s_axi_wready_0,
      I4 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      O => s_axi_awready
    );
s_axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
        port map (
      I0 => wr_req_reg_n_0,
      I1 => rd_req,
      I2 => wr_req,
      I3 => s_axi_awready_reg_n_0,
      O => s_axi_awready_i_1_n_0
    );
s_axi_awready_lane1_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_awready_lane1_reg_n_0,
      I1 => s_axi_arvalid_lane1,
      I2 => s_axi_arvalid_lane1_6,
      I3 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I4 => s_axi_wready_lane1_1,
      O => s_axi_awready_lane1
    );
s_axi_awready_lane1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
        port map (
      I0 => wr_req_lane1_reg_n_0,
      I1 => rd_req_lane1,
      I2 => wr_req_lane1,
      I3 => s_axi_awready_lane1_reg_n_0,
      O => s_axi_awready_lane1_i_1_n_0
    );
s_axi_awready_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_awready_lane1_i_1_n_0,
      Q => s_axi_awready_lane1_reg_n_0,
      R => \^reset\
    );
s_axi_awready_lane2_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_awready_lane2_reg_n_0,
      I1 => s_axi_arvalid_lane2,
      I2 => s_axi_arvalid_lane2_7,
      I3 => s_axi_wready_lane2_2,
      I4 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      O => s_axi_awready_lane2
    );
s_axi_awready_lane2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
        port map (
      I0 => wr_req_lane2_reg_n_0,
      I1 => rd_req_lane2,
      I2 => wr_req_lane2,
      I3 => s_axi_awready_lane2_reg_n_0,
      O => s_axi_awready_lane2_i_1_n_0
    );
s_axi_awready_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_awready_lane2_i_1_n_0,
      Q => s_axi_awready_lane2_reg_n_0,
      R => \^reset\
    );
s_axi_awready_lane3_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_awready_lane3_reg_n_0,
      I1 => s_axi_arvalid_lane3_8,
      I2 => s_axi_arvalid_lane3,
      I3 => s_axi_wready_lane3_3,
      I4 => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2]\,
      O => s_axi_awready_lane3
    );
s_axi_awready_lane3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
        port map (
      I0 => wr_req_lane3_reg_n_0,
      I1 => rd_req_lane3,
      I2 => wr_req_lane3,
      I3 => s_axi_awready_lane3_reg_n_0,
      O => s_axi_awready_lane3_i_1_n_0
    );
s_axi_awready_lane3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_awready_lane3_i_1_n_0,
      Q => s_axi_awready_lane3_reg_n_0,
      R => \^reset\
    );
s_axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_awready_i_1_n_0,
      Q => s_axi_awready_reg_n_0,
      R => \^reset\
    );
s_axi_bvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_bvalid_9,
      I1 => tx_done,
      I2 => tx_done_r,
      O => s_axi_bvalid
    );
s_axi_bvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_r,
      I1 => tx_done,
      I2 => s_axi_bvalid_9,
      I3 => wr_req_reg_n_0,
      I4 => drprdy_out_5,
      O => s_axi_bvalid_i_1_n_0
    );
s_axi_bvalid_lane1_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_bvalid_lane1_10,
      I1 => tx_done_lane1,
      I2 => tx_done_lane1_r,
      O => s_axi_bvalid_lane1
    );
s_axi_bvalid_lane1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_lane1_r,
      I1 => tx_done_lane1,
      I2 => s_axi_bvalid_lane1_10,
      I3 => wr_req_lane1_reg_n_0,
      I4 => drprdy_out_lane1,
      O => s_axi_bvalid_lane1_i_1_n_0
    );
s_axi_bvalid_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_bvalid_lane1_i_1_n_0,
      Q => s_axi_bvalid_lane1_10,
      R => \^reset\
    );
s_axi_bvalid_lane2_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_bvalid_lane2_11,
      I1 => tx_done_lane2,
      I2 => tx_done_lane2_r,
      O => s_axi_bvalid_lane2
    );
s_axi_bvalid_lane2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_lane2_r,
      I1 => tx_done_lane2,
      I2 => s_axi_bvalid_lane2_11,
      I3 => wr_req_lane2_reg_n_0,
      I4 => drprdy_out_lane2,
      O => s_axi_bvalid_lane2_i_1_n_0
    );
s_axi_bvalid_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_bvalid_lane2_i_1_n_0,
      Q => s_axi_bvalid_lane2_11,
      R => \^reset\
    );
s_axi_bvalid_lane3_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_bvalid_lane3_12,
      I1 => tx_done_lane3,
      I2 => tx_done_lane3_r,
      O => s_axi_bvalid_lane3
    );
s_axi_bvalid_lane3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_lane3_r,
      I1 => tx_done_lane3,
      I2 => s_axi_bvalid_lane3_12,
      I3 => wr_req_lane3_reg_n_0,
      I4 => drprdy_out_lane3,
      O => s_axi_bvalid_lane3_i_1_n_0
    );
s_axi_bvalid_lane3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_bvalid_lane3_i_1_n_0,
      Q => s_axi_bvalid_lane3_12,
      R => \^reset\
    );
s_axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_bvalid_i_1_n_0,
      Q => s_axi_bvalid_9,
      R => \^reset\
    );
\s_axi_rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drprdy_out_5,
      I1 => s_axi_rvalid_13,
      O => s_axi_rdata0
    );
\s_axi_rdata_lane1[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drprdy_out_lane1,
      I1 => s_axi_rvalid_lane1_15,
      O => s_axi_rdata_lane10
    );
\s_axi_rdata_lane1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(0),
      Q => s_axi_rdata_lane1(0),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(10),
      Q => s_axi_rdata_lane1(10),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(11),
      Q => s_axi_rdata_lane1(11),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(12),
      Q => s_axi_rdata_lane1(12),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(13),
      Q => s_axi_rdata_lane1(13),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(14),
      Q => s_axi_rdata_lane1(14),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(15),
      Q => s_axi_rdata_lane1(15),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(1),
      Q => s_axi_rdata_lane1(1),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(2),
      Q => s_axi_rdata_lane1(2),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(3),
      Q => s_axi_rdata_lane1(3),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(4),
      Q => s_axi_rdata_lane1(4),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(5),
      Q => s_axi_rdata_lane1(5),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(6),
      Q => s_axi_rdata_lane1(6),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(7),
      Q => s_axi_rdata_lane1(7),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(8),
      Q => s_axi_rdata_lane1(8),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane10,
      D => drpdo_out_lane1(9),
      Q => s_axi_rdata_lane1(9),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane2[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drprdy_out_lane2,
      I1 => s_axi_rvalid_lane2_16,
      O => s_axi_rdata_lane20
    );
\s_axi_rdata_lane2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(0),
      Q => s_axi_rdata_lane2(0),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(10),
      Q => s_axi_rdata_lane2(10),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(11),
      Q => s_axi_rdata_lane2(11),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(12),
      Q => s_axi_rdata_lane2(12),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(13),
      Q => s_axi_rdata_lane2(13),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(14),
      Q => s_axi_rdata_lane2(14),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(15),
      Q => s_axi_rdata_lane2(15),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(1),
      Q => s_axi_rdata_lane2(1),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(2),
      Q => s_axi_rdata_lane2(2),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(3),
      Q => s_axi_rdata_lane2(3),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(4),
      Q => s_axi_rdata_lane2(4),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(5),
      Q => s_axi_rdata_lane2(5),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(6),
      Q => s_axi_rdata_lane2(6),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(7),
      Q => s_axi_rdata_lane2(7),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(8),
      Q => s_axi_rdata_lane2(8),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane20,
      D => drpdo_out_lane2(9),
      Q => s_axi_rdata_lane2(9),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane3[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drprdy_out_lane3,
      I1 => s_axi_rvalid_lane3_17,
      O => s_axi_rdata_lane30
    );
\s_axi_rdata_lane3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(0),
      Q => s_axi_rdata_lane3(0),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(10),
      Q => s_axi_rdata_lane3(10),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(11),
      Q => s_axi_rdata_lane3(11),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(12),
      Q => s_axi_rdata_lane3(12),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(13),
      Q => s_axi_rdata_lane3(13),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(14),
      Q => s_axi_rdata_lane3(14),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(15),
      Q => s_axi_rdata_lane3(15),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(1),
      Q => s_axi_rdata_lane3(1),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(2),
      Q => s_axi_rdata_lane3(2),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(3),
      Q => s_axi_rdata_lane3(3),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(4),
      Q => s_axi_rdata_lane3(4),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(5),
      Q => s_axi_rdata_lane3(5),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(6),
      Q => s_axi_rdata_lane3(6),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(7),
      Q => s_axi_rdata_lane3(7),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(8),
      Q => s_axi_rdata_lane3(8),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_lane3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata_lane30,
      D => drpdo_out_lane3(9),
      Q => s_axi_rdata_lane3(9),
      R => u_rst_sync_RESET_n_8
    );
\s_axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(0),
      Q => s_axi_rdata(0),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(10),
      Q => s_axi_rdata(10),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(11),
      Q => s_axi_rdata(11),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(12),
      Q => s_axi_rdata(12),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(13),
      Q => s_axi_rdata(13),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(14),
      Q => s_axi_rdata(14),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(15),
      Q => s_axi_rdata(15),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(1),
      Q => s_axi_rdata(1),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(2),
      Q => s_axi_rdata(2),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(3),
      Q => s_axi_rdata(3),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(4),
      Q => s_axi_rdata(4),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(5),
      Q => s_axi_rdata(5),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(6),
      Q => s_axi_rdata(6),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(7),
      Q => s_axi_rdata(7),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(8),
      Q => s_axi_rdata(8),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out_14(9),
      Q => s_axi_rdata(9),
      R => p_0_in(15)
    );
s_axi_rvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_rvalid_13,
      I1 => tx_done,
      I2 => tx_done_r,
      O => s_axi_rvalid
    );
s_axi_rvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_r,
      I1 => tx_done,
      I2 => s_axi_rvalid_13,
      I3 => rd_req,
      I4 => drprdy_out_5,
      O => s_axi_rvalid_i_1_n_0
    );
s_axi_rvalid_lane1_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_rvalid_lane1_15,
      I1 => tx_done_lane1,
      I2 => tx_done_lane1_r,
      O => s_axi_rvalid_lane1
    );
s_axi_rvalid_lane1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_lane1_r,
      I1 => tx_done_lane1,
      I2 => s_axi_rvalid_lane1_15,
      I3 => rd_req_lane1,
      I4 => drprdy_out_lane1,
      O => s_axi_rvalid_lane1_i_1_n_0
    );
s_axi_rvalid_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_rvalid_lane1_i_1_n_0,
      Q => s_axi_rvalid_lane1_15,
      R => \^reset\
    );
s_axi_rvalid_lane2_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_rvalid_lane2_16,
      I1 => tx_done_lane2,
      I2 => tx_done_lane2_r,
      O => s_axi_rvalid_lane2
    );
s_axi_rvalid_lane2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_lane2_r,
      I1 => tx_done_lane2,
      I2 => s_axi_rvalid_lane2_16,
      I3 => rd_req_lane2,
      I4 => drprdy_out_lane2,
      O => s_axi_rvalid_lane2_i_1_n_0
    );
s_axi_rvalid_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_rvalid_lane2_i_1_n_0,
      Q => s_axi_rvalid_lane2_16,
      R => \^reset\
    );
s_axi_rvalid_lane3_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_rvalid_lane3_17,
      I1 => tx_done_lane3,
      I2 => tx_done_lane3_r,
      O => s_axi_rvalid_lane3
    );
s_axi_rvalid_lane3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_lane3_r,
      I1 => tx_done_lane3,
      I2 => s_axi_rvalid_lane3_17,
      I3 => rd_req_lane3,
      I4 => drprdy_out_lane3,
      O => s_axi_rvalid_lane3_i_1_n_0
    );
s_axi_rvalid_lane3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_rvalid_lane3_i_1_n_0,
      Q => s_axi_rvalid_lane3_17,
      R => \^reset\
    );
s_axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_rvalid_i_1_n_0,
      Q => s_axi_rvalid_13,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(0),
      Q => \s_axi_wdata_lane1_reg_n_0_[0]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(10),
      Q => \s_axi_wdata_lane1_reg_n_0_[10]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(11),
      Q => \s_axi_wdata_lane1_reg_n_0_[11]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(12),
      Q => \s_axi_wdata_lane1_reg_n_0_[12]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(13),
      Q => \s_axi_wdata_lane1_reg_n_0_[13]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(14),
      Q => \s_axi_wdata_lane1_reg_n_0_[14]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(15),
      Q => \s_axi_wdata_lane1_reg_n_0_[15]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(1),
      Q => \s_axi_wdata_lane1_reg_n_0_[1]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(2),
      Q => \s_axi_wdata_lane1_reg_n_0_[2]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(3),
      Q => \s_axi_wdata_lane1_reg_n_0_[3]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(4),
      Q => \s_axi_wdata_lane1_reg_n_0_[4]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(5),
      Q => \s_axi_wdata_lane1_reg_n_0_[5]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(6),
      Q => \s_axi_wdata_lane1_reg_n_0_[6]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(7),
      Q => \s_axi_wdata_lane1_reg_n_0_[7]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(8),
      Q => \s_axi_wdata_lane1_reg_n_0_[8]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(9),
      Q => \s_axi_wdata_lane1_reg_n_0_[9]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(0),
      Q => \s_axi_wdata_lane2_reg_n_0_[0]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(10),
      Q => \s_axi_wdata_lane2_reg_n_0_[10]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(11),
      Q => \s_axi_wdata_lane2_reg_n_0_[11]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(12),
      Q => \s_axi_wdata_lane2_reg_n_0_[12]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(13),
      Q => \s_axi_wdata_lane2_reg_n_0_[13]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(14),
      Q => \s_axi_wdata_lane2_reg_n_0_[14]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(15),
      Q => \s_axi_wdata_lane2_reg_n_0_[15]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(1),
      Q => \s_axi_wdata_lane2_reg_n_0_[1]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(2),
      Q => \s_axi_wdata_lane2_reg_n_0_[2]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(3),
      Q => \s_axi_wdata_lane2_reg_n_0_[3]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(4),
      Q => \s_axi_wdata_lane2_reg_n_0_[4]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(5),
      Q => \s_axi_wdata_lane2_reg_n_0_[5]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(6),
      Q => \s_axi_wdata_lane2_reg_n_0_[6]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(7),
      Q => \s_axi_wdata_lane2_reg_n_0_[7]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(8),
      Q => \s_axi_wdata_lane2_reg_n_0_[8]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(9),
      Q => \s_axi_wdata_lane2_reg_n_0_[9]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(0),
      Q => \s_axi_wdata_lane3_reg_n_0_[0]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(10),
      Q => \s_axi_wdata_lane3_reg_n_0_[10]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(11),
      Q => \s_axi_wdata_lane3_reg_n_0_[11]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(12),
      Q => \s_axi_wdata_lane3_reg_n_0_[12]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(13),
      Q => \s_axi_wdata_lane3_reg_n_0_[13]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(14),
      Q => \s_axi_wdata_lane3_reg_n_0_[14]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(15),
      Q => \s_axi_wdata_lane3_reg_n_0_[15]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(1),
      Q => \s_axi_wdata_lane3_reg_n_0_[1]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(2),
      Q => \s_axi_wdata_lane3_reg_n_0_[2]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(3),
      Q => \s_axi_wdata_lane3_reg_n_0_[3]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(4),
      Q => \s_axi_wdata_lane3_reg_n_0_[4]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(5),
      Q => \s_axi_wdata_lane3_reg_n_0_[5]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(6),
      Q => \s_axi_wdata_lane3_reg_n_0_[6]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(7),
      Q => \s_axi_wdata_lane3_reg_n_0_[7]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(8),
      Q => \s_axi_wdata_lane3_reg_n_0_[8]\,
      R => \^reset\
    );
\s_axi_wdata_lane3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid_lane3,
      D => s_axi_wdata_lane3(9),
      Q => \s_axi_wdata_lane3_reg_n_0_[9]\,
      R => \^reset\
    );
\s_axi_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(0),
      Q => \s_axi_wdata_reg_n_0_[0]\,
      R => \^reset\
    );
\s_axi_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(10),
      Q => \s_axi_wdata_reg_n_0_[10]\,
      R => \^reset\
    );
\s_axi_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(11),
      Q => \s_axi_wdata_reg_n_0_[11]\,
      R => \^reset\
    );
\s_axi_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(12),
      Q => \s_axi_wdata_reg_n_0_[12]\,
      R => \^reset\
    );
\s_axi_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(13),
      Q => \s_axi_wdata_reg_n_0_[13]\,
      R => \^reset\
    );
\s_axi_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(14),
      Q => \s_axi_wdata_reg_n_0_[14]\,
      R => \^reset\
    );
\s_axi_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(15),
      Q => \s_axi_wdata_reg_n_0_[15]\,
      R => \^reset\
    );
\s_axi_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(1),
      Q => \s_axi_wdata_reg_n_0_[1]\,
      R => \^reset\
    );
\s_axi_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(2),
      Q => \s_axi_wdata_reg_n_0_[2]\,
      R => \^reset\
    );
\s_axi_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(3),
      Q => \s_axi_wdata_reg_n_0_[3]\,
      R => \^reset\
    );
\s_axi_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(4),
      Q => \s_axi_wdata_reg_n_0_[4]\,
      R => \^reset\
    );
\s_axi_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(5),
      Q => \s_axi_wdata_reg_n_0_[5]\,
      R => \^reset\
    );
\s_axi_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(6),
      Q => \s_axi_wdata_reg_n_0_[6]\,
      R => \^reset\
    );
\s_axi_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(7),
      Q => \s_axi_wdata_reg_n_0_[7]\,
      R => \^reset\
    );
\s_axi_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(8),
      Q => \s_axi_wdata_reg_n_0_[8]\,
      R => \^reset\
    );
\s_axi_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(9),
      Q => \s_axi_wdata_reg_n_0_[9]\,
      R => \^reset\
    );
s_axi_wready_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_wready_lane1_1,
      Q => s_axi_wready_lane1,
      R => \^reset\
    );
s_axi_wready_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_wready_lane2_2,
      Q => s_axi_wready_lane2,
      R => \^reset\
    );
s_axi_wready_lane3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_wready_lane3_3,
      Q => s_axi_wready_lane3,
      R => \^reset\
    );
s_axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_wready_0,
      Q => s_axi_wready,
      R => \^reset\
    );
tx_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => drprdy_out_5,
      I1 => \ready_det__1\,
      I2 => tx_done,
      O => tx_done_i_1_n_0
    );
tx_done_lane1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => drprdy_out_lane1,
      I1 => tx_done_lane1_i_2_n_0,
      I2 => tx_done_lane1,
      O => tx_done_lane1_i_1_n_0
    );
tx_done_lane1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => drprdy_out_lane1,
      I1 => ready_det_r_reg_n_0,
      I2 => wr_req_lane1_reg_n_0,
      I3 => s_axi_bready_lane1,
      I4 => rd_req_lane1,
      I5 => s_axi_rready_lane1,
      O => tx_done_lane1_i_2_n_0
    );
tx_done_lane1_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => tx_done_lane1,
      Q => tx_done_lane1_r,
      R => '0'
    );
tx_done_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => tx_done_lane1_i_1_n_0,
      Q => tx_done_lane1,
      R => \^reset\
    );
tx_done_lane2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => drprdy_out_lane2,
      I1 => tx_done_lane2_i_2_n_0,
      I2 => tx_done_lane2,
      O => tx_done_lane2_i_1_n_0
    );
tx_done_lane2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => drprdy_out_lane2,
      I1 => ready_det_r_reg_n_0,
      I2 => wr_req_lane2_reg_n_0,
      I3 => s_axi_bready_lane2,
      I4 => rd_req_lane2,
      I5 => s_axi_rready_lane2,
      O => tx_done_lane2_i_2_n_0
    );
tx_done_lane2_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => tx_done_lane2,
      Q => tx_done_lane2_r,
      R => '0'
    );
tx_done_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => tx_done_lane2_i_1_n_0,
      Q => tx_done_lane2,
      R => \^reset\
    );
tx_done_lane3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => drprdy_out_lane3,
      I1 => tx_done_lane3_i_2_n_0,
      I2 => tx_done_lane3,
      O => tx_done_lane3_i_1_n_0
    );
tx_done_lane3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => drprdy_out_lane3,
      I1 => ready_det_r_reg_n_0,
      I2 => wr_req_lane3_reg_n_0,
      I3 => s_axi_bready_lane3,
      I4 => rd_req_lane3,
      I5 => s_axi_rready_lane3,
      O => tx_done_lane3_i_2_n_0
    );
tx_done_lane3_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => tx_done_lane3,
      Q => tx_done_lane3_r,
      R => '0'
    );
tx_done_lane3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => tx_done_lane3_i_1_n_0,
      Q => tx_done_lane3,
      R => \^reset\
    );
tx_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => tx_done,
      Q => tx_done_r,
      R => '0'
    );
tx_done_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => tx_done_i_1_n_0,
      Q => tx_done,
      R => \^reset\
    );
u_rst_sync_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_22
     port map (
      Q(4) => s_axi_wready_0,
      Q(3) => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      Q(2) => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      Q(1) => p_0_in25_in,
      Q(0) => wr_req,
      RESET => RESET,
      SR(0) => u_rst_sync_RESET_n_1,
      \drpaddr_in_lane1_reg[0]\(3) => s_axi_wready_lane1_1,
      \drpaddr_in_lane1_reg[0]\(2) => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\,
      \drpaddr_in_lane1_reg[0]\(1) => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      \drpaddr_in_lane1_reg[0]\(0) => p_0_in21_in,
      \drpaddr_in_lane2_reg[0]\(3) => s_axi_wready_lane2_2,
      \drpaddr_in_lane2_reg[0]\(2) => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\,
      \drpaddr_in_lane2_reg[0]\(1) => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      \drpaddr_in_lane2_reg[0]\(0) => p_0_in17_in,
      \drpaddr_in_lane3_reg[0]\(3) => s_axi_wready_lane3_3,
      \drpaddr_in_lane3_reg[0]\(2) => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[3]\,
      \drpaddr_in_lane3_reg[0]\(1) => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2]\,
      \drpaddr_in_lane3_reg[0]\(0) => p_0_in13_in,
      drprdy_out_5 => drprdy_out_5,
      drprdy_out_lane1 => drprdy_out_lane1,
      drprdy_out_lane2 => drprdy_out_lane2,
      drprdy_out_lane3 => drprdy_out_lane3,
      init_clk => init_clk,
      \ready_det__1\ => \ready_det__1\,
      ready_det_r_reg => ready_det_r_reg_n_0,
      \^reset\ => \^reset\,
      \s_axi_rdata_lane1_reg[15]\ => s_axi_rvalid_lane1_15,
      \s_axi_rdata_lane2_reg[15]\ => s_axi_rvalid_lane2_16,
      \s_axi_rdata_lane3_reg[15]\ => s_axi_rvalid_lane3_17,
      \s_axi_rdata_reg[0]\ => s_axi_rvalid_13,
      stg5_reg_0(0) => p_0_in(15),
      stg5_reg_1(0) => u_rst_sync_RESET_n_3,
      stg5_reg_2(0) => u_rst_sync_RESET_n_4,
      stg5_reg_3(0) => u_rst_sync_RESET_n_5,
      stg5_reg_4(0) => u_rst_sync_RESET_n_6,
      stg5_reg_5(0) => u_rst_sync_RESET_n_7,
      stg5_reg_6(0) => u_rst_sync_RESET_n_8,
      stg5_reg_7 => u_rst_sync_RESET_n_9,
      tx_done => tx_done,
      tx_done_lane1 => tx_done_lane1,
      tx_done_lane1_r => tx_done_lane1_r,
      tx_done_lane2 => tx_done_lane2,
      tx_done_lane2_r => tx_done_lane2_r,
      tx_done_lane3 => tx_done_lane3,
      tx_done_lane3_r => tx_done_lane3_r,
      tx_done_r => tx_done_r
    );
wr_req_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => wr_req0,
      I1 => wr_req,
      I2 => wr_req_reg_n_0,
      O => wr_req_i_1_n_0
    );
wr_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I1 => s_axi_wready_0,
      I2 => s_axi_arvalid,
      I3 => s_axi_arvalid_4,
      I4 => s_axi_awready_reg_n_0,
      I5 => s_axi_awvalid,
      O => wr_req0
    );
wr_req_lane1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => wr_req_lane10,
      I1 => wr_req_lane1,
      I2 => wr_req_lane1_reg_n_0,
      O => wr_req_lane1_i_1_n_0
    );
wr_req_lane1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_wready_lane1_1,
      I1 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I2 => s_axi_arvalid_lane1_6,
      I3 => s_axi_arvalid_lane1,
      I4 => s_axi_awready_lane1_reg_n_0,
      I5 => s_axi_awvalid_lane1,
      O => wr_req_lane10
    );
wr_req_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => wr_req_lane1_i_1_n_0,
      Q => wr_req_lane1_reg_n_0,
      R => \^reset\
    );
wr_req_lane2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => wr_req_lane20,
      I1 => wr_req_lane2,
      I2 => wr_req_lane2_reg_n_0,
      O => wr_req_lane2_i_1_n_0
    );
wr_req_lane2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_arvalid_lane2_7,
      I3 => s_axi_arvalid_lane2,
      I4 => s_axi_awready_lane2_reg_n_0,
      I5 => s_axi_awvalid_lane2,
      O => wr_req_lane20
    );
wr_req_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => wr_req_lane2_i_1_n_0,
      Q => wr_req_lane2_reg_n_0,
      R => \^reset\
    );
wr_req_lane3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => wr_req_lane30,
      I1 => wr_req_lane3,
      I2 => wr_req_lane3_reg_n_0,
      O => wr_req_lane3_i_1_n_0
    );
wr_req_lane3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2]\,
      I1 => s_axi_wready_lane3_3,
      I2 => s_axi_arvalid_lane3,
      I3 => s_axi_arvalid_lane3_8,
      I4 => s_axi_awready_lane3_reg_n_0,
      I5 => s_axi_awvalid_lane3,
      O => wr_req_lane30
    );
wr_req_lane3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => wr_req_lane3_i_1_n_0,
      Q => wr_req_lane3_reg_n_0,
      R => \^reset\
    );
wr_req_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => wr_req_i_1_n_0,
      Q => wr_req_reg_n_0,
      R => \^reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_CLOCK_MODULE is
  port (
    CLK : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to_reg\ : in STD_LOGIC;
    tx_out_clk : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_CLOCK_MODULE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_CLOCK_MODULE is
begin
ultrascale_tx_userclk_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_ultrascale_tx_userclk
     port map (
      \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to_reg_0\ => \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to_reg\,
      init_clk => CLK,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mmcm_not_locked_out => mmcm_not_locked_out,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      tx_out_clk => tx_out_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_RESET_LOGIC is
  port (
    SYSTEM_RESET_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    power_down : in STD_LOGIC;
    sysreset_from_support : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_RESET_LOGIC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_RESET_LOGIC is
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal fsm_resetdone_sync : STD_LOGIC;
  signal link_reset_sync : STD_LOGIC;
  signal power_down_sync : STD_LOGIC;
begin
SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => link_reset_sync,
      I1 => sysreset_from_support,
      I2 => fsm_resetdone_sync,
      I3 => power_down_sync,
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => SYSTEM_RESET_reg_0,
      R => '0'
    );
u_link_rst_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_19
     port map (
      CLK => CLK,
      link_reset_sync => link_reset_sync
    );
u_pd_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_20
     port map (
      CLK => CLK,
      power_down => power_down,
      power_down_sync => power_down_sync
    );
u_rst_done_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_21
     port map (
      CLK => CLK,
      fsm_resetdone_sync => fsm_resetdone_sync,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_GLOBAL_LOGIC is
  port (
    CB_STATE : out STD_LOGIC;
    gen_na_idles_i : out STD_LOGIC;
    gen_ch_bond_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_cb_to_ll : out STD_LOGIC;
    periodic_cb_seq : out STD_LOGIC;
    tx_hard_err : out STD_LOGIC;
    reset2fg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    R0 : out STD_LOGIC;
    \TX_PE_DATA_V_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \TX_PE_DATA_V_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \TX_PE_DATA_V_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_channel_up : out STD_LOGIC;
    \counter2_r_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    GEN_NA_IDLES_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    GEN_NA_IDLES_reg_0 : in STD_LOGIC;
    tx_hard_err_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_pe_data_v_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \TX_DATA_reg[53]\ : in STD_LOGIC;
    \TX_DATA_reg[53]_0\ : in STD_LOGIC;
    \TX_DATA_reg[53]_1\ : in STD_LOGIC;
    \TX_DATA_reg[54]\ : in STD_LOGIC;
    gen_periodic_cb_i : in STD_LOGIC;
    \idle4cbCNTR_reg[7]\ : in STD_LOGIC;
    \idle4cbCNTR_reg[7]_0\ : in STD_LOGIC;
    \idle4cbCNTR_reg[7]_1\ : in STD_LOGIC;
    txdatavalid_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_16d_srl_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_lanes_c : in STD_LOGIC;
    firstCC_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_GLOBAL_LOGIC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_GLOBAL_LOGIC is
  signal \^r0\ : STD_LOGIC;
  signal firstCC0 : STD_LOGIC;
  signal simplex_tx_ch_bond_code_gen_i_n_5 : STD_LOGIC;
begin
  R0 <= \^r0\;
simplex_tx_ch_bond_code_gen_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_CH_BOND_CODE_GEN
     port map (
      CLK => CLK,
      E(0) => E(0),
      FSM_sequential_CB_STATE_reg_0 => CB_STATE,
      FSM_sequential_CB_STATE_reg_1 => GEN_NA_IDLES_reg,
      PERIODIC_CB_SEQ_reg_0 => \^r0\,
      SR(0) => firstCC0,
      firstCC_reg_0 => firstCC_reg,
      gen_ch_bond_i(0) => gen_ch_bond_i(0),
      gen_ch_bond_int_reg_0 => simplex_tx_ch_bond_code_gen_i_n_5,
      gen_periodic_cb_i => gen_periodic_cb_i,
      \idle4cbCNTR_reg[7]_0\ => \idle4cbCNTR_reg[7]\,
      \idle4cbCNTR_reg[7]_1\ => \idle4cbCNTR_reg[7]_0\,
      \idle4cbCNTR_reg[7]_2\ => \idle4cbCNTR_reg[7]_1\,
      periodic_cb_seq => periodic_cb_seq,
      periodic_cb_to_ll => periodic_cb_to_ll,
      reset2fg => reset2fg,
      txdatavalid_i => txdatavalid_i
    );
simplex_tx_channel_err_detect_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_CHANNEL_ERR_DETECT
     port map (
      CLK => CLK,
      tx_hard_err => tx_hard_err,
      tx_hard_err_i(0) => tx_hard_err_i(0)
    );
simplex_tx_channel_init_sm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_CHANNEL_INIT_SM
     port map (
      CLK => CLK,
      D(2 downto 0) => D(2 downto 0),
      GEN_NA_IDLES_reg_0 => gen_na_idles_i,
      GEN_NA_IDLES_reg_1 => GEN_NA_IDLES_reg,
      GEN_NA_IDLES_reg_2 => GEN_NA_IDLES_reg_0,
      Q(11 downto 0) => Q(11 downto 0),
      SR(0) => firstCC0,
      \TX_DATA_reg[53]\ => \TX_DATA_reg[53]\,
      \TX_DATA_reg[53]_0\ => \TX_DATA_reg[53]_0\,
      \TX_DATA_reg[53]_1\ => \TX_DATA_reg[53]_1\,
      \TX_DATA_reg[54]\ => simplex_tx_ch_bond_code_gen_i_n_5,
      \TX_DATA_reg[54]_0\ => \TX_DATA_reg[54]\,
      \TX_PE_DATA_V_reg[0]\(2 downto 0) => \TX_PE_DATA_V_reg[0]\(2 downto 0),
      \TX_PE_DATA_V_reg[0]_0\(2 downto 0) => \TX_PE_DATA_V_reg[0]_0\(2 downto 0),
      \TX_PE_DATA_V_reg[0]_1\(2 downto 0) => \TX_PE_DATA_V_reg[0]_1\(2 downto 0),
      \count_16d_srl_r_reg[0]\(0) => \count_16d_srl_r_reg[0]\(0),
      \counter2_r_reg[5]_0\ => \^r0\,
      \counter2_r_reg[5]_1\(0) => \counter2_r_reg[5]\(0),
      reset_lanes_c => reset_lanes_c,
      tx_channel_up => tx_channel_up,
      tx_pe_data_v_i(0) => tx_pe_data_v_i(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM is
  port (
    tx_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \counter2_r_reg[0]_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM is
  signal count_done_for_lane_ready : STD_LOGIC;
  signal counter2_r : STD_LOGIC;
  signal \counter2_r[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_10__2_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_6__2_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_7__2_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_8__2_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_9__2_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_9__2_n_0\ : STD_LOGIC;
  signal counter2_r_reg : STD_LOGIC_VECTOR ( 0 to 23 );
  signal \counter2_r_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_10\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_11\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_12\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_13\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_14\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_15\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_8\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__2_n_9\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_10\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_11\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_12\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_13\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_14\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_15\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_8\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__2_n_9\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_10\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_11\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_12\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_13\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_14\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_15\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_8\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__2_n_9\ : STD_LOGIC;
  signal \lane_up_flop_i_i_2__2_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_3__2_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_4__2_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_5__2_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_6__2_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_7__2_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_8__2_n_0\ : STD_LOGIC;
  signal \NLW_counter2_r_reg[7]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter2_r_reg[15]_i_1__2\ : label is 16;
  attribute ADDER_THRESHOLD of \counter2_r_reg[23]_i_2__2\ : label is 16;
  attribute ADDER_THRESHOLD of \counter2_r_reg[7]_i_1__2\ : label is 16;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
begin
\counter2_r[15]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(8),
      O => \counter2_r[15]_i_2__2_n_0\
    );
\counter2_r[15]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(9),
      O => \counter2_r[15]_i_3__2_n_0\
    );
\counter2_r[15]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(10),
      O => \counter2_r[15]_i_4__2_n_0\
    );
\counter2_r[15]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(11),
      O => \counter2_r[15]_i_5__2_n_0\
    );
\counter2_r[15]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(12),
      O => \counter2_r[15]_i_6__2_n_0\
    );
\counter2_r[15]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(13),
      O => \counter2_r[15]_i_7__2_n_0\
    );
\counter2_r[15]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(14),
      O => \counter2_r[15]_i_8__2_n_0\
    );
\counter2_r[15]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(15),
      O => \counter2_r[15]_i_9__2_n_0\
    );
\counter2_r[23]_i_10__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(23),
      O => \counter2_r[23]_i_10__2_n_0\
    );
\counter2_r[23]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(16),
      O => \counter2_r[23]_i_3__2_n_0\
    );
\counter2_r[23]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(17),
      O => \counter2_r[23]_i_4__2_n_0\
    );
\counter2_r[23]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(18),
      O => \counter2_r[23]_i_5__2_n_0\
    );
\counter2_r[23]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(19),
      O => \counter2_r[23]_i_6__2_n_0\
    );
\counter2_r[23]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(20),
      O => \counter2_r[23]_i_7__2_n_0\
    );
\counter2_r[23]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(21),
      O => \counter2_r[23]_i_8__2_n_0\
    );
\counter2_r[23]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(22),
      O => \counter2_r[23]_i_9__2_n_0\
    );
\counter2_r[7]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(0),
      O => \counter2_r[7]_i_2__3_n_0\
    );
\counter2_r[7]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(1),
      O => \counter2_r[7]_i_3__2_n_0\
    );
\counter2_r[7]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(2),
      O => \counter2_r[7]_i_4__2_n_0\
    );
\counter2_r[7]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(3),
      O => \counter2_r[7]_i_5__2_n_0\
    );
\counter2_r[7]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(4),
      O => \counter2_r[7]_i_6__2_n_0\
    );
\counter2_r[7]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(5),
      O => \counter2_r[7]_i_7__2_n_0\
    );
\counter2_r[7]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(6),
      O => \counter2_r[7]_i_8__2_n_0\
    );
\counter2_r[7]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(7),
      O => \counter2_r[7]_i_9__2_n_0\
    );
\counter2_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__2_n_8\,
      Q => counter2_r_reg(0),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__2_n_10\,
      Q => counter2_r_reg(10),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__2_n_11\,
      Q => counter2_r_reg(11),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__2_n_12\,
      Q => counter2_r_reg(12),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__2_n_13\,
      Q => counter2_r_reg(13),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__2_n_14\,
      Q => counter2_r_reg(14),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__2_n_15\,
      Q => counter2_r_reg(15),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[15]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter2_r_reg[23]_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7) => \counter2_r_reg[15]_i_1__2_n_0\,
      CO(6) => \counter2_r_reg[15]_i_1__2_n_1\,
      CO(5) => \counter2_r_reg[15]_i_1__2_n_2\,
      CO(4) => \counter2_r_reg[15]_i_1__2_n_3\,
      CO(3) => \counter2_r_reg[15]_i_1__2_n_4\,
      CO(2) => \counter2_r_reg[15]_i_1__2_n_5\,
      CO(1) => \counter2_r_reg[15]_i_1__2_n_6\,
      CO(0) => \counter2_r_reg[15]_i_1__2_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \counter2_r_reg[15]_i_1__2_n_8\,
      O(6) => \counter2_r_reg[15]_i_1__2_n_9\,
      O(5) => \counter2_r_reg[15]_i_1__2_n_10\,
      O(4) => \counter2_r_reg[15]_i_1__2_n_11\,
      O(3) => \counter2_r_reg[15]_i_1__2_n_12\,
      O(2) => \counter2_r_reg[15]_i_1__2_n_13\,
      O(1) => \counter2_r_reg[15]_i_1__2_n_14\,
      O(0) => \counter2_r_reg[15]_i_1__2_n_15\,
      S(7) => \counter2_r[15]_i_2__2_n_0\,
      S(6) => \counter2_r[15]_i_3__2_n_0\,
      S(5) => \counter2_r[15]_i_4__2_n_0\,
      S(4) => \counter2_r[15]_i_5__2_n_0\,
      S(3) => \counter2_r[15]_i_6__2_n_0\,
      S(2) => \counter2_r[15]_i_7__2_n_0\,
      S(1) => \counter2_r[15]_i_8__2_n_0\,
      S(0) => \counter2_r[15]_i_9__2_n_0\
    );
\counter2_r_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__2_n_8\,
      Q => counter2_r_reg(16),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__2_n_9\,
      Q => counter2_r_reg(17),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__2_n_10\,
      Q => counter2_r_reg(18),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__2_n_11\,
      Q => counter2_r_reg(19),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__2_n_9\,
      Q => counter2_r_reg(1),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__2_n_12\,
      Q => counter2_r_reg(20),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__2_n_13\,
      Q => counter2_r_reg(21),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__2_n_14\,
      Q => counter2_r_reg(22),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__2_n_15\,
      Q => counter2_r_reg(23),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[23]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter2_r_reg[23]_i_2__2_n_0\,
      CO(6) => \counter2_r_reg[23]_i_2__2_n_1\,
      CO(5) => \counter2_r_reg[23]_i_2__2_n_2\,
      CO(4) => \counter2_r_reg[23]_i_2__2_n_3\,
      CO(3) => \counter2_r_reg[23]_i_2__2_n_4\,
      CO(2) => \counter2_r_reg[23]_i_2__2_n_5\,
      CO(1) => \counter2_r_reg[23]_i_2__2_n_6\,
      CO(0) => \counter2_r_reg[23]_i_2__2_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \counter2_r_reg[23]_i_2__2_n_8\,
      O(6) => \counter2_r_reg[23]_i_2__2_n_9\,
      O(5) => \counter2_r_reg[23]_i_2__2_n_10\,
      O(4) => \counter2_r_reg[23]_i_2__2_n_11\,
      O(3) => \counter2_r_reg[23]_i_2__2_n_12\,
      O(2) => \counter2_r_reg[23]_i_2__2_n_13\,
      O(1) => \counter2_r_reg[23]_i_2__2_n_14\,
      O(0) => \counter2_r_reg[23]_i_2__2_n_15\,
      S(7) => \counter2_r[23]_i_3__2_n_0\,
      S(6) => \counter2_r[23]_i_4__2_n_0\,
      S(5) => \counter2_r[23]_i_5__2_n_0\,
      S(4) => \counter2_r[23]_i_6__2_n_0\,
      S(3) => \counter2_r[23]_i_7__2_n_0\,
      S(2) => \counter2_r[23]_i_8__2_n_0\,
      S(1) => \counter2_r[23]_i_9__2_n_0\,
      S(0) => \counter2_r[23]_i_10__2_n_0\
    );
\counter2_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__2_n_10\,
      Q => counter2_r_reg(2),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__2_n_11\,
      Q => counter2_r_reg(3),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__2_n_12\,
      Q => counter2_r_reg(4),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__2_n_13\,
      Q => counter2_r_reg(5),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__2_n_14\,
      Q => counter2_r_reg(6),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__2_n_15\,
      Q => counter2_r_reg(7),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[7]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter2_r_reg[15]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_counter2_r_reg[7]_i_1__2_CO_UNCONNECTED\(7),
      CO(6) => \counter2_r_reg[7]_i_1__2_n_1\,
      CO(5) => \counter2_r_reg[7]_i_1__2_n_2\,
      CO(4) => \counter2_r_reg[7]_i_1__2_n_3\,
      CO(3) => \counter2_r_reg[7]_i_1__2_n_4\,
      CO(2) => \counter2_r_reg[7]_i_1__2_n_5\,
      CO(1) => \counter2_r_reg[7]_i_1__2_n_6\,
      CO(0) => \counter2_r_reg[7]_i_1__2_n_7\,
      DI(7 downto 0) => B"01111111",
      O(7) => \counter2_r_reg[7]_i_1__2_n_8\,
      O(6) => \counter2_r_reg[7]_i_1__2_n_9\,
      O(5) => \counter2_r_reg[7]_i_1__2_n_10\,
      O(4) => \counter2_r_reg[7]_i_1__2_n_11\,
      O(3) => \counter2_r_reg[7]_i_1__2_n_12\,
      O(2) => \counter2_r_reg[7]_i_1__2_n_13\,
      O(1) => \counter2_r_reg[7]_i_1__2_n_14\,
      O(0) => \counter2_r_reg[7]_i_1__2_n_15\,
      S(7) => \counter2_r[7]_i_2__3_n_0\,
      S(6) => \counter2_r[7]_i_3__2_n_0\,
      S(5) => \counter2_r[7]_i_4__2_n_0\,
      S(4) => \counter2_r[7]_i_5__2_n_0\,
      S(3) => \counter2_r[7]_i_6__2_n_0\,
      S(2) => \counter2_r[7]_i_7__2_n_0\,
      S(1) => \counter2_r[7]_i_8__2_n_0\,
      S(0) => \counter2_r[7]_i_9__2_n_0\
    );
\counter2_r_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__2_n_8\,
      Q => counter2_r_reg(8),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__2_n_9\,
      Q => counter2_r_reg(9),
      S => \counter2_r_reg[0]_0\
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => count_done_for_lane_ready,
      Q => tx_lane_up(0),
      R => \counter2_r_reg[0]_0\
    );
\lane_up_flop_i_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lane_up_flop_i_i_2__2_n_0\,
      O => count_done_for_lane_ready
    );
\lane_up_flop_i_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \lane_up_flop_i_i_3__2_n_0\,
      I1 => \lane_up_flop_i_i_4__2_n_0\,
      I2 => \lane_up_flop_i_i_5__2_n_0\,
      I3 => \lane_up_flop_i_i_6__2_n_0\,
      I4 => \lane_up_flop_i_i_7__2_n_0\,
      I5 => \lane_up_flop_i_i_8__2_n_0\,
      O => \lane_up_flop_i_i_2__2_n_0\
    );
\lane_up_flop_i_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(6),
      I1 => counter2_r_reg(7),
      I2 => counter2_r_reg(4),
      I3 => counter2_r_reg(5),
      O => \lane_up_flop_i_i_3__2_n_0\
    );
\lane_up_flop_i_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(2),
      I1 => counter2_r_reg(3),
      I2 => counter2_r_reg(0),
      I3 => counter2_r_reg(1),
      O => \lane_up_flop_i_i_4__2_n_0\
    );
\lane_up_flop_i_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(14),
      I1 => counter2_r_reg(15),
      I2 => counter2_r_reg(12),
      I3 => counter2_r_reg(13),
      O => \lane_up_flop_i_i_5__2_n_0\
    );
\lane_up_flop_i_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(10),
      I1 => counter2_r_reg(11),
      I2 => counter2_r_reg(8),
      I3 => counter2_r_reg(9),
      O => \lane_up_flop_i_i_6__2_n_0\
    );
\lane_up_flop_i_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(18),
      I1 => counter2_r_reg(19),
      I2 => counter2_r_reg(16),
      I3 => counter2_r_reg(17),
      O => \lane_up_flop_i_i_7__2_n_0\
    );
\lane_up_flop_i_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(22),
      I1 => counter2_r_reg(23),
      I2 => counter2_r_reg(20),
      I3 => counter2_r_reg(21),
      O => \lane_up_flop_i_i_8__2_n_0\
    );
u_rst_sync_tx_resetdone: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_6
     port map (
      CLK => CLK,
      counter2_r => counter2_r,
      \counter2_r_reg[23]\ => \lane_up_flop_i_i_2__2_n_0\,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_11 is
  port (
    tx_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_lanes_c : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    \counter2_r_reg[0]_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \counter2_r_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_11 : entity is "aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_11 is
  signal count_done_for_lane_ready : STD_LOGIC;
  signal counter2_r : STD_LOGIC;
  signal \counter2_r[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_9__0_n_0\ : STD_LOGIC;
  signal counter2_r_reg : STD_LOGIC_VECTOR ( 0 to 23 );
  signal \counter2_r_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_10\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_11\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_12\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_13\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_14\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_15\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_8\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__0_n_9\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_10\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_11\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_12\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_13\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_14\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_15\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_8\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__0_n_9\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_10\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_11\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_12\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_13\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_14\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_15\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_8\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__0_n_9\ : STD_LOGIC;
  signal \lane_up_flop_i_i_2__0_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_3__0_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_4__0_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_5__0_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_6__0_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_7__0_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_8__0_n_0\ : STD_LOGIC;
  signal \^tx_lane_up\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_counter2_r_reg[7]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter2_r_reg[15]_i_1__0\ : label is 16;
  attribute ADDER_THRESHOLD of \counter2_r_reg[23]_i_2__0\ : label is 16;
  attribute ADDER_THRESHOLD of \counter2_r_reg[7]_i_1__0\ : label is 16;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
begin
  tx_lane_up(0) <= \^tx_lane_up\(0);
\counter2_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^tx_lane_up\(0),
      I1 => \counter2_r_reg[11]_0\(2),
      I2 => \counter2_r_reg[11]_0\(0),
      I3 => \counter2_r_reg[11]_0\(1),
      I4 => \counter2_r_reg[0]_0\,
      O => reset_lanes_c
    );
\counter2_r[15]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(8),
      O => \counter2_r[15]_i_2__0_n_0\
    );
\counter2_r[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(9),
      O => \counter2_r[15]_i_3__0_n_0\
    );
\counter2_r[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(10),
      O => \counter2_r[15]_i_4__0_n_0\
    );
\counter2_r[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(11),
      O => \counter2_r[15]_i_5__0_n_0\
    );
\counter2_r[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(12),
      O => \counter2_r[15]_i_6__0_n_0\
    );
\counter2_r[15]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(13),
      O => \counter2_r[15]_i_7__0_n_0\
    );
\counter2_r[15]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(14),
      O => \counter2_r[15]_i_8__0_n_0\
    );
\counter2_r[15]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(15),
      O => \counter2_r[15]_i_9__0_n_0\
    );
\counter2_r[23]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(23),
      O => \counter2_r[23]_i_10__0_n_0\
    );
\counter2_r[23]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(16),
      O => \counter2_r[23]_i_3__0_n_0\
    );
\counter2_r[23]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(17),
      O => \counter2_r[23]_i_4__0_n_0\
    );
\counter2_r[23]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(18),
      O => \counter2_r[23]_i_5__0_n_0\
    );
\counter2_r[23]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(19),
      O => \counter2_r[23]_i_6__0_n_0\
    );
\counter2_r[23]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(20),
      O => \counter2_r[23]_i_7__0_n_0\
    );
\counter2_r[23]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(21),
      O => \counter2_r[23]_i_8__0_n_0\
    );
\counter2_r[23]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(22),
      O => \counter2_r[23]_i_9__0_n_0\
    );
\counter2_r[7]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(0),
      O => \counter2_r[7]_i_2__1_n_0\
    );
\counter2_r[7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(1),
      O => \counter2_r[7]_i_3__0_n_0\
    );
\counter2_r[7]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(2),
      O => \counter2_r[7]_i_4__0_n_0\
    );
\counter2_r[7]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(3),
      O => \counter2_r[7]_i_5__0_n_0\
    );
\counter2_r[7]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(4),
      O => \counter2_r[7]_i_6__0_n_0\
    );
\counter2_r[7]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(5),
      O => \counter2_r[7]_i_7__0_n_0\
    );
\counter2_r[7]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(6),
      O => \counter2_r[7]_i_8__0_n_0\
    );
\counter2_r[7]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(7),
      O => \counter2_r[7]_i_9__0_n_0\
    );
\counter2_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__0_n_8\,
      Q => counter2_r_reg(0),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__0_n_10\,
      Q => counter2_r_reg(10),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__0_n_11\,
      Q => counter2_r_reg(11),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__0_n_12\,
      Q => counter2_r_reg(12),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__0_n_13\,
      Q => counter2_r_reg(13),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__0_n_14\,
      Q => counter2_r_reg(14),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__0_n_15\,
      Q => counter2_r_reg(15),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter2_r_reg[23]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \counter2_r_reg[15]_i_1__0_n_0\,
      CO(6) => \counter2_r_reg[15]_i_1__0_n_1\,
      CO(5) => \counter2_r_reg[15]_i_1__0_n_2\,
      CO(4) => \counter2_r_reg[15]_i_1__0_n_3\,
      CO(3) => \counter2_r_reg[15]_i_1__0_n_4\,
      CO(2) => \counter2_r_reg[15]_i_1__0_n_5\,
      CO(1) => \counter2_r_reg[15]_i_1__0_n_6\,
      CO(0) => \counter2_r_reg[15]_i_1__0_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \counter2_r_reg[15]_i_1__0_n_8\,
      O(6) => \counter2_r_reg[15]_i_1__0_n_9\,
      O(5) => \counter2_r_reg[15]_i_1__0_n_10\,
      O(4) => \counter2_r_reg[15]_i_1__0_n_11\,
      O(3) => \counter2_r_reg[15]_i_1__0_n_12\,
      O(2) => \counter2_r_reg[15]_i_1__0_n_13\,
      O(1) => \counter2_r_reg[15]_i_1__0_n_14\,
      O(0) => \counter2_r_reg[15]_i_1__0_n_15\,
      S(7) => \counter2_r[15]_i_2__0_n_0\,
      S(6) => \counter2_r[15]_i_3__0_n_0\,
      S(5) => \counter2_r[15]_i_4__0_n_0\,
      S(4) => \counter2_r[15]_i_5__0_n_0\,
      S(3) => \counter2_r[15]_i_6__0_n_0\,
      S(2) => \counter2_r[15]_i_7__0_n_0\,
      S(1) => \counter2_r[15]_i_8__0_n_0\,
      S(0) => \counter2_r[15]_i_9__0_n_0\
    );
\counter2_r_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__0_n_8\,
      Q => counter2_r_reg(16),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__0_n_9\,
      Q => counter2_r_reg(17),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__0_n_10\,
      Q => counter2_r_reg(18),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__0_n_11\,
      Q => counter2_r_reg(19),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__0_n_9\,
      Q => counter2_r_reg(1),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__0_n_12\,
      Q => counter2_r_reg(20),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__0_n_13\,
      Q => counter2_r_reg(21),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__0_n_14\,
      Q => counter2_r_reg(22),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__0_n_15\,
      Q => counter2_r_reg(23),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[23]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter2_r_reg[23]_i_2__0_n_0\,
      CO(6) => \counter2_r_reg[23]_i_2__0_n_1\,
      CO(5) => \counter2_r_reg[23]_i_2__0_n_2\,
      CO(4) => \counter2_r_reg[23]_i_2__0_n_3\,
      CO(3) => \counter2_r_reg[23]_i_2__0_n_4\,
      CO(2) => \counter2_r_reg[23]_i_2__0_n_5\,
      CO(1) => \counter2_r_reg[23]_i_2__0_n_6\,
      CO(0) => \counter2_r_reg[23]_i_2__0_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \counter2_r_reg[23]_i_2__0_n_8\,
      O(6) => \counter2_r_reg[23]_i_2__0_n_9\,
      O(5) => \counter2_r_reg[23]_i_2__0_n_10\,
      O(4) => \counter2_r_reg[23]_i_2__0_n_11\,
      O(3) => \counter2_r_reg[23]_i_2__0_n_12\,
      O(2) => \counter2_r_reg[23]_i_2__0_n_13\,
      O(1) => \counter2_r_reg[23]_i_2__0_n_14\,
      O(0) => \counter2_r_reg[23]_i_2__0_n_15\,
      S(7) => \counter2_r[23]_i_3__0_n_0\,
      S(6) => \counter2_r[23]_i_4__0_n_0\,
      S(5) => \counter2_r[23]_i_5__0_n_0\,
      S(4) => \counter2_r[23]_i_6__0_n_0\,
      S(3) => \counter2_r[23]_i_7__0_n_0\,
      S(2) => \counter2_r[23]_i_8__0_n_0\,
      S(1) => \counter2_r[23]_i_9__0_n_0\,
      S(0) => \counter2_r[23]_i_10__0_n_0\
    );
\counter2_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__0_n_10\,
      Q => counter2_r_reg(2),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__0_n_11\,
      Q => counter2_r_reg(3),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__0_n_12\,
      Q => counter2_r_reg(4),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__0_n_13\,
      Q => counter2_r_reg(5),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__0_n_14\,
      Q => counter2_r_reg(6),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__0_n_15\,
      Q => counter2_r_reg(7),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter2_r_reg[15]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_counter2_r_reg[7]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \counter2_r_reg[7]_i_1__0_n_1\,
      CO(5) => \counter2_r_reg[7]_i_1__0_n_2\,
      CO(4) => \counter2_r_reg[7]_i_1__0_n_3\,
      CO(3) => \counter2_r_reg[7]_i_1__0_n_4\,
      CO(2) => \counter2_r_reg[7]_i_1__0_n_5\,
      CO(1) => \counter2_r_reg[7]_i_1__0_n_6\,
      CO(0) => \counter2_r_reg[7]_i_1__0_n_7\,
      DI(7 downto 0) => B"01111111",
      O(7) => \counter2_r_reg[7]_i_1__0_n_8\,
      O(6) => \counter2_r_reg[7]_i_1__0_n_9\,
      O(5) => \counter2_r_reg[7]_i_1__0_n_10\,
      O(4) => \counter2_r_reg[7]_i_1__0_n_11\,
      O(3) => \counter2_r_reg[7]_i_1__0_n_12\,
      O(2) => \counter2_r_reg[7]_i_1__0_n_13\,
      O(1) => \counter2_r_reg[7]_i_1__0_n_14\,
      O(0) => \counter2_r_reg[7]_i_1__0_n_15\,
      S(7) => \counter2_r[7]_i_2__1_n_0\,
      S(6) => \counter2_r[7]_i_3__0_n_0\,
      S(5) => \counter2_r[7]_i_4__0_n_0\,
      S(4) => \counter2_r[7]_i_5__0_n_0\,
      S(3) => \counter2_r[7]_i_6__0_n_0\,
      S(2) => \counter2_r[7]_i_7__0_n_0\,
      S(1) => \counter2_r[7]_i_8__0_n_0\,
      S(0) => \counter2_r[7]_i_9__0_n_0\
    );
\counter2_r_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__0_n_8\,
      Q => counter2_r_reg(8),
      S => \counter2_r_reg[0]_0\
    );
\counter2_r_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__0_n_9\,
      Q => counter2_r_reg(9),
      S => \counter2_r_reg[0]_0\
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => count_done_for_lane_ready,
      Q => \^tx_lane_up\(0),
      R => \counter2_r_reg[0]_0\
    );
\lane_up_flop_i_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lane_up_flop_i_i_2__0_n_0\,
      O => count_done_for_lane_ready
    );
\lane_up_flop_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \lane_up_flop_i_i_3__0_n_0\,
      I1 => \lane_up_flop_i_i_4__0_n_0\,
      I2 => \lane_up_flop_i_i_5__0_n_0\,
      I3 => \lane_up_flop_i_i_6__0_n_0\,
      I4 => \lane_up_flop_i_i_7__0_n_0\,
      I5 => \lane_up_flop_i_i_8__0_n_0\,
      O => \lane_up_flop_i_i_2__0_n_0\
    );
\lane_up_flop_i_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(6),
      I1 => counter2_r_reg(7),
      I2 => counter2_r_reg(4),
      I3 => counter2_r_reg(5),
      O => \lane_up_flop_i_i_3__0_n_0\
    );
\lane_up_flop_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(2),
      I1 => counter2_r_reg(3),
      I2 => counter2_r_reg(0),
      I3 => counter2_r_reg(1),
      O => \lane_up_flop_i_i_4__0_n_0\
    );
\lane_up_flop_i_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(14),
      I1 => counter2_r_reg(15),
      I2 => counter2_r_reg(12),
      I3 => counter2_r_reg(13),
      O => \lane_up_flop_i_i_5__0_n_0\
    );
\lane_up_flop_i_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(10),
      I1 => counter2_r_reg(11),
      I2 => counter2_r_reg(8),
      I3 => counter2_r_reg(9),
      O => \lane_up_flop_i_i_6__0_n_0\
    );
\lane_up_flop_i_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(18),
      I1 => counter2_r_reg(19),
      I2 => counter2_r_reg(16),
      I3 => counter2_r_reg(17),
      O => \lane_up_flop_i_i_7__0_n_0\
    );
\lane_up_flop_i_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(22),
      I1 => counter2_r_reg(23),
      I2 => counter2_r_reg(20),
      I3 => counter2_r_reg(21),
      O => \lane_up_flop_i_i_8__0_n_0\
    );
u_rst_sync_tx_resetdone: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_14
     port map (
      CLK => CLK,
      counter2_r => counter2_r,
      \counter2_r_reg[23]\ => \lane_up_flop_i_i_2__0_n_0\,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_15 is
  port (
    tx_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \counter2_r_reg[23]_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_15 : entity is "aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_15 is
  signal count_done_for_lane_ready : STD_LOGIC;
  signal counter2_r : STD_LOGIC;
  signal \counter2_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_3_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_4_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_5_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_6_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_7_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_8_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_9_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_10_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_3_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_4_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_5_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_6_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_7_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_8_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_9_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_7_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_8_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_9_n_0\ : STD_LOGIC;
  signal counter2_r_reg : STD_LOGIC_VECTOR ( 0 to 23 );
  signal \counter2_r_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_10\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_11\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_12\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_13\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_14\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_15\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_8\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_9\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal lane_up_flop_i_i_2_n_0 : STD_LOGIC;
  signal lane_up_flop_i_i_3_n_0 : STD_LOGIC;
  signal lane_up_flop_i_i_4_n_0 : STD_LOGIC;
  signal lane_up_flop_i_i_5_n_0 : STD_LOGIC;
  signal lane_up_flop_i_i_6_n_0 : STD_LOGIC;
  signal lane_up_flop_i_i_7_n_0 : STD_LOGIC;
  signal lane_up_flop_i_i_8_n_0 : STD_LOGIC;
  signal \NLW_counter2_r_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter2_r_reg[15]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter2_r_reg[23]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \counter2_r_reg[7]_i_1\ : label is 16;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
begin
\counter2_r[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(8),
      O => \counter2_r[15]_i_2_n_0\
    );
\counter2_r[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(9),
      O => \counter2_r[15]_i_3_n_0\
    );
\counter2_r[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(10),
      O => \counter2_r[15]_i_4_n_0\
    );
\counter2_r[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(11),
      O => \counter2_r[15]_i_5_n_0\
    );
\counter2_r[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(12),
      O => \counter2_r[15]_i_6_n_0\
    );
\counter2_r[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(13),
      O => \counter2_r[15]_i_7_n_0\
    );
\counter2_r[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(14),
      O => \counter2_r[15]_i_8_n_0\
    );
\counter2_r[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(15),
      O => \counter2_r[15]_i_9_n_0\
    );
\counter2_r[23]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(23),
      O => \counter2_r[23]_i_10_n_0\
    );
\counter2_r[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(16),
      O => \counter2_r[23]_i_3_n_0\
    );
\counter2_r[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(17),
      O => \counter2_r[23]_i_4_n_0\
    );
\counter2_r[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(18),
      O => \counter2_r[23]_i_5_n_0\
    );
\counter2_r[23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(19),
      O => \counter2_r[23]_i_6_n_0\
    );
\counter2_r[23]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(20),
      O => \counter2_r[23]_i_7_n_0\
    );
\counter2_r[23]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(21),
      O => \counter2_r[23]_i_8_n_0\
    );
\counter2_r[23]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(22),
      O => \counter2_r[23]_i_9_n_0\
    );
\counter2_r[7]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(0),
      O => \counter2_r[7]_i_2__0_n_0\
    );
\counter2_r[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(1),
      O => \counter2_r[7]_i_3_n_0\
    );
\counter2_r[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(2),
      O => \counter2_r[7]_i_4_n_0\
    );
\counter2_r[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(3),
      O => \counter2_r[7]_i_5_n_0\
    );
\counter2_r[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(4),
      O => \counter2_r[7]_i_6_n_0\
    );
\counter2_r[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(5),
      O => \counter2_r[7]_i_7_n_0\
    );
\counter2_r[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(6),
      O => \counter2_r[7]_i_8_n_0\
    );
\counter2_r[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(7),
      O => \counter2_r[7]_i_9_n_0\
    );
\counter2_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1_n_8\,
      Q => counter2_r_reg(0),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1_n_10\,
      Q => counter2_r_reg(10),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1_n_11\,
      Q => counter2_r_reg(11),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1_n_12\,
      Q => counter2_r_reg(12),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1_n_13\,
      Q => counter2_r_reg(13),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1_n_14\,
      Q => counter2_r_reg(14),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1_n_15\,
      Q => counter2_r_reg(15),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter2_r_reg[23]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \counter2_r_reg[15]_i_1_n_0\,
      CO(6) => \counter2_r_reg[15]_i_1_n_1\,
      CO(5) => \counter2_r_reg[15]_i_1_n_2\,
      CO(4) => \counter2_r_reg[15]_i_1_n_3\,
      CO(3) => \counter2_r_reg[15]_i_1_n_4\,
      CO(2) => \counter2_r_reg[15]_i_1_n_5\,
      CO(1) => \counter2_r_reg[15]_i_1_n_6\,
      CO(0) => \counter2_r_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \counter2_r_reg[15]_i_1_n_8\,
      O(6) => \counter2_r_reg[15]_i_1_n_9\,
      O(5) => \counter2_r_reg[15]_i_1_n_10\,
      O(4) => \counter2_r_reg[15]_i_1_n_11\,
      O(3) => \counter2_r_reg[15]_i_1_n_12\,
      O(2) => \counter2_r_reg[15]_i_1_n_13\,
      O(1) => \counter2_r_reg[15]_i_1_n_14\,
      O(0) => \counter2_r_reg[15]_i_1_n_15\,
      S(7) => \counter2_r[15]_i_2_n_0\,
      S(6) => \counter2_r[15]_i_3_n_0\,
      S(5) => \counter2_r[15]_i_4_n_0\,
      S(4) => \counter2_r[15]_i_5_n_0\,
      S(3) => \counter2_r[15]_i_6_n_0\,
      S(2) => \counter2_r[15]_i_7_n_0\,
      S(1) => \counter2_r[15]_i_8_n_0\,
      S(0) => \counter2_r[15]_i_9_n_0\
    );
\counter2_r_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2_n_8\,
      Q => counter2_r_reg(16),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2_n_9\,
      Q => counter2_r_reg(17),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2_n_10\,
      Q => counter2_r_reg(18),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2_n_11\,
      Q => counter2_r_reg(19),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1_n_9\,
      Q => counter2_r_reg(1),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2_n_12\,
      Q => counter2_r_reg(20),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2_n_13\,
      Q => counter2_r_reg(21),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2_n_14\,
      Q => counter2_r_reg(22),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2_n_15\,
      Q => counter2_r_reg(23),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter2_r_reg[23]_i_2_n_0\,
      CO(6) => \counter2_r_reg[23]_i_2_n_1\,
      CO(5) => \counter2_r_reg[23]_i_2_n_2\,
      CO(4) => \counter2_r_reg[23]_i_2_n_3\,
      CO(3) => \counter2_r_reg[23]_i_2_n_4\,
      CO(2) => \counter2_r_reg[23]_i_2_n_5\,
      CO(1) => \counter2_r_reg[23]_i_2_n_6\,
      CO(0) => \counter2_r_reg[23]_i_2_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \counter2_r_reg[23]_i_2_n_8\,
      O(6) => \counter2_r_reg[23]_i_2_n_9\,
      O(5) => \counter2_r_reg[23]_i_2_n_10\,
      O(4) => \counter2_r_reg[23]_i_2_n_11\,
      O(3) => \counter2_r_reg[23]_i_2_n_12\,
      O(2) => \counter2_r_reg[23]_i_2_n_13\,
      O(1) => \counter2_r_reg[23]_i_2_n_14\,
      O(0) => \counter2_r_reg[23]_i_2_n_15\,
      S(7) => \counter2_r[23]_i_3_n_0\,
      S(6) => \counter2_r[23]_i_4_n_0\,
      S(5) => \counter2_r[23]_i_5_n_0\,
      S(4) => \counter2_r[23]_i_6_n_0\,
      S(3) => \counter2_r[23]_i_7_n_0\,
      S(2) => \counter2_r[23]_i_8_n_0\,
      S(1) => \counter2_r[23]_i_9_n_0\,
      S(0) => \counter2_r[23]_i_10_n_0\
    );
\counter2_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1_n_10\,
      Q => counter2_r_reg(2),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1_n_11\,
      Q => counter2_r_reg(3),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1_n_12\,
      Q => counter2_r_reg(4),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1_n_13\,
      Q => counter2_r_reg(5),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1_n_14\,
      Q => counter2_r_reg(6),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1_n_15\,
      Q => counter2_r_reg(7),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter2_r_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_counter2_r_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \counter2_r_reg[7]_i_1_n_1\,
      CO(5) => \counter2_r_reg[7]_i_1_n_2\,
      CO(4) => \counter2_r_reg[7]_i_1_n_3\,
      CO(3) => \counter2_r_reg[7]_i_1_n_4\,
      CO(2) => \counter2_r_reg[7]_i_1_n_5\,
      CO(1) => \counter2_r_reg[7]_i_1_n_6\,
      CO(0) => \counter2_r_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"01111111",
      O(7) => \counter2_r_reg[7]_i_1_n_8\,
      O(6) => \counter2_r_reg[7]_i_1_n_9\,
      O(5) => \counter2_r_reg[7]_i_1_n_10\,
      O(4) => \counter2_r_reg[7]_i_1_n_11\,
      O(3) => \counter2_r_reg[7]_i_1_n_12\,
      O(2) => \counter2_r_reg[7]_i_1_n_13\,
      O(1) => \counter2_r_reg[7]_i_1_n_14\,
      O(0) => \counter2_r_reg[7]_i_1_n_15\,
      S(7) => \counter2_r[7]_i_2__0_n_0\,
      S(6) => \counter2_r[7]_i_3_n_0\,
      S(5) => \counter2_r[7]_i_4_n_0\,
      S(4) => \counter2_r[7]_i_5_n_0\,
      S(3) => \counter2_r[7]_i_6_n_0\,
      S(2) => \counter2_r[7]_i_7_n_0\,
      S(1) => \counter2_r[7]_i_8_n_0\,
      S(0) => \counter2_r[7]_i_9_n_0\
    );
\counter2_r_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1_n_8\,
      Q => counter2_r_reg(8),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1_n_9\,
      Q => counter2_r_reg(9),
      S => \counter2_r_reg[23]_0\
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => count_done_for_lane_ready,
      Q => tx_lane_up(0),
      R => \counter2_r_reg[23]_0\
    );
lane_up_flop_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lane_up_flop_i_i_2_n_0,
      O => count_done_for_lane_ready
    );
lane_up_flop_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => lane_up_flop_i_i_3_n_0,
      I1 => lane_up_flop_i_i_4_n_0,
      I2 => lane_up_flop_i_i_5_n_0,
      I3 => lane_up_flop_i_i_6_n_0,
      I4 => lane_up_flop_i_i_7_n_0,
      I5 => lane_up_flop_i_i_8_n_0,
      O => lane_up_flop_i_i_2_n_0
    );
lane_up_flop_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(6),
      I1 => counter2_r_reg(7),
      I2 => counter2_r_reg(4),
      I3 => counter2_r_reg(5),
      O => lane_up_flop_i_i_3_n_0
    );
lane_up_flop_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(2),
      I1 => counter2_r_reg(3),
      I2 => counter2_r_reg(0),
      I3 => counter2_r_reg(1),
      O => lane_up_flop_i_i_4_n_0
    );
lane_up_flop_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(14),
      I1 => counter2_r_reg(15),
      I2 => counter2_r_reg(12),
      I3 => counter2_r_reg(13),
      O => lane_up_flop_i_i_5_n_0
    );
lane_up_flop_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(10),
      I1 => counter2_r_reg(11),
      I2 => counter2_r_reg(8),
      I3 => counter2_r_reg(9),
      O => lane_up_flop_i_i_6_n_0
    );
lane_up_flop_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(18),
      I1 => counter2_r_reg(19),
      I2 => counter2_r_reg(16),
      I3 => counter2_r_reg(17),
      O => lane_up_flop_i_i_7_n_0
    );
lane_up_flop_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(22),
      I1 => counter2_r_reg(23),
      I2 => counter2_r_reg(20),
      I3 => counter2_r_reg(21),
      O => lane_up_flop_i_i_8_n_0
    );
u_rst_sync_tx_resetdone: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_18
     port map (
      CLK => CLK,
      counter2_r => counter2_r,
      \counter2_r_reg[23]\ => lane_up_flop_i_i_2_n_0,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_7 is
  port (
    tx_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    lane_up_flop_i_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    \counter2_r_reg[23]_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    GEN_NA_IDLES_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_7 : entity is "aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_7 is
  signal count_done_for_lane_ready : STD_LOGIC;
  signal counter2_r : STD_LOGIC;
  signal \counter2_r[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_10__1_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_6__1_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_7__1_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_8__1_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_9__1_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_9__1_n_0\ : STD_LOGIC;
  signal counter2_r_reg : STD_LOGIC_VECTOR ( 0 to 23 );
  signal \counter2_r_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_10\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_11\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_12\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_13\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_14\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_15\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_8\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1__1_n_9\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_10\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_11\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_12\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_13\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_14\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_15\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_8\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2__1_n_9\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_10\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_11\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_12\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_13\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_14\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_15\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_8\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1__1_n_9\ : STD_LOGIC;
  signal \lane_up_flop_i_i_2__1_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_3__1_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_4__1_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_5__1_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_6__1_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_7__1_n_0\ : STD_LOGIC;
  signal \lane_up_flop_i_i_8__1_n_0\ : STD_LOGIC;
  signal \^tx_lane_up\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_counter2_r_reg[7]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter2_r_reg[15]_i_1__1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter2_r_reg[23]_i_2__1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter2_r_reg[7]_i_1__1\ : label is 16;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
begin
  tx_lane_up(0) <= \^tx_lane_up\(0);
GEN_NA_IDLES_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^tx_lane_up\(0),
      I1 => GEN_NA_IDLES_reg(0),
      I2 => GEN_NA_IDLES_reg(2),
      I3 => GEN_NA_IDLES_reg(1),
      O => lane_up_flop_i_0
    );
\counter2_r[15]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(8),
      O => \counter2_r[15]_i_2__1_n_0\
    );
\counter2_r[15]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(9),
      O => \counter2_r[15]_i_3__1_n_0\
    );
\counter2_r[15]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(10),
      O => \counter2_r[15]_i_4__1_n_0\
    );
\counter2_r[15]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(11),
      O => \counter2_r[15]_i_5__1_n_0\
    );
\counter2_r[15]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(12),
      O => \counter2_r[15]_i_6__1_n_0\
    );
\counter2_r[15]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(13),
      O => \counter2_r[15]_i_7__1_n_0\
    );
\counter2_r[15]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(14),
      O => \counter2_r[15]_i_8__1_n_0\
    );
\counter2_r[15]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(15),
      O => \counter2_r[15]_i_9__1_n_0\
    );
\counter2_r[23]_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(23),
      O => \counter2_r[23]_i_10__1_n_0\
    );
\counter2_r[23]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(16),
      O => \counter2_r[23]_i_3__1_n_0\
    );
\counter2_r[23]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(17),
      O => \counter2_r[23]_i_4__1_n_0\
    );
\counter2_r[23]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(18),
      O => \counter2_r[23]_i_5__1_n_0\
    );
\counter2_r[23]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(19),
      O => \counter2_r[23]_i_6__1_n_0\
    );
\counter2_r[23]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(20),
      O => \counter2_r[23]_i_7__1_n_0\
    );
\counter2_r[23]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(21),
      O => \counter2_r[23]_i_8__1_n_0\
    );
\counter2_r[23]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(22),
      O => \counter2_r[23]_i_9__1_n_0\
    );
\counter2_r[7]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(0),
      O => \counter2_r[7]_i_2__2_n_0\
    );
\counter2_r[7]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(1),
      O => \counter2_r[7]_i_3__1_n_0\
    );
\counter2_r[7]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(2),
      O => \counter2_r[7]_i_4__1_n_0\
    );
\counter2_r[7]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(3),
      O => \counter2_r[7]_i_5__1_n_0\
    );
\counter2_r[7]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(4),
      O => \counter2_r[7]_i_6__1_n_0\
    );
\counter2_r[7]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(5),
      O => \counter2_r[7]_i_7__1_n_0\
    );
\counter2_r[7]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(6),
      O => \counter2_r[7]_i_8__1_n_0\
    );
\counter2_r[7]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(7),
      O => \counter2_r[7]_i_9__1_n_0\
    );
\counter2_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__1_n_8\,
      Q => counter2_r_reg(0),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__1_n_10\,
      Q => counter2_r_reg(10),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__1_n_11\,
      Q => counter2_r_reg(11),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__1_n_12\,
      Q => counter2_r_reg(12),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__1_n_13\,
      Q => counter2_r_reg(13),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__1_n_14\,
      Q => counter2_r_reg(14),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__1_n_15\,
      Q => counter2_r_reg(15),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[15]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter2_r_reg[23]_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter2_r_reg[15]_i_1__1_n_0\,
      CO(6) => \counter2_r_reg[15]_i_1__1_n_1\,
      CO(5) => \counter2_r_reg[15]_i_1__1_n_2\,
      CO(4) => \counter2_r_reg[15]_i_1__1_n_3\,
      CO(3) => \counter2_r_reg[15]_i_1__1_n_4\,
      CO(2) => \counter2_r_reg[15]_i_1__1_n_5\,
      CO(1) => \counter2_r_reg[15]_i_1__1_n_6\,
      CO(0) => \counter2_r_reg[15]_i_1__1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \counter2_r_reg[15]_i_1__1_n_8\,
      O(6) => \counter2_r_reg[15]_i_1__1_n_9\,
      O(5) => \counter2_r_reg[15]_i_1__1_n_10\,
      O(4) => \counter2_r_reg[15]_i_1__1_n_11\,
      O(3) => \counter2_r_reg[15]_i_1__1_n_12\,
      O(2) => \counter2_r_reg[15]_i_1__1_n_13\,
      O(1) => \counter2_r_reg[15]_i_1__1_n_14\,
      O(0) => \counter2_r_reg[15]_i_1__1_n_15\,
      S(7) => \counter2_r[15]_i_2__1_n_0\,
      S(6) => \counter2_r[15]_i_3__1_n_0\,
      S(5) => \counter2_r[15]_i_4__1_n_0\,
      S(4) => \counter2_r[15]_i_5__1_n_0\,
      S(3) => \counter2_r[15]_i_6__1_n_0\,
      S(2) => \counter2_r[15]_i_7__1_n_0\,
      S(1) => \counter2_r[15]_i_8__1_n_0\,
      S(0) => \counter2_r[15]_i_9__1_n_0\
    );
\counter2_r_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__1_n_8\,
      Q => counter2_r_reg(16),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__1_n_9\,
      Q => counter2_r_reg(17),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__1_n_10\,
      Q => counter2_r_reg(18),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__1_n_11\,
      Q => counter2_r_reg(19),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__1_n_9\,
      Q => counter2_r_reg(1),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__1_n_12\,
      Q => counter2_r_reg(20),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__1_n_13\,
      Q => counter2_r_reg(21),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__1_n_14\,
      Q => counter2_r_reg(22),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2__1_n_15\,
      Q => counter2_r_reg(23),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[23]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter2_r_reg[23]_i_2__1_n_0\,
      CO(6) => \counter2_r_reg[23]_i_2__1_n_1\,
      CO(5) => \counter2_r_reg[23]_i_2__1_n_2\,
      CO(4) => \counter2_r_reg[23]_i_2__1_n_3\,
      CO(3) => \counter2_r_reg[23]_i_2__1_n_4\,
      CO(2) => \counter2_r_reg[23]_i_2__1_n_5\,
      CO(1) => \counter2_r_reg[23]_i_2__1_n_6\,
      CO(0) => \counter2_r_reg[23]_i_2__1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \counter2_r_reg[23]_i_2__1_n_8\,
      O(6) => \counter2_r_reg[23]_i_2__1_n_9\,
      O(5) => \counter2_r_reg[23]_i_2__1_n_10\,
      O(4) => \counter2_r_reg[23]_i_2__1_n_11\,
      O(3) => \counter2_r_reg[23]_i_2__1_n_12\,
      O(2) => \counter2_r_reg[23]_i_2__1_n_13\,
      O(1) => \counter2_r_reg[23]_i_2__1_n_14\,
      O(0) => \counter2_r_reg[23]_i_2__1_n_15\,
      S(7) => \counter2_r[23]_i_3__1_n_0\,
      S(6) => \counter2_r[23]_i_4__1_n_0\,
      S(5) => \counter2_r[23]_i_5__1_n_0\,
      S(4) => \counter2_r[23]_i_6__1_n_0\,
      S(3) => \counter2_r[23]_i_7__1_n_0\,
      S(2) => \counter2_r[23]_i_8__1_n_0\,
      S(1) => \counter2_r[23]_i_9__1_n_0\,
      S(0) => \counter2_r[23]_i_10__1_n_0\
    );
\counter2_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__1_n_10\,
      Q => counter2_r_reg(2),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__1_n_11\,
      Q => counter2_r_reg(3),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__1_n_12\,
      Q => counter2_r_reg(4),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__1_n_13\,
      Q => counter2_r_reg(5),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__1_n_14\,
      Q => counter2_r_reg(6),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1__1_n_15\,
      Q => counter2_r_reg(7),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[7]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter2_r_reg[15]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_counter2_r_reg[7]_i_1__1_CO_UNCONNECTED\(7),
      CO(6) => \counter2_r_reg[7]_i_1__1_n_1\,
      CO(5) => \counter2_r_reg[7]_i_1__1_n_2\,
      CO(4) => \counter2_r_reg[7]_i_1__1_n_3\,
      CO(3) => \counter2_r_reg[7]_i_1__1_n_4\,
      CO(2) => \counter2_r_reg[7]_i_1__1_n_5\,
      CO(1) => \counter2_r_reg[7]_i_1__1_n_6\,
      CO(0) => \counter2_r_reg[7]_i_1__1_n_7\,
      DI(7 downto 0) => B"01111111",
      O(7) => \counter2_r_reg[7]_i_1__1_n_8\,
      O(6) => \counter2_r_reg[7]_i_1__1_n_9\,
      O(5) => \counter2_r_reg[7]_i_1__1_n_10\,
      O(4) => \counter2_r_reg[7]_i_1__1_n_11\,
      O(3) => \counter2_r_reg[7]_i_1__1_n_12\,
      O(2) => \counter2_r_reg[7]_i_1__1_n_13\,
      O(1) => \counter2_r_reg[7]_i_1__1_n_14\,
      O(0) => \counter2_r_reg[7]_i_1__1_n_15\,
      S(7) => \counter2_r[7]_i_2__2_n_0\,
      S(6) => \counter2_r[7]_i_3__1_n_0\,
      S(5) => \counter2_r[7]_i_4__1_n_0\,
      S(4) => \counter2_r[7]_i_5__1_n_0\,
      S(3) => \counter2_r[7]_i_6__1_n_0\,
      S(2) => \counter2_r[7]_i_7__1_n_0\,
      S(1) => \counter2_r[7]_i_8__1_n_0\,
      S(0) => \counter2_r[7]_i_9__1_n_0\
    );
\counter2_r_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__1_n_8\,
      Q => counter2_r_reg(8),
      S => \counter2_r_reg[23]_0\
    );
\counter2_r_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1__1_n_9\,
      Q => counter2_r_reg(9),
      S => \counter2_r_reg[23]_0\
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => count_done_for_lane_ready,
      Q => \^tx_lane_up\(0),
      R => \counter2_r_reg[23]_0\
    );
\lane_up_flop_i_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lane_up_flop_i_i_2__1_n_0\,
      O => count_done_for_lane_ready
    );
\lane_up_flop_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \lane_up_flop_i_i_3__1_n_0\,
      I1 => \lane_up_flop_i_i_4__1_n_0\,
      I2 => \lane_up_flop_i_i_5__1_n_0\,
      I3 => \lane_up_flop_i_i_6__1_n_0\,
      I4 => \lane_up_flop_i_i_7__1_n_0\,
      I5 => \lane_up_flop_i_i_8__1_n_0\,
      O => \lane_up_flop_i_i_2__1_n_0\
    );
\lane_up_flop_i_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(6),
      I1 => counter2_r_reg(7),
      I2 => counter2_r_reg(4),
      I3 => counter2_r_reg(5),
      O => \lane_up_flop_i_i_3__1_n_0\
    );
\lane_up_flop_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(2),
      I1 => counter2_r_reg(3),
      I2 => counter2_r_reg(0),
      I3 => counter2_r_reg(1),
      O => \lane_up_flop_i_i_4__1_n_0\
    );
\lane_up_flop_i_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(14),
      I1 => counter2_r_reg(15),
      I2 => counter2_r_reg(12),
      I3 => counter2_r_reg(13),
      O => \lane_up_flop_i_i_5__1_n_0\
    );
\lane_up_flop_i_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(10),
      I1 => counter2_r_reg(11),
      I2 => counter2_r_reg(8),
      I3 => counter2_r_reg(9),
      O => \lane_up_flop_i_i_6__1_n_0\
    );
\lane_up_flop_i_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(18),
      I1 => counter2_r_reg(19),
      I2 => counter2_r_reg(16),
      I3 => counter2_r_reg(17),
      O => \lane_up_flop_i_i_7__1_n_0\
    );
\lane_up_flop_i_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(22),
      I1 => counter2_r_reg(23),
      I2 => counter2_r_reg(20),
      I3 => counter2_r_reg(21),
      O => \lane_up_flop_i_i_8__1_n_0\
    );
u_rst_sync_tx_resetdone: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_10
     port map (
      CLK => CLK,
      counter2_r => counter2_r,
      \counter2_r_reg[23]\ => \lane_up_flop_i_i_2__1_n_0\,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_STREAM is
  port (
    gen_cc_i : out STD_LOGIC_VECTOR ( 0 to 3 );
    gen_periodic_cb_i : out STD_LOGIC;
    tx_pe_data_v_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_tx_tready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    extend_cc_r : out STD_LOGIC;
    extend_cb_r : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TX_PE_DATA_V_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 251 downto 0 );
    \gen_cc_blk[2].gen_cc_flop\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_cc_blk[1].gen_cc_flop\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_cc_blk[0].gen_cc_flop\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_cc_blk[3].gen_cc_flop\ : out STD_LOGIC;
    \gen_cc_blk[2].gen_cc_flop_0\ : out STD_LOGIC;
    \gen_cc_blk[1].gen_cc_flop_0\ : out STD_LOGIC;
    \gen_cc_blk[0].gen_cc_flop_0\ : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    R0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    txdatavalid_i : in STD_LOGIC;
    extend_cc_r_reg : in STD_LOGIC;
    extend_cb_r_reg : in STD_LOGIC;
    periodic_cb_to_ll : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    rst_pma_init_usrclk_0 : in STD_LOGIC;
    rst_pma_init_usrclk_1 : in STD_LOGIC;
    rst_pma_init_usrclk_2 : in STD_LOGIC;
    TX_HEADER_0_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    TX_HEADER_0_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_0_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_0_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_na_idles_i : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_cb_seq : in STD_LOGIC;
    s_axi_tx_tready_reg : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    \TX_DATA_reg[63]\ : in STD_LOGIC;
    \TX_DATA_reg[63]_0\ : in STD_LOGIC;
    \TX_DATA_reg[63]_1\ : in STD_LOGIC;
    \TX_DATA_reg[63]_2\ : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 255 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_STREAM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_STREAM is
  signal \^gen_cc_i\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^gen_periodic_cb_i\ : STD_LOGIC;
  signal ll_valid_c : STD_LOGIC;
begin
  gen_cc_i(0 to 3) <= \^gen_cc_i\(0 to 3);
  gen_periodic_cb_i <= \^gen_periodic_cb_i\;
simplex_tx_stream_control_sm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_STREAM_CONTROL_SM
     port map (
      CLK => CLK,
      E(0) => E(0),
      R0 => R0,
      do_cc_r_reg0 => do_cc_r_reg0,
      extend_cb_r_reg_0 => extend_cb_r,
      extend_cb_r_reg_1 => extend_cb_r_reg,
      extend_cc_r => extend_cc_r,
      extend_cc_r_reg_0 => extend_cc_r_reg,
      \gen_cc_blk[0].gen_cc_flop_0\ => \^gen_cc_i\(0),
      \gen_cc_blk[1].gen_cc_flop_0\ => \^gen_cc_i\(1),
      \gen_cc_blk[2].gen_cc_flop_0\ => \^gen_cc_i\(2),
      \gen_cc_blk[3].gen_cc_flop_0\ => \^gen_cc_i\(3),
      gen_periodic_cb_i => \^gen_periodic_cb_i\,
      ll_valid_c => ll_valid_c,
      periodic_cb_seq => periodic_cb_seq,
      periodic_cb_to_ll => periodic_cb_to_ll,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tready_reg_0 => s_axi_tx_tready_reg,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      txdatavalid_i => txdatavalid_i
    );
simplex_tx_stream_datapath_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_STREAM_DATAPATH
     port map (
      CLK => CLK,
      D(0) => D(0),
      Q(251 downto 0) => Q(251 downto 0),
      R0 => R0,
      \TX_DATA_reg[63]\ => \TX_DATA_reg[63]\,
      \TX_DATA_reg[63]_0\ => \TX_DATA_reg[63]_0\,
      \TX_DATA_reg[63]_1\ => \TX_DATA_reg[63]_1\,
      \TX_DATA_reg[63]_2\ => \TX_DATA_reg[63]_2\,
      TX_HEADER_0_reg => \^gen_cc_i\(3),
      TX_HEADER_0_reg_0 => \^gen_cc_i\(2),
      TX_HEADER_0_reg_1 => \^gen_cc_i\(1),
      TX_HEADER_0_reg_2 => \^gen_cc_i\(0),
      TX_HEADER_0_reg_3(0) => TX_HEADER_0_reg(0),
      TX_HEADER_0_reg_4(0) => TX_HEADER_0_reg_0(0),
      TX_HEADER_0_reg_5(0) => TX_HEADER_0_reg_1(0),
      TX_HEADER_0_reg_6(0) => TX_HEADER_0_reg_2(0),
      \TX_PE_DATA_V_reg[0]_0\ => \TX_PE_DATA_V_reg[0]\,
      \gen_cc_blk[0].gen_cc_flop\(0) => \gen_cc_blk[0].gen_cc_flop\(0),
      \gen_cc_blk[0].gen_cc_flop_0\ => \gen_cc_blk[0].gen_cc_flop_0\,
      \gen_cc_blk[1].gen_cc_flop\(0) => \gen_cc_blk[1].gen_cc_flop\(0),
      \gen_cc_blk[1].gen_cc_flop_0\ => \gen_cc_blk[1].gen_cc_flop_0\,
      \gen_cc_blk[2].gen_cc_flop\(0) => \gen_cc_blk[2].gen_cc_flop\(0),
      \gen_cc_blk[2].gen_cc_flop_0\ => \gen_cc_blk[2].gen_cc_flop_0\,
      \gen_cc_blk[3].gen_cc_flop\ => \gen_cc_blk[3].gen_cc_flop\,
      gen_ch_bond_i(0) => gen_ch_bond_i(0),
      gen_na_idles_i => gen_na_idles_i,
      gen_periodic_cb_i => \^gen_periodic_cb_i\,
      ll_valid_c => ll_valid_c,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      rst_pma_init_usrclk_0 => rst_pma_init_usrclk_0,
      rst_pma_init_usrclk_1 => rst_pma_init_usrclk_1,
      rst_pma_init_usrclk_2 => rst_pma_init_usrclk_2,
      s_axi_tx_tdata(0 to 255) => s_axi_tx_tdata(0 to 255),
      stg5_reg => stg5_reg,
      stg5_reg_0 => stg5_reg_0,
      stg5_reg_1 => stg5_reg_1,
      stg5_reg_2 => stg5_reg_2,
      tx_pe_data_v_i(0) => tx_pe_data_v_i(0),
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SUPPORT_RESET_LOGIC is
  port (
    sysreset_from_support : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debounce_gt_rst_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SUPPORT_RESET_LOGIC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SUPPORT_RESET_LOGIC is
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal debounce_gt_rst_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute async_reg : string;
  attribute async_reg of debounce_gt_rst_r : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of debounce_gt_rst_r : signal is "{no}";
  signal \dly_gt_rst_r_reg[17]_srl18_n_0\ : STD_LOGIC;
  signal gt_rst_r : STD_LOGIC;
  signal gt_rst_r0_n_0 : STD_LOGIC;
  signal reset_debounce_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal u_rst_sync_gt_n_0 : STD_LOGIC;
  signal \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \debounce_gt_rst_r_reg[0]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[1]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[2]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[3]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[3]\ : label is "{no}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dly_gt_rst_r_reg[17]_srl18\ : label is "inst/\support_reset_logic_i/dly_gt_rst_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \dly_gt_rst_r_reg[17]_srl18\ : label is "inst/\support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18 ";
begin
SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => reset_debounce_r(2),
      I1 => reset_debounce_r(3),
      I2 => reset_debounce_r(0),
      I3 => reset_debounce_r(1),
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => sysreset_from_support,
      R => '0'
    );
\debounce_gt_rst_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \debounce_gt_rst_r_reg[0]_0\(0),
      Q => debounce_gt_rst_r(0),
      R => '0'
    );
\debounce_gt_rst_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(0),
      Q => debounce_gt_rst_r(1),
      R => '0'
    );
\debounce_gt_rst_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(1),
      Q => debounce_gt_rst_r(2),
      R => '0'
    );
\debounce_gt_rst_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(2),
      Q => debounce_gt_rst_r(3),
      R => '0'
    );
\dly_gt_rst_r_reg[17]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => init_clk,
      D => gt_rst_r,
      Q => \dly_gt_rst_r_reg[17]_srl18_n_0\,
      Q31 => \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED\
    );
\dly_gt_rst_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \dly_gt_rst_r_reg[17]_srl18_n_0\,
      Q => gt_reset_out,
      R => '0'
    );
gt_rst_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => debounce_gt_rst_r(2),
      I1 => debounce_gt_rst_r(3),
      I2 => debounce_gt_rst_r(0),
      I3 => debounce_gt_rst_r(1),
      O => gt_rst_r0_n_0
    );
gt_rst_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => gt_rst_r0_n_0,
      Q => gt_rst_r,
      R => '0'
    );
\reset_debounce_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => reset_debounce_r(0),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(0),
      Q => reset_debounce_r(1),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(1),
      Q => reset_debounce_r(2),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(2),
      Q => reset_debounce_r(3),
      S => u_rst_sync_gt_n_0
    );
u_rst_sync_gt: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_1
     port map (
      CLK => CLK,
      SS(0) => u_rst_sync_gt_n_0,
      in0 => gt_rst_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN is
  port (
    stg5_reg : out STD_LOGIC;
    TX_HEADER_1_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg_0 : out STD_LOGIC;
    \TX_DATA_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    TX_HEADER_0_reg_0 : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_1 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \TX_DATA_reg[59]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_1\ : in STD_LOGIC;
    \TX_DATA_reg[59]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN is
  signal \^tx_header_1_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal u_pma_init_data_sync_n_1 : STD_LOGIC;
  signal u_pma_init_data_sync_n_2 : STD_LOGIC;
  signal u_pma_init_data_sync_n_3 : STD_LOGIC;
  signal u_pma_init_data_sync_n_4 : STD_LOGIC;
  signal u_pma_init_data_sync_n_5 : STD_LOGIC;
begin
  TX_HEADER_1_reg_0(1 downto 0) <= \^tx_header_1_reg_0\(1 downto 0);
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(52),
      Q => \TX_DATA_reg[63]_0\(0),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(46),
      Q => \TX_DATA_reg[63]_0\(10),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(47),
      Q => \TX_DATA_reg[63]_0\(11),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(48),
      Q => \TX_DATA_reg[63]_0\(12),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(49),
      Q => \TX_DATA_reg[63]_0\(13),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(50),
      Q => \TX_DATA_reg[63]_0\(14),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(51),
      Q => \TX_DATA_reg[63]_0\(15),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(36),
      Q => \TX_DATA_reg[63]_0\(16),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(37),
      Q => \TX_DATA_reg[63]_0\(17),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(38),
      Q => \TX_DATA_reg[63]_0\(18),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(39),
      Q => \TX_DATA_reg[63]_0\(19),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(53),
      Q => \TX_DATA_reg[63]_0\(1),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(40),
      Q => \TX_DATA_reg[63]_0\(20),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(41),
      Q => \TX_DATA_reg[63]_0\(21),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(42),
      Q => \TX_DATA_reg[63]_0\(22),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(43),
      Q => \TX_DATA_reg[63]_0\(23),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(28),
      Q => \TX_DATA_reg[63]_0\(24),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(29),
      Q => \TX_DATA_reg[63]_0\(25),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(30),
      Q => \TX_DATA_reg[63]_0\(26),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(31),
      Q => \TX_DATA_reg[63]_0\(27),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(32),
      Q => \TX_DATA_reg[63]_0\(28),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(33),
      Q => \TX_DATA_reg[63]_0\(29),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(54),
      Q => \TX_DATA_reg[63]_0\(2),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(34),
      Q => \TX_DATA_reg[63]_0\(30),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(35),
      Q => \TX_DATA_reg[63]_0\(31),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(20),
      Q => \TX_DATA_reg[63]_0\(32),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(21),
      Q => \TX_DATA_reg[63]_0\(33),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(22),
      Q => \TX_DATA_reg[63]_0\(34),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(23),
      Q => \TX_DATA_reg[63]_0\(35),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(24),
      Q => \TX_DATA_reg[63]_0\(36),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(25),
      Q => \TX_DATA_reg[63]_0\(37),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(26),
      Q => \TX_DATA_reg[63]_0\(38),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(27),
      Q => \TX_DATA_reg[63]_0\(39),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(55),
      Q => \TX_DATA_reg[63]_0\(3),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(12),
      Q => \TX_DATA_reg[63]_0\(40),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(13),
      Q => \TX_DATA_reg[63]_0\(41),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(14),
      Q => \TX_DATA_reg[63]_0\(42),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(15),
      Q => \TX_DATA_reg[63]_0\(43),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(16),
      Q => \TX_DATA_reg[63]_0\(44),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(17),
      Q => \TX_DATA_reg[63]_0\(45),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(18),
      Q => \TX_DATA_reg[63]_0\(46),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(19),
      Q => \TX_DATA_reg[63]_0\(47),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(8),
      Q => \TX_DATA_reg[63]_0\(48),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(9),
      Q => \TX_DATA_reg[63]_0\(49),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(56),
      Q => \TX_DATA_reg[63]_0\(4),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(10),
      Q => \TX_DATA_reg[63]_0\(50),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(11),
      Q => \TX_DATA_reg[63]_0\(51),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => D(0),
      Q => \TX_DATA_reg[63]_0\(52),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => D(1),
      Q => \TX_DATA_reg[63]_0\(53),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => D(2),
      Q => \TX_DATA_reg[63]_0\(54),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => D(3),
      Q => \TX_DATA_reg[63]_0\(55),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(0),
      Q => \TX_DATA_reg[63]_0\(56),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(1),
      Q => \TX_DATA_reg[63]_0\(57),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(2),
      Q => \TX_DATA_reg[63]_0\(58),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_2,
      Q => \TX_DATA_reg[63]_0\(59),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(57),
      Q => \TX_DATA_reg[63]_0\(5),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_3,
      Q => \TX_DATA_reg[63]_0\(60),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_4,
      Q => \TX_DATA_reg[63]_0\(61),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_5,
      Q => \TX_DATA_reg[63]_0\(62),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(7),
      Q => \TX_DATA_reg[63]_0\(63),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(58),
      Q => \TX_DATA_reg[63]_0\(6),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(59),
      Q => \TX_DATA_reg[63]_0\(7),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(44),
      Q => \TX_DATA_reg[63]_0\(8),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(45),
      Q => \TX_DATA_reg[63]_0\(9),
      R => \TX_DATA_reg[63]_1\
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => TX_HEADER_0_reg_0,
      Q => \^tx_header_1_reg_0\(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => u_pma_init_data_sync_n_1,
      Q => \^tx_header_1_reg_0\(1),
      R => '0'
    );
u_pma_init_data_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_5
     port map (
      CLK => CLK,
      Q(3 downto 0) => Q(6 downto 3),
      R0 => R0,
      TX_HEADER_1_reg => u_pma_init_data_sync_n_1,
      TX_HEADER_1_reg_0(0) => \^tx_header_1_reg_0\(1),
      TX_HEADER_1_reg_1 => TX_HEADER_1_reg_1,
      gen_cc_i(0) => gen_cc_i(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      stg5_reg_0 => stg5_reg,
      stg5_reg_1 => u_pma_init_data_sync_n_2,
      stg5_reg_2 => u_pma_init_data_sync_n_3,
      stg5_reg_3 => u_pma_init_data_sync_n_4,
      stg5_reg_4 => u_pma_init_data_sync_n_5,
      stg5_reg_5 => stg5_reg_0,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_12 is
  port (
    stg5_reg : out STD_LOGIC;
    TX_HEADER_1_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg_0 : out STD_LOGIC;
    \TX_DATA_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    TX_HEADER_0_reg_0 : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_1 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \TX_DATA_reg[59]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_1\ : in STD_LOGIC;
    \TX_DATA_reg[59]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_12 : entity is "aurora_64b66b_tx_0_SYM_GEN";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_12 is
  signal \^tx_header_1_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal u_pma_init_data_sync_n_1 : STD_LOGIC;
  signal u_pma_init_data_sync_n_2 : STD_LOGIC;
  signal u_pma_init_data_sync_n_3 : STD_LOGIC;
  signal u_pma_init_data_sync_n_4 : STD_LOGIC;
  signal u_pma_init_data_sync_n_5 : STD_LOGIC;
begin
  TX_HEADER_1_reg_0(1 downto 0) <= \^tx_header_1_reg_0\(1 downto 0);
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(52),
      Q => \TX_DATA_reg[63]_0\(0),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(46),
      Q => \TX_DATA_reg[63]_0\(10),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(47),
      Q => \TX_DATA_reg[63]_0\(11),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(48),
      Q => \TX_DATA_reg[63]_0\(12),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(49),
      Q => \TX_DATA_reg[63]_0\(13),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(50),
      Q => \TX_DATA_reg[63]_0\(14),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(51),
      Q => \TX_DATA_reg[63]_0\(15),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(36),
      Q => \TX_DATA_reg[63]_0\(16),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(37),
      Q => \TX_DATA_reg[63]_0\(17),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(38),
      Q => \TX_DATA_reg[63]_0\(18),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(39),
      Q => \TX_DATA_reg[63]_0\(19),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(53),
      Q => \TX_DATA_reg[63]_0\(1),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(40),
      Q => \TX_DATA_reg[63]_0\(20),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(41),
      Q => \TX_DATA_reg[63]_0\(21),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(42),
      Q => \TX_DATA_reg[63]_0\(22),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(43),
      Q => \TX_DATA_reg[63]_0\(23),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(28),
      Q => \TX_DATA_reg[63]_0\(24),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(29),
      Q => \TX_DATA_reg[63]_0\(25),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(30),
      Q => \TX_DATA_reg[63]_0\(26),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(31),
      Q => \TX_DATA_reg[63]_0\(27),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(32),
      Q => \TX_DATA_reg[63]_0\(28),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(33),
      Q => \TX_DATA_reg[63]_0\(29),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(54),
      Q => \TX_DATA_reg[63]_0\(2),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(34),
      Q => \TX_DATA_reg[63]_0\(30),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(35),
      Q => \TX_DATA_reg[63]_0\(31),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(20),
      Q => \TX_DATA_reg[63]_0\(32),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(21),
      Q => \TX_DATA_reg[63]_0\(33),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(22),
      Q => \TX_DATA_reg[63]_0\(34),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(23),
      Q => \TX_DATA_reg[63]_0\(35),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(24),
      Q => \TX_DATA_reg[63]_0\(36),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(25),
      Q => \TX_DATA_reg[63]_0\(37),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(26),
      Q => \TX_DATA_reg[63]_0\(38),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(27),
      Q => \TX_DATA_reg[63]_0\(39),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(55),
      Q => \TX_DATA_reg[63]_0\(3),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(12),
      Q => \TX_DATA_reg[63]_0\(40),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(13),
      Q => \TX_DATA_reg[63]_0\(41),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(14),
      Q => \TX_DATA_reg[63]_0\(42),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(15),
      Q => \TX_DATA_reg[63]_0\(43),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(16),
      Q => \TX_DATA_reg[63]_0\(44),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(17),
      Q => \TX_DATA_reg[63]_0\(45),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(18),
      Q => \TX_DATA_reg[63]_0\(46),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(19),
      Q => \TX_DATA_reg[63]_0\(47),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(8),
      Q => \TX_DATA_reg[63]_0\(48),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(9),
      Q => \TX_DATA_reg[63]_0\(49),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(56),
      Q => \TX_DATA_reg[63]_0\(4),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(10),
      Q => \TX_DATA_reg[63]_0\(50),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(11),
      Q => \TX_DATA_reg[63]_0\(51),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => D(0),
      Q => \TX_DATA_reg[63]_0\(52),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => D(1),
      Q => \TX_DATA_reg[63]_0\(53),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => D(2),
      Q => \TX_DATA_reg[63]_0\(54),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => D(3),
      Q => \TX_DATA_reg[63]_0\(55),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(0),
      Q => \TX_DATA_reg[63]_0\(56),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(1),
      Q => \TX_DATA_reg[63]_0\(57),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(2),
      Q => \TX_DATA_reg[63]_0\(58),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_2,
      Q => \TX_DATA_reg[63]_0\(59),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(57),
      Q => \TX_DATA_reg[63]_0\(5),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_3,
      Q => \TX_DATA_reg[63]_0\(60),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_4,
      Q => \TX_DATA_reg[63]_0\(61),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_5,
      Q => \TX_DATA_reg[63]_0\(62),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(7),
      Q => \TX_DATA_reg[63]_0\(63),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(58),
      Q => \TX_DATA_reg[63]_0\(6),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(59),
      Q => \TX_DATA_reg[63]_0\(7),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(44),
      Q => \TX_DATA_reg[63]_0\(8),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(45),
      Q => \TX_DATA_reg[63]_0\(9),
      R => \TX_DATA_reg[63]_1\
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => TX_HEADER_0_reg_0,
      Q => \^tx_header_1_reg_0\(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => u_pma_init_data_sync_n_1,
      Q => \^tx_header_1_reg_0\(1),
      R => '0'
    );
u_pma_init_data_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_13
     port map (
      CLK => CLK,
      Q(3 downto 0) => Q(6 downto 3),
      R0 => R0,
      TX_HEADER_1_reg => u_pma_init_data_sync_n_1,
      TX_HEADER_1_reg_0(0) => \^tx_header_1_reg_0\(1),
      TX_HEADER_1_reg_1 => TX_HEADER_1_reg_1,
      gen_cc_i(0) => gen_cc_i(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      stg5_reg_0 => stg5_reg,
      stg5_reg_1 => u_pma_init_data_sync_n_2,
      stg5_reg_2 => u_pma_init_data_sync_n_3,
      stg5_reg_3 => u_pma_init_data_sync_n_4,
      stg5_reg_4 => u_pma_init_data_sync_n_5,
      stg5_reg_5 => stg5_reg_0,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_16 is
  port (
    stg5_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg_0 : out STD_LOGIC;
    \TX_DATA_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    TX_HEADER_0_reg_0 : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \TX_DATA_reg[59]_0\ : in STD_LOGIC;
    \TX_DATA_reg[55]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_1\ : in STD_LOGIC;
    \TX_DATA_reg[59]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_16 : entity is "aurora_64b66b_tx_0_SYM_GEN";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_16 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal u_pma_init_data_sync_n_1 : STD_LOGIC;
  signal u_pma_init_data_sync_n_2 : STD_LOGIC;
  signal u_pma_init_data_sync_n_3 : STD_LOGIC;
  signal u_pma_init_data_sync_n_4 : STD_LOGIC;
  signal u_pma_init_data_sync_n_5 : STD_LOGIC;
begin
  D(1 downto 0) <= \^d\(1 downto 0);
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(52),
      Q => \TX_DATA_reg[63]_0\(0),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(46),
      Q => \TX_DATA_reg[63]_0\(10),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(47),
      Q => \TX_DATA_reg[63]_0\(11),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(48),
      Q => \TX_DATA_reg[63]_0\(12),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(49),
      Q => \TX_DATA_reg[63]_0\(13),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(50),
      Q => \TX_DATA_reg[63]_0\(14),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(51),
      Q => \TX_DATA_reg[63]_0\(15),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(36),
      Q => \TX_DATA_reg[63]_0\(16),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(37),
      Q => \TX_DATA_reg[63]_0\(17),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(38),
      Q => \TX_DATA_reg[63]_0\(18),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(39),
      Q => \TX_DATA_reg[63]_0\(19),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(53),
      Q => \TX_DATA_reg[63]_0\(1),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(40),
      Q => \TX_DATA_reg[63]_0\(20),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(41),
      Q => \TX_DATA_reg[63]_0\(21),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(42),
      Q => \TX_DATA_reg[63]_0\(22),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(43),
      Q => \TX_DATA_reg[63]_0\(23),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(28),
      Q => \TX_DATA_reg[63]_0\(24),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(29),
      Q => \TX_DATA_reg[63]_0\(25),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(30),
      Q => \TX_DATA_reg[63]_0\(26),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(31),
      Q => \TX_DATA_reg[63]_0\(27),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(32),
      Q => \TX_DATA_reg[63]_0\(28),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(33),
      Q => \TX_DATA_reg[63]_0\(29),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(54),
      Q => \TX_DATA_reg[63]_0\(2),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(34),
      Q => \TX_DATA_reg[63]_0\(30),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(35),
      Q => \TX_DATA_reg[63]_0\(31),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(20),
      Q => \TX_DATA_reg[63]_0\(32),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(21),
      Q => \TX_DATA_reg[63]_0\(33),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(22),
      Q => \TX_DATA_reg[63]_0\(34),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(23),
      Q => \TX_DATA_reg[63]_0\(35),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(24),
      Q => \TX_DATA_reg[63]_0\(36),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(25),
      Q => \TX_DATA_reg[63]_0\(37),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(26),
      Q => \TX_DATA_reg[63]_0\(38),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(27),
      Q => \TX_DATA_reg[63]_0\(39),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(55),
      Q => \TX_DATA_reg[63]_0\(3),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(12),
      Q => \TX_DATA_reg[63]_0\(40),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(13),
      Q => \TX_DATA_reg[63]_0\(41),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(14),
      Q => \TX_DATA_reg[63]_0\(42),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(15),
      Q => \TX_DATA_reg[63]_0\(43),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(16),
      Q => \TX_DATA_reg[63]_0\(44),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(17),
      Q => \TX_DATA_reg[63]_0\(45),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(18),
      Q => \TX_DATA_reg[63]_0\(46),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(19),
      Q => \TX_DATA_reg[63]_0\(47),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(8),
      Q => \TX_DATA_reg[63]_0\(48),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(9),
      Q => \TX_DATA_reg[63]_0\(49),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(56),
      Q => \TX_DATA_reg[63]_0\(4),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(10),
      Q => \TX_DATA_reg[63]_0\(50),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(11),
      Q => \TX_DATA_reg[63]_0\(51),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(0),
      Q => \TX_DATA_reg[63]_0\(52),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(1),
      Q => \TX_DATA_reg[63]_0\(53),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(2),
      Q => \TX_DATA_reg[63]_0\(54),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(3),
      Q => \TX_DATA_reg[63]_0\(55),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(0),
      Q => \TX_DATA_reg[63]_0\(56),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(1),
      Q => \TX_DATA_reg[63]_0\(57),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(2),
      Q => \TX_DATA_reg[63]_0\(58),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_2,
      Q => \TX_DATA_reg[63]_0\(59),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(57),
      Q => \TX_DATA_reg[63]_0\(5),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_3,
      Q => \TX_DATA_reg[63]_0\(60),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_4,
      Q => \TX_DATA_reg[63]_0\(61),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_5,
      Q => \TX_DATA_reg[63]_0\(62),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(7),
      Q => \TX_DATA_reg[63]_0\(63),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(58),
      Q => \TX_DATA_reg[63]_0\(6),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(59),
      Q => \TX_DATA_reg[63]_0\(7),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(44),
      Q => \TX_DATA_reg[63]_0\(8),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(45),
      Q => \TX_DATA_reg[63]_0\(9),
      R => \TX_DATA_reg[63]_1\
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => TX_HEADER_0_reg_0,
      Q => \^d\(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => u_pma_init_data_sync_n_1,
      Q => \^d\(1),
      R => '0'
    );
u_pma_init_data_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_17
     port map (
      CLK => CLK,
      D(0) => \^d\(1),
      Q(3 downto 0) => Q(6 downto 3),
      R0 => R0,
      TX_HEADER_1_reg => u_pma_init_data_sync_n_1,
      TX_HEADER_1_reg_0 => TX_HEADER_1_reg_0,
      gen_cc_i(0) => gen_cc_i(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      stg5_reg_0 => stg5_reg,
      stg5_reg_1 => u_pma_init_data_sync_n_2,
      stg5_reg_2 => u_pma_init_data_sync_n_3,
      stg5_reg_3 => u_pma_init_data_sync_n_4,
      stg5_reg_4 => u_pma_init_data_sync_n_5,
      stg5_reg_5 => stg5_reg_0,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_8 is
  port (
    stg5_reg : out STD_LOGIC;
    TX_HEADER_1_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg_0 : out STD_LOGIC;
    \TX_DATA_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    TX_HEADER_0_reg_0 : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_1 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \TX_DATA_reg[59]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_1\ : in STD_LOGIC;
    \TX_DATA_reg[59]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_8 : entity is "aurora_64b66b_tx_0_SYM_GEN";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_8 is
  signal \^tx_header_1_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal u_pma_init_data_sync_n_1 : STD_LOGIC;
  signal u_pma_init_data_sync_n_2 : STD_LOGIC;
  signal u_pma_init_data_sync_n_3 : STD_LOGIC;
  signal u_pma_init_data_sync_n_4 : STD_LOGIC;
  signal u_pma_init_data_sync_n_5 : STD_LOGIC;
begin
  TX_HEADER_1_reg_0(1 downto 0) <= \^tx_header_1_reg_0\(1 downto 0);
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(52),
      Q => \TX_DATA_reg[63]_0\(0),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(46),
      Q => \TX_DATA_reg[63]_0\(10),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(47),
      Q => \TX_DATA_reg[63]_0\(11),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(48),
      Q => \TX_DATA_reg[63]_0\(12),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(49),
      Q => \TX_DATA_reg[63]_0\(13),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(50),
      Q => \TX_DATA_reg[63]_0\(14),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(51),
      Q => \TX_DATA_reg[63]_0\(15),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(36),
      Q => \TX_DATA_reg[63]_0\(16),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(37),
      Q => \TX_DATA_reg[63]_0\(17),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(38),
      Q => \TX_DATA_reg[63]_0\(18),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(39),
      Q => \TX_DATA_reg[63]_0\(19),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(53),
      Q => \TX_DATA_reg[63]_0\(1),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(40),
      Q => \TX_DATA_reg[63]_0\(20),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(41),
      Q => \TX_DATA_reg[63]_0\(21),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(42),
      Q => \TX_DATA_reg[63]_0\(22),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(43),
      Q => \TX_DATA_reg[63]_0\(23),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(28),
      Q => \TX_DATA_reg[63]_0\(24),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(29),
      Q => \TX_DATA_reg[63]_0\(25),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(30),
      Q => \TX_DATA_reg[63]_0\(26),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(31),
      Q => \TX_DATA_reg[63]_0\(27),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(32),
      Q => \TX_DATA_reg[63]_0\(28),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(33),
      Q => \TX_DATA_reg[63]_0\(29),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(54),
      Q => \TX_DATA_reg[63]_0\(2),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(34),
      Q => \TX_DATA_reg[63]_0\(30),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(35),
      Q => \TX_DATA_reg[63]_0\(31),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(20),
      Q => \TX_DATA_reg[63]_0\(32),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(21),
      Q => \TX_DATA_reg[63]_0\(33),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(22),
      Q => \TX_DATA_reg[63]_0\(34),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(23),
      Q => \TX_DATA_reg[63]_0\(35),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(24),
      Q => \TX_DATA_reg[63]_0\(36),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(25),
      Q => \TX_DATA_reg[63]_0\(37),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(26),
      Q => \TX_DATA_reg[63]_0\(38),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(27),
      Q => \TX_DATA_reg[63]_0\(39),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(55),
      Q => \TX_DATA_reg[63]_0\(3),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(12),
      Q => \TX_DATA_reg[63]_0\(40),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(13),
      Q => \TX_DATA_reg[63]_0\(41),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(14),
      Q => \TX_DATA_reg[63]_0\(42),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(15),
      Q => \TX_DATA_reg[63]_0\(43),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(16),
      Q => \TX_DATA_reg[63]_0\(44),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(17),
      Q => \TX_DATA_reg[63]_0\(45),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(18),
      Q => \TX_DATA_reg[63]_0\(46),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(19),
      Q => \TX_DATA_reg[63]_0\(47),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(8),
      Q => \TX_DATA_reg[63]_0\(48),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(9),
      Q => \TX_DATA_reg[63]_0\(49),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(56),
      Q => \TX_DATA_reg[63]_0\(4),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(10),
      Q => \TX_DATA_reg[63]_0\(50),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(11),
      Q => \TX_DATA_reg[63]_0\(51),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => D(0),
      Q => \TX_DATA_reg[63]_0\(52),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => D(1),
      Q => \TX_DATA_reg[63]_0\(53),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => D(2),
      Q => \TX_DATA_reg[63]_0\(54),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => D(3),
      Q => \TX_DATA_reg[63]_0\(55),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(0),
      Q => \TX_DATA_reg[63]_0\(56),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(1),
      Q => \TX_DATA_reg[63]_0\(57),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(2),
      Q => \TX_DATA_reg[63]_0\(58),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_2,
      Q => \TX_DATA_reg[63]_0\(59),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(57),
      Q => \TX_DATA_reg[63]_0\(5),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_3,
      Q => \TX_DATA_reg[63]_0\(60),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_4,
      Q => \TX_DATA_reg[63]_0\(61),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_5,
      Q => \TX_DATA_reg[63]_0\(62),
      S => \TX_DATA_reg[59]_1\
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(7),
      Q => \TX_DATA_reg[63]_0\(63),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(58),
      Q => \TX_DATA_reg[63]_0\(6),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(59),
      Q => \TX_DATA_reg[63]_0\(7),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(44),
      Q => \TX_DATA_reg[63]_0\(8),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => Q(45),
      Q => \TX_DATA_reg[63]_0\(9),
      R => \TX_DATA_reg[63]_1\
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => TX_HEADER_0_reg_0,
      Q => \^tx_header_1_reg_0\(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => u_pma_init_data_sync_n_1,
      Q => \^tx_header_1_reg_0\(1),
      R => '0'
    );
u_pma_init_data_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_9
     port map (
      CLK => CLK,
      Q(3 downto 0) => Q(6 downto 3),
      R0 => R0,
      TX_HEADER_1_reg => u_pma_init_data_sync_n_1,
      TX_HEADER_1_reg_0(0) => \^tx_header_1_reg_0\(1),
      TX_HEADER_1_reg_1 => TX_HEADER_1_reg_1,
      gen_cc_i(0) => gen_cc_i(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      stg5_reg_0 => stg5_reg,
      stg5_reg_1 => u_pma_init_data_sync_n_2,
      stg5_reg_2 => u_pma_init_data_sync_n_3,
      stg5_reg_3 => u_pma_init_data_sync_n_4,
      stg5_reg_4 => u_pma_init_data_sync_n_5,
      stg5_reg_5 => stg5_reg_0,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtye4_channel_wrapper is
  port (
    init_clk : out STD_LOGIC;
    GTYE4_CHANNEL_GTPOWERGOOD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    init_clk_0 : out STD_LOGIC;
    init_clk_1 : out STD_LOGIC;
    init_clk_2 : out STD_LOGIC;
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GTYE4_CHANNEL_RXCDRLOCK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GTYE4_CHANNEL_RXRESETDONE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GTYE4_CHANNEL_TXOUTCLKPCS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GTYE4_CHANNEL_TXRESETDONE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_GTRXRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_GTTXRESET : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_RXPROGDIVRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_RXUSERRDY : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_TXRATE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GTYE4_CHANNEL_TXPROGDIVRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_TXUSERRDY : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 255 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtye4_channel_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtye4_channel_wrapper is
begin
channel_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel
     port map (
      GTYE4_CHANNEL_GTPOWERGOOD(3 downto 0) => GTYE4_CHANNEL_GTPOWERGOOD(3 downto 0),
      GTYE4_CHANNEL_GTRXRESET(0) => GTYE4_CHANNEL_GTRXRESET(0),
      GTYE4_CHANNEL_GTTXRESET(3 downto 0) => GTYE4_CHANNEL_GTTXRESET(3 downto 0),
      GTYE4_CHANNEL_RXCDRLOCK(3 downto 0) => GTYE4_CHANNEL_RXCDRLOCK(3 downto 0),
      GTYE4_CHANNEL_RXPROGDIVRESET(0) => GTYE4_CHANNEL_RXPROGDIVRESET(0),
      GTYE4_CHANNEL_RXRESETDONE(3 downto 0) => GTYE4_CHANNEL_RXRESETDONE(3 downto 0),
      GTYE4_CHANNEL_RXUSERRDY(0) => GTYE4_CHANNEL_RXUSERRDY(0),
      GTYE4_CHANNEL_TXOUTCLKPCS(3 downto 0) => GTYE4_CHANNEL_TXOUTCLKPCS(3 downto 0),
      GTYE4_CHANNEL_TXPROGDIVRESET(0) => GTYE4_CHANNEL_TXPROGDIVRESET(0),
      GTYE4_CHANNEL_TXRATE(3 downto 0) => GTYE4_CHANNEL_TXRATE(3 downto 0),
      GTYE4_CHANNEL_TXRESETDONE(3 downto 0) => GTYE4_CHANNEL_TXRESETDONE(3 downto 0),
      GTYE4_CHANNEL_TXUSERRDY(0) => GTYE4_CHANNEL_TXUSERRDY(0),
      drpaddr_in(39 downto 0) => drpaddr_in(39 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(63 downto 0) => drpdi_in(63 downto 0),
      drpdo_out(63 downto 0) => drpdo_out(63 downto 0),
      drpen_in(3 downto 0) => drpen_in(3 downto 0),
      drprdy_out(3 downto 0) => drprdy_out(3 downto 0),
      drpwe_in(3 downto 0) => drpwe_in(3 downto 0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userdata_tx_in(255 downto 0) => gtwiz_userdata_tx_in(255 downto 0),
      gtytxn_out(3 downto 0) => gtytxn_out(3 downto 0),
      gtytxp_out(3 downto 0) => gtytxp_out(3 downto 0),
      init_clk => init_clk,
      init_clk_0 => init_clk_0,
      init_clk_1 => init_clk_1,
      init_clk_2 => init_clk_2,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      qpll0clk_in(0) => qpll0clk_in(0),
      qpll0refclk_in(0) => qpll0refclk_in(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(3 downto 0) => txbufstatus_out(3 downto 0),
      txheader_in(7 downto 0) => txheader_in(7 downto 0),
      txoutclk_out(0) => txoutclk_out(0),
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(3 downto 0),
      txsequence_in(27 downto 0) => txsequence_in(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtye4_common_wrapper is
  port (
    gt_qplllock_quad1_out : out STD_LOGIC;
    gt_qpllclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclklost_quad1_out : out STD_LOGIC;
    gt_refclk1_out : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    gtwiz_reset_qpll0reset_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtye4_common_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtye4_common_wrapper is
begin
common_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common
     port map (
      gt_qpllclk_quad1_out => gt_qpllclk_quad1_out,
      gt_qplllock_quad1_out => gt_qplllock_quad1_out,
      gt_qpllrefclk_quad1_out => gt_qpllrefclk_quad1_out,
      gt_qpllrefclklost_quad1_out => gt_qpllrefclklost_quad1_out,
      gt_refclk1_out => gt_refclk1_out,
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      init_clk => init_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  port (
    GTYE4_CHANNEL_TXPROGDIVRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_TXUSERRDY : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_RXPROGDIVRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_GTRXRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_RXUSERRDY : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTYE4_CHANNEL_GTTXRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GTYE4_CHANNEL_GTPOWERGOOD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \^gtye4_channel_gtrxreset\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtye4_channel_rxprogdivreset\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtye4_channel_rxuserrdy\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtye4_channel_txuserrdy\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_tx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in11_out__0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_2 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_2_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_3_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_4_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_5_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_6_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_7_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_rx_timer_clr010_out__0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair11";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sm_reset_rx_cdr_to_ctr[0]_i_3\ : label is "soft_lutpair4";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_sat_i_5 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_4 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_sat_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair15";
begin
  GTYE4_CHANNEL_GTRXRESET(0) <= \^gtye4_channel_gtrxreset\(0);
  GTYE4_CHANNEL_RXPROGDIVRESET(0) <= \^gtye4_channel_rxprogdivreset\(0);
  GTYE4_CHANNEL_RXUSERRDY(0) <= \^gtye4_channel_rxuserrdy\(0);
  GTYE4_CHANNEL_TXUSERRDY(0) <= \^gtye4_channel_txuserrdy\(0);
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8B8"
    )
        port map (
      I0 => sm_reset_rx(0),
      I1 => sm_reset_rx(1),
      I2 => sm_reset_rx(2),
      I3 => \p_0_in11_out__0\,
      O => \sm_reset_rx__0\(2)
    );
\FSM_sequential_sm_reset_rx[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(2),
      I1 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(3),
      I2 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(0),
      I3 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(1),
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      I5 => sm_reset_rx_timer_sat,
      O => \p_0_in11_out__0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0,
      D => \sm_reset_rx__0\(2),
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(2),
      I2 => sm_reset_tx(1),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(2),
      I1 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(3),
      I2 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(0),
      I3 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(1),
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      I5 => sm_reset_tx_timer_sat,
      O => \gtwiz_reset_tx_done_int0__0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_39
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      in0 => in0
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_40
     port map (
      E(0) => bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_plllock_rx_inst_n_4,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_rxcdrlock_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_pll_and_datapath_dly => gtwiz_reset_rx_pll_and_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_41
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_pll_and_datapath_dly => gtwiz_reset_rx_pll_and_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      \p_0_in11_out__0\ => \p_0_in11_out__0\
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_42
     port map (
      \FSM_sequential_sm_reset_tx[2]_i_5\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      Q(0) => sm_reset_tx(0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_pll_and_datapath_dly => gtwiz_reset_tx_pll_and_datapath_dly,
      i_in_out_reg_0 => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      in0 => gtwiz_reset_tx_datapath_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_43
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_pll_and_datapath_dly => gtwiz_reset_tx_pll_and_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_44
     port map (
      drpclk_in(0) => drpclk_in(0),
      rxuserrdy_out_reg => sm_reset_rx_timer_clr_reg_n_0,
      \sm_reset_rx_timer_clr0__0\ => \sm_reset_rx_timer_clr0__0\,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_45
     port map (
      E(0) => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_3,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0,
      GTYE4_CHANNEL_TXUSERRDY(0) => \^gtye4_channel_txuserrdy\(0),
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat,
      txuserrdy_out_reg => sm_reset_tx_timer_clr_reg_n_0
    );
bit_synchronizer_plllock_rx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_46
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_plllock_rx_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_plllock_rx_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[2]_0\ => bit_synchronizer_plllock_rx_inst_n_3,
      GTYE4_CHANNEL_GTRXRESET(0) => \^gtye4_channel_gtrxreset\(0),
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_qpll0lock_in(0) => gtwiz_reset_qpll0lock_in(0),
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_0,
      i_in_out_reg_1 => bit_synchronizer_plllock_rx_inst_n_4,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_rxcdrlock_inst_n_2,
      \sm_reset_rx_timer_clr010_out__0\ => \sm_reset_rx_timer_clr010_out__0\,
      \sm_reset_rx_timer_clr0__0\ => \sm_reset_rx_timer_clr0__0\,
      sm_reset_rx_timer_clr_reg => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_47
     port map (
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_plllock_tx_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int\,
      gtwiz_reset_qpll0lock_in(0) => gtwiz_reset_qpll0lock_in(0),
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_0,
      i_in_out_reg_1 => bit_synchronizer_plllock_tx_inst_n_3,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_48
     port map (
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[2]_0\ => bit_synchronizer_rxcdrlock_inst_n_2,
      GTYE4_CHANNEL_RXPROGDIVRESET(0) => \^gtye4_channel_rxprogdivreset\(0),
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_rxcdrlock_inst_n_1,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      \sm_reset_rx_timer_clr0__0\ => \sm_reset_rx_timer_clr0__0\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_3,
      Q => \^gtye4_channel_gtrxreset\(0),
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int\,
      R => '0'
    );
\gtwiz_reset_qpll0reset_out[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => gtwiz_reset_qpll0reset_out(0)
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_0,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_0,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => GTYE4_CHANNEL_GTPOWERGOOD(0),
      O => GTYE4_CHANNEL_GTTXRESET(0)
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int\,
      I1 => gtpowergood_out(1),
      I2 => GTYE4_CHANNEL_GTPOWERGOOD(1),
      O => GTYE4_CHANNEL_GTTXRESET(1)
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int\,
      I1 => gtpowergood_out(2),
      I2 => GTYE4_CHANNEL_GTPOWERGOOD(2),
      O => GTYE4_CHANNEL_GTTXRESET(2)
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int\,
      I1 => gtpowergood_out(3),
      I2 => GTYE4_CHANNEL_GTPOWERGOOD(3),
      O => GTYE4_CHANNEL_GTTXRESET(3)
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_49
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      GTYE4_CHANNEL_RXUSERRDY(0) => \^gtye4_channel_rxuserrdy\(0),
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      rst_in_out_reg_0 => reset_synchronizer_gtwiz_reset_rx_any_inst_n_2,
      rst_in_out_reg_1 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_2 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      \sm_reset_rx_timer_clr0__0\ => \sm_reset_rx_timer_clr0__0\
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_50
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_51
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_52
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_53
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_54
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_out_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_55
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_56
     port map (
      GTYE4_CHANNEL_TXPROGDIVRESET(0) => GTYE4_CHANNEL_TXPROGDIVRESET(0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_qpll0lock_in(0) => gtwiz_reset_qpll0lock_in(0)
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_0,
      Q => \^gtye4_channel_rxprogdivreset\(0),
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_2,
      Q => \^gtye4_channel_rxuserrdy\(0),
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_2,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(21),
      I2 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I3 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I4 => sm_reset_rx_cdr_to_sat_i_3_n_0,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat_i_4_n_0,
      I1 => sm_reset_rx_cdr_to_ctr_reg(2),
      I2 => sm_reset_rx_cdr_to_ctr_reg(1),
      I3 => sm_reset_rx_cdr_to_ctr_reg(0),
      I4 => sm_reset_rx_cdr_to_sat_i_6_n_0,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(18),
      I1 => sm_reset_rx_cdr_to_ctr_reg(16),
      I2 => sm_reset_rx_cdr_to_ctr_reg(12),
      I3 => sm_reset_rx_cdr_to_ctr_reg(11),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat_i_2_n_0,
      I1 => sm_reset_rx_cdr_to_sat_i_3_n_0,
      I2 => sm_reset_rx_cdr_to_sat,
      I3 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I1 => sm_reset_rx_cdr_to_sat_i_4_n_0,
      I2 => sm_reset_rx_cdr_to_sat_i_5_n_0,
      I3 => sm_reset_rx_cdr_to_sat_i_6_n_0,
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(24),
      O => sm_reset_rx_cdr_to_sat_i_2_n_0
    );
sm_reset_rx_cdr_to_sat_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat_i_7_n_0,
      I1 => sm_reset_rx_cdr_to_ctr_reg(19),
      I2 => sm_reset_rx_cdr_to_ctr_reg(23),
      I3 => sm_reset_rx_cdr_to_ctr_reg(25),
      O => sm_reset_rx_cdr_to_sat_i_3_n_0
    );
sm_reset_rx_cdr_to_sat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(6),
      I1 => sm_reset_rx_cdr_to_ctr_reg(5),
      I2 => sm_reset_rx_cdr_to_ctr_reg(4),
      I3 => sm_reset_rx_cdr_to_ctr_reg(3),
      O => sm_reset_rx_cdr_to_sat_i_4_n_0
    );
sm_reset_rx_cdr_to_sat_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(2),
      I1 => sm_reset_rx_cdr_to_ctr_reg(1),
      I2 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => sm_reset_rx_cdr_to_sat_i_5_n_0
    );
sm_reset_rx_cdr_to_sat_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(7),
      I1 => sm_reset_rx_cdr_to_ctr_reg(8),
      I2 => sm_reset_rx_cdr_to_ctr_reg(9),
      I3 => sm_reset_rx_cdr_to_ctr_reg(10),
      I4 => sm_reset_rx_cdr_to_ctr_reg(17),
      I5 => sm_reset_rx_cdr_to_ctr_reg(14),
      O => sm_reset_rx_cdr_to_sat_i_6_n_0
    );
sm_reset_rx_cdr_to_sat_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(15),
      I1 => sm_reset_rx_cdr_to_ctr_reg(13),
      I2 => sm_reset_rx_cdr_to_ctr_reg(20),
      I3 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => sm_reset_rx_cdr_to_sat_i_7_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__1\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__1\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__1\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__1\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__1\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(4),
      I1 => sm_reset_rx_pll_timer_ctr_reg(2),
      I2 => \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0\,
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(5),
      I5 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__1\(6)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0\
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__1\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__1\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(8),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(6),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__1\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(4),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(1),
      I4 => sm_reset_rx_pll_timer_ctr_reg(5),
      I5 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(1),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_timer_sat,
      I1 => sm_reset_rx_timer_clr_reg_n_0,
      O => \sm_reset_rx_timer_clr010_out__0\
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__0\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__0\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__0\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__0\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__0\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(4),
      I1 => sm_reset_tx_pll_timer_ctr_reg(2),
      I2 => \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0\,
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(5),
      I5 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__0\(6)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0\
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__0\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__0\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(8),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(6),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__0\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(4),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(1),
      I4 => sm_reset_tx_pll_timer_ctr_reg(5),
      I5 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(1),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__0\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__0\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__0\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__0\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__0\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__0\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__0\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__0\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__0\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => \sm_reset_tx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => \sm_reset_tx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => \sm_reset_tx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0,
      Q => \^gtye4_channel_txuserrdy\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE is
  port (
    tx_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_pma_init_usrclk : out STD_LOGIC;
    tx_hard_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg : out STD_LOGIC;
    \TX_DATA_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    \counter2_r_reg[23]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_buf_err_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_0_reg : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg : in STD_LOGIC;
    R0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \TX_DATA_reg[59]\ : in STD_LOGIC;
    \TX_DATA_reg[55]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_0\ : in STD_LOGIC;
    \TX_DATA_reg[59]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE is
begin
simplex_tx_err_detect_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_ERR_DETECT
     port map (
      CLK => CLK,
      TX_HARD_ERR_reg_0 => \counter2_r_reg[23]\,
      tx_buf_err_i(0) => tx_buf_err_i(0),
      tx_hard_err_i(0) => tx_hard_err_i(0)
    );
simplex_tx_lane_init_sm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_15
     port map (
      CLK => CLK,
      \counter2_r_reg[23]_0\ => \counter2_r_reg[23]\,
      \out\ => \out\,
      tx_lane_up(0) => tx_lane_up(0)
    );
sym_gen_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_16
     port map (
      CLK => CLK,
      D(1 downto 0) => D(1 downto 0),
      Q(59 downto 0) => Q(59 downto 0),
      R0 => R0,
      \TX_DATA_reg[55]_0\(3 downto 0) => \TX_DATA_reg[55]\(3 downto 0),
      \TX_DATA_reg[59]_0\ => \TX_DATA_reg[59]\,
      \TX_DATA_reg[59]_1\ => \TX_DATA_reg[59]_0\,
      \TX_DATA_reg[63]_0\(63 downto 0) => \TX_DATA_reg[63]\(63 downto 0),
      \TX_DATA_reg[63]_1\ => \TX_DATA_reg[63]_0\,
      TX_HEADER_0_reg_0 => TX_HEADER_0_reg,
      TX_HEADER_1_reg_0 => TX_HEADER_1_reg,
      gen_cc_i(0) => gen_cc_i(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      stg5_reg => rst_pma_init_usrclk,
      stg5_reg_0 => stg5_reg,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_2 is
  port (
    tx_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_pma_init_usrclk : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg : out STD_LOGIC;
    reset_lanes_c : out STD_LOGIC;
    \TX_DATA_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    \counter2_r_reg[0]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_0_reg : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \counter2_r_reg[11]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \TX_DATA_reg[59]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_0\ : in STD_LOGIC;
    \TX_DATA_reg[59]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_2 : entity is "aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_2 is
begin
simplex_tx_lane_init_sm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_11
     port map (
      CLK => CLK,
      \counter2_r_reg[0]_0\ => \counter2_r_reg[0]\,
      \counter2_r_reg[11]_0\(2 downto 0) => \counter2_r_reg[11]\(2 downto 0),
      \out\ => \out\,
      reset_lanes_c => reset_lanes_c,
      tx_lane_up(0) => tx_lane_up(0)
    );
sym_gen_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_12
     port map (
      CLK => CLK,
      D(3 downto 0) => D(3 downto 0),
      Q(59 downto 0) => Q(59 downto 0),
      R0 => R0,
      \TX_DATA_reg[59]_0\ => \TX_DATA_reg[59]\,
      \TX_DATA_reg[59]_1\ => \TX_DATA_reg[59]_0\,
      \TX_DATA_reg[63]_0\(63 downto 0) => \TX_DATA_reg[63]\(63 downto 0),
      \TX_DATA_reg[63]_1\ => \TX_DATA_reg[63]_0\,
      TX_HEADER_0_reg_0 => TX_HEADER_0_reg,
      TX_HEADER_1_reg_0(1 downto 0) => TX_HEADER_1_reg(1 downto 0),
      TX_HEADER_1_reg_1 => TX_HEADER_1_reg_0,
      gen_cc_i(0) => gen_cc_i(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      stg5_reg => rst_pma_init_usrclk,
      stg5_reg_0 => stg5_reg,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_3 is
  port (
    tx_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_pma_init_usrclk : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg : out STD_LOGIC;
    lane_up_flop_i : out STD_LOGIC;
    \TX_DATA_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    \counter2_r_reg[23]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_0_reg : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    GEN_NA_IDLES_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \TX_DATA_reg[59]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_0\ : in STD_LOGIC;
    \TX_DATA_reg[59]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_3 : entity is "aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_3 is
begin
simplex_tx_lane_init_sm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM_7
     port map (
      CLK => CLK,
      GEN_NA_IDLES_reg(2 downto 0) => GEN_NA_IDLES_reg(2 downto 0),
      \counter2_r_reg[23]_0\ => \counter2_r_reg[23]\,
      lane_up_flop_i_0 => lane_up_flop_i,
      \out\ => \out\,
      tx_lane_up(0) => tx_lane_up(0)
    );
sym_gen_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN_8
     port map (
      CLK => CLK,
      D(3 downto 0) => D(3 downto 0),
      Q(59 downto 0) => Q(59 downto 0),
      R0 => R0,
      \TX_DATA_reg[59]_0\ => \TX_DATA_reg[59]\,
      \TX_DATA_reg[59]_1\ => \TX_DATA_reg[59]_0\,
      \TX_DATA_reg[63]_0\(63 downto 0) => \TX_DATA_reg[63]\(63 downto 0),
      \TX_DATA_reg[63]_1\ => \TX_DATA_reg[63]_0\,
      TX_HEADER_0_reg_0 => TX_HEADER_0_reg,
      TX_HEADER_1_reg_0(1 downto 0) => TX_HEADER_1_reg(1 downto 0),
      TX_HEADER_1_reg_1 => TX_HEADER_1_reg_0,
      gen_cc_i(0) => gen_cc_i(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      stg5_reg => rst_pma_init_usrclk,
      stg5_reg_0 => stg5_reg,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_4 is
  port (
    tx_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_pma_init_usrclk : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg : out STD_LOGIC;
    \TX_DATA_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    \counter2_r_reg[0]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_0_reg : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \TX_DATA_reg[59]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_0\ : in STD_LOGIC;
    \TX_DATA_reg[59]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_4 : entity is "aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_4 is
begin
simplex_tx_lane_init_sm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_LANE_INIT_SM
     port map (
      CLK => CLK,
      \counter2_r_reg[0]_0\ => \counter2_r_reg[0]\,
      \out\ => \out\,
      tx_lane_up(0) => tx_lane_up(0)
    );
sym_gen_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SYM_GEN
     port map (
      CLK => CLK,
      D(3 downto 0) => D(3 downto 0),
      Q(59 downto 0) => Q(59 downto 0),
      R0 => R0,
      \TX_DATA_reg[59]_0\ => \TX_DATA_reg[59]\,
      \TX_DATA_reg[59]_1\ => \TX_DATA_reg[59]_0\,
      \TX_DATA_reg[63]_0\(63 downto 0) => \TX_DATA_reg[63]\(63 downto 0),
      \TX_DATA_reg[63]_1\ => \TX_DATA_reg[63]_0\,
      TX_HEADER_0_reg_0 => TX_HEADER_0_reg,
      TX_HEADER_1_reg_0(1 downto 0) => TX_HEADER_1_reg(1 downto 0),
      TX_HEADER_1_reg_1 => TX_HEADER_1_reg_0,
      gen_cc_i(0) => gen_cc_i(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      stg5_reg => rst_pma_init_usrclk,
      stg5_reg_0 => stg5_reg,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_common_wrapper is
  port (
    gt_qplllock_quad1_out : out STD_LOGIC;
    gt_qpllclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclklost_quad1_out : out STD_LOGIC;
    gt_refclk1_out : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    gtwiz_reset_qpll0reset_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_common_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_common_wrapper is
begin
aurora_64b66b_tx_0_gt_gtye4_common_wrapper_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtye4_common_wrapper
     port map (
      gt_qpllclk_quad1_out => gt_qpllclk_quad1_out,
      gt_qplllock_quad1_out => gt_qplllock_quad1_out,
      gt_qpllrefclk_quad1_out => gt_qpllrefclk_quad1_out,
      gt_qpllrefclklost_quad1_out => gt_qpllrefclklost_quad1_out,
      gt_refclk1_out => gt_refclk1_out,
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      init_clk => init_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_gtye4 is
  port (
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 255 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_gtye4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_gtye4 is
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_20\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_21\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_22\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_23\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_24\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_25\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_26\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_27\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_28\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_38\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_39\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_gtwizard_gtye4.gtpowergood_int\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_gtwizard_gtye4.gttxreset_ch_int\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_gtwizard_gtye4.txpisopd_ch_int\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  gtpowergood_out(3 downto 0) <= \^gtpowergood_out\(3 downto 0);
\gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtye4_channel_wrapper
     port map (
      GTYE4_CHANNEL_GTPOWERGOOD(3 downto 0) => \gen_gtwizard_gtye4.gtpowergood_int\(3 downto 0),
      GTYE4_CHANNEL_GTRXRESET(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int\,
      GTYE4_CHANNEL_GTTXRESET(3 downto 0) => \gen_gtwizard_gtye4.gttxreset_ch_int\(3 downto 0),
      GTYE4_CHANNEL_RXCDRLOCK(3) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_20\,
      GTYE4_CHANNEL_RXCDRLOCK(2) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_21\,
      GTYE4_CHANNEL_RXCDRLOCK(1) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_22\,
      GTYE4_CHANNEL_RXCDRLOCK(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_23\,
      GTYE4_CHANNEL_RXPROGDIVRESET(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int\,
      GTYE4_CHANNEL_RXRESETDONE(3) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_24\,
      GTYE4_CHANNEL_RXRESETDONE(2) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_25\,
      GTYE4_CHANNEL_RXRESETDONE(1) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_26\,
      GTYE4_CHANNEL_RXRESETDONE(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_27\,
      GTYE4_CHANNEL_RXUSERRDY(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int\,
      GTYE4_CHANNEL_TXOUTCLKPCS(3) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_28\,
      GTYE4_CHANNEL_TXOUTCLKPCS(2) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29\,
      GTYE4_CHANNEL_TXOUTCLKPCS(1) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30\,
      GTYE4_CHANNEL_TXOUTCLKPCS(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31\,
      GTYE4_CHANNEL_TXPROGDIVRESET(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int\,
      GTYE4_CHANNEL_TXRATE(3 downto 0) => \gen_gtwizard_gtye4.txpisopd_ch_int\(3 downto 0),
      GTYE4_CHANNEL_TXRESETDONE(3) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36\,
      GTYE4_CHANNEL_TXRESETDONE(2) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37\,
      GTYE4_CHANNEL_TXRESETDONE(1) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_38\,
      GTYE4_CHANNEL_TXRESETDONE(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_39\,
      GTYE4_CHANNEL_TXUSERRDY(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int\,
      drpaddr_in(39 downto 0) => drpaddr_in(39 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(63 downto 0) => drpdi_in(63 downto 0),
      drpdo_out(63 downto 0) => drpdo_out(63 downto 0),
      drpen_in(3 downto 0) => drpen_in(3 downto 0),
      drprdy_out(3 downto 0) => drprdy_out(3 downto 0),
      drpwe_in(3 downto 0) => drpwe_in(3 downto 0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userdata_tx_in(255 downto 0) => gtwiz_userdata_tx_in(255 downto 0),
      gtytxn_out(3 downto 0) => gtytxn_out(3 downto 0),
      gtytxp_out(3 downto 0) => gtytxp_out(3 downto 0),
      init_clk => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0\,
      init_clk_0 => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5\,
      init_clk_1 => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6\,
      init_clk_2 => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      qpll0clk_in(0) => qpll0clk_in(0),
      qpll0refclk_in(0) => qpll0refclk_in(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(3 downto 0) => txbufstatus_out(3 downto 0),
      txheader_in(7 downto 0) => txheader_in(7 downto 0),
      txoutclk_out(0) => txoutclk_out(0),
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(3 downto 0),
      txsequence_in(27 downto 0) => txsequence_in(27 downto 0)
    );
\gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood
     port map (
      GTYE4_CHANNEL_TXOUTCLKPCS(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31\,
      GTYE4_CHANNEL_TXRATE(0) => \gen_gtwizard_gtye4.txpisopd_ch_int\(0),
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0\,
      \out\ => \^gtpowergood_out\(0)
    );
\gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_29
     port map (
      GTYE4_CHANNEL_TXOUTCLKPCS(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30\,
      GTYE4_CHANNEL_TXRATE(0) => \gen_gtwizard_gtye4.txpisopd_ch_int\(1),
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5\,
      \out\ => \^gtpowergood_out\(1)
    );
\gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_30
     port map (
      GTYE4_CHANNEL_TXOUTCLKPCS(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29\,
      GTYE4_CHANNEL_TXRATE(0) => \gen_gtwizard_gtye4.txpisopd_ch_int\(2),
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6\,
      \out\ => \^gtpowergood_out\(2)
    );
\gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_31
     port map (
      GTYE4_CHANNEL_TXOUTCLKPCS(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_28\,
      GTYE4_CHANNEL_TXRATE(0) => \gen_gtwizard_gtye4.txpisopd_ch_int\(3),
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7\,
      \out\ => \^gtpowergood_out\(3)
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer
     port map (
      GTYE4_CHANNEL_RXRESETDONE(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_27\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(0)
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32
     port map (
      GTYE4_CHANNEL_TXRESETDONE(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_39\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(0)
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33
     port map (
      GTYE4_CHANNEL_RXRESETDONE(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_26\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(1)
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34
     port map (
      GTYE4_CHANNEL_TXRESETDONE(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_38\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(1)
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35
     port map (
      GTYE4_CHANNEL_RXRESETDONE(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_25\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(2)
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36
     port map (
      GTYE4_CHANNEL_TXRESETDONE(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(2)
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37
     port map (
      GTYE4_CHANNEL_RXRESETDONE(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_24\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(3)
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38
     port map (
      GTYE4_CHANNEL_TXRESETDONE(0) => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(3)
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^gtpowergood_out\(1),
      I1 => \^gtpowergood_out\(0),
      I2 => \^gtpowergood_out\(3),
      I3 => \^gtpowergood_out\(2),
      O => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0\
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset
     port map (
      GTYE4_CHANNEL_GTPOWERGOOD(3 downto 0) => \gen_gtwizard_gtye4.gtpowergood_int\(3 downto 0),
      GTYE4_CHANNEL_GTRXRESET(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int\,
      GTYE4_CHANNEL_GTTXRESET(3 downto 0) => \gen_gtwizard_gtye4.gttxreset_ch_int\(3 downto 0),
      GTYE4_CHANNEL_RXPROGDIVRESET(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int\,
      GTYE4_CHANNEL_RXUSERRDY(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int\,
      GTYE4_CHANNEL_TXPROGDIVRESET(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int\,
      GTYE4_CHANNEL_TXUSERRDY(0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(3 downto 0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\(3 downto 0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(3 downto 0) => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\(3 downto 0),
      gtpowergood_out(3 downto 0) => \^gtpowergood_out\(3 downto 0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_qpll0lock_in(0) => gtwiz_reset_qpll0lock_in(0),
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      i_in_meta_reg => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0\,
      in0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0\,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_22\,
      I1 => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_23\,
      I2 => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_20\,
      I3 => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_21\,
      O => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 255 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 255 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 79 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "2578.125000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "100.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 67;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 3;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 64;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "25.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 5;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "390.625000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 64;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "390.625000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "390.625000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 4;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "390.625000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 64;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "25.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 5;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "390.625000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "390.625000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is "390.625000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  bufgtce_out(3) <= \<const0>\;
  bufgtce_out(2) <= \<const0>\;
  bufgtce_out(1) <= \<const0>\;
  bufgtce_out(0) <= \<const0>\;
  bufgtcemask_out(11) <= \<const0>\;
  bufgtcemask_out(10) <= \<const0>\;
  bufgtcemask_out(9) <= \<const0>\;
  bufgtcemask_out(8) <= \<const0>\;
  bufgtcemask_out(7) <= \<const0>\;
  bufgtcemask_out(6) <= \<const0>\;
  bufgtcemask_out(5) <= \<const0>\;
  bufgtcemask_out(4) <= \<const0>\;
  bufgtcemask_out(3) <= \<const0>\;
  bufgtcemask_out(2) <= \<const0>\;
  bufgtcemask_out(1) <= \<const0>\;
  bufgtcemask_out(0) <= \<const0>\;
  bufgtdiv_out(35) <= \<const0>\;
  bufgtdiv_out(34) <= \<const0>\;
  bufgtdiv_out(33) <= \<const0>\;
  bufgtdiv_out(32) <= \<const0>\;
  bufgtdiv_out(31) <= \<const0>\;
  bufgtdiv_out(30) <= \<const0>\;
  bufgtdiv_out(29) <= \<const0>\;
  bufgtdiv_out(28) <= \<const0>\;
  bufgtdiv_out(27) <= \<const0>\;
  bufgtdiv_out(26) <= \<const0>\;
  bufgtdiv_out(25) <= \<const0>\;
  bufgtdiv_out(24) <= \<const0>\;
  bufgtdiv_out(23) <= \<const0>\;
  bufgtdiv_out(22) <= \<const0>\;
  bufgtdiv_out(21) <= \<const0>\;
  bufgtdiv_out(20) <= \<const0>\;
  bufgtdiv_out(19) <= \<const0>\;
  bufgtdiv_out(18) <= \<const0>\;
  bufgtdiv_out(17) <= \<const0>\;
  bufgtdiv_out(16) <= \<const0>\;
  bufgtdiv_out(15) <= \<const0>\;
  bufgtdiv_out(14) <= \<const0>\;
  bufgtdiv_out(13) <= \<const0>\;
  bufgtdiv_out(12) <= \<const0>\;
  bufgtdiv_out(11) <= \<const0>\;
  bufgtdiv_out(10) <= \<const0>\;
  bufgtdiv_out(9) <= \<const0>\;
  bufgtdiv_out(8) <= \<const0>\;
  bufgtdiv_out(7) <= \<const0>\;
  bufgtdiv_out(6) <= \<const0>\;
  bufgtdiv_out(5) <= \<const0>\;
  bufgtdiv_out(4) <= \<const0>\;
  bufgtdiv_out(3) <= \<const0>\;
  bufgtdiv_out(2) <= \<const0>\;
  bufgtdiv_out(1) <= \<const0>\;
  bufgtdiv_out(0) <= \<const0>\;
  bufgtreset_out(3) <= \<const0>\;
  bufgtreset_out(2) <= \<const0>\;
  bufgtreset_out(1) <= \<const0>\;
  bufgtreset_out(0) <= \<const0>\;
  bufgtrstmask_out(11) <= \<const0>\;
  bufgtrstmask_out(10) <= \<const0>\;
  bufgtrstmask_out(9) <= \<const0>\;
  bufgtrstmask_out(8) <= \<const0>\;
  bufgtrstmask_out(7) <= \<const0>\;
  bufgtrstmask_out(6) <= \<const0>\;
  bufgtrstmask_out(5) <= \<const0>\;
  bufgtrstmask_out(4) <= \<const0>\;
  bufgtrstmask_out(3) <= \<const0>\;
  bufgtrstmask_out(2) <= \<const0>\;
  bufgtrstmask_out(1) <= \<const0>\;
  bufgtrstmask_out(0) <= \<const0>\;
  cpllfbclklost_out(3) <= \<const0>\;
  cpllfbclklost_out(2) <= \<const0>\;
  cpllfbclklost_out(1) <= \<const0>\;
  cpllfbclklost_out(0) <= \<const0>\;
  cplllock_out(3) <= \<const0>\;
  cplllock_out(2) <= \<const0>\;
  cplllock_out(1) <= \<const0>\;
  cplllock_out(0) <= \<const0>\;
  cpllrefclklost_out(3) <= \<const0>\;
  cpllrefclklost_out(2) <= \<const0>\;
  cpllrefclklost_out(1) <= \<const0>\;
  cpllrefclklost_out(0) <= \<const0>\;
  dmonitorout_out(63) <= \<const0>\;
  dmonitorout_out(62) <= \<const0>\;
  dmonitorout_out(61) <= \<const0>\;
  dmonitorout_out(60) <= \<const0>\;
  dmonitorout_out(59) <= \<const0>\;
  dmonitorout_out(58) <= \<const0>\;
  dmonitorout_out(57) <= \<const0>\;
  dmonitorout_out(56) <= \<const0>\;
  dmonitorout_out(55) <= \<const0>\;
  dmonitorout_out(54) <= \<const0>\;
  dmonitorout_out(53) <= \<const0>\;
  dmonitorout_out(52) <= \<const0>\;
  dmonitorout_out(51) <= \<const0>\;
  dmonitorout_out(50) <= \<const0>\;
  dmonitorout_out(49) <= \<const0>\;
  dmonitorout_out(48) <= \<const0>\;
  dmonitorout_out(47) <= \<const0>\;
  dmonitorout_out(46) <= \<const0>\;
  dmonitorout_out(45) <= \<const0>\;
  dmonitorout_out(44) <= \<const0>\;
  dmonitorout_out(43) <= \<const0>\;
  dmonitorout_out(42) <= \<const0>\;
  dmonitorout_out(41) <= \<const0>\;
  dmonitorout_out(40) <= \<const0>\;
  dmonitorout_out(39) <= \<const0>\;
  dmonitorout_out(38) <= \<const0>\;
  dmonitorout_out(37) <= \<const0>\;
  dmonitorout_out(36) <= \<const0>\;
  dmonitorout_out(35) <= \<const0>\;
  dmonitorout_out(34) <= \<const0>\;
  dmonitorout_out(33) <= \<const0>\;
  dmonitorout_out(32) <= \<const0>\;
  dmonitorout_out(31) <= \<const0>\;
  dmonitorout_out(30) <= \<const0>\;
  dmonitorout_out(29) <= \<const0>\;
  dmonitorout_out(28) <= \<const0>\;
  dmonitorout_out(27) <= \<const0>\;
  dmonitorout_out(26) <= \<const0>\;
  dmonitorout_out(25) <= \<const0>\;
  dmonitorout_out(24) <= \<const0>\;
  dmonitorout_out(23) <= \<const0>\;
  dmonitorout_out(22) <= \<const0>\;
  dmonitorout_out(21) <= \<const0>\;
  dmonitorout_out(20) <= \<const0>\;
  dmonitorout_out(19) <= \<const0>\;
  dmonitorout_out(18) <= \<const0>\;
  dmonitorout_out(17) <= \<const0>\;
  dmonitorout_out(16) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  dmonitoroutclk_out(3) <= \<const0>\;
  dmonitoroutclk_out(2) <= \<const0>\;
  dmonitoroutclk_out(1) <= \<const0>\;
  dmonitoroutclk_out(0) <= \<const0>\;
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  eyescandataerror_out(3) <= \<const0>\;
  eyescandataerror_out(2) <= \<const0>\;
  eyescandataerror_out(1) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gthtxn_out(0) <= \<const0>\;
  gthtxp_out(0) <= \<const0>\;
  gtrefclkmonitor_out(3) <= \<const0>\;
  gtrefclkmonitor_out(2) <= \<const0>\;
  gtrefclkmonitor_out(1) <= \<const0>\;
  gtrefclkmonitor_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_userclk_rx_active_out(0) <= \<const0>\;
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \<const0>\;
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtwiz_userdata_rx_out(255) <= \<const0>\;
  gtwiz_userdata_rx_out(254) <= \<const0>\;
  gtwiz_userdata_rx_out(253) <= \<const0>\;
  gtwiz_userdata_rx_out(252) <= \<const0>\;
  gtwiz_userdata_rx_out(251) <= \<const0>\;
  gtwiz_userdata_rx_out(250) <= \<const0>\;
  gtwiz_userdata_rx_out(249) <= \<const0>\;
  gtwiz_userdata_rx_out(248) <= \<const0>\;
  gtwiz_userdata_rx_out(247) <= \<const0>\;
  gtwiz_userdata_rx_out(246) <= \<const0>\;
  gtwiz_userdata_rx_out(245) <= \<const0>\;
  gtwiz_userdata_rx_out(244) <= \<const0>\;
  gtwiz_userdata_rx_out(243) <= \<const0>\;
  gtwiz_userdata_rx_out(242) <= \<const0>\;
  gtwiz_userdata_rx_out(241) <= \<const0>\;
  gtwiz_userdata_rx_out(240) <= \<const0>\;
  gtwiz_userdata_rx_out(239) <= \<const0>\;
  gtwiz_userdata_rx_out(238) <= \<const0>\;
  gtwiz_userdata_rx_out(237) <= \<const0>\;
  gtwiz_userdata_rx_out(236) <= \<const0>\;
  gtwiz_userdata_rx_out(235) <= \<const0>\;
  gtwiz_userdata_rx_out(234) <= \<const0>\;
  gtwiz_userdata_rx_out(233) <= \<const0>\;
  gtwiz_userdata_rx_out(232) <= \<const0>\;
  gtwiz_userdata_rx_out(231) <= \<const0>\;
  gtwiz_userdata_rx_out(230) <= \<const0>\;
  gtwiz_userdata_rx_out(229) <= \<const0>\;
  gtwiz_userdata_rx_out(228) <= \<const0>\;
  gtwiz_userdata_rx_out(227) <= \<const0>\;
  gtwiz_userdata_rx_out(226) <= \<const0>\;
  gtwiz_userdata_rx_out(225) <= \<const0>\;
  gtwiz_userdata_rx_out(224) <= \<const0>\;
  gtwiz_userdata_rx_out(223) <= \<const0>\;
  gtwiz_userdata_rx_out(222) <= \<const0>\;
  gtwiz_userdata_rx_out(221) <= \<const0>\;
  gtwiz_userdata_rx_out(220) <= \<const0>\;
  gtwiz_userdata_rx_out(219) <= \<const0>\;
  gtwiz_userdata_rx_out(218) <= \<const0>\;
  gtwiz_userdata_rx_out(217) <= \<const0>\;
  gtwiz_userdata_rx_out(216) <= \<const0>\;
  gtwiz_userdata_rx_out(215) <= \<const0>\;
  gtwiz_userdata_rx_out(214) <= \<const0>\;
  gtwiz_userdata_rx_out(213) <= \<const0>\;
  gtwiz_userdata_rx_out(212) <= \<const0>\;
  gtwiz_userdata_rx_out(211) <= \<const0>\;
  gtwiz_userdata_rx_out(210) <= \<const0>\;
  gtwiz_userdata_rx_out(209) <= \<const0>\;
  gtwiz_userdata_rx_out(208) <= \<const0>\;
  gtwiz_userdata_rx_out(207) <= \<const0>\;
  gtwiz_userdata_rx_out(206) <= \<const0>\;
  gtwiz_userdata_rx_out(205) <= \<const0>\;
  gtwiz_userdata_rx_out(204) <= \<const0>\;
  gtwiz_userdata_rx_out(203) <= \<const0>\;
  gtwiz_userdata_rx_out(202) <= \<const0>\;
  gtwiz_userdata_rx_out(201) <= \<const0>\;
  gtwiz_userdata_rx_out(200) <= \<const0>\;
  gtwiz_userdata_rx_out(199) <= \<const0>\;
  gtwiz_userdata_rx_out(198) <= \<const0>\;
  gtwiz_userdata_rx_out(197) <= \<const0>\;
  gtwiz_userdata_rx_out(196) <= \<const0>\;
  gtwiz_userdata_rx_out(195) <= \<const0>\;
  gtwiz_userdata_rx_out(194) <= \<const0>\;
  gtwiz_userdata_rx_out(193) <= \<const0>\;
  gtwiz_userdata_rx_out(192) <= \<const0>\;
  gtwiz_userdata_rx_out(191) <= \<const0>\;
  gtwiz_userdata_rx_out(190) <= \<const0>\;
  gtwiz_userdata_rx_out(189) <= \<const0>\;
  gtwiz_userdata_rx_out(188) <= \<const0>\;
  gtwiz_userdata_rx_out(187) <= \<const0>\;
  gtwiz_userdata_rx_out(186) <= \<const0>\;
  gtwiz_userdata_rx_out(185) <= \<const0>\;
  gtwiz_userdata_rx_out(184) <= \<const0>\;
  gtwiz_userdata_rx_out(183) <= \<const0>\;
  gtwiz_userdata_rx_out(182) <= \<const0>\;
  gtwiz_userdata_rx_out(181) <= \<const0>\;
  gtwiz_userdata_rx_out(180) <= \<const0>\;
  gtwiz_userdata_rx_out(179) <= \<const0>\;
  gtwiz_userdata_rx_out(178) <= \<const0>\;
  gtwiz_userdata_rx_out(177) <= \<const0>\;
  gtwiz_userdata_rx_out(176) <= \<const0>\;
  gtwiz_userdata_rx_out(175) <= \<const0>\;
  gtwiz_userdata_rx_out(174) <= \<const0>\;
  gtwiz_userdata_rx_out(173) <= \<const0>\;
  gtwiz_userdata_rx_out(172) <= \<const0>\;
  gtwiz_userdata_rx_out(171) <= \<const0>\;
  gtwiz_userdata_rx_out(170) <= \<const0>\;
  gtwiz_userdata_rx_out(169) <= \<const0>\;
  gtwiz_userdata_rx_out(168) <= \<const0>\;
  gtwiz_userdata_rx_out(167) <= \<const0>\;
  gtwiz_userdata_rx_out(166) <= \<const0>\;
  gtwiz_userdata_rx_out(165) <= \<const0>\;
  gtwiz_userdata_rx_out(164) <= \<const0>\;
  gtwiz_userdata_rx_out(163) <= \<const0>\;
  gtwiz_userdata_rx_out(162) <= \<const0>\;
  gtwiz_userdata_rx_out(161) <= \<const0>\;
  gtwiz_userdata_rx_out(160) <= \<const0>\;
  gtwiz_userdata_rx_out(159) <= \<const0>\;
  gtwiz_userdata_rx_out(158) <= \<const0>\;
  gtwiz_userdata_rx_out(157) <= \<const0>\;
  gtwiz_userdata_rx_out(156) <= \<const0>\;
  gtwiz_userdata_rx_out(155) <= \<const0>\;
  gtwiz_userdata_rx_out(154) <= \<const0>\;
  gtwiz_userdata_rx_out(153) <= \<const0>\;
  gtwiz_userdata_rx_out(152) <= \<const0>\;
  gtwiz_userdata_rx_out(151) <= \<const0>\;
  gtwiz_userdata_rx_out(150) <= \<const0>\;
  gtwiz_userdata_rx_out(149) <= \<const0>\;
  gtwiz_userdata_rx_out(148) <= \<const0>\;
  gtwiz_userdata_rx_out(147) <= \<const0>\;
  gtwiz_userdata_rx_out(146) <= \<const0>\;
  gtwiz_userdata_rx_out(145) <= \<const0>\;
  gtwiz_userdata_rx_out(144) <= \<const0>\;
  gtwiz_userdata_rx_out(143) <= \<const0>\;
  gtwiz_userdata_rx_out(142) <= \<const0>\;
  gtwiz_userdata_rx_out(141) <= \<const0>\;
  gtwiz_userdata_rx_out(140) <= \<const0>\;
  gtwiz_userdata_rx_out(139) <= \<const0>\;
  gtwiz_userdata_rx_out(138) <= \<const0>\;
  gtwiz_userdata_rx_out(137) <= \<const0>\;
  gtwiz_userdata_rx_out(136) <= \<const0>\;
  gtwiz_userdata_rx_out(135) <= \<const0>\;
  gtwiz_userdata_rx_out(134) <= \<const0>\;
  gtwiz_userdata_rx_out(133) <= \<const0>\;
  gtwiz_userdata_rx_out(132) <= \<const0>\;
  gtwiz_userdata_rx_out(131) <= \<const0>\;
  gtwiz_userdata_rx_out(130) <= \<const0>\;
  gtwiz_userdata_rx_out(129) <= \<const0>\;
  gtwiz_userdata_rx_out(128) <= \<const0>\;
  gtwiz_userdata_rx_out(127) <= \<const0>\;
  gtwiz_userdata_rx_out(126) <= \<const0>\;
  gtwiz_userdata_rx_out(125) <= \<const0>\;
  gtwiz_userdata_rx_out(124) <= \<const0>\;
  gtwiz_userdata_rx_out(123) <= \<const0>\;
  gtwiz_userdata_rx_out(122) <= \<const0>\;
  gtwiz_userdata_rx_out(121) <= \<const0>\;
  gtwiz_userdata_rx_out(120) <= \<const0>\;
  gtwiz_userdata_rx_out(119) <= \<const0>\;
  gtwiz_userdata_rx_out(118) <= \<const0>\;
  gtwiz_userdata_rx_out(117) <= \<const0>\;
  gtwiz_userdata_rx_out(116) <= \<const0>\;
  gtwiz_userdata_rx_out(115) <= \<const0>\;
  gtwiz_userdata_rx_out(114) <= \<const0>\;
  gtwiz_userdata_rx_out(113) <= \<const0>\;
  gtwiz_userdata_rx_out(112) <= \<const0>\;
  gtwiz_userdata_rx_out(111) <= \<const0>\;
  gtwiz_userdata_rx_out(110) <= \<const0>\;
  gtwiz_userdata_rx_out(109) <= \<const0>\;
  gtwiz_userdata_rx_out(108) <= \<const0>\;
  gtwiz_userdata_rx_out(107) <= \<const0>\;
  gtwiz_userdata_rx_out(106) <= \<const0>\;
  gtwiz_userdata_rx_out(105) <= \<const0>\;
  gtwiz_userdata_rx_out(104) <= \<const0>\;
  gtwiz_userdata_rx_out(103) <= \<const0>\;
  gtwiz_userdata_rx_out(102) <= \<const0>\;
  gtwiz_userdata_rx_out(101) <= \<const0>\;
  gtwiz_userdata_rx_out(100) <= \<const0>\;
  gtwiz_userdata_rx_out(99) <= \<const0>\;
  gtwiz_userdata_rx_out(98) <= \<const0>\;
  gtwiz_userdata_rx_out(97) <= \<const0>\;
  gtwiz_userdata_rx_out(96) <= \<const0>\;
  gtwiz_userdata_rx_out(95) <= \<const0>\;
  gtwiz_userdata_rx_out(94) <= \<const0>\;
  gtwiz_userdata_rx_out(93) <= \<const0>\;
  gtwiz_userdata_rx_out(92) <= \<const0>\;
  gtwiz_userdata_rx_out(91) <= \<const0>\;
  gtwiz_userdata_rx_out(90) <= \<const0>\;
  gtwiz_userdata_rx_out(89) <= \<const0>\;
  gtwiz_userdata_rx_out(88) <= \<const0>\;
  gtwiz_userdata_rx_out(87) <= \<const0>\;
  gtwiz_userdata_rx_out(86) <= \<const0>\;
  gtwiz_userdata_rx_out(85) <= \<const0>\;
  gtwiz_userdata_rx_out(84) <= \<const0>\;
  gtwiz_userdata_rx_out(83) <= \<const0>\;
  gtwiz_userdata_rx_out(82) <= \<const0>\;
  gtwiz_userdata_rx_out(81) <= \<const0>\;
  gtwiz_userdata_rx_out(80) <= \<const0>\;
  gtwiz_userdata_rx_out(79) <= \<const0>\;
  gtwiz_userdata_rx_out(78) <= \<const0>\;
  gtwiz_userdata_rx_out(77) <= \<const0>\;
  gtwiz_userdata_rx_out(76) <= \<const0>\;
  gtwiz_userdata_rx_out(75) <= \<const0>\;
  gtwiz_userdata_rx_out(74) <= \<const0>\;
  gtwiz_userdata_rx_out(73) <= \<const0>\;
  gtwiz_userdata_rx_out(72) <= \<const0>\;
  gtwiz_userdata_rx_out(71) <= \<const0>\;
  gtwiz_userdata_rx_out(70) <= \<const0>\;
  gtwiz_userdata_rx_out(69) <= \<const0>\;
  gtwiz_userdata_rx_out(68) <= \<const0>\;
  gtwiz_userdata_rx_out(67) <= \<const0>\;
  gtwiz_userdata_rx_out(66) <= \<const0>\;
  gtwiz_userdata_rx_out(65) <= \<const0>\;
  gtwiz_userdata_rx_out(64) <= \<const0>\;
  gtwiz_userdata_rx_out(63) <= \<const0>\;
  gtwiz_userdata_rx_out(62) <= \<const0>\;
  gtwiz_userdata_rx_out(61) <= \<const0>\;
  gtwiz_userdata_rx_out(60) <= \<const0>\;
  gtwiz_userdata_rx_out(59) <= \<const0>\;
  gtwiz_userdata_rx_out(58) <= \<const0>\;
  gtwiz_userdata_rx_out(57) <= \<const0>\;
  gtwiz_userdata_rx_out(56) <= \<const0>\;
  gtwiz_userdata_rx_out(55) <= \<const0>\;
  gtwiz_userdata_rx_out(54) <= \<const0>\;
  gtwiz_userdata_rx_out(53) <= \<const0>\;
  gtwiz_userdata_rx_out(52) <= \<const0>\;
  gtwiz_userdata_rx_out(51) <= \<const0>\;
  gtwiz_userdata_rx_out(50) <= \<const0>\;
  gtwiz_userdata_rx_out(49) <= \<const0>\;
  gtwiz_userdata_rx_out(48) <= \<const0>\;
  gtwiz_userdata_rx_out(47) <= \<const0>\;
  gtwiz_userdata_rx_out(46) <= \<const0>\;
  gtwiz_userdata_rx_out(45) <= \<const0>\;
  gtwiz_userdata_rx_out(44) <= \<const0>\;
  gtwiz_userdata_rx_out(43) <= \<const0>\;
  gtwiz_userdata_rx_out(42) <= \<const0>\;
  gtwiz_userdata_rx_out(41) <= \<const0>\;
  gtwiz_userdata_rx_out(40) <= \<const0>\;
  gtwiz_userdata_rx_out(39) <= \<const0>\;
  gtwiz_userdata_rx_out(38) <= \<const0>\;
  gtwiz_userdata_rx_out(37) <= \<const0>\;
  gtwiz_userdata_rx_out(36) <= \<const0>\;
  gtwiz_userdata_rx_out(35) <= \<const0>\;
  gtwiz_userdata_rx_out(34) <= \<const0>\;
  gtwiz_userdata_rx_out(33) <= \<const0>\;
  gtwiz_userdata_rx_out(32) <= \<const0>\;
  gtwiz_userdata_rx_out(31) <= \<const0>\;
  gtwiz_userdata_rx_out(30) <= \<const0>\;
  gtwiz_userdata_rx_out(29) <= \<const0>\;
  gtwiz_userdata_rx_out(28) <= \<const0>\;
  gtwiz_userdata_rx_out(27) <= \<const0>\;
  gtwiz_userdata_rx_out(26) <= \<const0>\;
  gtwiz_userdata_rx_out(25) <= \<const0>\;
  gtwiz_userdata_rx_out(24) <= \<const0>\;
  gtwiz_userdata_rx_out(23) <= \<const0>\;
  gtwiz_userdata_rx_out(22) <= \<const0>\;
  gtwiz_userdata_rx_out(21) <= \<const0>\;
  gtwiz_userdata_rx_out(20) <= \<const0>\;
  gtwiz_userdata_rx_out(19) <= \<const0>\;
  gtwiz_userdata_rx_out(18) <= \<const0>\;
  gtwiz_userdata_rx_out(17) <= \<const0>\;
  gtwiz_userdata_rx_out(16) <= \<const0>\;
  gtwiz_userdata_rx_out(15) <= \<const0>\;
  gtwiz_userdata_rx_out(14) <= \<const0>\;
  gtwiz_userdata_rx_out(13) <= \<const0>\;
  gtwiz_userdata_rx_out(12) <= \<const0>\;
  gtwiz_userdata_rx_out(11) <= \<const0>\;
  gtwiz_userdata_rx_out(10) <= \<const0>\;
  gtwiz_userdata_rx_out(9) <= \<const0>\;
  gtwiz_userdata_rx_out(8) <= \<const0>\;
  gtwiz_userdata_rx_out(7) <= \<const0>\;
  gtwiz_userdata_rx_out(6) <= \<const0>\;
  gtwiz_userdata_rx_out(5) <= \<const0>\;
  gtwiz_userdata_rx_out(4) <= \<const0>\;
  gtwiz_userdata_rx_out(3) <= \<const0>\;
  gtwiz_userdata_rx_out(2) <= \<const0>\;
  gtwiz_userdata_rx_out(1) <= \<const0>\;
  gtwiz_userdata_rx_out(0) <= \<const0>\;
  pcierategen3_out(3) <= \<const0>\;
  pcierategen3_out(2) <= \<const0>\;
  pcierategen3_out(1) <= \<const0>\;
  pcierategen3_out(0) <= \<const0>\;
  pcierateidle_out(3) <= \<const0>\;
  pcierateidle_out(2) <= \<const0>\;
  pcierateidle_out(1) <= \<const0>\;
  pcierateidle_out(0) <= \<const0>\;
  pcierateqpllpd_out(7) <= \<const0>\;
  pcierateqpllpd_out(6) <= \<const0>\;
  pcierateqpllpd_out(5) <= \<const0>\;
  pcierateqpllpd_out(4) <= \<const0>\;
  pcierateqpllpd_out(3) <= \<const0>\;
  pcierateqpllpd_out(2) <= \<const0>\;
  pcierateqpllpd_out(1) <= \<const0>\;
  pcierateqpllpd_out(0) <= \<const0>\;
  pcierateqpllreset_out(7) <= \<const0>\;
  pcierateqpllreset_out(6) <= \<const0>\;
  pcierateqpllreset_out(5) <= \<const0>\;
  pcierateqpllreset_out(4) <= \<const0>\;
  pcierateqpllreset_out(3) <= \<const0>\;
  pcierateqpllreset_out(2) <= \<const0>\;
  pcierateqpllreset_out(1) <= \<const0>\;
  pcierateqpllreset_out(0) <= \<const0>\;
  pciesynctxsyncdone_out(3) <= \<const0>\;
  pciesynctxsyncdone_out(2) <= \<const0>\;
  pciesynctxsyncdone_out(1) <= \<const0>\;
  pciesynctxsyncdone_out(0) <= \<const0>\;
  pcieusergen3rdy_out(3) <= \<const0>\;
  pcieusergen3rdy_out(2) <= \<const0>\;
  pcieusergen3rdy_out(1) <= \<const0>\;
  pcieusergen3rdy_out(0) <= \<const0>\;
  pcieuserphystatusrst_out(3) <= \<const0>\;
  pcieuserphystatusrst_out(2) <= \<const0>\;
  pcieuserphystatusrst_out(1) <= \<const0>\;
  pcieuserphystatusrst_out(0) <= \<const0>\;
  pcieuserratestart_out(3) <= \<const0>\;
  pcieuserratestart_out(2) <= \<const0>\;
  pcieuserratestart_out(1) <= \<const0>\;
  pcieuserratestart_out(0) <= \<const0>\;
  pcsrsvdout_out(63) <= \<const0>\;
  pcsrsvdout_out(62) <= \<const0>\;
  pcsrsvdout_out(61) <= \<const0>\;
  pcsrsvdout_out(60) <= \<const0>\;
  pcsrsvdout_out(59) <= \<const0>\;
  pcsrsvdout_out(58) <= \<const0>\;
  pcsrsvdout_out(57) <= \<const0>\;
  pcsrsvdout_out(56) <= \<const0>\;
  pcsrsvdout_out(55) <= \<const0>\;
  pcsrsvdout_out(54) <= \<const0>\;
  pcsrsvdout_out(53) <= \<const0>\;
  pcsrsvdout_out(52) <= \<const0>\;
  pcsrsvdout_out(51) <= \<const0>\;
  pcsrsvdout_out(50) <= \<const0>\;
  pcsrsvdout_out(49) <= \<const0>\;
  pcsrsvdout_out(48) <= \<const0>\;
  pcsrsvdout_out(47) <= \<const0>\;
  pcsrsvdout_out(46) <= \<const0>\;
  pcsrsvdout_out(45) <= \<const0>\;
  pcsrsvdout_out(44) <= \<const0>\;
  pcsrsvdout_out(43) <= \<const0>\;
  pcsrsvdout_out(42) <= \<const0>\;
  pcsrsvdout_out(41) <= \<const0>\;
  pcsrsvdout_out(40) <= \<const0>\;
  pcsrsvdout_out(39) <= \<const0>\;
  pcsrsvdout_out(38) <= \<const0>\;
  pcsrsvdout_out(37) <= \<const0>\;
  pcsrsvdout_out(36) <= \<const0>\;
  pcsrsvdout_out(35) <= \<const0>\;
  pcsrsvdout_out(34) <= \<const0>\;
  pcsrsvdout_out(33) <= \<const0>\;
  pcsrsvdout_out(32) <= \<const0>\;
  pcsrsvdout_out(31) <= \<const0>\;
  pcsrsvdout_out(30) <= \<const0>\;
  pcsrsvdout_out(29) <= \<const0>\;
  pcsrsvdout_out(28) <= \<const0>\;
  pcsrsvdout_out(27) <= \<const0>\;
  pcsrsvdout_out(26) <= \<const0>\;
  pcsrsvdout_out(25) <= \<const0>\;
  pcsrsvdout_out(24) <= \<const0>\;
  pcsrsvdout_out(23) <= \<const0>\;
  pcsrsvdout_out(22) <= \<const0>\;
  pcsrsvdout_out(21) <= \<const0>\;
  pcsrsvdout_out(20) <= \<const0>\;
  pcsrsvdout_out(19) <= \<const0>\;
  pcsrsvdout_out(18) <= \<const0>\;
  pcsrsvdout_out(17) <= \<const0>\;
  pcsrsvdout_out(16) <= \<const0>\;
  pcsrsvdout_out(15) <= \<const0>\;
  pcsrsvdout_out(14) <= \<const0>\;
  pcsrsvdout_out(13) <= \<const0>\;
  pcsrsvdout_out(12) <= \<const0>\;
  pcsrsvdout_out(11) <= \<const0>\;
  pcsrsvdout_out(10) <= \<const0>\;
  pcsrsvdout_out(9) <= \<const0>\;
  pcsrsvdout_out(8) <= \<const0>\;
  pcsrsvdout_out(7) <= \<const0>\;
  pcsrsvdout_out(6) <= \<const0>\;
  pcsrsvdout_out(5) <= \<const0>\;
  pcsrsvdout_out(4) <= \<const0>\;
  pcsrsvdout_out(3) <= \<const0>\;
  pcsrsvdout_out(2) <= \<const0>\;
  pcsrsvdout_out(1) <= \<const0>\;
  pcsrsvdout_out(0) <= \<const0>\;
  phystatus_out(3) <= \<const0>\;
  phystatus_out(2) <= \<const0>\;
  phystatus_out(1) <= \<const0>\;
  phystatus_out(0) <= \<const0>\;
  pinrsrvdas_out(63) <= \<const0>\;
  pinrsrvdas_out(62) <= \<const0>\;
  pinrsrvdas_out(61) <= \<const0>\;
  pinrsrvdas_out(60) <= \<const0>\;
  pinrsrvdas_out(59) <= \<const0>\;
  pinrsrvdas_out(58) <= \<const0>\;
  pinrsrvdas_out(57) <= \<const0>\;
  pinrsrvdas_out(56) <= \<const0>\;
  pinrsrvdas_out(55) <= \<const0>\;
  pinrsrvdas_out(54) <= \<const0>\;
  pinrsrvdas_out(53) <= \<const0>\;
  pinrsrvdas_out(52) <= \<const0>\;
  pinrsrvdas_out(51) <= \<const0>\;
  pinrsrvdas_out(50) <= \<const0>\;
  pinrsrvdas_out(49) <= \<const0>\;
  pinrsrvdas_out(48) <= \<const0>\;
  pinrsrvdas_out(47) <= \<const0>\;
  pinrsrvdas_out(46) <= \<const0>\;
  pinrsrvdas_out(45) <= \<const0>\;
  pinrsrvdas_out(44) <= \<const0>\;
  pinrsrvdas_out(43) <= \<const0>\;
  pinrsrvdas_out(42) <= \<const0>\;
  pinrsrvdas_out(41) <= \<const0>\;
  pinrsrvdas_out(40) <= \<const0>\;
  pinrsrvdas_out(39) <= \<const0>\;
  pinrsrvdas_out(38) <= \<const0>\;
  pinrsrvdas_out(37) <= \<const0>\;
  pinrsrvdas_out(36) <= \<const0>\;
  pinrsrvdas_out(35) <= \<const0>\;
  pinrsrvdas_out(34) <= \<const0>\;
  pinrsrvdas_out(33) <= \<const0>\;
  pinrsrvdas_out(32) <= \<const0>\;
  pinrsrvdas_out(31) <= \<const0>\;
  pinrsrvdas_out(30) <= \<const0>\;
  pinrsrvdas_out(29) <= \<const0>\;
  pinrsrvdas_out(28) <= \<const0>\;
  pinrsrvdas_out(27) <= \<const0>\;
  pinrsrvdas_out(26) <= \<const0>\;
  pinrsrvdas_out(25) <= \<const0>\;
  pinrsrvdas_out(24) <= \<const0>\;
  pinrsrvdas_out(23) <= \<const0>\;
  pinrsrvdas_out(22) <= \<const0>\;
  pinrsrvdas_out(21) <= \<const0>\;
  pinrsrvdas_out(20) <= \<const0>\;
  pinrsrvdas_out(19) <= \<const0>\;
  pinrsrvdas_out(18) <= \<const0>\;
  pinrsrvdas_out(17) <= \<const0>\;
  pinrsrvdas_out(16) <= \<const0>\;
  pinrsrvdas_out(15) <= \<const0>\;
  pinrsrvdas_out(14) <= \<const0>\;
  pinrsrvdas_out(13) <= \<const0>\;
  pinrsrvdas_out(12) <= \<const0>\;
  pinrsrvdas_out(11) <= \<const0>\;
  pinrsrvdas_out(10) <= \<const0>\;
  pinrsrvdas_out(9) <= \<const0>\;
  pinrsrvdas_out(8) <= \<const0>\;
  pinrsrvdas_out(7) <= \<const0>\;
  pinrsrvdas_out(6) <= \<const0>\;
  pinrsrvdas_out(5) <= \<const0>\;
  pinrsrvdas_out(4) <= \<const0>\;
  pinrsrvdas_out(3) <= \<const0>\;
  pinrsrvdas_out(2) <= \<const0>\;
  pinrsrvdas_out(1) <= \<const0>\;
  pinrsrvdas_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  powerpresent_out(3) <= \<const0>\;
  powerpresent_out(2) <= \<const0>\;
  powerpresent_out(1) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \<const0>\;
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \<const0>\;
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  resetexception_out(3) <= \<const0>\;
  resetexception_out(2) <= \<const0>\;
  resetexception_out(1) <= \<const0>\;
  resetexception_out(0) <= \<const0>\;
  rxbufstatus_out(11) <= \<const0>\;
  rxbufstatus_out(10) <= \<const0>\;
  rxbufstatus_out(9) <= \<const0>\;
  rxbufstatus_out(8) <= \<const0>\;
  rxbufstatus_out(7) <= \<const0>\;
  rxbufstatus_out(6) <= \<const0>\;
  rxbufstatus_out(5) <= \<const0>\;
  rxbufstatus_out(4) <= \<const0>\;
  rxbufstatus_out(3) <= \<const0>\;
  rxbufstatus_out(2) <= \<const0>\;
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(3) <= \<const0>\;
  rxbyteisaligned_out(2) <= \<const0>\;
  rxbyteisaligned_out(1) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(3) <= \<const0>\;
  rxbyterealign_out(2) <= \<const0>\;
  rxbyterealign_out(1) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcdrlock_out(3) <= \<const0>\;
  rxcdrlock_out(2) <= \<const0>\;
  rxcdrlock_out(1) <= \<const0>\;
  rxcdrlock_out(0) <= \<const0>\;
  rxcdrphdone_out(3) <= \<const0>\;
  rxcdrphdone_out(2) <= \<const0>\;
  rxcdrphdone_out(1) <= \<const0>\;
  rxcdrphdone_out(0) <= \<const0>\;
  rxchanbondseq_out(3) <= \<const0>\;
  rxchanbondseq_out(2) <= \<const0>\;
  rxchanbondseq_out(1) <= \<const0>\;
  rxchanbondseq_out(0) <= \<const0>\;
  rxchanisaligned_out(3) <= \<const0>\;
  rxchanisaligned_out(2) <= \<const0>\;
  rxchanisaligned_out(1) <= \<const0>\;
  rxchanisaligned_out(0) <= \<const0>\;
  rxchanrealign_out(3) <= \<const0>\;
  rxchanrealign_out(2) <= \<const0>\;
  rxchanrealign_out(1) <= \<const0>\;
  rxchanrealign_out(0) <= \<const0>\;
  rxchbondo_out(19) <= \<const0>\;
  rxchbondo_out(18) <= \<const0>\;
  rxchbondo_out(17) <= \<const0>\;
  rxchbondo_out(16) <= \<const0>\;
  rxchbondo_out(15) <= \<const0>\;
  rxchbondo_out(14) <= \<const0>\;
  rxchbondo_out(13) <= \<const0>\;
  rxchbondo_out(12) <= \<const0>\;
  rxchbondo_out(11) <= \<const0>\;
  rxchbondo_out(10) <= \<const0>\;
  rxchbondo_out(9) <= \<const0>\;
  rxchbondo_out(8) <= \<const0>\;
  rxchbondo_out(7) <= \<const0>\;
  rxchbondo_out(6) <= \<const0>\;
  rxchbondo_out(5) <= \<const0>\;
  rxchbondo_out(4) <= \<const0>\;
  rxchbondo_out(3) <= \<const0>\;
  rxchbondo_out(2) <= \<const0>\;
  rxchbondo_out(1) <= \<const0>\;
  rxchbondo_out(0) <= \<const0>\;
  rxckcaldone_out(3) <= \<const0>\;
  rxckcaldone_out(2) <= \<const0>\;
  rxckcaldone_out(1) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxclkcorcnt_out(7) <= \<const0>\;
  rxclkcorcnt_out(6) <= \<const0>\;
  rxclkcorcnt_out(5) <= \<const0>\;
  rxclkcorcnt_out(4) <= \<const0>\;
  rxclkcorcnt_out(3) <= \<const0>\;
  rxclkcorcnt_out(2) <= \<const0>\;
  rxclkcorcnt_out(1) <= \<const0>\;
  rxclkcorcnt_out(0) <= \<const0>\;
  rxcominitdet_out(3) <= \<const0>\;
  rxcominitdet_out(2) <= \<const0>\;
  rxcominitdet_out(1) <= \<const0>\;
  rxcominitdet_out(0) <= \<const0>\;
  rxcommadet_out(3) <= \<const0>\;
  rxcommadet_out(2) <= \<const0>\;
  rxcommadet_out(1) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxcomsasdet_out(3) <= \<const0>\;
  rxcomsasdet_out(2) <= \<const0>\;
  rxcomsasdet_out(1) <= \<const0>\;
  rxcomsasdet_out(0) <= \<const0>\;
  rxcomwakedet_out(3) <= \<const0>\;
  rxcomwakedet_out(2) <= \<const0>\;
  rxcomwakedet_out(1) <= \<const0>\;
  rxcomwakedet_out(0) <= \<const0>\;
  rxctrl0_out(63) <= \<const0>\;
  rxctrl0_out(62) <= \<const0>\;
  rxctrl0_out(61) <= \<const0>\;
  rxctrl0_out(60) <= \<const0>\;
  rxctrl0_out(59) <= \<const0>\;
  rxctrl0_out(58) <= \<const0>\;
  rxctrl0_out(57) <= \<const0>\;
  rxctrl0_out(56) <= \<const0>\;
  rxctrl0_out(55) <= \<const0>\;
  rxctrl0_out(54) <= \<const0>\;
  rxctrl0_out(53) <= \<const0>\;
  rxctrl0_out(52) <= \<const0>\;
  rxctrl0_out(51) <= \<const0>\;
  rxctrl0_out(50) <= \<const0>\;
  rxctrl0_out(49) <= \<const0>\;
  rxctrl0_out(48) <= \<const0>\;
  rxctrl0_out(47) <= \<const0>\;
  rxctrl0_out(46) <= \<const0>\;
  rxctrl0_out(45) <= \<const0>\;
  rxctrl0_out(44) <= \<const0>\;
  rxctrl0_out(43) <= \<const0>\;
  rxctrl0_out(42) <= \<const0>\;
  rxctrl0_out(41) <= \<const0>\;
  rxctrl0_out(40) <= \<const0>\;
  rxctrl0_out(39) <= \<const0>\;
  rxctrl0_out(38) <= \<const0>\;
  rxctrl0_out(37) <= \<const0>\;
  rxctrl0_out(36) <= \<const0>\;
  rxctrl0_out(35) <= \<const0>\;
  rxctrl0_out(34) <= \<const0>\;
  rxctrl0_out(33) <= \<const0>\;
  rxctrl0_out(32) <= \<const0>\;
  rxctrl0_out(31) <= \<const0>\;
  rxctrl0_out(30) <= \<const0>\;
  rxctrl0_out(29) <= \<const0>\;
  rxctrl0_out(28) <= \<const0>\;
  rxctrl0_out(27) <= \<const0>\;
  rxctrl0_out(26) <= \<const0>\;
  rxctrl0_out(25) <= \<const0>\;
  rxctrl0_out(24) <= \<const0>\;
  rxctrl0_out(23) <= \<const0>\;
  rxctrl0_out(22) <= \<const0>\;
  rxctrl0_out(21) <= \<const0>\;
  rxctrl0_out(20) <= \<const0>\;
  rxctrl0_out(19) <= \<const0>\;
  rxctrl0_out(18) <= \<const0>\;
  rxctrl0_out(17) <= \<const0>\;
  rxctrl0_out(16) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1) <= \<const0>\;
  rxctrl0_out(0) <= \<const0>\;
  rxctrl1_out(63) <= \<const0>\;
  rxctrl1_out(62) <= \<const0>\;
  rxctrl1_out(61) <= \<const0>\;
  rxctrl1_out(60) <= \<const0>\;
  rxctrl1_out(59) <= \<const0>\;
  rxctrl1_out(58) <= \<const0>\;
  rxctrl1_out(57) <= \<const0>\;
  rxctrl1_out(56) <= \<const0>\;
  rxctrl1_out(55) <= \<const0>\;
  rxctrl1_out(54) <= \<const0>\;
  rxctrl1_out(53) <= \<const0>\;
  rxctrl1_out(52) <= \<const0>\;
  rxctrl1_out(51) <= \<const0>\;
  rxctrl1_out(50) <= \<const0>\;
  rxctrl1_out(49) <= \<const0>\;
  rxctrl1_out(48) <= \<const0>\;
  rxctrl1_out(47) <= \<const0>\;
  rxctrl1_out(46) <= \<const0>\;
  rxctrl1_out(45) <= \<const0>\;
  rxctrl1_out(44) <= \<const0>\;
  rxctrl1_out(43) <= \<const0>\;
  rxctrl1_out(42) <= \<const0>\;
  rxctrl1_out(41) <= \<const0>\;
  rxctrl1_out(40) <= \<const0>\;
  rxctrl1_out(39) <= \<const0>\;
  rxctrl1_out(38) <= \<const0>\;
  rxctrl1_out(37) <= \<const0>\;
  rxctrl1_out(36) <= \<const0>\;
  rxctrl1_out(35) <= \<const0>\;
  rxctrl1_out(34) <= \<const0>\;
  rxctrl1_out(33) <= \<const0>\;
  rxctrl1_out(32) <= \<const0>\;
  rxctrl1_out(31) <= \<const0>\;
  rxctrl1_out(30) <= \<const0>\;
  rxctrl1_out(29) <= \<const0>\;
  rxctrl1_out(28) <= \<const0>\;
  rxctrl1_out(27) <= \<const0>\;
  rxctrl1_out(26) <= \<const0>\;
  rxctrl1_out(25) <= \<const0>\;
  rxctrl1_out(24) <= \<const0>\;
  rxctrl1_out(23) <= \<const0>\;
  rxctrl1_out(22) <= \<const0>\;
  rxctrl1_out(21) <= \<const0>\;
  rxctrl1_out(20) <= \<const0>\;
  rxctrl1_out(19) <= \<const0>\;
  rxctrl1_out(18) <= \<const0>\;
  rxctrl1_out(17) <= \<const0>\;
  rxctrl1_out(16) <= \<const0>\;
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1) <= \<const0>\;
  rxctrl1_out(0) <= \<const0>\;
  rxctrl2_out(31) <= \<const0>\;
  rxctrl2_out(30) <= \<const0>\;
  rxctrl2_out(29) <= \<const0>\;
  rxctrl2_out(28) <= \<const0>\;
  rxctrl2_out(27) <= \<const0>\;
  rxctrl2_out(26) <= \<const0>\;
  rxctrl2_out(25) <= \<const0>\;
  rxctrl2_out(24) <= \<const0>\;
  rxctrl2_out(23) <= \<const0>\;
  rxctrl2_out(22) <= \<const0>\;
  rxctrl2_out(21) <= \<const0>\;
  rxctrl2_out(20) <= \<const0>\;
  rxctrl2_out(19) <= \<const0>\;
  rxctrl2_out(18) <= \<const0>\;
  rxctrl2_out(17) <= \<const0>\;
  rxctrl2_out(16) <= \<const0>\;
  rxctrl2_out(15) <= \<const0>\;
  rxctrl2_out(14) <= \<const0>\;
  rxctrl2_out(13) <= \<const0>\;
  rxctrl2_out(12) <= \<const0>\;
  rxctrl2_out(11) <= \<const0>\;
  rxctrl2_out(10) <= \<const0>\;
  rxctrl2_out(9) <= \<const0>\;
  rxctrl2_out(8) <= \<const0>\;
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1) <= \<const0>\;
  rxctrl2_out(0) <= \<const0>\;
  rxctrl3_out(31) <= \<const0>\;
  rxctrl3_out(30) <= \<const0>\;
  rxctrl3_out(29) <= \<const0>\;
  rxctrl3_out(28) <= \<const0>\;
  rxctrl3_out(27) <= \<const0>\;
  rxctrl3_out(26) <= \<const0>\;
  rxctrl3_out(25) <= \<const0>\;
  rxctrl3_out(24) <= \<const0>\;
  rxctrl3_out(23) <= \<const0>\;
  rxctrl3_out(22) <= \<const0>\;
  rxctrl3_out(21) <= \<const0>\;
  rxctrl3_out(20) <= \<const0>\;
  rxctrl3_out(19) <= \<const0>\;
  rxctrl3_out(18) <= \<const0>\;
  rxctrl3_out(17) <= \<const0>\;
  rxctrl3_out(16) <= \<const0>\;
  rxctrl3_out(15) <= \<const0>\;
  rxctrl3_out(14) <= \<const0>\;
  rxctrl3_out(13) <= \<const0>\;
  rxctrl3_out(12) <= \<const0>\;
  rxctrl3_out(11) <= \<const0>\;
  rxctrl3_out(10) <= \<const0>\;
  rxctrl3_out(9) <= \<const0>\;
  rxctrl3_out(8) <= \<const0>\;
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1) <= \<const0>\;
  rxctrl3_out(0) <= \<const0>\;
  rxdata_out(511) <= \<const0>\;
  rxdata_out(510) <= \<const0>\;
  rxdata_out(509) <= \<const0>\;
  rxdata_out(508) <= \<const0>\;
  rxdata_out(507) <= \<const0>\;
  rxdata_out(506) <= \<const0>\;
  rxdata_out(505) <= \<const0>\;
  rxdata_out(504) <= \<const0>\;
  rxdata_out(503) <= \<const0>\;
  rxdata_out(502) <= \<const0>\;
  rxdata_out(501) <= \<const0>\;
  rxdata_out(500) <= \<const0>\;
  rxdata_out(499) <= \<const0>\;
  rxdata_out(498) <= \<const0>\;
  rxdata_out(497) <= \<const0>\;
  rxdata_out(496) <= \<const0>\;
  rxdata_out(495) <= \<const0>\;
  rxdata_out(494) <= \<const0>\;
  rxdata_out(493) <= \<const0>\;
  rxdata_out(492) <= \<const0>\;
  rxdata_out(491) <= \<const0>\;
  rxdata_out(490) <= \<const0>\;
  rxdata_out(489) <= \<const0>\;
  rxdata_out(488) <= \<const0>\;
  rxdata_out(487) <= \<const0>\;
  rxdata_out(486) <= \<const0>\;
  rxdata_out(485) <= \<const0>\;
  rxdata_out(484) <= \<const0>\;
  rxdata_out(483) <= \<const0>\;
  rxdata_out(482) <= \<const0>\;
  rxdata_out(481) <= \<const0>\;
  rxdata_out(480) <= \<const0>\;
  rxdata_out(479) <= \<const0>\;
  rxdata_out(478) <= \<const0>\;
  rxdata_out(477) <= \<const0>\;
  rxdata_out(476) <= \<const0>\;
  rxdata_out(475) <= \<const0>\;
  rxdata_out(474) <= \<const0>\;
  rxdata_out(473) <= \<const0>\;
  rxdata_out(472) <= \<const0>\;
  rxdata_out(471) <= \<const0>\;
  rxdata_out(470) <= \<const0>\;
  rxdata_out(469) <= \<const0>\;
  rxdata_out(468) <= \<const0>\;
  rxdata_out(467) <= \<const0>\;
  rxdata_out(466) <= \<const0>\;
  rxdata_out(465) <= \<const0>\;
  rxdata_out(464) <= \<const0>\;
  rxdata_out(463) <= \<const0>\;
  rxdata_out(462) <= \<const0>\;
  rxdata_out(461) <= \<const0>\;
  rxdata_out(460) <= \<const0>\;
  rxdata_out(459) <= \<const0>\;
  rxdata_out(458) <= \<const0>\;
  rxdata_out(457) <= \<const0>\;
  rxdata_out(456) <= \<const0>\;
  rxdata_out(455) <= \<const0>\;
  rxdata_out(454) <= \<const0>\;
  rxdata_out(453) <= \<const0>\;
  rxdata_out(452) <= \<const0>\;
  rxdata_out(451) <= \<const0>\;
  rxdata_out(450) <= \<const0>\;
  rxdata_out(449) <= \<const0>\;
  rxdata_out(448) <= \<const0>\;
  rxdata_out(447) <= \<const0>\;
  rxdata_out(446) <= \<const0>\;
  rxdata_out(445) <= \<const0>\;
  rxdata_out(444) <= \<const0>\;
  rxdata_out(443) <= \<const0>\;
  rxdata_out(442) <= \<const0>\;
  rxdata_out(441) <= \<const0>\;
  rxdata_out(440) <= \<const0>\;
  rxdata_out(439) <= \<const0>\;
  rxdata_out(438) <= \<const0>\;
  rxdata_out(437) <= \<const0>\;
  rxdata_out(436) <= \<const0>\;
  rxdata_out(435) <= \<const0>\;
  rxdata_out(434) <= \<const0>\;
  rxdata_out(433) <= \<const0>\;
  rxdata_out(432) <= \<const0>\;
  rxdata_out(431) <= \<const0>\;
  rxdata_out(430) <= \<const0>\;
  rxdata_out(429) <= \<const0>\;
  rxdata_out(428) <= \<const0>\;
  rxdata_out(427) <= \<const0>\;
  rxdata_out(426) <= \<const0>\;
  rxdata_out(425) <= \<const0>\;
  rxdata_out(424) <= \<const0>\;
  rxdata_out(423) <= \<const0>\;
  rxdata_out(422) <= \<const0>\;
  rxdata_out(421) <= \<const0>\;
  rxdata_out(420) <= \<const0>\;
  rxdata_out(419) <= \<const0>\;
  rxdata_out(418) <= \<const0>\;
  rxdata_out(417) <= \<const0>\;
  rxdata_out(416) <= \<const0>\;
  rxdata_out(415) <= \<const0>\;
  rxdata_out(414) <= \<const0>\;
  rxdata_out(413) <= \<const0>\;
  rxdata_out(412) <= \<const0>\;
  rxdata_out(411) <= \<const0>\;
  rxdata_out(410) <= \<const0>\;
  rxdata_out(409) <= \<const0>\;
  rxdata_out(408) <= \<const0>\;
  rxdata_out(407) <= \<const0>\;
  rxdata_out(406) <= \<const0>\;
  rxdata_out(405) <= \<const0>\;
  rxdata_out(404) <= \<const0>\;
  rxdata_out(403) <= \<const0>\;
  rxdata_out(402) <= \<const0>\;
  rxdata_out(401) <= \<const0>\;
  rxdata_out(400) <= \<const0>\;
  rxdata_out(399) <= \<const0>\;
  rxdata_out(398) <= \<const0>\;
  rxdata_out(397) <= \<const0>\;
  rxdata_out(396) <= \<const0>\;
  rxdata_out(395) <= \<const0>\;
  rxdata_out(394) <= \<const0>\;
  rxdata_out(393) <= \<const0>\;
  rxdata_out(392) <= \<const0>\;
  rxdata_out(391) <= \<const0>\;
  rxdata_out(390) <= \<const0>\;
  rxdata_out(389) <= \<const0>\;
  rxdata_out(388) <= \<const0>\;
  rxdata_out(387) <= \<const0>\;
  rxdata_out(386) <= \<const0>\;
  rxdata_out(385) <= \<const0>\;
  rxdata_out(384) <= \<const0>\;
  rxdata_out(383) <= \<const0>\;
  rxdata_out(382) <= \<const0>\;
  rxdata_out(381) <= \<const0>\;
  rxdata_out(380) <= \<const0>\;
  rxdata_out(379) <= \<const0>\;
  rxdata_out(378) <= \<const0>\;
  rxdata_out(377) <= \<const0>\;
  rxdata_out(376) <= \<const0>\;
  rxdata_out(375) <= \<const0>\;
  rxdata_out(374) <= \<const0>\;
  rxdata_out(373) <= \<const0>\;
  rxdata_out(372) <= \<const0>\;
  rxdata_out(371) <= \<const0>\;
  rxdata_out(370) <= \<const0>\;
  rxdata_out(369) <= \<const0>\;
  rxdata_out(368) <= \<const0>\;
  rxdata_out(367) <= \<const0>\;
  rxdata_out(366) <= \<const0>\;
  rxdata_out(365) <= \<const0>\;
  rxdata_out(364) <= \<const0>\;
  rxdata_out(363) <= \<const0>\;
  rxdata_out(362) <= \<const0>\;
  rxdata_out(361) <= \<const0>\;
  rxdata_out(360) <= \<const0>\;
  rxdata_out(359) <= \<const0>\;
  rxdata_out(358) <= \<const0>\;
  rxdata_out(357) <= \<const0>\;
  rxdata_out(356) <= \<const0>\;
  rxdata_out(355) <= \<const0>\;
  rxdata_out(354) <= \<const0>\;
  rxdata_out(353) <= \<const0>\;
  rxdata_out(352) <= \<const0>\;
  rxdata_out(351) <= \<const0>\;
  rxdata_out(350) <= \<const0>\;
  rxdata_out(349) <= \<const0>\;
  rxdata_out(348) <= \<const0>\;
  rxdata_out(347) <= \<const0>\;
  rxdata_out(346) <= \<const0>\;
  rxdata_out(345) <= \<const0>\;
  rxdata_out(344) <= \<const0>\;
  rxdata_out(343) <= \<const0>\;
  rxdata_out(342) <= \<const0>\;
  rxdata_out(341) <= \<const0>\;
  rxdata_out(340) <= \<const0>\;
  rxdata_out(339) <= \<const0>\;
  rxdata_out(338) <= \<const0>\;
  rxdata_out(337) <= \<const0>\;
  rxdata_out(336) <= \<const0>\;
  rxdata_out(335) <= \<const0>\;
  rxdata_out(334) <= \<const0>\;
  rxdata_out(333) <= \<const0>\;
  rxdata_out(332) <= \<const0>\;
  rxdata_out(331) <= \<const0>\;
  rxdata_out(330) <= \<const0>\;
  rxdata_out(329) <= \<const0>\;
  rxdata_out(328) <= \<const0>\;
  rxdata_out(327) <= \<const0>\;
  rxdata_out(326) <= \<const0>\;
  rxdata_out(325) <= \<const0>\;
  rxdata_out(324) <= \<const0>\;
  rxdata_out(323) <= \<const0>\;
  rxdata_out(322) <= \<const0>\;
  rxdata_out(321) <= \<const0>\;
  rxdata_out(320) <= \<const0>\;
  rxdata_out(319) <= \<const0>\;
  rxdata_out(318) <= \<const0>\;
  rxdata_out(317) <= \<const0>\;
  rxdata_out(316) <= \<const0>\;
  rxdata_out(315) <= \<const0>\;
  rxdata_out(314) <= \<const0>\;
  rxdata_out(313) <= \<const0>\;
  rxdata_out(312) <= \<const0>\;
  rxdata_out(311) <= \<const0>\;
  rxdata_out(310) <= \<const0>\;
  rxdata_out(309) <= \<const0>\;
  rxdata_out(308) <= \<const0>\;
  rxdata_out(307) <= \<const0>\;
  rxdata_out(306) <= \<const0>\;
  rxdata_out(305) <= \<const0>\;
  rxdata_out(304) <= \<const0>\;
  rxdata_out(303) <= \<const0>\;
  rxdata_out(302) <= \<const0>\;
  rxdata_out(301) <= \<const0>\;
  rxdata_out(300) <= \<const0>\;
  rxdata_out(299) <= \<const0>\;
  rxdata_out(298) <= \<const0>\;
  rxdata_out(297) <= \<const0>\;
  rxdata_out(296) <= \<const0>\;
  rxdata_out(295) <= \<const0>\;
  rxdata_out(294) <= \<const0>\;
  rxdata_out(293) <= \<const0>\;
  rxdata_out(292) <= \<const0>\;
  rxdata_out(291) <= \<const0>\;
  rxdata_out(290) <= \<const0>\;
  rxdata_out(289) <= \<const0>\;
  rxdata_out(288) <= \<const0>\;
  rxdata_out(287) <= \<const0>\;
  rxdata_out(286) <= \<const0>\;
  rxdata_out(285) <= \<const0>\;
  rxdata_out(284) <= \<const0>\;
  rxdata_out(283) <= \<const0>\;
  rxdata_out(282) <= \<const0>\;
  rxdata_out(281) <= \<const0>\;
  rxdata_out(280) <= \<const0>\;
  rxdata_out(279) <= \<const0>\;
  rxdata_out(278) <= \<const0>\;
  rxdata_out(277) <= \<const0>\;
  rxdata_out(276) <= \<const0>\;
  rxdata_out(275) <= \<const0>\;
  rxdata_out(274) <= \<const0>\;
  rxdata_out(273) <= \<const0>\;
  rxdata_out(272) <= \<const0>\;
  rxdata_out(271) <= \<const0>\;
  rxdata_out(270) <= \<const0>\;
  rxdata_out(269) <= \<const0>\;
  rxdata_out(268) <= \<const0>\;
  rxdata_out(267) <= \<const0>\;
  rxdata_out(266) <= \<const0>\;
  rxdata_out(265) <= \<const0>\;
  rxdata_out(264) <= \<const0>\;
  rxdata_out(263) <= \<const0>\;
  rxdata_out(262) <= \<const0>\;
  rxdata_out(261) <= \<const0>\;
  rxdata_out(260) <= \<const0>\;
  rxdata_out(259) <= \<const0>\;
  rxdata_out(258) <= \<const0>\;
  rxdata_out(257) <= \<const0>\;
  rxdata_out(256) <= \<const0>\;
  rxdata_out(255) <= \<const0>\;
  rxdata_out(254) <= \<const0>\;
  rxdata_out(253) <= \<const0>\;
  rxdata_out(252) <= \<const0>\;
  rxdata_out(251) <= \<const0>\;
  rxdata_out(250) <= \<const0>\;
  rxdata_out(249) <= \<const0>\;
  rxdata_out(248) <= \<const0>\;
  rxdata_out(247) <= \<const0>\;
  rxdata_out(246) <= \<const0>\;
  rxdata_out(245) <= \<const0>\;
  rxdata_out(244) <= \<const0>\;
  rxdata_out(243) <= \<const0>\;
  rxdata_out(242) <= \<const0>\;
  rxdata_out(241) <= \<const0>\;
  rxdata_out(240) <= \<const0>\;
  rxdata_out(239) <= \<const0>\;
  rxdata_out(238) <= \<const0>\;
  rxdata_out(237) <= \<const0>\;
  rxdata_out(236) <= \<const0>\;
  rxdata_out(235) <= \<const0>\;
  rxdata_out(234) <= \<const0>\;
  rxdata_out(233) <= \<const0>\;
  rxdata_out(232) <= \<const0>\;
  rxdata_out(231) <= \<const0>\;
  rxdata_out(230) <= \<const0>\;
  rxdata_out(229) <= \<const0>\;
  rxdata_out(228) <= \<const0>\;
  rxdata_out(227) <= \<const0>\;
  rxdata_out(226) <= \<const0>\;
  rxdata_out(225) <= \<const0>\;
  rxdata_out(224) <= \<const0>\;
  rxdata_out(223) <= \<const0>\;
  rxdata_out(222) <= \<const0>\;
  rxdata_out(221) <= \<const0>\;
  rxdata_out(220) <= \<const0>\;
  rxdata_out(219) <= \<const0>\;
  rxdata_out(218) <= \<const0>\;
  rxdata_out(217) <= \<const0>\;
  rxdata_out(216) <= \<const0>\;
  rxdata_out(215) <= \<const0>\;
  rxdata_out(214) <= \<const0>\;
  rxdata_out(213) <= \<const0>\;
  rxdata_out(212) <= \<const0>\;
  rxdata_out(211) <= \<const0>\;
  rxdata_out(210) <= \<const0>\;
  rxdata_out(209) <= \<const0>\;
  rxdata_out(208) <= \<const0>\;
  rxdata_out(207) <= \<const0>\;
  rxdata_out(206) <= \<const0>\;
  rxdata_out(205) <= \<const0>\;
  rxdata_out(204) <= \<const0>\;
  rxdata_out(203) <= \<const0>\;
  rxdata_out(202) <= \<const0>\;
  rxdata_out(201) <= \<const0>\;
  rxdata_out(200) <= \<const0>\;
  rxdata_out(199) <= \<const0>\;
  rxdata_out(198) <= \<const0>\;
  rxdata_out(197) <= \<const0>\;
  rxdata_out(196) <= \<const0>\;
  rxdata_out(195) <= \<const0>\;
  rxdata_out(194) <= \<const0>\;
  rxdata_out(193) <= \<const0>\;
  rxdata_out(192) <= \<const0>\;
  rxdata_out(191) <= \<const0>\;
  rxdata_out(190) <= \<const0>\;
  rxdata_out(189) <= \<const0>\;
  rxdata_out(188) <= \<const0>\;
  rxdata_out(187) <= \<const0>\;
  rxdata_out(186) <= \<const0>\;
  rxdata_out(185) <= \<const0>\;
  rxdata_out(184) <= \<const0>\;
  rxdata_out(183) <= \<const0>\;
  rxdata_out(182) <= \<const0>\;
  rxdata_out(181) <= \<const0>\;
  rxdata_out(180) <= \<const0>\;
  rxdata_out(179) <= \<const0>\;
  rxdata_out(178) <= \<const0>\;
  rxdata_out(177) <= \<const0>\;
  rxdata_out(176) <= \<const0>\;
  rxdata_out(175) <= \<const0>\;
  rxdata_out(174) <= \<const0>\;
  rxdata_out(173) <= \<const0>\;
  rxdata_out(172) <= \<const0>\;
  rxdata_out(171) <= \<const0>\;
  rxdata_out(170) <= \<const0>\;
  rxdata_out(169) <= \<const0>\;
  rxdata_out(168) <= \<const0>\;
  rxdata_out(167) <= \<const0>\;
  rxdata_out(166) <= \<const0>\;
  rxdata_out(165) <= \<const0>\;
  rxdata_out(164) <= \<const0>\;
  rxdata_out(163) <= \<const0>\;
  rxdata_out(162) <= \<const0>\;
  rxdata_out(161) <= \<const0>\;
  rxdata_out(160) <= \<const0>\;
  rxdata_out(159) <= \<const0>\;
  rxdata_out(158) <= \<const0>\;
  rxdata_out(157) <= \<const0>\;
  rxdata_out(156) <= \<const0>\;
  rxdata_out(155) <= \<const0>\;
  rxdata_out(154) <= \<const0>\;
  rxdata_out(153) <= \<const0>\;
  rxdata_out(152) <= \<const0>\;
  rxdata_out(151) <= \<const0>\;
  rxdata_out(150) <= \<const0>\;
  rxdata_out(149) <= \<const0>\;
  rxdata_out(148) <= \<const0>\;
  rxdata_out(147) <= \<const0>\;
  rxdata_out(146) <= \<const0>\;
  rxdata_out(145) <= \<const0>\;
  rxdata_out(144) <= \<const0>\;
  rxdata_out(143) <= \<const0>\;
  rxdata_out(142) <= \<const0>\;
  rxdata_out(141) <= \<const0>\;
  rxdata_out(140) <= \<const0>\;
  rxdata_out(139) <= \<const0>\;
  rxdata_out(138) <= \<const0>\;
  rxdata_out(137) <= \<const0>\;
  rxdata_out(136) <= \<const0>\;
  rxdata_out(135) <= \<const0>\;
  rxdata_out(134) <= \<const0>\;
  rxdata_out(133) <= \<const0>\;
  rxdata_out(132) <= \<const0>\;
  rxdata_out(131) <= \<const0>\;
  rxdata_out(130) <= \<const0>\;
  rxdata_out(129) <= \<const0>\;
  rxdata_out(128) <= \<const0>\;
  rxdata_out(127) <= \<const0>\;
  rxdata_out(126) <= \<const0>\;
  rxdata_out(125) <= \<const0>\;
  rxdata_out(124) <= \<const0>\;
  rxdata_out(123) <= \<const0>\;
  rxdata_out(122) <= \<const0>\;
  rxdata_out(121) <= \<const0>\;
  rxdata_out(120) <= \<const0>\;
  rxdata_out(119) <= \<const0>\;
  rxdata_out(118) <= \<const0>\;
  rxdata_out(117) <= \<const0>\;
  rxdata_out(116) <= \<const0>\;
  rxdata_out(115) <= \<const0>\;
  rxdata_out(114) <= \<const0>\;
  rxdata_out(113) <= \<const0>\;
  rxdata_out(112) <= \<const0>\;
  rxdata_out(111) <= \<const0>\;
  rxdata_out(110) <= \<const0>\;
  rxdata_out(109) <= \<const0>\;
  rxdata_out(108) <= \<const0>\;
  rxdata_out(107) <= \<const0>\;
  rxdata_out(106) <= \<const0>\;
  rxdata_out(105) <= \<const0>\;
  rxdata_out(104) <= \<const0>\;
  rxdata_out(103) <= \<const0>\;
  rxdata_out(102) <= \<const0>\;
  rxdata_out(101) <= \<const0>\;
  rxdata_out(100) <= \<const0>\;
  rxdata_out(99) <= \<const0>\;
  rxdata_out(98) <= \<const0>\;
  rxdata_out(97) <= \<const0>\;
  rxdata_out(96) <= \<const0>\;
  rxdata_out(95) <= \<const0>\;
  rxdata_out(94) <= \<const0>\;
  rxdata_out(93) <= \<const0>\;
  rxdata_out(92) <= \<const0>\;
  rxdata_out(91) <= \<const0>\;
  rxdata_out(90) <= \<const0>\;
  rxdata_out(89) <= \<const0>\;
  rxdata_out(88) <= \<const0>\;
  rxdata_out(87) <= \<const0>\;
  rxdata_out(86) <= \<const0>\;
  rxdata_out(85) <= \<const0>\;
  rxdata_out(84) <= \<const0>\;
  rxdata_out(83) <= \<const0>\;
  rxdata_out(82) <= \<const0>\;
  rxdata_out(81) <= \<const0>\;
  rxdata_out(80) <= \<const0>\;
  rxdata_out(79) <= \<const0>\;
  rxdata_out(78) <= \<const0>\;
  rxdata_out(77) <= \<const0>\;
  rxdata_out(76) <= \<const0>\;
  rxdata_out(75) <= \<const0>\;
  rxdata_out(74) <= \<const0>\;
  rxdata_out(73) <= \<const0>\;
  rxdata_out(72) <= \<const0>\;
  rxdata_out(71) <= \<const0>\;
  rxdata_out(70) <= \<const0>\;
  rxdata_out(69) <= \<const0>\;
  rxdata_out(68) <= \<const0>\;
  rxdata_out(67) <= \<const0>\;
  rxdata_out(66) <= \<const0>\;
  rxdata_out(65) <= \<const0>\;
  rxdata_out(64) <= \<const0>\;
  rxdata_out(63) <= \<const0>\;
  rxdata_out(62) <= \<const0>\;
  rxdata_out(61) <= \<const0>\;
  rxdata_out(60) <= \<const0>\;
  rxdata_out(59) <= \<const0>\;
  rxdata_out(58) <= \<const0>\;
  rxdata_out(57) <= \<const0>\;
  rxdata_out(56) <= \<const0>\;
  rxdata_out(55) <= \<const0>\;
  rxdata_out(54) <= \<const0>\;
  rxdata_out(53) <= \<const0>\;
  rxdata_out(52) <= \<const0>\;
  rxdata_out(51) <= \<const0>\;
  rxdata_out(50) <= \<const0>\;
  rxdata_out(49) <= \<const0>\;
  rxdata_out(48) <= \<const0>\;
  rxdata_out(47) <= \<const0>\;
  rxdata_out(46) <= \<const0>\;
  rxdata_out(45) <= \<const0>\;
  rxdata_out(44) <= \<const0>\;
  rxdata_out(43) <= \<const0>\;
  rxdata_out(42) <= \<const0>\;
  rxdata_out(41) <= \<const0>\;
  rxdata_out(40) <= \<const0>\;
  rxdata_out(39) <= \<const0>\;
  rxdata_out(38) <= \<const0>\;
  rxdata_out(37) <= \<const0>\;
  rxdata_out(36) <= \<const0>\;
  rxdata_out(35) <= \<const0>\;
  rxdata_out(34) <= \<const0>\;
  rxdata_out(33) <= \<const0>\;
  rxdata_out(32) <= \<const0>\;
  rxdata_out(31) <= \<const0>\;
  rxdata_out(30) <= \<const0>\;
  rxdata_out(29) <= \<const0>\;
  rxdata_out(28) <= \<const0>\;
  rxdata_out(27) <= \<const0>\;
  rxdata_out(26) <= \<const0>\;
  rxdata_out(25) <= \<const0>\;
  rxdata_out(24) <= \<const0>\;
  rxdata_out(23) <= \<const0>\;
  rxdata_out(22) <= \<const0>\;
  rxdata_out(21) <= \<const0>\;
  rxdata_out(20) <= \<const0>\;
  rxdata_out(19) <= \<const0>\;
  rxdata_out(18) <= \<const0>\;
  rxdata_out(17) <= \<const0>\;
  rxdata_out(16) <= \<const0>\;
  rxdata_out(15) <= \<const0>\;
  rxdata_out(14) <= \<const0>\;
  rxdata_out(13) <= \<const0>\;
  rxdata_out(12) <= \<const0>\;
  rxdata_out(11) <= \<const0>\;
  rxdata_out(10) <= \<const0>\;
  rxdata_out(9) <= \<const0>\;
  rxdata_out(8) <= \<const0>\;
  rxdata_out(7) <= \<const0>\;
  rxdata_out(6) <= \<const0>\;
  rxdata_out(5) <= \<const0>\;
  rxdata_out(4) <= \<const0>\;
  rxdata_out(3) <= \<const0>\;
  rxdata_out(2) <= \<const0>\;
  rxdata_out(1) <= \<const0>\;
  rxdata_out(0) <= \<const0>\;
  rxdataextendrsvd_out(31) <= \<const0>\;
  rxdataextendrsvd_out(30) <= \<const0>\;
  rxdataextendrsvd_out(29) <= \<const0>\;
  rxdataextendrsvd_out(28) <= \<const0>\;
  rxdataextendrsvd_out(27) <= \<const0>\;
  rxdataextendrsvd_out(26) <= \<const0>\;
  rxdataextendrsvd_out(25) <= \<const0>\;
  rxdataextendrsvd_out(24) <= \<const0>\;
  rxdataextendrsvd_out(23) <= \<const0>\;
  rxdataextendrsvd_out(22) <= \<const0>\;
  rxdataextendrsvd_out(21) <= \<const0>\;
  rxdataextendrsvd_out(20) <= \<const0>\;
  rxdataextendrsvd_out(19) <= \<const0>\;
  rxdataextendrsvd_out(18) <= \<const0>\;
  rxdataextendrsvd_out(17) <= \<const0>\;
  rxdataextendrsvd_out(16) <= \<const0>\;
  rxdataextendrsvd_out(15) <= \<const0>\;
  rxdataextendrsvd_out(14) <= \<const0>\;
  rxdataextendrsvd_out(13) <= \<const0>\;
  rxdataextendrsvd_out(12) <= \<const0>\;
  rxdataextendrsvd_out(11) <= \<const0>\;
  rxdataextendrsvd_out(10) <= \<const0>\;
  rxdataextendrsvd_out(9) <= \<const0>\;
  rxdataextendrsvd_out(8) <= \<const0>\;
  rxdataextendrsvd_out(7) <= \<const0>\;
  rxdataextendrsvd_out(6) <= \<const0>\;
  rxdataextendrsvd_out(5) <= \<const0>\;
  rxdataextendrsvd_out(4) <= \<const0>\;
  rxdataextendrsvd_out(3) <= \<const0>\;
  rxdataextendrsvd_out(2) <= \<const0>\;
  rxdataextendrsvd_out(1) <= \<const0>\;
  rxdataextendrsvd_out(0) <= \<const0>\;
  rxdatavalid_out(7) <= \<const0>\;
  rxdatavalid_out(6) <= \<const0>\;
  rxdatavalid_out(5) <= \<const0>\;
  rxdatavalid_out(4) <= \<const0>\;
  rxdatavalid_out(3) <= \<const0>\;
  rxdatavalid_out(2) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \<const0>\;
  rxdlysresetdone_out(3) <= \<const0>\;
  rxdlysresetdone_out(2) <= \<const0>\;
  rxdlysresetdone_out(1) <= \<const0>\;
  rxdlysresetdone_out(0) <= \<const0>\;
  rxelecidle_out(3) <= \<const0>\;
  rxelecidle_out(2) <= \<const0>\;
  rxelecidle_out(1) <= \<const0>\;
  rxelecidle_out(0) <= \<const0>\;
  rxheader_out(23) <= \<const0>\;
  rxheader_out(22) <= \<const0>\;
  rxheader_out(21) <= \<const0>\;
  rxheader_out(20) <= \<const0>\;
  rxheader_out(19) <= \<const0>\;
  rxheader_out(18) <= \<const0>\;
  rxheader_out(17) <= \<const0>\;
  rxheader_out(16) <= \<const0>\;
  rxheader_out(15) <= \<const0>\;
  rxheader_out(14) <= \<const0>\;
  rxheader_out(13) <= \<const0>\;
  rxheader_out(12) <= \<const0>\;
  rxheader_out(11) <= \<const0>\;
  rxheader_out(10) <= \<const0>\;
  rxheader_out(9) <= \<const0>\;
  rxheader_out(8) <= \<const0>\;
  rxheader_out(7) <= \<const0>\;
  rxheader_out(6) <= \<const0>\;
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1) <= \<const0>\;
  rxheader_out(0) <= \<const0>\;
  rxheadervalid_out(7) <= \<const0>\;
  rxheadervalid_out(6) <= \<const0>\;
  rxheadervalid_out(5) <= \<const0>\;
  rxheadervalid_out(4) <= \<const0>\;
  rxheadervalid_out(3) <= \<const0>\;
  rxheadervalid_out(2) <= \<const0>\;
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \<const0>\;
  rxlfpstresetdet_out(3) <= \<const0>\;
  rxlfpstresetdet_out(2) <= \<const0>\;
  rxlfpstresetdet_out(1) <= \<const0>\;
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(3) <= \<const0>\;
  rxlfpsu2lpexitdet_out(2) <= \<const0>\;
  rxlfpsu2lpexitdet_out(1) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(3) <= \<const0>\;
  rxlfpsu3wakedet_out(2) <= \<const0>\;
  rxlfpsu3wakedet_out(1) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxmonitorout_out(31) <= \<const0>\;
  rxmonitorout_out(30) <= \<const0>\;
  rxmonitorout_out(29) <= \<const0>\;
  rxmonitorout_out(28) <= \<const0>\;
  rxmonitorout_out(27) <= \<const0>\;
  rxmonitorout_out(26) <= \<const0>\;
  rxmonitorout_out(25) <= \<const0>\;
  rxmonitorout_out(24) <= \<const0>\;
  rxmonitorout_out(23) <= \<const0>\;
  rxmonitorout_out(22) <= \<const0>\;
  rxmonitorout_out(21) <= \<const0>\;
  rxmonitorout_out(20) <= \<const0>\;
  rxmonitorout_out(19) <= \<const0>\;
  rxmonitorout_out(18) <= \<const0>\;
  rxmonitorout_out(17) <= \<const0>\;
  rxmonitorout_out(16) <= \<const0>\;
  rxmonitorout_out(15) <= \<const0>\;
  rxmonitorout_out(14) <= \<const0>\;
  rxmonitorout_out(13) <= \<const0>\;
  rxmonitorout_out(12) <= \<const0>\;
  rxmonitorout_out(11) <= \<const0>\;
  rxmonitorout_out(10) <= \<const0>\;
  rxmonitorout_out(9) <= \<const0>\;
  rxmonitorout_out(8) <= \<const0>\;
  rxmonitorout_out(7) <= \<const0>\;
  rxmonitorout_out(6) <= \<const0>\;
  rxmonitorout_out(5) <= \<const0>\;
  rxmonitorout_out(4) <= \<const0>\;
  rxmonitorout_out(3) <= \<const0>\;
  rxmonitorout_out(2) <= \<const0>\;
  rxmonitorout_out(1) <= \<const0>\;
  rxmonitorout_out(0) <= \<const0>\;
  rxosintdone_out(3) <= \<const0>\;
  rxosintdone_out(2) <= \<const0>\;
  rxosintdone_out(1) <= \<const0>\;
  rxosintdone_out(0) <= \<const0>\;
  rxosintstarted_out(3) <= \<const0>\;
  rxosintstarted_out(2) <= \<const0>\;
  rxosintstarted_out(1) <= \<const0>\;
  rxosintstarted_out(0) <= \<const0>\;
  rxosintstrobedone_out(3) <= \<const0>\;
  rxosintstrobedone_out(2) <= \<const0>\;
  rxosintstrobedone_out(1) <= \<const0>\;
  rxosintstrobedone_out(0) <= \<const0>\;
  rxosintstrobestarted_out(3) <= \<const0>\;
  rxosintstrobestarted_out(2) <= \<const0>\;
  rxosintstrobestarted_out(1) <= \<const0>\;
  rxosintstrobestarted_out(0) <= \<const0>\;
  rxoutclk_out(3) <= \<const0>\;
  rxoutclk_out(2) <= \<const0>\;
  rxoutclk_out(1) <= \<const0>\;
  rxoutclk_out(0) <= \<const0>\;
  rxoutclkfabric_out(3) <= \<const0>\;
  rxoutclkfabric_out(2) <= \<const0>\;
  rxoutclkfabric_out(1) <= \<const0>\;
  rxoutclkfabric_out(0) <= \<const0>\;
  rxoutclkpcs_out(3) <= \<const0>\;
  rxoutclkpcs_out(2) <= \<const0>\;
  rxoutclkpcs_out(1) <= \<const0>\;
  rxoutclkpcs_out(0) <= \<const0>\;
  rxphaligndone_out(3) <= \<const0>\;
  rxphaligndone_out(2) <= \<const0>\;
  rxphaligndone_out(1) <= \<const0>\;
  rxphaligndone_out(0) <= \<const0>\;
  rxphalignerr_out(3) <= \<const0>\;
  rxphalignerr_out(2) <= \<const0>\;
  rxphalignerr_out(1) <= \<const0>\;
  rxphalignerr_out(0) <= \<const0>\;
  rxpmaresetdone_out(3) <= \<const0>\;
  rxpmaresetdone_out(2) <= \<const0>\;
  rxpmaresetdone_out(1) <= \<const0>\;
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(3) <= \<const0>\;
  rxprbserr_out(2) <= \<const0>\;
  rxprbserr_out(1) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxprbslocked_out(3) <= \<const0>\;
  rxprbslocked_out(2) <= \<const0>\;
  rxprbslocked_out(1) <= \<const0>\;
  rxprbslocked_out(0) <= \<const0>\;
  rxprgdivresetdone_out(3) <= \<const0>\;
  rxprgdivresetdone_out(2) <= \<const0>\;
  rxprgdivresetdone_out(1) <= \<const0>\;
  rxprgdivresetdone_out(0) <= \<const0>\;
  rxqpisenn_out(0) <= \<const0>\;
  rxqpisenp_out(0) <= \<const0>\;
  rxratedone_out(3) <= \<const0>\;
  rxratedone_out(2) <= \<const0>\;
  rxratedone_out(1) <= \<const0>\;
  rxratedone_out(0) <= \<const0>\;
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  rxrecclkout_out(3) <= \<const0>\;
  rxrecclkout_out(2) <= \<const0>\;
  rxrecclkout_out(1) <= \<const0>\;
  rxrecclkout_out(0) <= \<const0>\;
  rxresetdone_out(3) <= \<const0>\;
  rxresetdone_out(2) <= \<const0>\;
  rxresetdone_out(1) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  rxsliderdy_out(3) <= \<const0>\;
  rxsliderdy_out(2) <= \<const0>\;
  rxsliderdy_out(1) <= \<const0>\;
  rxsliderdy_out(0) <= \<const0>\;
  rxslipdone_out(3) <= \<const0>\;
  rxslipdone_out(2) <= \<const0>\;
  rxslipdone_out(1) <= \<const0>\;
  rxslipdone_out(0) <= \<const0>\;
  rxslipoutclkrdy_out(3) <= \<const0>\;
  rxslipoutclkrdy_out(2) <= \<const0>\;
  rxslipoutclkrdy_out(1) <= \<const0>\;
  rxslipoutclkrdy_out(0) <= \<const0>\;
  rxslippmardy_out(3) <= \<const0>\;
  rxslippmardy_out(2) <= \<const0>\;
  rxslippmardy_out(1) <= \<const0>\;
  rxslippmardy_out(0) <= \<const0>\;
  rxstartofseq_out(7) <= \<const0>\;
  rxstartofseq_out(6) <= \<const0>\;
  rxstartofseq_out(5) <= \<const0>\;
  rxstartofseq_out(4) <= \<const0>\;
  rxstartofseq_out(3) <= \<const0>\;
  rxstartofseq_out(2) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  rxstatus_out(11) <= \<const0>\;
  rxstatus_out(10) <= \<const0>\;
  rxstatus_out(9) <= \<const0>\;
  rxstatus_out(8) <= \<const0>\;
  rxstatus_out(7) <= \<const0>\;
  rxstatus_out(6) <= \<const0>\;
  rxstatus_out(5) <= \<const0>\;
  rxstatus_out(4) <= \<const0>\;
  rxstatus_out(3) <= \<const0>\;
  rxstatus_out(2) <= \<const0>\;
  rxstatus_out(1) <= \<const0>\;
  rxstatus_out(0) <= \<const0>\;
  rxsyncdone_out(3) <= \<const0>\;
  rxsyncdone_out(2) <= \<const0>\;
  rxsyncdone_out(1) <= \<const0>\;
  rxsyncdone_out(0) <= \<const0>\;
  rxsyncout_out(3) <= \<const0>\;
  rxsyncout_out(2) <= \<const0>\;
  rxsyncout_out(1) <= \<const0>\;
  rxsyncout_out(0) <= \<const0>\;
  rxvalid_out(3) <= \<const0>\;
  rxvalid_out(2) <= \<const0>\;
  rxvalid_out(1) <= \<const0>\;
  rxvalid_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txbufstatus_out(7) <= \^txbufstatus_out\(7);
  txbufstatus_out(6) <= \<const0>\;
  txbufstatus_out(5) <= \^txbufstatus_out\(5);
  txbufstatus_out(4) <= \<const0>\;
  txbufstatus_out(3) <= \^txbufstatus_out\(3);
  txbufstatus_out(2) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txcomfinish_out(3) <= \<const0>\;
  txcomfinish_out(2) <= \<const0>\;
  txcomfinish_out(1) <= \<const0>\;
  txcomfinish_out(0) <= \<const0>\;
  txdccdone_out(3) <= \<const0>\;
  txdccdone_out(2) <= \<const0>\;
  txdccdone_out(1) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  txdlysresetdone_out(3) <= \<const0>\;
  txdlysresetdone_out(2) <= \<const0>\;
  txdlysresetdone_out(1) <= \<const0>\;
  txdlysresetdone_out(0) <= \<const0>\;
  txoutclk_out(3) <= \<const0>\;
  txoutclk_out(2) <= \^txoutclk_out\(2);
  txoutclk_out(1) <= \<const0>\;
  txoutclk_out(0) <= \<const0>\;
  txoutclkfabric_out(3) <= \<const0>\;
  txoutclkfabric_out(2) <= \<const0>\;
  txoutclkfabric_out(1) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(3) <= \<const0>\;
  txoutclkpcs_out(2) <= \<const0>\;
  txoutclkpcs_out(1) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txphaligndone_out(3) <= \<const0>\;
  txphaligndone_out(2) <= \<const0>\;
  txphaligndone_out(1) <= \<const0>\;
  txphaligndone_out(0) <= \<const0>\;
  txphinitdone_out(3) <= \<const0>\;
  txphinitdone_out(2) <= \<const0>\;
  txphinitdone_out(1) <= \<const0>\;
  txphinitdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(3) <= \<const0>\;
  txprgdivresetdone_out(2) <= \<const0>\;
  txprgdivresetdone_out(1) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txqpisenn_out(0) <= \<const0>\;
  txqpisenp_out(0) <= \<const0>\;
  txratedone_out(3) <= \<const0>\;
  txratedone_out(2) <= \<const0>\;
  txratedone_out(1) <= \<const0>\;
  txratedone_out(0) <= \<const0>\;
  txresetdone_out(3) <= \<const0>\;
  txresetdone_out(2) <= \<const0>\;
  txresetdone_out(1) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
  txsyncdone_out(3) <= \<const0>\;
  txsyncdone_out(2) <= \<const0>\;
  txsyncdone_out(1) <= \<const0>\;
  txsyncdone_out(0) <= \<const0>\;
  txsyncout_out(3) <= \<const0>\;
  txsyncout_out(2) <= \<const0>\;
  txsyncout_out(1) <= \<const0>\;
  txsyncout_out(0) <= \<const0>\;
  ubdaddr_out(15) <= \<const0>\;
  ubdaddr_out(14) <= \<const0>\;
  ubdaddr_out(13) <= \<const0>\;
  ubdaddr_out(12) <= \<const0>\;
  ubdaddr_out(11) <= \<const0>\;
  ubdaddr_out(10) <= \<const0>\;
  ubdaddr_out(9) <= \<const0>\;
  ubdaddr_out(8) <= \<const0>\;
  ubdaddr_out(7) <= \<const0>\;
  ubdaddr_out(6) <= \<const0>\;
  ubdaddr_out(5) <= \<const0>\;
  ubdaddr_out(4) <= \<const0>\;
  ubdaddr_out(3) <= \<const0>\;
  ubdaddr_out(2) <= \<const0>\;
  ubdaddr_out(1) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(15) <= \<const0>\;
  ubdi_out(14) <= \<const0>\;
  ubdi_out(13) <= \<const0>\;
  ubdi_out(12) <= \<const0>\;
  ubdi_out(11) <= \<const0>\;
  ubdi_out(10) <= \<const0>\;
  ubdi_out(9) <= \<const0>\;
  ubdi_out(8) <= \<const0>\;
  ubdi_out(7) <= \<const0>\;
  ubdi_out(6) <= \<const0>\;
  ubdi_out(5) <= \<const0>\;
  ubdi_out(4) <= \<const0>\;
  ubdi_out(3) <= \<const0>\;
  ubdi_out(2) <= \<const0>\;
  ubdi_out(1) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gtye4_top.aurora_64b66b_tx_0_gt_gtwizard_gtye4_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_gtye4
     port map (
      drpaddr_in(39 downto 0) => drpaddr_in(39 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(63 downto 0) => drpdi_in(63 downto 0),
      drpdo_out(63 downto 0) => drpdo_out(63 downto 0),
      drpen_in(3 downto 0) => drpen_in(3 downto 0),
      drprdy_out(3 downto 0) => drprdy_out(3 downto 0),
      drpwe_in(3 downto 0) => drpwe_in(3 downto 0),
      gtpowergood_out(3 downto 0) => gtpowergood_out(3 downto 0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_qpll0lock_in(0) => gtwiz_reset_qpll0lock_in(0),
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      gtwiz_userdata_tx_in(255 downto 0) => gtwiz_userdata_tx_in(255 downto 0),
      gtytxn_out(3 downto 0) => gtytxn_out(3 downto 0),
      gtytxp_out(3 downto 0) => gtytxp_out(3 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      qpll0clk_in(0) => qpll0clk_in(0),
      qpll0refclk_in(0) => qpll0refclk_in(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(3) => \^txbufstatus_out\(7),
      txbufstatus_out(2) => \^txbufstatus_out\(5),
      txbufstatus_out(1) => \^txbufstatus_out\(3),
      txbufstatus_out(0) => \^txbufstatus_out\(1),
      txheader_in(7 downto 6) => txheader_in(19 downto 18),
      txheader_in(5 downto 4) => txheader_in(13 downto 12),
      txheader_in(3 downto 2) => txheader_in(7 downto 6),
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txoutclk_out(0) => \^txoutclk_out\(2),
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(3 downto 0),
      txsequence_in(27 downto 0) => txsequence_in(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt is
  port (
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 255 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 255 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt : entity is "aurora_64b66b_tx_0_gt,aurora_64b66b_tx_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt : entity is "aurora_64b66b_tx_0_gt_gtwizard_top,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt is
  signal \<const0>\ : STD_LOGIC;
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_gthtxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gthtxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxclkcorcnt_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2578.125000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "100.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 67;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 3;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 1;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 2;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 2;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 64;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "25.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 5;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "390.625000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 0;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 64;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "390.625000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "390.625000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 4;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 1;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "390.625000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 2;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 64;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "25.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 5;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "390.625000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 0;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "390.625000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "390.625000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
  dmonitorout_out(63) <= \<const0>\;
  dmonitorout_out(62) <= \<const0>\;
  dmonitorout_out(61) <= \<const0>\;
  dmonitorout_out(60) <= \<const0>\;
  dmonitorout_out(59) <= \<const0>\;
  dmonitorout_out(58) <= \<const0>\;
  dmonitorout_out(57) <= \<const0>\;
  dmonitorout_out(56) <= \<const0>\;
  dmonitorout_out(55) <= \<const0>\;
  dmonitorout_out(54) <= \<const0>\;
  dmonitorout_out(53) <= \<const0>\;
  dmonitorout_out(52) <= \<const0>\;
  dmonitorout_out(51) <= \<const0>\;
  dmonitorout_out(50) <= \<const0>\;
  dmonitorout_out(49) <= \<const0>\;
  dmonitorout_out(48) <= \<const0>\;
  dmonitorout_out(47) <= \<const0>\;
  dmonitorout_out(46) <= \<const0>\;
  dmonitorout_out(45) <= \<const0>\;
  dmonitorout_out(44) <= \<const0>\;
  dmonitorout_out(43) <= \<const0>\;
  dmonitorout_out(42) <= \<const0>\;
  dmonitorout_out(41) <= \<const0>\;
  dmonitorout_out(40) <= \<const0>\;
  dmonitorout_out(39) <= \<const0>\;
  dmonitorout_out(38) <= \<const0>\;
  dmonitorout_out(37) <= \<const0>\;
  dmonitorout_out(36) <= \<const0>\;
  dmonitorout_out(35) <= \<const0>\;
  dmonitorout_out(34) <= \<const0>\;
  dmonitorout_out(33) <= \<const0>\;
  dmonitorout_out(32) <= \<const0>\;
  dmonitorout_out(31) <= \<const0>\;
  dmonitorout_out(30) <= \<const0>\;
  dmonitorout_out(29) <= \<const0>\;
  dmonitorout_out(28) <= \<const0>\;
  dmonitorout_out(27) <= \<const0>\;
  dmonitorout_out(26) <= \<const0>\;
  dmonitorout_out(25) <= \<const0>\;
  dmonitorout_out(24) <= \<const0>\;
  dmonitorout_out(23) <= \<const0>\;
  dmonitorout_out(22) <= \<const0>\;
  dmonitorout_out(21) <= \<const0>\;
  dmonitorout_out(20) <= \<const0>\;
  dmonitorout_out(19) <= \<const0>\;
  dmonitorout_out(18) <= \<const0>\;
  dmonitorout_out(17) <= \<const0>\;
  dmonitorout_out(16) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  eyescandataerror_out(3) <= \<const0>\;
  eyescandataerror_out(2) <= \<const0>\;
  eyescandataerror_out(1) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_userdata_rx_out(255) <= \<const0>\;
  gtwiz_userdata_rx_out(254) <= \<const0>\;
  gtwiz_userdata_rx_out(253) <= \<const0>\;
  gtwiz_userdata_rx_out(252) <= \<const0>\;
  gtwiz_userdata_rx_out(251) <= \<const0>\;
  gtwiz_userdata_rx_out(250) <= \<const0>\;
  gtwiz_userdata_rx_out(249) <= \<const0>\;
  gtwiz_userdata_rx_out(248) <= \<const0>\;
  gtwiz_userdata_rx_out(247) <= \<const0>\;
  gtwiz_userdata_rx_out(246) <= \<const0>\;
  gtwiz_userdata_rx_out(245) <= \<const0>\;
  gtwiz_userdata_rx_out(244) <= \<const0>\;
  gtwiz_userdata_rx_out(243) <= \<const0>\;
  gtwiz_userdata_rx_out(242) <= \<const0>\;
  gtwiz_userdata_rx_out(241) <= \<const0>\;
  gtwiz_userdata_rx_out(240) <= \<const0>\;
  gtwiz_userdata_rx_out(239) <= \<const0>\;
  gtwiz_userdata_rx_out(238) <= \<const0>\;
  gtwiz_userdata_rx_out(237) <= \<const0>\;
  gtwiz_userdata_rx_out(236) <= \<const0>\;
  gtwiz_userdata_rx_out(235) <= \<const0>\;
  gtwiz_userdata_rx_out(234) <= \<const0>\;
  gtwiz_userdata_rx_out(233) <= \<const0>\;
  gtwiz_userdata_rx_out(232) <= \<const0>\;
  gtwiz_userdata_rx_out(231) <= \<const0>\;
  gtwiz_userdata_rx_out(230) <= \<const0>\;
  gtwiz_userdata_rx_out(229) <= \<const0>\;
  gtwiz_userdata_rx_out(228) <= \<const0>\;
  gtwiz_userdata_rx_out(227) <= \<const0>\;
  gtwiz_userdata_rx_out(226) <= \<const0>\;
  gtwiz_userdata_rx_out(225) <= \<const0>\;
  gtwiz_userdata_rx_out(224) <= \<const0>\;
  gtwiz_userdata_rx_out(223) <= \<const0>\;
  gtwiz_userdata_rx_out(222) <= \<const0>\;
  gtwiz_userdata_rx_out(221) <= \<const0>\;
  gtwiz_userdata_rx_out(220) <= \<const0>\;
  gtwiz_userdata_rx_out(219) <= \<const0>\;
  gtwiz_userdata_rx_out(218) <= \<const0>\;
  gtwiz_userdata_rx_out(217) <= \<const0>\;
  gtwiz_userdata_rx_out(216) <= \<const0>\;
  gtwiz_userdata_rx_out(215) <= \<const0>\;
  gtwiz_userdata_rx_out(214) <= \<const0>\;
  gtwiz_userdata_rx_out(213) <= \<const0>\;
  gtwiz_userdata_rx_out(212) <= \<const0>\;
  gtwiz_userdata_rx_out(211) <= \<const0>\;
  gtwiz_userdata_rx_out(210) <= \<const0>\;
  gtwiz_userdata_rx_out(209) <= \<const0>\;
  gtwiz_userdata_rx_out(208) <= \<const0>\;
  gtwiz_userdata_rx_out(207) <= \<const0>\;
  gtwiz_userdata_rx_out(206) <= \<const0>\;
  gtwiz_userdata_rx_out(205) <= \<const0>\;
  gtwiz_userdata_rx_out(204) <= \<const0>\;
  gtwiz_userdata_rx_out(203) <= \<const0>\;
  gtwiz_userdata_rx_out(202) <= \<const0>\;
  gtwiz_userdata_rx_out(201) <= \<const0>\;
  gtwiz_userdata_rx_out(200) <= \<const0>\;
  gtwiz_userdata_rx_out(199) <= \<const0>\;
  gtwiz_userdata_rx_out(198) <= \<const0>\;
  gtwiz_userdata_rx_out(197) <= \<const0>\;
  gtwiz_userdata_rx_out(196) <= \<const0>\;
  gtwiz_userdata_rx_out(195) <= \<const0>\;
  gtwiz_userdata_rx_out(194) <= \<const0>\;
  gtwiz_userdata_rx_out(193) <= \<const0>\;
  gtwiz_userdata_rx_out(192) <= \<const0>\;
  gtwiz_userdata_rx_out(191) <= \<const0>\;
  gtwiz_userdata_rx_out(190) <= \<const0>\;
  gtwiz_userdata_rx_out(189) <= \<const0>\;
  gtwiz_userdata_rx_out(188) <= \<const0>\;
  gtwiz_userdata_rx_out(187) <= \<const0>\;
  gtwiz_userdata_rx_out(186) <= \<const0>\;
  gtwiz_userdata_rx_out(185) <= \<const0>\;
  gtwiz_userdata_rx_out(184) <= \<const0>\;
  gtwiz_userdata_rx_out(183) <= \<const0>\;
  gtwiz_userdata_rx_out(182) <= \<const0>\;
  gtwiz_userdata_rx_out(181) <= \<const0>\;
  gtwiz_userdata_rx_out(180) <= \<const0>\;
  gtwiz_userdata_rx_out(179) <= \<const0>\;
  gtwiz_userdata_rx_out(178) <= \<const0>\;
  gtwiz_userdata_rx_out(177) <= \<const0>\;
  gtwiz_userdata_rx_out(176) <= \<const0>\;
  gtwiz_userdata_rx_out(175) <= \<const0>\;
  gtwiz_userdata_rx_out(174) <= \<const0>\;
  gtwiz_userdata_rx_out(173) <= \<const0>\;
  gtwiz_userdata_rx_out(172) <= \<const0>\;
  gtwiz_userdata_rx_out(171) <= \<const0>\;
  gtwiz_userdata_rx_out(170) <= \<const0>\;
  gtwiz_userdata_rx_out(169) <= \<const0>\;
  gtwiz_userdata_rx_out(168) <= \<const0>\;
  gtwiz_userdata_rx_out(167) <= \<const0>\;
  gtwiz_userdata_rx_out(166) <= \<const0>\;
  gtwiz_userdata_rx_out(165) <= \<const0>\;
  gtwiz_userdata_rx_out(164) <= \<const0>\;
  gtwiz_userdata_rx_out(163) <= \<const0>\;
  gtwiz_userdata_rx_out(162) <= \<const0>\;
  gtwiz_userdata_rx_out(161) <= \<const0>\;
  gtwiz_userdata_rx_out(160) <= \<const0>\;
  gtwiz_userdata_rx_out(159) <= \<const0>\;
  gtwiz_userdata_rx_out(158) <= \<const0>\;
  gtwiz_userdata_rx_out(157) <= \<const0>\;
  gtwiz_userdata_rx_out(156) <= \<const0>\;
  gtwiz_userdata_rx_out(155) <= \<const0>\;
  gtwiz_userdata_rx_out(154) <= \<const0>\;
  gtwiz_userdata_rx_out(153) <= \<const0>\;
  gtwiz_userdata_rx_out(152) <= \<const0>\;
  gtwiz_userdata_rx_out(151) <= \<const0>\;
  gtwiz_userdata_rx_out(150) <= \<const0>\;
  gtwiz_userdata_rx_out(149) <= \<const0>\;
  gtwiz_userdata_rx_out(148) <= \<const0>\;
  gtwiz_userdata_rx_out(147) <= \<const0>\;
  gtwiz_userdata_rx_out(146) <= \<const0>\;
  gtwiz_userdata_rx_out(145) <= \<const0>\;
  gtwiz_userdata_rx_out(144) <= \<const0>\;
  gtwiz_userdata_rx_out(143) <= \<const0>\;
  gtwiz_userdata_rx_out(142) <= \<const0>\;
  gtwiz_userdata_rx_out(141) <= \<const0>\;
  gtwiz_userdata_rx_out(140) <= \<const0>\;
  gtwiz_userdata_rx_out(139) <= \<const0>\;
  gtwiz_userdata_rx_out(138) <= \<const0>\;
  gtwiz_userdata_rx_out(137) <= \<const0>\;
  gtwiz_userdata_rx_out(136) <= \<const0>\;
  gtwiz_userdata_rx_out(135) <= \<const0>\;
  gtwiz_userdata_rx_out(134) <= \<const0>\;
  gtwiz_userdata_rx_out(133) <= \<const0>\;
  gtwiz_userdata_rx_out(132) <= \<const0>\;
  gtwiz_userdata_rx_out(131) <= \<const0>\;
  gtwiz_userdata_rx_out(130) <= \<const0>\;
  gtwiz_userdata_rx_out(129) <= \<const0>\;
  gtwiz_userdata_rx_out(128) <= \<const0>\;
  gtwiz_userdata_rx_out(127) <= \<const0>\;
  gtwiz_userdata_rx_out(126) <= \<const0>\;
  gtwiz_userdata_rx_out(125) <= \<const0>\;
  gtwiz_userdata_rx_out(124) <= \<const0>\;
  gtwiz_userdata_rx_out(123) <= \<const0>\;
  gtwiz_userdata_rx_out(122) <= \<const0>\;
  gtwiz_userdata_rx_out(121) <= \<const0>\;
  gtwiz_userdata_rx_out(120) <= \<const0>\;
  gtwiz_userdata_rx_out(119) <= \<const0>\;
  gtwiz_userdata_rx_out(118) <= \<const0>\;
  gtwiz_userdata_rx_out(117) <= \<const0>\;
  gtwiz_userdata_rx_out(116) <= \<const0>\;
  gtwiz_userdata_rx_out(115) <= \<const0>\;
  gtwiz_userdata_rx_out(114) <= \<const0>\;
  gtwiz_userdata_rx_out(113) <= \<const0>\;
  gtwiz_userdata_rx_out(112) <= \<const0>\;
  gtwiz_userdata_rx_out(111) <= \<const0>\;
  gtwiz_userdata_rx_out(110) <= \<const0>\;
  gtwiz_userdata_rx_out(109) <= \<const0>\;
  gtwiz_userdata_rx_out(108) <= \<const0>\;
  gtwiz_userdata_rx_out(107) <= \<const0>\;
  gtwiz_userdata_rx_out(106) <= \<const0>\;
  gtwiz_userdata_rx_out(105) <= \<const0>\;
  gtwiz_userdata_rx_out(104) <= \<const0>\;
  gtwiz_userdata_rx_out(103) <= \<const0>\;
  gtwiz_userdata_rx_out(102) <= \<const0>\;
  gtwiz_userdata_rx_out(101) <= \<const0>\;
  gtwiz_userdata_rx_out(100) <= \<const0>\;
  gtwiz_userdata_rx_out(99) <= \<const0>\;
  gtwiz_userdata_rx_out(98) <= \<const0>\;
  gtwiz_userdata_rx_out(97) <= \<const0>\;
  gtwiz_userdata_rx_out(96) <= \<const0>\;
  gtwiz_userdata_rx_out(95) <= \<const0>\;
  gtwiz_userdata_rx_out(94) <= \<const0>\;
  gtwiz_userdata_rx_out(93) <= \<const0>\;
  gtwiz_userdata_rx_out(92) <= \<const0>\;
  gtwiz_userdata_rx_out(91) <= \<const0>\;
  gtwiz_userdata_rx_out(90) <= \<const0>\;
  gtwiz_userdata_rx_out(89) <= \<const0>\;
  gtwiz_userdata_rx_out(88) <= \<const0>\;
  gtwiz_userdata_rx_out(87) <= \<const0>\;
  gtwiz_userdata_rx_out(86) <= \<const0>\;
  gtwiz_userdata_rx_out(85) <= \<const0>\;
  gtwiz_userdata_rx_out(84) <= \<const0>\;
  gtwiz_userdata_rx_out(83) <= \<const0>\;
  gtwiz_userdata_rx_out(82) <= \<const0>\;
  gtwiz_userdata_rx_out(81) <= \<const0>\;
  gtwiz_userdata_rx_out(80) <= \<const0>\;
  gtwiz_userdata_rx_out(79) <= \<const0>\;
  gtwiz_userdata_rx_out(78) <= \<const0>\;
  gtwiz_userdata_rx_out(77) <= \<const0>\;
  gtwiz_userdata_rx_out(76) <= \<const0>\;
  gtwiz_userdata_rx_out(75) <= \<const0>\;
  gtwiz_userdata_rx_out(74) <= \<const0>\;
  gtwiz_userdata_rx_out(73) <= \<const0>\;
  gtwiz_userdata_rx_out(72) <= \<const0>\;
  gtwiz_userdata_rx_out(71) <= \<const0>\;
  gtwiz_userdata_rx_out(70) <= \<const0>\;
  gtwiz_userdata_rx_out(69) <= \<const0>\;
  gtwiz_userdata_rx_out(68) <= \<const0>\;
  gtwiz_userdata_rx_out(67) <= \<const0>\;
  gtwiz_userdata_rx_out(66) <= \<const0>\;
  gtwiz_userdata_rx_out(65) <= \<const0>\;
  gtwiz_userdata_rx_out(64) <= \<const0>\;
  gtwiz_userdata_rx_out(63) <= \<const0>\;
  gtwiz_userdata_rx_out(62) <= \<const0>\;
  gtwiz_userdata_rx_out(61) <= \<const0>\;
  gtwiz_userdata_rx_out(60) <= \<const0>\;
  gtwiz_userdata_rx_out(59) <= \<const0>\;
  gtwiz_userdata_rx_out(58) <= \<const0>\;
  gtwiz_userdata_rx_out(57) <= \<const0>\;
  gtwiz_userdata_rx_out(56) <= \<const0>\;
  gtwiz_userdata_rx_out(55) <= \<const0>\;
  gtwiz_userdata_rx_out(54) <= \<const0>\;
  gtwiz_userdata_rx_out(53) <= \<const0>\;
  gtwiz_userdata_rx_out(52) <= \<const0>\;
  gtwiz_userdata_rx_out(51) <= \<const0>\;
  gtwiz_userdata_rx_out(50) <= \<const0>\;
  gtwiz_userdata_rx_out(49) <= \<const0>\;
  gtwiz_userdata_rx_out(48) <= \<const0>\;
  gtwiz_userdata_rx_out(47) <= \<const0>\;
  gtwiz_userdata_rx_out(46) <= \<const0>\;
  gtwiz_userdata_rx_out(45) <= \<const0>\;
  gtwiz_userdata_rx_out(44) <= \<const0>\;
  gtwiz_userdata_rx_out(43) <= \<const0>\;
  gtwiz_userdata_rx_out(42) <= \<const0>\;
  gtwiz_userdata_rx_out(41) <= \<const0>\;
  gtwiz_userdata_rx_out(40) <= \<const0>\;
  gtwiz_userdata_rx_out(39) <= \<const0>\;
  gtwiz_userdata_rx_out(38) <= \<const0>\;
  gtwiz_userdata_rx_out(37) <= \<const0>\;
  gtwiz_userdata_rx_out(36) <= \<const0>\;
  gtwiz_userdata_rx_out(35) <= \<const0>\;
  gtwiz_userdata_rx_out(34) <= \<const0>\;
  gtwiz_userdata_rx_out(33) <= \<const0>\;
  gtwiz_userdata_rx_out(32) <= \<const0>\;
  gtwiz_userdata_rx_out(31) <= \<const0>\;
  gtwiz_userdata_rx_out(30) <= \<const0>\;
  gtwiz_userdata_rx_out(29) <= \<const0>\;
  gtwiz_userdata_rx_out(28) <= \<const0>\;
  gtwiz_userdata_rx_out(27) <= \<const0>\;
  gtwiz_userdata_rx_out(26) <= \<const0>\;
  gtwiz_userdata_rx_out(25) <= \<const0>\;
  gtwiz_userdata_rx_out(24) <= \<const0>\;
  gtwiz_userdata_rx_out(23) <= \<const0>\;
  gtwiz_userdata_rx_out(22) <= \<const0>\;
  gtwiz_userdata_rx_out(21) <= \<const0>\;
  gtwiz_userdata_rx_out(20) <= \<const0>\;
  gtwiz_userdata_rx_out(19) <= \<const0>\;
  gtwiz_userdata_rx_out(18) <= \<const0>\;
  gtwiz_userdata_rx_out(17) <= \<const0>\;
  gtwiz_userdata_rx_out(16) <= \<const0>\;
  gtwiz_userdata_rx_out(15) <= \<const0>\;
  gtwiz_userdata_rx_out(14) <= \<const0>\;
  gtwiz_userdata_rx_out(13) <= \<const0>\;
  gtwiz_userdata_rx_out(12) <= \<const0>\;
  gtwiz_userdata_rx_out(11) <= \<const0>\;
  gtwiz_userdata_rx_out(10) <= \<const0>\;
  gtwiz_userdata_rx_out(9) <= \<const0>\;
  gtwiz_userdata_rx_out(8) <= \<const0>\;
  gtwiz_userdata_rx_out(7) <= \<const0>\;
  gtwiz_userdata_rx_out(6) <= \<const0>\;
  gtwiz_userdata_rx_out(5) <= \<const0>\;
  gtwiz_userdata_rx_out(4) <= \<const0>\;
  gtwiz_userdata_rx_out(3) <= \<const0>\;
  gtwiz_userdata_rx_out(2) <= \<const0>\;
  gtwiz_userdata_rx_out(1) <= \<const0>\;
  gtwiz_userdata_rx_out(0) <= \<const0>\;
  rxbufstatus_out(11) <= \<const0>\;
  rxbufstatus_out(10) <= \<const0>\;
  rxbufstatus_out(9) <= \<const0>\;
  rxbufstatus_out(8) <= \<const0>\;
  rxbufstatus_out(7) <= \<const0>\;
  rxbufstatus_out(6) <= \<const0>\;
  rxbufstatus_out(5) <= \<const0>\;
  rxbufstatus_out(4) <= \<const0>\;
  rxbufstatus_out(3) <= \<const0>\;
  rxbufstatus_out(2) <= \<const0>\;
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxdatavalid_out(7) <= \<const0>\;
  rxdatavalid_out(6) <= \<const0>\;
  rxdatavalid_out(5) <= \<const0>\;
  rxdatavalid_out(4) <= \<const0>\;
  rxdatavalid_out(3) <= \<const0>\;
  rxdatavalid_out(2) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \<const0>\;
  rxheader_out(23) <= \<const0>\;
  rxheader_out(22) <= \<const0>\;
  rxheader_out(21) <= \<const0>\;
  rxheader_out(20) <= \<const0>\;
  rxheader_out(19) <= \<const0>\;
  rxheader_out(18) <= \<const0>\;
  rxheader_out(17) <= \<const0>\;
  rxheader_out(16) <= \<const0>\;
  rxheader_out(15) <= \<const0>\;
  rxheader_out(14) <= \<const0>\;
  rxheader_out(13) <= \<const0>\;
  rxheader_out(12) <= \<const0>\;
  rxheader_out(11) <= \<const0>\;
  rxheader_out(10) <= \<const0>\;
  rxheader_out(9) <= \<const0>\;
  rxheader_out(8) <= \<const0>\;
  rxheader_out(7) <= \<const0>\;
  rxheader_out(6) <= \<const0>\;
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1) <= \<const0>\;
  rxheader_out(0) <= \<const0>\;
  rxheadervalid_out(7) <= \<const0>\;
  rxheadervalid_out(6) <= \<const0>\;
  rxheadervalid_out(5) <= \<const0>\;
  rxheadervalid_out(4) <= \<const0>\;
  rxheadervalid_out(3) <= \<const0>\;
  rxheadervalid_out(2) <= \<const0>\;
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \<const0>\;
  rxoutclk_out(3) <= \<const0>\;
  rxoutclk_out(2) <= \<const0>\;
  rxoutclk_out(1) <= \<const0>\;
  rxoutclk_out(0) <= \<const0>\;
  rxpmaresetdone_out(3) <= \<const0>\;
  rxpmaresetdone_out(2) <= \<const0>\;
  rxpmaresetdone_out(1) <= \<const0>\;
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(3) <= \<const0>\;
  rxprbserr_out(2) <= \<const0>\;
  rxprbserr_out(1) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxresetdone_out(3) <= \<const0>\;
  rxresetdone_out(2) <= \<const0>\;
  rxresetdone_out(1) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  rxstartofseq_out(7) <= \<const0>\;
  rxstartofseq_out(6) <= \<const0>\;
  rxstartofseq_out(5) <= \<const0>\;
  rxstartofseq_out(4) <= \<const0>\;
  rxstartofseq_out(3) <= \<const0>\;
  rxstartofseq_out(2) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  txbufstatus_out(7) <= \^txbufstatus_out\(7);
  txbufstatus_out(6) <= \<const0>\;
  txbufstatus_out(5) <= \^txbufstatus_out\(5);
  txbufstatus_out(4) <= \<const0>\;
  txbufstatus_out(3) <= \^txbufstatus_out\(3);
  txbufstatus_out(2) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txoutclk_out(3) <= \<const0>\;
  txoutclk_out(2) <= \^txoutclk_out\(2);
  txoutclk_out(1) <= \<const0>\;
  txoutclk_out(0) <= \<const0>\;
  txoutclkfabric_out(3) <= \<const0>\;
  txoutclkfabric_out(2) <= \<const0>\;
  txoutclkfabric_out(1) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(3) <= \<const0>\;
  txoutclkpcs_out(2) <= \<const0>\;
  txoutclkpcs_out(1) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txresetdone_out(3) <= \<const0>\;
  txresetdone_out(2) <= \<const0>\;
  txresetdone_out(1) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"10000",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(3 downto 0) => NLW_inst_bufgtce_out_UNCONNECTED(3 downto 0),
      bufgtcemask_out(11 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(11 downto 0),
      bufgtdiv_out(35 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(35 downto 0),
      bufgtreset_out(3 downto 0) => NLW_inst_bufgtreset_out_UNCONNECTED(3 downto 0),
      bufgtrstmask_out(11 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(11 downto 0),
      cdrstepdir_in(3 downto 0) => B"0000",
      cdrstepsq_in(3 downto 0) => B"0000",
      cdrstepsx_in(3 downto 0) => B"0000",
      cfgreset_in(3 downto 0) => B"0000",
      clkrsvd0_in(3 downto 0) => B"0000",
      clkrsvd1_in(3 downto 0) => B"0000",
      cpllfbclklost_out(3 downto 0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(3 downto 0),
      cpllfreqlock_in(3 downto 0) => B"0000",
      cplllock_out(3 downto 0) => NLW_inst_cplllock_out_UNCONNECTED(3 downto 0),
      cplllockdetclk_in(3 downto 0) => B"0000",
      cplllocken_in(3 downto 0) => B"0000",
      cpllpd_in(3 downto 0) => B"1111",
      cpllrefclklost_out(3 downto 0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(3 downto 0),
      cpllrefclksel_in(11 downto 0) => B"001001001001",
      cpllreset_in(3 downto 0) => B"1111",
      dmonfiforeset_in(3 downto 0) => B"0000",
      dmonitorclk_in(3 downto 0) => B"0000",
      dmonitorout_out(63 downto 0) => NLW_inst_dmonitorout_out_UNCONNECTED(63 downto 0),
      dmonitoroutclk_out(3 downto 0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(3 downto 0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(39 downto 0) => drpaddr_in(39 downto 0),
      drpclk_common_in(0) => '0',
      drpclk_in(3 downto 1) => B"000",
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(63 downto 0) => drpdi_in(63 downto 0),
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(63 downto 0) => drpdo_out(63 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(3 downto 0) => drpen_in(3 downto 0),
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(3 downto 0) => drprdy_out(3 downto 0),
      drprst_in(3 downto 0) => B"0000",
      drpwe_common_in(0) => '0',
      drpwe_in(3 downto 0) => drpwe_in(3 downto 0),
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(3 downto 0) => NLW_inst_eyescandataerror_out_UNCONNECTED(3 downto 0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(3 downto 0) => B"0000",
      eyescantrigger_in(3 downto 0) => B"0000",
      freqos_in(3 downto 0) => B"0000",
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(3 downto 0) => B"0000",
      gthrxn_in(0) => '0',
      gthrxp_in(0) => '0',
      gthtxn_out(0) => NLW_inst_gthtxn_out_UNCONNECTED(0),
      gthtxp_out(0) => NLW_inst_gthtxp_out_UNCONNECTED(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(3 downto 0) => B"0000",
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(3 downto 0) => B"0000",
      gtpowergood_out(3 downto 0) => gtpowergood_out(3 downto 0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(3 downto 1) => B"000",
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(3 downto 0) => B"0000",
      gtrefclkmonitor_out(3 downto 0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(3 downto 0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      gtrxreset_in(3 downto 0) => B"0000",
      gtrxresetsel_in(3 downto 0) => B"0000",
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(3 downto 0) => B"0000",
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(3 downto 0) => B"0000",
      gttxreset_in(3 downto 0) => B"0000",
      gttxresetsel_in(3 downto 0) => B"0000",
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(3 downto 0) => B"0000",
      gtwiz_gthe3_cpll_cal_cnt_tol_in(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(3 downto 0) => B"0000",
      gtwiz_gthe4_cpll_cal_cnt_tol_in(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(3 downto 0) => B"0000",
      gtwiz_gtye4_cpll_cal_cnt_tol_in(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => gtwiz_reset_qpll0lock_in(0),
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => '0',
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(255 downto 0) => NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED(255 downto 0),
      gtwiz_userdata_tx_in(255 downto 0) => gtwiz_userdata_tx_in(255 downto 0),
      gtyrxn_in(3 downto 0) => B"0000",
      gtyrxp_in(3 downto 0) => B"0000",
      gtytxn_out(3 downto 0) => gtytxn_out(3 downto 0),
      gtytxp_out(3 downto 0) => gtytxp_out(3 downto 0),
      incpctrl_in(3 downto 0) => B"0000",
      loopback_in(11 downto 0) => B"000000000000",
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(3 downto 0) => B"0000",
      pcierategen3_out(3 downto 0) => NLW_inst_pcierategen3_out_UNCONNECTED(3 downto 0),
      pcierateidle_out(3 downto 0) => NLW_inst_pcierateidle_out_UNCONNECTED(3 downto 0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(7 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(7 downto 0),
      pcierateqpllreset_out(7 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(7 downto 0),
      pcierstidle_in(3 downto 0) => B"0000",
      pciersttxsyncstart_in(3 downto 0) => B"0000",
      pciesynctxsyncdone_out(3 downto 0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(3 downto 0),
      pcieusergen3rdy_out(3 downto 0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(3 downto 0),
      pcieuserphystatusrst_out(3 downto 0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(3 downto 0),
      pcieuserratedone_in(3 downto 0) => B"0000",
      pcieuserratestart_out(3 downto 0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(3 downto 0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      pcsrsvdout_out(63 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(63 downto 0),
      phystatus_out(3 downto 0) => NLW_inst_phystatus_out_UNCONNECTED(3 downto 0),
      pinrsrvdas_out(63 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(63 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(3 downto 0) => NLW_inst_powerpresent_out_UNCONNECTED(3 downto 0),
      qpll0clk_in(3 downto 1) => B"000",
      qpll0clk_in(0) => qpll0clk_in(0),
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(3 downto 0) => B"0000",
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '1',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '0',
      qpll0refclk_in(3 downto 1) => B"000",
      qpll0refclk_in(0) => qpll0refclk_in(0),
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '0',
      qpll1clk_in(3 downto 0) => B"0000",
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(3 downto 0) => B"0000",
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(3 downto 0) => B"0000",
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(3 downto 0) => NLW_inst_resetexception_out_UNCONNECTED(3 downto 0),
      resetovrd_in(3 downto 0) => B"0000",
      rstclkentx_in(0) => '0',
      rx8b10ben_in(3 downto 0) => B"0000",
      rxafecfoken_in(3 downto 0) => B"1111",
      rxbufreset_in(3 downto 0) => B"0000",
      rxbufstatus_out(11 downto 0) => NLW_inst_rxbufstatus_out_UNCONNECTED(11 downto 0),
      rxbyteisaligned_out(3 downto 0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(3 downto 0),
      rxbyterealign_out(3 downto 0) => NLW_inst_rxbyterealign_out_UNCONNECTED(3 downto 0),
      rxcdrfreqreset_in(3 downto 0) => B"0000",
      rxcdrhold_in(3 downto 0) => B"0000",
      rxcdrlock_out(3 downto 0) => NLW_inst_rxcdrlock_out_UNCONNECTED(3 downto 0),
      rxcdrovrden_in(3 downto 1) => B"000",
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(3 downto 0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(3 downto 0),
      rxcdrreset_in(3 downto 0) => B"0000",
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(3 downto 0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(3 downto 0),
      rxchanisaligned_out(3 downto 0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(3 downto 0),
      rxchanrealign_out(3 downto 0) => NLW_inst_rxchanrealign_out_UNCONNECTED(3 downto 0),
      rxchbonden_in(3 downto 0) => B"0000",
      rxchbondi_in(19 downto 0) => B"00000000000000000000",
      rxchbondlevel_in(11 downto 0) => B"000000000000",
      rxchbondmaster_in(3 downto 0) => B"0000",
      rxchbondo_out(19 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(19 downto 0),
      rxchbondslave_in(3 downto 0) => B"0000",
      rxckcaldone_out(3 downto 0) => NLW_inst_rxckcaldone_out_UNCONNECTED(3 downto 0),
      rxckcalreset_in(3 downto 0) => B"0000",
      rxckcalstart_in(27 downto 0) => B"0000000000000000000000000000",
      rxclkcorcnt_out(7 downto 0) => NLW_inst_rxclkcorcnt_out_UNCONNECTED(7 downto 0),
      rxcominitdet_out(3 downto 0) => NLW_inst_rxcominitdet_out_UNCONNECTED(3 downto 0),
      rxcommadet_out(3 downto 0) => NLW_inst_rxcommadet_out_UNCONNECTED(3 downto 0),
      rxcommadeten_in(3 downto 0) => B"0000",
      rxcomsasdet_out(3 downto 0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(3 downto 0),
      rxcomwakedet_out(3 downto 0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(3 downto 0),
      rxctrl0_out(63 downto 0) => NLW_inst_rxctrl0_out_UNCONNECTED(63 downto 0),
      rxctrl1_out(63 downto 0) => NLW_inst_rxctrl1_out_UNCONNECTED(63 downto 0),
      rxctrl2_out(31 downto 0) => NLW_inst_rxctrl2_out_UNCONNECTED(31 downto 0),
      rxctrl3_out(31 downto 0) => NLW_inst_rxctrl3_out_UNCONNECTED(31 downto 0),
      rxdata_out(511 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(511 downto 0),
      rxdataextendrsvd_out(31 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(31 downto 0),
      rxdatavalid_out(7 downto 0) => NLW_inst_rxdatavalid_out_UNCONNECTED(7 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(0) => '0',
      rxdfeagchold_in(3 downto 0) => B"0000",
      rxdfeagcovrden_in(3 downto 0) => B"0000",
      rxdfecfokfcnum_in(15 downto 0) => B"1101110111011101",
      rxdfecfokfen_in(3 downto 0) => B"0000",
      rxdfecfokfpulse_in(3 downto 0) => B"0000",
      rxdfecfokhold_in(3 downto 0) => B"0000",
      rxdfecfokovren_in(3 downto 0) => B"0000",
      rxdfekhhold_in(3 downto 0) => B"0000",
      rxdfekhovrden_in(3 downto 0) => B"0000",
      rxdfelfhold_in(3 downto 0) => B"0000",
      rxdfelfovrden_in(3 downto 0) => B"0000",
      rxdfelpmreset_in(3 downto 0) => B"0000",
      rxdfetap10hold_in(3 downto 0) => B"0000",
      rxdfetap10ovrden_in(3 downto 0) => B"0000",
      rxdfetap11hold_in(3 downto 0) => B"0000",
      rxdfetap11ovrden_in(3 downto 0) => B"0000",
      rxdfetap12hold_in(3 downto 0) => B"0000",
      rxdfetap12ovrden_in(3 downto 0) => B"0000",
      rxdfetap13hold_in(3 downto 0) => B"0000",
      rxdfetap13ovrden_in(3 downto 0) => B"0000",
      rxdfetap14hold_in(3 downto 0) => B"0000",
      rxdfetap14ovrden_in(3 downto 0) => B"0000",
      rxdfetap15hold_in(3 downto 0) => B"0000",
      rxdfetap15ovrden_in(3 downto 0) => B"0000",
      rxdfetap2hold_in(3 downto 0) => B"0000",
      rxdfetap2ovrden_in(3 downto 0) => B"0000",
      rxdfetap3hold_in(3 downto 0) => B"0000",
      rxdfetap3ovrden_in(3 downto 0) => B"0000",
      rxdfetap4hold_in(3 downto 0) => B"0000",
      rxdfetap4ovrden_in(3 downto 0) => B"0000",
      rxdfetap5hold_in(3 downto 0) => B"0000",
      rxdfetap5ovrden_in(3 downto 0) => B"0000",
      rxdfetap6hold_in(3 downto 0) => B"0000",
      rxdfetap6ovrden_in(3 downto 0) => B"0000",
      rxdfetap7hold_in(3 downto 0) => B"0000",
      rxdfetap7ovrden_in(3 downto 0) => B"0000",
      rxdfetap8hold_in(3 downto 0) => B"0000",
      rxdfetap8ovrden_in(3 downto 0) => B"0000",
      rxdfetap9hold_in(3 downto 0) => B"0000",
      rxdfetap9ovrden_in(3 downto 0) => B"0000",
      rxdfeuthold_in(3 downto 0) => B"0000",
      rxdfeutovrden_in(3 downto 0) => B"0000",
      rxdfevphold_in(3 downto 0) => B"0000",
      rxdfevpovrden_in(3 downto 0) => B"0000",
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(3 downto 0) => B"1111",
      rxdlybypass_in(3 downto 0) => B"1111",
      rxdlyen_in(3 downto 0) => B"0000",
      rxdlyovrden_in(3 downto 0) => B"0000",
      rxdlysreset_in(3 downto 0) => B"0000",
      rxdlysresetdone_out(3 downto 0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(3 downto 0),
      rxelecidle_out(3 downto 0) => NLW_inst_rxelecidle_out_UNCONNECTED(3 downto 0),
      rxelecidlemode_in(7 downto 0) => B"11111111",
      rxeqtraining_in(3 downto 0) => B"0000",
      rxgearboxslip_in(3 downto 0) => B"0000",
      rxheader_out(23 downto 0) => NLW_inst_rxheader_out_UNCONNECTED(23 downto 0),
      rxheadervalid_out(7 downto 0) => NLW_inst_rxheadervalid_out_UNCONNECTED(7 downto 0),
      rxlatclk_in(3 downto 0) => B"0000",
      rxlfpstresetdet_out(3 downto 0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(3 downto 0),
      rxlfpsu2lpexitdet_out(3 downto 0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(3 downto 0),
      rxlfpsu3wakedet_out(3 downto 0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(3 downto 0),
      rxlpmen_in(3 downto 0) => B"0000",
      rxlpmgchold_in(3 downto 0) => B"0000",
      rxlpmgcovrden_in(3 downto 0) => B"0000",
      rxlpmhfhold_in(3 downto 0) => B"0000",
      rxlpmhfovrden_in(3 downto 0) => B"0000",
      rxlpmlfhold_in(3 downto 0) => B"0000",
      rxlpmlfklovrden_in(3 downto 0) => B"0000",
      rxlpmoshold_in(3 downto 0) => B"0000",
      rxlpmosovrden_in(3 downto 0) => B"0000",
      rxmcommaalignen_in(3 downto 0) => B"0000",
      rxmonitorout_out(31 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(31 downto 0),
      rxmonitorsel_in(7 downto 0) => B"00000000",
      rxoobreset_in(3 downto 0) => B"0000",
      rxoscalreset_in(3 downto 0) => B"0000",
      rxoshold_in(3 downto 0) => B"0000",
      rxosintcfg_in(0) => '0',
      rxosintdone_out(3 downto 0) => NLW_inst_rxosintdone_out_UNCONNECTED(3 downto 0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(3 downto 0) => NLW_inst_rxosintstarted_out_UNCONNECTED(3 downto 0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(3 downto 0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(3 downto 0),
      rxosintstrobestarted_out(3 downto 0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(3 downto 0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(3 downto 0) => B"0000",
      rxoutclk_out(3 downto 0) => NLW_inst_rxoutclk_out_UNCONNECTED(3 downto 0),
      rxoutclkfabric_out(3 downto 0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(3 downto 0),
      rxoutclkpcs_out(3 downto 0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(3 downto 0),
      rxoutclksel_in(11 downto 0) => B"010010010010",
      rxpcommaalignen_in(3 downto 0) => B"0000",
      rxpcsreset_in(3 downto 0) => B"0000",
      rxpd_in(7 downto 0) => B"00000000",
      rxphalign_in(3 downto 0) => B"0000",
      rxphaligndone_out(3 downto 0) => NLW_inst_rxphaligndone_out_UNCONNECTED(3 downto 0),
      rxphalignen_in(3 downto 0) => B"0000",
      rxphalignerr_out(3 downto 0) => NLW_inst_rxphalignerr_out_UNCONNECTED(3 downto 0),
      rxphdlypd_in(3 downto 0) => B"1111",
      rxphdlyreset_in(3 downto 0) => B"0000",
      rxphovrden_in(0) => '0',
      rxpllclksel_in(7 downto 0) => B"11111111",
      rxpmareset_in(3 downto 0) => B"0000",
      rxpmaresetdone_out(3 downto 0) => NLW_inst_rxpmaresetdone_out_UNCONNECTED(3 downto 0),
      rxpolarity_in(3 downto 0) => B"0000",
      rxprbscntreset_in(3 downto 0) => B"0000",
      rxprbserr_out(3 downto 0) => NLW_inst_rxprbserr_out_UNCONNECTED(3 downto 0),
      rxprbslocked_out(3 downto 0) => NLW_inst_rxprbslocked_out_UNCONNECTED(3 downto 0),
      rxprbssel_in(15 downto 0) => B"0000000000000000",
      rxprgdivresetdone_out(3 downto 0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(3 downto 0),
      rxprogdivreset_in(3 downto 0) => B"0000",
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(11 downto 0) => B"000000000000",
      rxratedone_out(3 downto 0) => NLW_inst_rxratedone_out_UNCONNECTED(3 downto 0),
      rxratemode_in(3 downto 0) => B"0000",
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(3 downto 0) => NLW_inst_rxrecclkout_out_UNCONNECTED(3 downto 0),
      rxresetdone_out(3 downto 0) => NLW_inst_rxresetdone_out_UNCONNECTED(3 downto 0),
      rxslide_in(3 downto 0) => B"0000",
      rxsliderdy_out(3 downto 0) => NLW_inst_rxsliderdy_out_UNCONNECTED(3 downto 0),
      rxslipdone_out(3 downto 0) => NLW_inst_rxslipdone_out_UNCONNECTED(3 downto 0),
      rxslipoutclk_in(3 downto 0) => B"0000",
      rxslipoutclkrdy_out(3 downto 0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(3 downto 0),
      rxslippma_in(3 downto 0) => B"0000",
      rxslippmardy_out(3 downto 0) => NLW_inst_rxslippmardy_out_UNCONNECTED(3 downto 0),
      rxstartofseq_out(7 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(7 downto 0),
      rxstatus_out(11 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(11 downto 0),
      rxsyncallin_in(3 downto 0) => B"0000",
      rxsyncdone_out(3 downto 0) => NLW_inst_rxsyncdone_out_UNCONNECTED(3 downto 0),
      rxsyncin_in(3 downto 0) => B"0000",
      rxsyncmode_in(3 downto 0) => B"0000",
      rxsyncout_out(3 downto 0) => NLW_inst_rxsyncout_out_UNCONNECTED(3 downto 0),
      rxsysclksel_in(7 downto 0) => B"10101010",
      rxtermination_in(3 downto 0) => B"0000",
      rxuserrdy_in(3 downto 0) => B"1111",
      rxusrclk2_in(3 downto 0) => B"0000",
      rxusrclk_in(3 downto 1) => B"000",
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(3 downto 0) => NLW_inst_rxvalid_out_UNCONNECTED(3 downto 0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(3 downto 0) => B"0000",
      tcongpi_in(0) => '0',
      tcongpo_out(0) => NLW_inst_tcongpo_out_UNCONNECTED(0),
      tconpowerup_in(0) => '0',
      tconreset_in(0) => '0',
      tconrsvdin1_in(0) => '0',
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(79 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000",
      tx8b10bbypass_in(31 downto 0) => B"00000000000000000000000000000000",
      tx8b10ben_in(3 downto 0) => B"0000",
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(7) => \^txbufstatus_out\(7),
      txbufstatus_out(6) => NLW_inst_txbufstatus_out_UNCONNECTED(6),
      txbufstatus_out(5) => \^txbufstatus_out\(5),
      txbufstatus_out(4) => NLW_inst_txbufstatus_out_UNCONNECTED(4),
      txbufstatus_out(3) => \^txbufstatus_out\(3),
      txbufstatus_out(2) => NLW_inst_txbufstatus_out_UNCONNECTED(2),
      txbufstatus_out(1) => \^txbufstatus_out\(1),
      txbufstatus_out(0) => NLW_inst_txbufstatus_out_UNCONNECTED(0),
      txcomfinish_out(3 downto 0) => NLW_inst_txcomfinish_out_UNCONNECTED(3 downto 0),
      txcominit_in(3 downto 0) => B"0000",
      txcomsas_in(3 downto 0) => B"0000",
      txcomwake_in(3 downto 0) => B"0000",
      txctrl0_in(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      txctrl1_in(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      txctrl2_in(31 downto 0) => B"00000000000000000000000000000000",
      txdata_in(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(31 downto 0) => B"00000000000000000000000000000000",
      txdccdone_out(3 downto 0) => NLW_inst_txdccdone_out_UNCONNECTED(3 downto 0),
      txdccforcestart_in(3 downto 0) => B"0000",
      txdccreset_in(3 downto 0) => B"0000",
      txdeemph_in(7 downto 0) => B"00000000",
      txdetectrx_in(3 downto 0) => B"0000",
      txdiffctrl_in(19 downto 0) => B"01000010000100001000",
      txdiffpd_in(0) => '0',
      txdlybypass_in(3 downto 0) => B"1111",
      txdlyen_in(3 downto 0) => B"0000",
      txdlyhold_in(3 downto 0) => B"0000",
      txdlyovrden_in(3 downto 0) => B"0000",
      txdlysreset_in(3 downto 0) => B"0000",
      txdlysresetdone_out(3 downto 0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(3 downto 0),
      txdlyupdown_in(3 downto 0) => B"0000",
      txelecidle_in(3 downto 0) => B"0000",
      txelforcestart_in(0) => '0',
      txheader_in(23 downto 20) => B"0000",
      txheader_in(19 downto 18) => txheader_in(19 downto 18),
      txheader_in(17 downto 14) => B"0000",
      txheader_in(13 downto 12) => txheader_in(13 downto 12),
      txheader_in(11 downto 8) => B"0000",
      txheader_in(7 downto 6) => txheader_in(7 downto 6),
      txheader_in(5 downto 2) => B"0000",
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txinhibit_in(3 downto 0) => B"0000",
      txlatclk_in(3 downto 0) => B"0000",
      txlfpstreset_in(3 downto 0) => B"0000",
      txlfpsu2lpexit_in(3 downto 0) => B"0000",
      txlfpsu3wake_in(3 downto 0) => B"0000",
      txmaincursor_in(27 downto 0) => B"1010000101000010100001010000",
      txmargin_in(11 downto 0) => B"000000000000",
      txmuxdcdexhold_in(3 downto 0) => B"0000",
      txmuxdcdorwren_in(3 downto 0) => B"0000",
      txoneszeros_in(3 downto 0) => B"0000",
      txoutclk_out(3) => NLW_inst_txoutclk_out_UNCONNECTED(3),
      txoutclk_out(2) => \^txoutclk_out\(2),
      txoutclk_out(1 downto 0) => NLW_inst_txoutclk_out_UNCONNECTED(1 downto 0),
      txoutclkfabric_out(3 downto 0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(3 downto 0),
      txoutclkpcs_out(3 downto 0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(3 downto 0),
      txoutclksel_in(11 downto 0) => B"010010010010",
      txpcsreset_in(3 downto 0) => B"0000",
      txpd_in(7 downto 0) => B"00000000",
      txpdelecidlemode_in(3 downto 0) => B"0000",
      txphalign_in(3 downto 0) => B"0000",
      txphaligndone_out(3 downto 0) => NLW_inst_txphaligndone_out_UNCONNECTED(3 downto 0),
      txphalignen_in(3 downto 0) => B"0000",
      txphdlypd_in(3 downto 0) => B"1111",
      txphdlyreset_in(3 downto 0) => B"0000",
      txphdlytstclk_in(3 downto 0) => B"0000",
      txphinit_in(3 downto 0) => B"0000",
      txphinitdone_out(3 downto 0) => NLW_inst_txphinitdone_out_UNCONNECTED(3 downto 0),
      txphovrden_in(3 downto 0) => B"0000",
      txpippmen_in(3 downto 0) => B"0000",
      txpippmovrden_in(3 downto 0) => B"0000",
      txpippmpd_in(3 downto 0) => B"0000",
      txpippmsel_in(3 downto 0) => B"1111",
      txpippmstepsize_in(19 downto 0) => B"00000000000000000000",
      txpisopd_in(3 downto 0) => B"0000",
      txpllclksel_in(7 downto 0) => B"11111111",
      txpmareset_in(3 downto 0) => B"0000",
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(3 downto 0),
      txpolarity_in(3 downto 0) => B"0000",
      txpostcursor_in(19 downto 0) => B"00000000000000000000",
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(3 downto 0) => B"0000",
      txprbssel_in(15 downto 0) => B"0000000000000000",
      txprecursor_in(19 downto 0) => B"00000000000000000000",
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(3 downto 0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(3 downto 0),
      txprogdivreset_in(3 downto 0) => B"0000",
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(11 downto 0) => B"000000000000",
      txratedone_out(3 downto 0) => NLW_inst_txratedone_out_UNCONNECTED(3 downto 0),
      txratemode_in(3 downto 0) => B"0000",
      txresetdone_out(3 downto 0) => NLW_inst_txresetdone_out_UNCONNECTED(3 downto 0),
      txsequence_in(27 downto 0) => txsequence_in(27 downto 0),
      txswing_in(3 downto 0) => B"0000",
      txsyncallin_in(3 downto 0) => B"0000",
      txsyncdone_out(3 downto 0) => NLW_inst_txsyncdone_out_UNCONNECTED(3 downto 0),
      txsyncin_in(3 downto 0) => B"0000",
      txsyncmode_in(3 downto 0) => B"0000",
      txsyncout_out(3 downto 0) => NLW_inst_txsyncout_out_UNCONNECTED(3 downto 0),
      txsysclksel_in(7 downto 0) => B"10101010",
      txuserrdy_in(3 downto 0) => B"1111",
      txusrclk2_in(3 downto 0) => B"0000",
      txusrclk_in(3 downto 0) => B"0000",
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(15 downto 0) => NLW_inst_ubdaddr_out_UNCONNECTED(15 downto 0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(15 downto 0) => NLW_inst_ubdi_out_UNCONNECTED(15 downto 0),
      ubdo_in(15 downto 0) => B"0000000000000000",
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(1 downto 0) => B"00",
      ubintr_in(1 downto 0) => B"00",
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(3 downto 0) => B"0000",
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_MULTI_GT is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_powergood : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txn : out STD_LOGIC_VECTOR ( 0 to 3 );
    txp : out STD_LOGIC_VECTOR ( 0 to 3 );
    tx_out_clk : out STD_LOGIC;
    init_clk_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_buf_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk_1 : out STD_LOGIC;
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 255 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    init_clk : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_refclk1_out : in STD_LOGIC;
    gt_qpllclk_quad1_out : in STD_LOGIC;
    gt_qpllrefclk_quad1_out : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    CLK : in STD_LOGIC;
    txheader_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    R0 : in STD_LOGIC;
    mmcm_not_locked_out2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_MULTI_GT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_MULTI_GT is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal gtwiz_userclk_tx_active_in : STD_LOGIC;
  signal int_gt_txbufstatus : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpmaresetdone_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal NLW_aurora_64b66b_tx_0_gt_i_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_gtwiz_userdata_rx_out_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_rxoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_txoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_aurora_64b66b_tx_0_gt_i_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of aurora_64b66b_tx_0_gt_i : label is "aurora_64b66b_tx_0_gt,aurora_64b66b_tx_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of aurora_64b66b_tx_0_gt_i : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of aurora_64b66b_tx_0_gt_i : label is "aurora_64b66b_tx_0_gt_gtwizard_top,Vivado 2020.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[8]_i_1\ : label is "soft_lutpair24";
  attribute inverted : string;
  attribute inverted of \fabric_pcs_rst_extend_cntr_reg[9]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[7]_i_2\ : label is "soft_lutpair27";
begin
  E(0) <= \^e\(0);
TX_HARD_ERR_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => int_gt_txbufstatus(3),
      I1 => int_gt_txbufstatus(1),
      I2 => int_gt_txbufstatus(7),
      I3 => int_gt_txbufstatus(5),
      O => tx_buf_err_i(0)
    );
aurora_64b66b_tx_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt
     port map (
      dmonitorout_out(63 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_dmonitorout_out_UNCONNECTED(63 downto 0),
      drpaddr_in(39 downto 0) => drpaddr_in(39 downto 0),
      drpclk_in(3 downto 1) => B"000",
      drpclk_in(0) => init_clk,
      drpdi_in(63 downto 0) => drpdi_in(63 downto 0),
      drpdo_out(63 downto 0) => drpdo_out(63 downto 0),
      drpen_in(3 downto 0) => drpen_in(3 downto 0),
      drprdy_out(3 downto 0) => drprdy_out(3 downto 0),
      drpwe_in(3 downto 0) => drpwe_in(3 downto 0),
      eyescandataerror_out(3 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_eyescandataerror_out_UNCONNECTED(3 downto 0),
      eyescanreset_in(3 downto 0) => B"0000",
      eyescantrigger_in(3 downto 0) => B"0000",
      gtpowergood_out(3 downto 0) => gt_powergood(3 downto 0),
      gtrefclk0_in(3 downto 1) => B"000",
      gtrefclk0_in(0) => gt_refclk1_out,
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => \out\,
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_aurora_64b66b_tx_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in,
      gtwiz_userdata_rx_out(255 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_gtwiz_userdata_rx_out_UNCONNECTED(255 downto 0),
      gtwiz_userdata_tx_in(255 downto 0) => gtwiz_userdata_tx_in(255 downto 0),
      gtyrxn_in(3 downto 0) => B"0000",
      gtyrxp_in(3 downto 0) => B"0000",
      gtytxn_out(3) => txn(3),
      gtytxn_out(2) => txn(2),
      gtytxn_out(1) => txn(1),
      gtytxn_out(0) => txn(0),
      gtytxp_out(3) => txp(3),
      gtytxp_out(2) => txp(2),
      gtytxp_out(1) => txp(1),
      gtytxp_out(0) => txp(0),
      loopback_in(11 downto 0) => B"000000000000",
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      pcsrsvdin_in(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      qpll0clk_in(3 downto 1) => B"000",
      qpll0clk_in(0) => gt_qpllclk_quad1_out,
      qpll0refclk_in(3 downto 1) => B"000",
      qpll0refclk_in(0) => gt_qpllrefclk_quad1_out,
      qpll1clk_in(3 downto 0) => B"0000",
      qpll1refclk_in(3 downto 0) => B"0000",
      rxbufreset_in(3 downto 0) => B"0000",
      rxbufstatus_out(11 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_rxbufstatus_out_UNCONNECTED(11 downto 0),
      rxcdrhold_in(3 downto 0) => B"0000",
      rxcdrovrden_in(3 downto 1) => B"000",
      rxcdrovrden_in(0) => gt_rxcdrovrden_in,
      rxdatavalid_out(7 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_rxdatavalid_out_UNCONNECTED(7 downto 0),
      rxdfelpmreset_in(3 downto 0) => B"0000",
      rxgearboxslip_in(3 downto 0) => B"0000",
      rxheader_out(23 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_rxheader_out_UNCONNECTED(23 downto 0),
      rxheadervalid_out(7 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_rxheadervalid_out_UNCONNECTED(7 downto 0),
      rxlpmen_in(3 downto 0) => B"0000",
      rxoutclk_out(3 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_rxoutclk_out_UNCONNECTED(3 downto 0),
      rxpcsreset_in(3 downto 0) => B"0000",
      rxpmareset_in(3 downto 0) => B"0000",
      rxpmaresetdone_out(3 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_rxpmaresetdone_out_UNCONNECTED(3 downto 0),
      rxpolarity_in(3 downto 0) => B"0000",
      rxprbscntreset_in(3 downto 0) => B"0000",
      rxprbserr_out(3 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_rxprbserr_out_UNCONNECTED(3 downto 0),
      rxprbssel_in(15 downto 0) => B"0000000000000000",
      rxresetdone_out(3 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_rxresetdone_out_UNCONNECTED(3 downto 0),
      rxstartofseq_out(7 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_rxstartofseq_out_UNCONNECTED(7 downto 0),
      rxusrclk2_in(3 downto 0) => B"0000",
      rxusrclk_in(3 downto 1) => B"000",
      rxusrclk_in(0) => CLK,
      txbufstatus_out(7) => int_gt_txbufstatus(7),
      txbufstatus_out(6) => NLW_aurora_64b66b_tx_0_gt_i_txbufstatus_out_UNCONNECTED(6),
      txbufstatus_out(5) => int_gt_txbufstatus(5),
      txbufstatus_out(4) => NLW_aurora_64b66b_tx_0_gt_i_txbufstatus_out_UNCONNECTED(4),
      txbufstatus_out(3) => int_gt_txbufstatus(3),
      txbufstatus_out(2) => NLW_aurora_64b66b_tx_0_gt_i_txbufstatus_out_UNCONNECTED(2),
      txbufstatus_out(1) => int_gt_txbufstatus(1),
      txbufstatus_out(0) => NLW_aurora_64b66b_tx_0_gt_i_txbufstatus_out_UNCONNECTED(0),
      txdiffctrl_in(19 downto 0) => B"01000010000100001000",
      txheader_in(23 downto 20) => B"0000",
      txheader_in(19 downto 18) => txheader_in(7 downto 6),
      txheader_in(17 downto 14) => B"0000",
      txheader_in(13 downto 12) => txheader_in(5 downto 4),
      txheader_in(11 downto 8) => B"0000",
      txheader_in(7 downto 6) => txheader_in(3 downto 2),
      txheader_in(5 downto 2) => B"0000",
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txinhibit_in(3 downto 0) => B"0000",
      txoutclk_out(3) => NLW_aurora_64b66b_tx_0_gt_i_txoutclk_out_UNCONNECTED(3),
      txoutclk_out(2) => tx_out_clk,
      txoutclk_out(1 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_txoutclk_out_UNCONNECTED(1 downto 0),
      txoutclkfabric_out(3 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_txoutclkfabric_out_UNCONNECTED(3 downto 0),
      txoutclkpcs_out(3 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_txoutclkpcs_out_UNCONNECTED(3 downto 0),
      txpcsreset_in(3 downto 0) => B"0000",
      txpmareset_in(3 downto 0) => B"0000",
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(3 downto 0),
      txpolarity_in(3 downto 0) => B"0000",
      txpostcursor_in(19 downto 0) => B"00000000000000000000",
      txprbsforceerr_in(3 downto 0) => B"0000",
      txprbssel_in(15 downto 0) => B"0000000000000000",
      txprecursor_in(19 downto 0) => B"00000000000000000000",
      txresetdone_out(3 downto 0) => NLW_aurora_64b66b_tx_0_gt_i_txresetdone_out_UNCONNECTED(3 downto 0),
      txsequence_in(27 downto 0) => txsequence_in(27 downto 0),
      txusrclk2_in(3 downto 0) => B"0000",
      txusrclk_in(3 downto 0) => B"0000"
    );
\fabric_pcs_rst_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\fabric_pcs_rst_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\fabric_pcs_rst_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      O => p_0_in(2)
    );
\fabric_pcs_rst_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      O => p_0_in(3)
    );
\fabric_pcs_rst_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      O => p_0_in(4)
    );
\fabric_pcs_rst_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I5 => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\,
      O => p_0_in(5)
    );
\fabric_pcs_rst_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      O => p_0_in(6)
    );
\fabric_pcs_rst_extend_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I1 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      O => p_0_in(7)
    );
\fabric_pcs_rst_extend_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      I1 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\,
      O => p_0_in(8)
    );
\fabric_pcs_rst_extend_cntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I5 => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\,
      O => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\
    );
\fabric_pcs_rst_extend_cntr[9]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I2 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      O => p_0_in(9)
    );
\fabric_pcs_rst_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => p_0_in(0),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\
    );
\fabric_pcs_rst_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => p_0_in(1),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\
    );
\fabric_pcs_rst_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => p_0_in(2),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\
    );
\fabric_pcs_rst_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => p_0_in(3),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\
    );
\fabric_pcs_rst_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => p_0_in(4),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\
    );
\fabric_pcs_rst_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => p_0_in(5),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\
    );
\fabric_pcs_rst_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => p_0_in(6),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\
    );
\fabric_pcs_rst_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => p_0_in(7),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\
    );
\fabric_pcs_rst_extend_cntr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => p_0_in(8),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\
    );
\fabric_pcs_rst_extend_cntr_reg[9]_inv\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => p_0_in(9),
      PRE => mmcm_not_locked_out2,
      Q => \^e\(0)
    );
\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => txpmaresetdone_out(1),
      I1 => txpmaresetdone_out(0),
      I2 => txpmaresetdone_out(3),
      I3 => txpmaresetdone_out(2),
      O => init_clk_1
    );
hard_err_usr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => int_gt_txbufstatus(5),
      I1 => int_gt_txbufstatus(7),
      I2 => int_gt_txbufstatus(1),
      I3 => int_gt_txbufstatus(3),
      I4 => R0,
      O => init_clk_0
    );
\usrclk_tx_active_in_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\usrclk_tx_active_in_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\usrclk_tx_active_in_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      O => \p_0_in__0\(2)
    );
\usrclk_tx_active_in_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      O => \p_0_in__0\(3)
    );
\usrclk_tx_active_in_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \p_0_in__0\(4)
    );
\usrclk_tx_active_in_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I5 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \p_0_in__0\(5)
    );
\usrclk_tx_active_in_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__0\(6)
    );
\usrclk_tx_active_in_extend_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^e\(0),
      I1 => gtwiz_userclk_tx_active_in,
      O => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\
    );
\usrclk_tx_active_in_extend_cntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\,
      I1 => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\,
      O => \p_0_in__0\(7)
    );
\usrclk_tx_active_in_extend_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I5 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\
    );
\usrclk_tx_active_in_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__0\(0),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\
    );
\usrclk_tx_active_in_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__0\(1),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\
    );
\usrclk_tx_active_in_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__0\(2),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\
    );
\usrclk_tx_active_in_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__0\(3),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\
    );
\usrclk_tx_active_in_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__0\(4),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\
    );
\usrclk_tx_active_in_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__0\(5),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\
    );
\usrclk_tx_active_in_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__0\(6),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\
    );
\usrclk_tx_active_in_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__0\(7),
      Q => gtwiz_userclk_tx_active_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_WRAPPER is
  port (
    \out\ : out STD_LOGIC;
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_powergood : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txn : out STD_LOGIC_VECTOR ( 0 to 3 );
    txp : out STD_LOGIC_VECTOR ( 0 to 3 );
    tx_out_clk : out STD_LOGIC;
    extend_cb_r_reg : out STD_LOGIC;
    \txseq_counter_i_reg[6]_0\ : out STD_LOGIC;
    extend_cc_r_reg : out STD_LOGIC;
    txsequence_ctr_en_int_reg_0 : out STD_LOGIC;
    txdatavalid_i : out STD_LOGIC;
    \txseq_counter_i_reg[0]_0\ : out STD_LOGIC;
    \txseq_counter_i_reg[0]_1\ : out STD_LOGIC;
    \txseq_counter_i_reg[0]_2\ : out STD_LOGIC;
    \txseq_counter_i_reg[0]_3\ : out STD_LOGIC;
    txdatavalid_symgen_i : out STD_LOGIC;
    txsequence_ctr_en_int_reg_1 : out STD_LOGIC;
    tx_buf_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pll_lock : out STD_LOGIC;
    init_clk_0 : out STD_LOGIC;
    \txseq_counter_i_reg[0]_4\ : out STD_LOGIC;
    \txseq_counter_i_reg[0]_5\ : out STD_LOGIC;
    \txseq_counter_i_reg[0]_6\ : out STD_LOGIC;
    \txseq_counter_i_reg[0]_7\ : out STD_LOGIC;
    gt_qplllock_quad1_out : in STD_LOGIC;
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    init_clk : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_refclk1_out : in STD_LOGIC;
    gt_qpllclk_quad1_out : in STD_LOGIC;
    gt_qpllrefclk_quad1_out : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    CLK : in STD_LOGIC;
    extend_cb_r : in STD_LOGIC;
    periodic_cb_to_ll : in STD_LOGIC;
    extend_cc_r : in STD_LOGIC;
    Q : in STD_LOGIC;
    CB_STATE : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    rst_pma_init_usrclk_0 : in STD_LOGIC;
    rst_pma_init_usrclk_1 : in STD_LOGIC;
    rst_pma_init_usrclk_2 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    \TX_DATA_reg[59]\ : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 3 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_hdr_lane1_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_hdr_lane2_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_hdr_lane3_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \TXDATA_IN_REG_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \TXDATA_IN_REG_LANE1_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \TXDATA_IN_REG_LANE2_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \TXDATA_IN_REG_LANE3_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mmcm_not_locked_out2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_WRAPPER;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_WRAPPER is
  signal TXDATA_IN_REG : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal TXDATA_IN_REG_LANE1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal TXDATA_IN_REG_LANE2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal TXDATA_IN_REG_LANE3 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal all_start_cb_writes_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of all_start_cb_writes_i : signal is "true";
  signal all_vld_btf_flag_i : STD_LOGIC;
  attribute RTL_KEEP of all_vld_btf_flag_i : signal is "true";
  signal aurora_64b66b_tx_0_multi_gt_i_n_84 : STD_LOGIC;
  signal bit_err_chan_bond_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_i : signal is "true";
  signal bit_err_chan_bond_lane1_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_lane1_i : signal is "true";
  signal bit_err_chan_bond_lane2_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_lane2_i : signal is "true";
  signal bit_err_chan_bond_lane3_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_lane3_i : signal is "true";
  signal data_valid_i_lane1 : STD_LOGIC;
  signal data_valid_i_lane2 : STD_LOGIC;
  signal data_valid_i_lane3 : STD_LOGIC;
  signal do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_i : signal is "true";
  signal do_rd_en_lane1_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_lane1_i : signal is "true";
  signal do_rd_en_lane2_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_lane2_i : signal is "true";
  signal do_rd_en_lane3_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_lane3_i : signal is "true";
  signal final_gater_for_fifo_din_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_i : signal is "true";
  signal final_gater_for_fifo_din_lane1_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_lane1_i : signal is "true";
  signal final_gater_for_fifo_din_lane2_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_lane2_i : signal is "true";
  signal final_gater_for_fifo_din_lane3_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_lane3_i : signal is "true";
  signal gt_qplllock_quad1_i : STD_LOGIC;
  signal gtx_reset_comb : STD_LOGIC;
  signal hard_err_usr : STD_LOGIC;
  signal master_do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of master_do_rd_en_i : signal is "true";
  signal p_0_in_0 : STD_LOGIC;
  signal rx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_i : signal is "true";
  signal rx_fsm_resetdone_ii : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_ii : signal is "true";
  signal scrambled_data_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scrambled_data_lane1_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scrambled_data_lane2_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scrambled_data_lane3_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scrambler_64b66b_gtx0_i_n_0 : STD_LOGIC;
  signal scrambler_64b66b_gtx0_lane1_i_n_1 : STD_LOGIC;
  signal scrambler_64b66b_gtx0_lane2_i_n_1 : STD_LOGIC;
  signal scrambler_64b66b_gtx0_lane3_i_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal stableclk_gtx_reset_comb : STD_LOGIC;
  signal tx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_i : signal is "true";
  signal tx_fsm_resetdone_ii : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_ii : signal is "true";
  signal tx_hdr_lane1_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_hdr_lane2_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_hdr_lane3_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_hdr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txheader_lane1_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txheader_lane2_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txheader_lane3_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txheader_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txseq_counter_i : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \txseq_counter_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[6]_i_2_n_0\ : STD_LOGIC;
  signal txseq_counter_i_lane1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \txseq_counter_i_lane1[6]_i_2_n_0\ : STD_LOGIC;
  signal \txseq_counter_i_lane1_reg_n_0_[0]\ : STD_LOGIC;
  signal \txseq_counter_i_lane1_reg_n_0_[1]\ : STD_LOGIC;
  signal \txseq_counter_i_lane1_reg_n_0_[2]\ : STD_LOGIC;
  signal \txseq_counter_i_lane1_reg_n_0_[3]\ : STD_LOGIC;
  signal \txseq_counter_i_lane1_reg_n_0_[4]\ : STD_LOGIC;
  signal \txseq_counter_i_lane1_reg_n_0_[5]\ : STD_LOGIC;
  signal \txseq_counter_i_lane1_reg_n_0_[6]\ : STD_LOGIC;
  signal txseq_counter_i_lane2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \txseq_counter_i_lane2[6]_i_2_n_0\ : STD_LOGIC;
  signal \txseq_counter_i_lane2_reg_n_0_[0]\ : STD_LOGIC;
  signal \txseq_counter_i_lane2_reg_n_0_[1]\ : STD_LOGIC;
  signal \txseq_counter_i_lane2_reg_n_0_[2]\ : STD_LOGIC;
  signal \txseq_counter_i_lane2_reg_n_0_[3]\ : STD_LOGIC;
  signal \txseq_counter_i_lane2_reg_n_0_[4]\ : STD_LOGIC;
  signal \txseq_counter_i_lane2_reg_n_0_[5]\ : STD_LOGIC;
  signal \txseq_counter_i_lane2_reg_n_0_[6]\ : STD_LOGIC;
  signal txseq_counter_i_lane3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \txseq_counter_i_lane3[6]_i_2_n_0\ : STD_LOGIC;
  signal \txseq_counter_i_lane3_reg_n_0_[0]\ : STD_LOGIC;
  signal \txseq_counter_i_lane3_reg_n_0_[1]\ : STD_LOGIC;
  signal \txseq_counter_i_lane3_reg_n_0_[2]\ : STD_LOGIC;
  signal \txseq_counter_i_lane3_reg_n_0_[3]\ : STD_LOGIC;
  signal \txseq_counter_i_lane3_reg_n_0_[4]\ : STD_LOGIC;
  signal \txseq_counter_i_lane3_reg_n_0_[5]\ : STD_LOGIC;
  signal \txseq_counter_i_lane3_reg_n_0_[6]\ : STD_LOGIC;
  signal \^txseq_counter_i_reg[6]_0\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[6]\ : STD_LOGIC;
  signal txsequence_ctr_en_int : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[55]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \TX_DATA[55]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \TX_DATA[55]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \TX_DATA[55]_i_1__2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \TX_DATA[55]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of TX_HEADER_1_i_2 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \counter_r[0]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \idle4cbCNTR[7]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \txseq_counter_i[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \txseq_counter_i[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \txseq_counter_i[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \txseq_counter_i[3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \txseq_counter_i[4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \txseq_counter_i[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \txseq_counter_i[5]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \txseq_counter_i[6]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \txseq_counter_i_lane1[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \txseq_counter_i_lane1[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \txseq_counter_i_lane1[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \txseq_counter_i_lane1[6]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \txseq_counter_i_lane2[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \txseq_counter_i_lane2[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \txseq_counter_i_lane2[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \txseq_counter_i_lane2[6]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \txseq_counter_i_lane3[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \txseq_counter_i_lane3[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \txseq_counter_i_lane3[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \txseq_counter_i_lane3[6]_i_2\ : label is "soft_lutpair120";
begin
  \txseq_counter_i_reg[6]_0\ <= \^txseq_counter_i_reg[6]_0\;
\TXDATA_IN_REG_LANE1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(0),
      Q => TXDATA_IN_REG_LANE1(0),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(10),
      Q => TXDATA_IN_REG_LANE1(10),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(11),
      Q => TXDATA_IN_REG_LANE1(11),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(12),
      Q => TXDATA_IN_REG_LANE1(12),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(13),
      Q => TXDATA_IN_REG_LANE1(13),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(14),
      Q => TXDATA_IN_REG_LANE1(14),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(15),
      Q => TXDATA_IN_REG_LANE1(15),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(16),
      Q => TXDATA_IN_REG_LANE1(16),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(17),
      Q => TXDATA_IN_REG_LANE1(17),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(18),
      Q => TXDATA_IN_REG_LANE1(18),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(19),
      Q => TXDATA_IN_REG_LANE1(19),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(1),
      Q => TXDATA_IN_REG_LANE1(1),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(20),
      Q => TXDATA_IN_REG_LANE1(20),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(21),
      Q => TXDATA_IN_REG_LANE1(21),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(22),
      Q => TXDATA_IN_REG_LANE1(22),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(23),
      Q => TXDATA_IN_REG_LANE1(23),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(24),
      Q => TXDATA_IN_REG_LANE1(24),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(25),
      Q => TXDATA_IN_REG_LANE1(25),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(26),
      Q => TXDATA_IN_REG_LANE1(26),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(27),
      Q => TXDATA_IN_REG_LANE1(27),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(28),
      Q => TXDATA_IN_REG_LANE1(28),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(29),
      Q => TXDATA_IN_REG_LANE1(29),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(2),
      Q => TXDATA_IN_REG_LANE1(2),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(30),
      Q => TXDATA_IN_REG_LANE1(30),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(31),
      Q => TXDATA_IN_REG_LANE1(31),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(32),
      Q => TXDATA_IN_REG_LANE1(32),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(33),
      Q => TXDATA_IN_REG_LANE1(33),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(34),
      Q => TXDATA_IN_REG_LANE1(34),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(35),
      Q => TXDATA_IN_REG_LANE1(35),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(36),
      Q => TXDATA_IN_REG_LANE1(36),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(37),
      Q => TXDATA_IN_REG_LANE1(37),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(38),
      Q => TXDATA_IN_REG_LANE1(38),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(39),
      Q => TXDATA_IN_REG_LANE1(39),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(3),
      Q => TXDATA_IN_REG_LANE1(3),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(40),
      Q => TXDATA_IN_REG_LANE1(40),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(41),
      Q => TXDATA_IN_REG_LANE1(41),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(42),
      Q => TXDATA_IN_REG_LANE1(42),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(43),
      Q => TXDATA_IN_REG_LANE1(43),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(44),
      Q => TXDATA_IN_REG_LANE1(44),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(45),
      Q => TXDATA_IN_REG_LANE1(45),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(46),
      Q => TXDATA_IN_REG_LANE1(46),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(47),
      Q => TXDATA_IN_REG_LANE1(47),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(48),
      Q => TXDATA_IN_REG_LANE1(48),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(49),
      Q => TXDATA_IN_REG_LANE1(49),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(4),
      Q => TXDATA_IN_REG_LANE1(4),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(50),
      Q => TXDATA_IN_REG_LANE1(50),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(51),
      Q => TXDATA_IN_REG_LANE1(51),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(52),
      Q => TXDATA_IN_REG_LANE1(52),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(53),
      Q => TXDATA_IN_REG_LANE1(53),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(54),
      Q => TXDATA_IN_REG_LANE1(54),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(55),
      Q => TXDATA_IN_REG_LANE1(55),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(56),
      Q => TXDATA_IN_REG_LANE1(56),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(57),
      Q => TXDATA_IN_REG_LANE1(57),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(58),
      Q => TXDATA_IN_REG_LANE1(58),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(59),
      Q => TXDATA_IN_REG_LANE1(59),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(5),
      Q => TXDATA_IN_REG_LANE1(5),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(60),
      Q => TXDATA_IN_REG_LANE1(60),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(61),
      Q => TXDATA_IN_REG_LANE1(61),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(62),
      Q => TXDATA_IN_REG_LANE1(62),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(63),
      Q => TXDATA_IN_REG_LANE1(63),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(6),
      Q => TXDATA_IN_REG_LANE1(6),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(7),
      Q => TXDATA_IN_REG_LANE1(7),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(8),
      Q => TXDATA_IN_REG_LANE1(8),
      R => '0'
    );
\TXDATA_IN_REG_LANE1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE1_reg[63]_0\(9),
      Q => TXDATA_IN_REG_LANE1(9),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(0),
      Q => TXDATA_IN_REG_LANE2(0),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(10),
      Q => TXDATA_IN_REG_LANE2(10),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(11),
      Q => TXDATA_IN_REG_LANE2(11),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(12),
      Q => TXDATA_IN_REG_LANE2(12),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(13),
      Q => TXDATA_IN_REG_LANE2(13),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(14),
      Q => TXDATA_IN_REG_LANE2(14),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(15),
      Q => TXDATA_IN_REG_LANE2(15),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(16),
      Q => TXDATA_IN_REG_LANE2(16),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(17),
      Q => TXDATA_IN_REG_LANE2(17),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(18),
      Q => TXDATA_IN_REG_LANE2(18),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(19),
      Q => TXDATA_IN_REG_LANE2(19),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(1),
      Q => TXDATA_IN_REG_LANE2(1),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(20),
      Q => TXDATA_IN_REG_LANE2(20),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(21),
      Q => TXDATA_IN_REG_LANE2(21),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(22),
      Q => TXDATA_IN_REG_LANE2(22),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(23),
      Q => TXDATA_IN_REG_LANE2(23),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(24),
      Q => TXDATA_IN_REG_LANE2(24),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(25),
      Q => TXDATA_IN_REG_LANE2(25),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(26),
      Q => TXDATA_IN_REG_LANE2(26),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(27),
      Q => TXDATA_IN_REG_LANE2(27),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(28),
      Q => TXDATA_IN_REG_LANE2(28),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(29),
      Q => TXDATA_IN_REG_LANE2(29),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(2),
      Q => TXDATA_IN_REG_LANE2(2),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(30),
      Q => TXDATA_IN_REG_LANE2(30),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(31),
      Q => TXDATA_IN_REG_LANE2(31),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(32),
      Q => TXDATA_IN_REG_LANE2(32),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(33),
      Q => TXDATA_IN_REG_LANE2(33),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(34),
      Q => TXDATA_IN_REG_LANE2(34),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(35),
      Q => TXDATA_IN_REG_LANE2(35),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(36),
      Q => TXDATA_IN_REG_LANE2(36),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(37),
      Q => TXDATA_IN_REG_LANE2(37),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(38),
      Q => TXDATA_IN_REG_LANE2(38),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(39),
      Q => TXDATA_IN_REG_LANE2(39),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(3),
      Q => TXDATA_IN_REG_LANE2(3),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(40),
      Q => TXDATA_IN_REG_LANE2(40),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(41),
      Q => TXDATA_IN_REG_LANE2(41),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(42),
      Q => TXDATA_IN_REG_LANE2(42),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(43),
      Q => TXDATA_IN_REG_LANE2(43),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(44),
      Q => TXDATA_IN_REG_LANE2(44),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(45),
      Q => TXDATA_IN_REG_LANE2(45),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(46),
      Q => TXDATA_IN_REG_LANE2(46),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(47),
      Q => TXDATA_IN_REG_LANE2(47),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(48),
      Q => TXDATA_IN_REG_LANE2(48),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(49),
      Q => TXDATA_IN_REG_LANE2(49),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(4),
      Q => TXDATA_IN_REG_LANE2(4),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(50),
      Q => TXDATA_IN_REG_LANE2(50),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(51),
      Q => TXDATA_IN_REG_LANE2(51),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(52),
      Q => TXDATA_IN_REG_LANE2(52),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(53),
      Q => TXDATA_IN_REG_LANE2(53),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(54),
      Q => TXDATA_IN_REG_LANE2(54),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(55),
      Q => TXDATA_IN_REG_LANE2(55),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(56),
      Q => TXDATA_IN_REG_LANE2(56),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(57),
      Q => TXDATA_IN_REG_LANE2(57),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(58),
      Q => TXDATA_IN_REG_LANE2(58),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(59),
      Q => TXDATA_IN_REG_LANE2(59),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(5),
      Q => TXDATA_IN_REG_LANE2(5),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(60),
      Q => TXDATA_IN_REG_LANE2(60),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(61),
      Q => TXDATA_IN_REG_LANE2(61),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(62),
      Q => TXDATA_IN_REG_LANE2(62),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(63),
      Q => TXDATA_IN_REG_LANE2(63),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(6),
      Q => TXDATA_IN_REG_LANE2(6),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(7),
      Q => TXDATA_IN_REG_LANE2(7),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(8),
      Q => TXDATA_IN_REG_LANE2(8),
      R => '0'
    );
\TXDATA_IN_REG_LANE2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE2_reg[63]_0\(9),
      Q => TXDATA_IN_REG_LANE2(9),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(0),
      Q => TXDATA_IN_REG_LANE3(0),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(10),
      Q => TXDATA_IN_REG_LANE3(10),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(11),
      Q => TXDATA_IN_REG_LANE3(11),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(12),
      Q => TXDATA_IN_REG_LANE3(12),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(13),
      Q => TXDATA_IN_REG_LANE3(13),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(14),
      Q => TXDATA_IN_REG_LANE3(14),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(15),
      Q => TXDATA_IN_REG_LANE3(15),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(16),
      Q => TXDATA_IN_REG_LANE3(16),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(17),
      Q => TXDATA_IN_REG_LANE3(17),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(18),
      Q => TXDATA_IN_REG_LANE3(18),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(19),
      Q => TXDATA_IN_REG_LANE3(19),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(1),
      Q => TXDATA_IN_REG_LANE3(1),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(20),
      Q => TXDATA_IN_REG_LANE3(20),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(21),
      Q => TXDATA_IN_REG_LANE3(21),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(22),
      Q => TXDATA_IN_REG_LANE3(22),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(23),
      Q => TXDATA_IN_REG_LANE3(23),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(24),
      Q => TXDATA_IN_REG_LANE3(24),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(25),
      Q => TXDATA_IN_REG_LANE3(25),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(26),
      Q => TXDATA_IN_REG_LANE3(26),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(27),
      Q => TXDATA_IN_REG_LANE3(27),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(28),
      Q => TXDATA_IN_REG_LANE3(28),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(29),
      Q => TXDATA_IN_REG_LANE3(29),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(2),
      Q => TXDATA_IN_REG_LANE3(2),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(30),
      Q => TXDATA_IN_REG_LANE3(30),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(31),
      Q => TXDATA_IN_REG_LANE3(31),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(32),
      Q => TXDATA_IN_REG_LANE3(32),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(33),
      Q => TXDATA_IN_REG_LANE3(33),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(34),
      Q => TXDATA_IN_REG_LANE3(34),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(35),
      Q => TXDATA_IN_REG_LANE3(35),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(36),
      Q => TXDATA_IN_REG_LANE3(36),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(37),
      Q => TXDATA_IN_REG_LANE3(37),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(38),
      Q => TXDATA_IN_REG_LANE3(38),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(39),
      Q => TXDATA_IN_REG_LANE3(39),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(3),
      Q => TXDATA_IN_REG_LANE3(3),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(40),
      Q => TXDATA_IN_REG_LANE3(40),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(41),
      Q => TXDATA_IN_REG_LANE3(41),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(42),
      Q => TXDATA_IN_REG_LANE3(42),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(43),
      Q => TXDATA_IN_REG_LANE3(43),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(44),
      Q => TXDATA_IN_REG_LANE3(44),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(45),
      Q => TXDATA_IN_REG_LANE3(45),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(46),
      Q => TXDATA_IN_REG_LANE3(46),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(47),
      Q => TXDATA_IN_REG_LANE3(47),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(48),
      Q => TXDATA_IN_REG_LANE3(48),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(49),
      Q => TXDATA_IN_REG_LANE3(49),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(4),
      Q => TXDATA_IN_REG_LANE3(4),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(50),
      Q => TXDATA_IN_REG_LANE3(50),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(51),
      Q => TXDATA_IN_REG_LANE3(51),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(52),
      Q => TXDATA_IN_REG_LANE3(52),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(53),
      Q => TXDATA_IN_REG_LANE3(53),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(54),
      Q => TXDATA_IN_REG_LANE3(54),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(55),
      Q => TXDATA_IN_REG_LANE3(55),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(56),
      Q => TXDATA_IN_REG_LANE3(56),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(57),
      Q => TXDATA_IN_REG_LANE3(57),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(58),
      Q => TXDATA_IN_REG_LANE3(58),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(59),
      Q => TXDATA_IN_REG_LANE3(59),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(5),
      Q => TXDATA_IN_REG_LANE3(5),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(60),
      Q => TXDATA_IN_REG_LANE3(60),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(61),
      Q => TXDATA_IN_REG_LANE3(61),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(62),
      Q => TXDATA_IN_REG_LANE3(62),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(63),
      Q => TXDATA_IN_REG_LANE3(63),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(6),
      Q => TXDATA_IN_REG_LANE3(6),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(7),
      Q => TXDATA_IN_REG_LANE3(7),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(8),
      Q => TXDATA_IN_REG_LANE3(8),
      R => '0'
    );
\TXDATA_IN_REG_LANE3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_LANE3_reg[63]_0\(9),
      Q => TXDATA_IN_REG_LANE3(9),
      R => '0'
    );
\TXDATA_IN_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(0),
      Q => TXDATA_IN_REG(0),
      R => '0'
    );
\TXDATA_IN_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(10),
      Q => TXDATA_IN_REG(10),
      R => '0'
    );
\TXDATA_IN_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(11),
      Q => TXDATA_IN_REG(11),
      R => '0'
    );
\TXDATA_IN_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(12),
      Q => TXDATA_IN_REG(12),
      R => '0'
    );
\TXDATA_IN_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(13),
      Q => TXDATA_IN_REG(13),
      R => '0'
    );
\TXDATA_IN_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(14),
      Q => TXDATA_IN_REG(14),
      R => '0'
    );
\TXDATA_IN_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(15),
      Q => TXDATA_IN_REG(15),
      R => '0'
    );
\TXDATA_IN_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(16),
      Q => TXDATA_IN_REG(16),
      R => '0'
    );
\TXDATA_IN_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(17),
      Q => TXDATA_IN_REG(17),
      R => '0'
    );
\TXDATA_IN_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(18),
      Q => TXDATA_IN_REG(18),
      R => '0'
    );
\TXDATA_IN_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(19),
      Q => TXDATA_IN_REG(19),
      R => '0'
    );
\TXDATA_IN_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(1),
      Q => TXDATA_IN_REG(1),
      R => '0'
    );
\TXDATA_IN_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(20),
      Q => TXDATA_IN_REG(20),
      R => '0'
    );
\TXDATA_IN_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(21),
      Q => TXDATA_IN_REG(21),
      R => '0'
    );
\TXDATA_IN_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(22),
      Q => TXDATA_IN_REG(22),
      R => '0'
    );
\TXDATA_IN_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(23),
      Q => TXDATA_IN_REG(23),
      R => '0'
    );
\TXDATA_IN_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(24),
      Q => TXDATA_IN_REG(24),
      R => '0'
    );
\TXDATA_IN_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(25),
      Q => TXDATA_IN_REG(25),
      R => '0'
    );
\TXDATA_IN_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(26),
      Q => TXDATA_IN_REG(26),
      R => '0'
    );
\TXDATA_IN_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(27),
      Q => TXDATA_IN_REG(27),
      R => '0'
    );
\TXDATA_IN_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(28),
      Q => TXDATA_IN_REG(28),
      R => '0'
    );
\TXDATA_IN_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(29),
      Q => TXDATA_IN_REG(29),
      R => '0'
    );
\TXDATA_IN_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(2),
      Q => TXDATA_IN_REG(2),
      R => '0'
    );
\TXDATA_IN_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(30),
      Q => TXDATA_IN_REG(30),
      R => '0'
    );
\TXDATA_IN_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(31),
      Q => TXDATA_IN_REG(31),
      R => '0'
    );
\TXDATA_IN_REG_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(32),
      Q => TXDATA_IN_REG(32),
      R => '0'
    );
\TXDATA_IN_REG_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(33),
      Q => TXDATA_IN_REG(33),
      R => '0'
    );
\TXDATA_IN_REG_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(34),
      Q => TXDATA_IN_REG(34),
      R => '0'
    );
\TXDATA_IN_REG_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(35),
      Q => TXDATA_IN_REG(35),
      R => '0'
    );
\TXDATA_IN_REG_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(36),
      Q => TXDATA_IN_REG(36),
      R => '0'
    );
\TXDATA_IN_REG_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(37),
      Q => TXDATA_IN_REG(37),
      R => '0'
    );
\TXDATA_IN_REG_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(38),
      Q => TXDATA_IN_REG(38),
      R => '0'
    );
\TXDATA_IN_REG_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(39),
      Q => TXDATA_IN_REG(39),
      R => '0'
    );
\TXDATA_IN_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(3),
      Q => TXDATA_IN_REG(3),
      R => '0'
    );
\TXDATA_IN_REG_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(40),
      Q => TXDATA_IN_REG(40),
      R => '0'
    );
\TXDATA_IN_REG_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(41),
      Q => TXDATA_IN_REG(41),
      R => '0'
    );
\TXDATA_IN_REG_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(42),
      Q => TXDATA_IN_REG(42),
      R => '0'
    );
\TXDATA_IN_REG_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(43),
      Q => TXDATA_IN_REG(43),
      R => '0'
    );
\TXDATA_IN_REG_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(44),
      Q => TXDATA_IN_REG(44),
      R => '0'
    );
\TXDATA_IN_REG_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(45),
      Q => TXDATA_IN_REG(45),
      R => '0'
    );
\TXDATA_IN_REG_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(46),
      Q => TXDATA_IN_REG(46),
      R => '0'
    );
\TXDATA_IN_REG_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(47),
      Q => TXDATA_IN_REG(47),
      R => '0'
    );
\TXDATA_IN_REG_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(48),
      Q => TXDATA_IN_REG(48),
      R => '0'
    );
\TXDATA_IN_REG_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(49),
      Q => TXDATA_IN_REG(49),
      R => '0'
    );
\TXDATA_IN_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(4),
      Q => TXDATA_IN_REG(4),
      R => '0'
    );
\TXDATA_IN_REG_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(50),
      Q => TXDATA_IN_REG(50),
      R => '0'
    );
\TXDATA_IN_REG_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(51),
      Q => TXDATA_IN_REG(51),
      R => '0'
    );
\TXDATA_IN_REG_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(52),
      Q => TXDATA_IN_REG(52),
      R => '0'
    );
\TXDATA_IN_REG_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(53),
      Q => TXDATA_IN_REG(53),
      R => '0'
    );
\TXDATA_IN_REG_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(54),
      Q => TXDATA_IN_REG(54),
      R => '0'
    );
\TXDATA_IN_REG_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(55),
      Q => TXDATA_IN_REG(55),
      R => '0'
    );
\TXDATA_IN_REG_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(56),
      Q => TXDATA_IN_REG(56),
      R => '0'
    );
\TXDATA_IN_REG_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(57),
      Q => TXDATA_IN_REG(57),
      R => '0'
    );
\TXDATA_IN_REG_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(58),
      Q => TXDATA_IN_REG(58),
      R => '0'
    );
\TXDATA_IN_REG_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(59),
      Q => TXDATA_IN_REG(59),
      R => '0'
    );
\TXDATA_IN_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(5),
      Q => TXDATA_IN_REG(5),
      R => '0'
    );
\TXDATA_IN_REG_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(60),
      Q => TXDATA_IN_REG(60),
      R => '0'
    );
\TXDATA_IN_REG_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(61),
      Q => TXDATA_IN_REG(61),
      R => '0'
    );
\TXDATA_IN_REG_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(62),
      Q => TXDATA_IN_REG(62),
      R => '0'
    );
\TXDATA_IN_REG_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(63),
      Q => TXDATA_IN_REG(63),
      R => '0'
    );
\TXDATA_IN_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(6),
      Q => TXDATA_IN_REG(6),
      R => '0'
    );
\TXDATA_IN_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(7),
      Q => TXDATA_IN_REG(7),
      R => '0'
    );
\TXDATA_IN_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(8),
      Q => TXDATA_IN_REG(8),
      R => '0'
    );
\TXDATA_IN_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \TXDATA_IN_REG_reg[63]_0\(9),
      Q => TXDATA_IN_REG(9),
      R => '0'
    );
\TX_DATA[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \^txseq_counter_i_reg[6]_0\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => rst_pma_init_usrclk,
      O => \txseq_counter_i_reg[0]_0\
    );
\TX_DATA[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \^txseq_counter_i_reg[6]_0\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => rst_pma_init_usrclk_0,
      O => \txseq_counter_i_reg[0]_1\
    );
\TX_DATA[55]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \^txseq_counter_i_reg[6]_0\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => rst_pma_init_usrclk_1,
      O => \txseq_counter_i_reg[0]_2\
    );
\TX_DATA[55]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \^txseq_counter_i_reg[6]_0\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => rst_pma_init_usrclk_2,
      O => \txseq_counter_i_reg[0]_3\
    );
\TX_DATA[55]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[6]\,
      I1 => \txseq_counter_i_reg_n_0_[3]\,
      I2 => \txseq_counter_i_reg_n_0_[2]\,
      I3 => \txseq_counter_i_reg_n_0_[4]\,
      I4 => \txseq_counter_i_reg_n_0_[5]\,
      O => \^txseq_counter_i_reg[6]_0\
    );
\TX_DATA[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF00BF00BF0000"
    )
        port map (
      I0 => \^txseq_counter_i_reg[6]_0\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => rst_pma_init_usrclk,
      I4 => \TX_DATA_reg[59]\,
      I5 => gen_cc_i(0),
      O => \txseq_counter_i_reg[0]_4\
    );
\TX_DATA[62]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF00BF00BF0000"
    )
        port map (
      I0 => \^txseq_counter_i_reg[6]_0\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => rst_pma_init_usrclk_0,
      I4 => \TX_DATA_reg[59]\,
      I5 => gen_cc_i(1),
      O => \txseq_counter_i_reg[0]_5\
    );
\TX_DATA[62]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF00BF00BF0000"
    )
        port map (
      I0 => \^txseq_counter_i_reg[6]_0\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => rst_pma_init_usrclk_1,
      I4 => \TX_DATA_reg[59]\,
      I5 => gen_cc_i(2),
      O => \txseq_counter_i_reg[0]_6\
    );
\TX_DATA[62]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF00BF00BF0000"
    )
        port map (
      I0 => \^txseq_counter_i_reg[6]_0\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => rst_pma_init_usrclk_2,
      I4 => \TX_DATA_reg[59]\,
      I5 => gen_cc_i(3),
      O => \txseq_counter_i_reg[0]_7\
    );
TX_HEADER_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[1]\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \^txseq_counter_i_reg[6]_0\,
      O => txdatavalid_symgen_i
    );
aurora_64b66b_tx_0_multi_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_MULTI_GT
     port map (
      CLK => CLK,
      E(0) => sel,
      R0 => R0,
      drpaddr_in(39 downto 0) => drpaddr_in(39 downto 0),
      drpdi_in(63 downto 0) => drpdi_in(63 downto 0),
      drpdo_out(63 downto 0) => drpdo_out(63 downto 0),
      drpen_in(3 downto 0) => drpen_in(3 downto 0),
      drprdy_out(3 downto 0) => drprdy_out(3 downto 0),
      drpwe_in(3 downto 0) => drpwe_in(3 downto 0),
      gt_powergood(3 downto 0) => gt_powergood(3 downto 0),
      gt_qpllclk_quad1_out => gt_qpllclk_quad1_out,
      gt_qpllrefclk_quad1_out => gt_qpllrefclk_quad1_out,
      gt_refclk1_out => gt_refclk1_out,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      gtwiz_reset_rx_done_out(0) => rx_fsm_resetdone_i,
      gtwiz_reset_tx_done_out(0) => tx_fsm_resetdone_i,
      gtwiz_userdata_tx_in(255 downto 192) => scrambled_data_lane3_i(63 downto 0),
      gtwiz_userdata_tx_in(191 downto 128) => scrambled_data_lane2_i(63 downto 0),
      gtwiz_userdata_tx_in(127 downto 64) => scrambled_data_lane1_i(63 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => scrambled_data_i(63 downto 0),
      init_clk => init_clk,
      init_clk_0 => aurora_64b66b_tx_0_multi_gt_i_n_84,
      init_clk_1 => init_clk_0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      \out\ => gt_qplllock_quad1_i,
      tx_buf_err_i(0) => tx_buf_err_i(0),
      tx_out_clk => tx_out_clk,
      txheader_in(7 downto 6) => txheader_lane3_r(1 downto 0),
      txheader_in(5 downto 4) => txheader_lane2_r(1 downto 0),
      txheader_in(3 downto 2) => txheader_lane1_r(1 downto 0),
      txheader_in(1 downto 0) => txheader_r(1 downto 0),
      txn(0 to 3) => txn(0 to 3),
      txp(0 to 3) => txp(0 to 3),
      txsequence_in(27) => \txseq_counter_i_lane3_reg_n_0_[6]\,
      txsequence_in(26) => \txseq_counter_i_lane3_reg_n_0_[5]\,
      txsequence_in(25) => \txseq_counter_i_lane3_reg_n_0_[4]\,
      txsequence_in(24) => \txseq_counter_i_lane3_reg_n_0_[3]\,
      txsequence_in(23) => \txseq_counter_i_lane3_reg_n_0_[2]\,
      txsequence_in(22) => \txseq_counter_i_lane3_reg_n_0_[1]\,
      txsequence_in(21) => \txseq_counter_i_lane3_reg_n_0_[0]\,
      txsequence_in(20) => \txseq_counter_i_lane2_reg_n_0_[6]\,
      txsequence_in(19) => \txseq_counter_i_lane2_reg_n_0_[5]\,
      txsequence_in(18) => \txseq_counter_i_lane2_reg_n_0_[4]\,
      txsequence_in(17) => \txseq_counter_i_lane2_reg_n_0_[3]\,
      txsequence_in(16) => \txseq_counter_i_lane2_reg_n_0_[2]\,
      txsequence_in(15) => \txseq_counter_i_lane2_reg_n_0_[1]\,
      txsequence_in(14) => \txseq_counter_i_lane2_reg_n_0_[0]\,
      txsequence_in(13) => \txseq_counter_i_lane1_reg_n_0_[6]\,
      txsequence_in(12) => \txseq_counter_i_lane1_reg_n_0_[5]\,
      txsequence_in(11) => \txseq_counter_i_lane1_reg_n_0_[4]\,
      txsequence_in(10) => \txseq_counter_i_lane1_reg_n_0_[3]\,
      txsequence_in(9) => \txseq_counter_i_lane1_reg_n_0_[2]\,
      txsequence_in(8) => \txseq_counter_i_lane1_reg_n_0_[1]\,
      txsequence_in(7) => \txseq_counter_i_lane1_reg_n_0_[0]\,
      txsequence_in(6) => \txseq_counter_i_reg_n_0_[6]\,
      txsequence_in(5) => \txseq_counter_i_reg_n_0_[5]\,
      txsequence_in(4) => \txseq_counter_i_reg_n_0_[4]\,
      txsequence_in(3) => \txseq_counter_i_reg_n_0_[3]\,
      txsequence_in(2) => \txseq_counter_i_reg_n_0_[2]\,
      txsequence_in(1) => \txseq_counter_i_reg_n_0_[1]\,
      txsequence_in(0) => \txseq_counter_i_reg_n_0_[0]\
    );
\counter_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDB"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[0]\,
      I1 => \txseq_counter_i_reg_n_0_[1]\,
      I2 => txsequence_ctr_en_int,
      I3 => \^txseq_counter_i_reg[6]_0\,
      O => txdatavalid_i
    );
extend_cb_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AB00BA00AA00"
    )
        port map (
      I0 => extend_cb_r,
      I1 => \^txseq_counter_i_reg[6]_0\,
      I2 => txsequence_ctr_en_int,
      I3 => periodic_cb_to_ll,
      I4 => \txseq_counter_i_reg_n_0_[0]\,
      I5 => \txseq_counter_i_reg_n_0_[1]\,
      O => extend_cb_r_reg
    );
extend_cc_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AB00BA00AA00"
    )
        port map (
      I0 => extend_cc_r,
      I1 => \^txseq_counter_i_reg[6]_0\,
      I2 => txsequence_ctr_en_int,
      I3 => Q,
      I4 => \txseq_counter_i_reg_n_0_[0]\,
      I5 => \txseq_counter_i_reg_n_0_[1]\,
      O => extend_cc_r_reg
    );
hard_err_usr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => aurora_64b66b_tx_0_multi_gt_i_n_84,
      Q => hard_err_usr,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rx_fsm_resetdone_ii
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => do_rd_en_i
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => do_rd_en_lane3_i
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => bit_err_chan_bond_lane3_i
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => final_gater_for_fifo_din_lane3_i
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => all_start_cb_writes_i
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => master_do_rd_en_i
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => all_vld_btf_flag_i
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => bit_err_chan_bond_i
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => final_gater_for_fifo_din_i
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => do_rd_en_lane1_i
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => bit_err_chan_bond_lane1_i
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => final_gater_for_fifo_din_lane1_i
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => do_rd_en_lane2_i
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => bit_err_chan_bond_lane2_i
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => final_gater_for_fifo_din_lane2_i
    );
\idle4cbCNTR[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBEF"
    )
        port map (
      I0 => \^txseq_counter_i_reg[6]_0\,
      I1 => txsequence_ctr_en_int,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => \txseq_counter_i_reg_n_0_[0]\,
      I4 => CB_STATE,
      O => txsequence_ctr_en_int_reg_0
    );
\idle4cbCNTR[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => txsequence_ctr_en_int,
      I1 => \txseq_counter_i_reg_n_0_[1]\,
      I2 => \txseq_counter_i_reg_n_0_[0]\,
      O => txsequence_ctr_en_int_reg_1
    );
scrambler_64b66b_gtx0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B
     port map (
      CLK => CLK,
      Q(6) => \txseq_counter_i_reg_n_0_[6]\,
      Q(5) => \txseq_counter_i_reg_n_0_[5]\,
      Q(4) => \txseq_counter_i_reg_n_0_[4]\,
      Q(3) => \txseq_counter_i_reg_n_0_[3]\,
      Q(2) => \txseq_counter_i_reg_n_0_[2]\,
      Q(1) => \txseq_counter_i_reg_n_0_[1]\,
      Q(0) => \txseq_counter_i_reg_n_0_[0]\,
      SCRAMBLED_DATA_OUT(63 downto 0) => scrambled_data_i(63 downto 0),
      \SCRAMBLED_DATA_OUT_reg[63]_0\(63 downto 0) => TXDATA_IN_REG(63 downto 0),
      \txseq_counter_i_reg[4]\ => scrambler_64b66b_gtx0_i_n_0
    );
scrambler_64b66b_gtx0_lane1_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_23
     port map (
      CLK => CLK,
      E(0) => data_valid_i_lane1,
      Q(6) => \txseq_counter_i_lane1_reg_n_0_[6]\,
      Q(5) => \txseq_counter_i_lane1_reg_n_0_[5]\,
      Q(4) => \txseq_counter_i_lane1_reg_n_0_[4]\,
      Q(3) => \txseq_counter_i_lane1_reg_n_0_[3]\,
      Q(2) => \txseq_counter_i_lane1_reg_n_0_[2]\,
      Q(1) => \txseq_counter_i_lane1_reg_n_0_[1]\,
      Q(0) => \txseq_counter_i_lane1_reg_n_0_[0]\,
      SCRAMBLED_DATA_OUT(63 downto 0) => scrambled_data_lane1_i(63 downto 0),
      \SCRAMBLED_DATA_OUT_reg[63]_0\(63 downto 0) => TXDATA_IN_REG_LANE1(63 downto 0),
      \txseq_counter_i_lane1_reg[6]\ => scrambler_64b66b_gtx0_lane1_i_n_1
    );
scrambler_64b66b_gtx0_lane2_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_24
     port map (
      CLK => CLK,
      E(0) => data_valid_i_lane2,
      Q(6) => \txseq_counter_i_lane2_reg_n_0_[6]\,
      Q(5) => \txseq_counter_i_lane2_reg_n_0_[5]\,
      Q(4) => \txseq_counter_i_lane2_reg_n_0_[4]\,
      Q(3) => \txseq_counter_i_lane2_reg_n_0_[3]\,
      Q(2) => \txseq_counter_i_lane2_reg_n_0_[2]\,
      Q(1) => \txseq_counter_i_lane2_reg_n_0_[1]\,
      Q(0) => \txseq_counter_i_lane2_reg_n_0_[0]\,
      SCRAMBLED_DATA_OUT(63 downto 0) => scrambled_data_lane2_i(63 downto 0),
      \SCRAMBLED_DATA_OUT_reg[63]_0\(63 downto 0) => TXDATA_IN_REG_LANE2(63 downto 0),
      \txseq_counter_i_lane2_reg[6]\ => scrambler_64b66b_gtx0_lane2_i_n_1
    );
scrambler_64b66b_gtx0_lane3_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SCRAMBLER_64B66B_25
     port map (
      CLK => CLK,
      E(0) => data_valid_i_lane3,
      Q(6) => \txseq_counter_i_lane3_reg_n_0_[6]\,
      Q(5) => \txseq_counter_i_lane3_reg_n_0_[5]\,
      Q(4) => \txseq_counter_i_lane3_reg_n_0_[4]\,
      Q(3) => \txseq_counter_i_lane3_reg_n_0_[3]\,
      Q(2) => \txseq_counter_i_lane3_reg_n_0_[2]\,
      Q(1) => \txseq_counter_i_lane3_reg_n_0_[1]\,
      Q(0) => \txseq_counter_i_lane3_reg_n_0_[0]\,
      SCRAMBLED_DATA_OUT(63 downto 0) => scrambled_data_lane3_i(63 downto 0),
      \SCRAMBLED_DATA_OUT_reg[63]_0\(63 downto 0) => TXDATA_IN_REG_LANE3(63 downto 0),
      \txseq_counter_i_lane3_reg[6]\ => scrambler_64b66b_gtx0_lane3_i_n_1
    );
\tx_hdr_lane1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \tx_hdr_lane1_r_reg[1]_0\(0),
      Q => tx_hdr_lane1_r(0),
      R => '0'
    );
\tx_hdr_lane1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \tx_hdr_lane1_r_reg[1]_0\(1),
      Q => tx_hdr_lane1_r(1),
      R => '0'
    );
\tx_hdr_lane2_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \tx_hdr_lane2_r_reg[1]_0\(0),
      Q => tx_hdr_lane2_r(0),
      R => '0'
    );
\tx_hdr_lane2_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \tx_hdr_lane2_r_reg[1]_0\(1),
      Q => tx_hdr_lane2_r(1),
      R => '0'
    );
\tx_hdr_lane3_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \tx_hdr_lane3_r_reg[1]_0\(0),
      Q => tx_hdr_lane3_r(0),
      R => '0'
    );
\tx_hdr_lane3_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \tx_hdr_lane3_r_reg[1]_0\(1),
      Q => tx_hdr_lane3_r(1),
      R => '0'
    );
\tx_hdr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => tx_hdr_r(0),
      R => '0'
    );
\tx_hdr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => tx_hdr_r(1),
      R => '0'
    );
\txheader_lane1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tx_hdr_lane1_r(0),
      Q => txheader_lane1_r(0),
      R => '0'
    );
\txheader_lane1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tx_hdr_lane1_r(1),
      Q => txheader_lane1_r(1),
      R => '0'
    );
\txheader_lane2_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tx_hdr_lane2_r(0),
      Q => txheader_lane2_r(0),
      R => '0'
    );
\txheader_lane2_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tx_hdr_lane2_r(1),
      Q => txheader_lane2_r(1),
      R => '0'
    );
\txheader_lane3_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tx_hdr_lane3_r(0),
      Q => txheader_lane3_r(0),
      R => '0'
    );
\txheader_lane3_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tx_hdr_lane3_r(1),
      Q => txheader_lane3_r(1),
      R => '0'
    );
\txheader_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tx_hdr_r(0),
      Q => txheader_r(0),
      R => '0'
    );
\txheader_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tx_hdr_r(1),
      Q => txheader_r(1),
      R => '0'
    );
\txseq_counter_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => scrambler_64b66b_gtx0_i_n_0,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      O => txseq_counter_i(0)
    );
\txseq_counter_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[1]\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      O => txseq_counter_i(1)
    );
\txseq_counter_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[1]\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[2]\,
      O => txseq_counter_i(2)
    );
\txseq_counter_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[2]\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => \txseq_counter_i_reg_n_0_[3]\,
      O => txseq_counter_i(3)
    );
\txseq_counter_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[2]\,
      I1 => \txseq_counter_i_reg_n_0_[3]\,
      I2 => \txseq_counter_i_reg_n_0_[0]\,
      I3 => \txseq_counter_i_reg_n_0_[1]\,
      I4 => \txseq_counter_i_reg_n_0_[4]\,
      O => txseq_counter_i(4)
    );
\txseq_counter_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC3CC8C8"
    )
        port map (
      I0 => \txseq_counter_i[5]_i_2_n_0\,
      I1 => \txseq_counter_i_reg_n_0_[5]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => \txseq_counter_i[5]_i_3_n_0\,
      I4 => \txseq_counter_i_reg_n_0_[0]\,
      O => txseq_counter_i(5)
    );
\txseq_counter_i[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[3]\,
      I1 => \txseq_counter_i_reg_n_0_[2]\,
      I2 => \txseq_counter_i_reg_n_0_[6]\,
      I3 => \txseq_counter_i_reg_n_0_[4]\,
      O => \txseq_counter_i[5]_i_2_n_0\
    );
\txseq_counter_i[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[3]\,
      I1 => \txseq_counter_i_reg_n_0_[2]\,
      I2 => \txseq_counter_i_reg_n_0_[4]\,
      O => \txseq_counter_i[5]_i_3_n_0\
    );
\txseq_counter_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2F0F0F0F0F0F0F0"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[5]\,
      I1 => \txseq_counter_i[6]_i_2_n_0\,
      I2 => \txseq_counter_i_reg_n_0_[6]\,
      I3 => \txseq_counter_i_reg_n_0_[3]\,
      I4 => \txseq_counter_i_reg_n_0_[2]\,
      I5 => \txseq_counter_i_reg_n_0_[4]\,
      O => txseq_counter_i(6)
    );
\txseq_counter_i[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[0]\,
      I1 => \txseq_counter_i_reg_n_0_[1]\,
      O => \txseq_counter_i[6]_i_2_n_0\
    );
\txseq_counter_i_lane1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => scrambler_64b66b_gtx0_lane1_i_n_1,
      I1 => \txseq_counter_i_lane1_reg_n_0_[0]\,
      O => txseq_counter_i_lane1(0)
    );
\txseq_counter_i_lane1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => data_valid_i_lane1,
      I1 => \txseq_counter_i_lane1_reg_n_0_[1]\,
      I2 => \txseq_counter_i_lane1_reg_n_0_[0]\,
      O => txseq_counter_i_lane1(1)
    );
\txseq_counter_i_lane1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => data_valid_i_lane1,
      I1 => \txseq_counter_i_lane1_reg_n_0_[2]\,
      I2 => \txseq_counter_i_lane1_reg_n_0_[0]\,
      I3 => \txseq_counter_i_lane1_reg_n_0_[1]\,
      O => txseq_counter_i_lane1(2)
    );
\txseq_counter_i_lane1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => data_valid_i_lane1,
      I1 => \txseq_counter_i_lane1_reg_n_0_[3]\,
      I2 => \txseq_counter_i_lane1_reg_n_0_[1]\,
      I3 => \txseq_counter_i_lane1_reg_n_0_[0]\,
      I4 => \txseq_counter_i_lane1_reg_n_0_[2]\,
      O => txseq_counter_i_lane1(3)
    );
\txseq_counter_i_lane1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => data_valid_i_lane1,
      I1 => \txseq_counter_i_lane1_reg_n_0_[4]\,
      I2 => \txseq_counter_i_lane1_reg_n_0_[2]\,
      I3 => \txseq_counter_i_lane1_reg_n_0_[0]\,
      I4 => \txseq_counter_i_lane1_reg_n_0_[1]\,
      I5 => \txseq_counter_i_lane1_reg_n_0_[3]\,
      O => txseq_counter_i_lane1(4)
    );
\txseq_counter_i_lane1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => data_valid_i_lane1,
      I1 => \txseq_counter_i_lane1_reg_n_0_[5]\,
      I2 => \txseq_counter_i_lane1_reg_n_0_[4]\,
      I3 => \txseq_counter_i_lane1_reg_n_0_[3]\,
      I4 => \txseq_counter_i_lane1[6]_i_2_n_0\,
      O => txseq_counter_i_lane1(5)
    );
\txseq_counter_i_lane1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => data_valid_i_lane1,
      I1 => \txseq_counter_i_lane1_reg_n_0_[6]\,
      I2 => \txseq_counter_i_lane1_reg_n_0_[3]\,
      I3 => \txseq_counter_i_lane1_reg_n_0_[4]\,
      I4 => \txseq_counter_i_lane1_reg_n_0_[5]\,
      I5 => \txseq_counter_i_lane1[6]_i_2_n_0\,
      O => txseq_counter_i_lane1(6)
    );
\txseq_counter_i_lane1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \txseq_counter_i_lane1_reg_n_0_[1]\,
      I1 => \txseq_counter_i_lane1_reg_n_0_[0]\,
      I2 => \txseq_counter_i_lane1_reg_n_0_[2]\,
      O => \txseq_counter_i_lane1[6]_i_2_n_0\
    );
\txseq_counter_i_lane1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane1(0),
      Q => \txseq_counter_i_lane1_reg_n_0_[0]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane1(1),
      Q => \txseq_counter_i_lane1_reg_n_0_[1]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane1(2),
      Q => \txseq_counter_i_lane1_reg_n_0_[2]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane1(3),
      Q => \txseq_counter_i_lane1_reg_n_0_[3]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane1(4),
      Q => \txseq_counter_i_lane1_reg_n_0_[4]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane1(5),
      Q => \txseq_counter_i_lane1_reg_n_0_[5]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane1(6),
      Q => \txseq_counter_i_lane1_reg_n_0_[6]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane2[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => scrambler_64b66b_gtx0_lane2_i_n_1,
      I1 => \txseq_counter_i_lane2_reg_n_0_[0]\,
      O => txseq_counter_i_lane2(0)
    );
\txseq_counter_i_lane2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => data_valid_i_lane2,
      I1 => \txseq_counter_i_lane2_reg_n_0_[1]\,
      I2 => \txseq_counter_i_lane2_reg_n_0_[0]\,
      O => txseq_counter_i_lane2(1)
    );
\txseq_counter_i_lane2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => data_valid_i_lane2,
      I1 => \txseq_counter_i_lane2_reg_n_0_[2]\,
      I2 => \txseq_counter_i_lane2_reg_n_0_[0]\,
      I3 => \txseq_counter_i_lane2_reg_n_0_[1]\,
      O => txseq_counter_i_lane2(2)
    );
\txseq_counter_i_lane2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => data_valid_i_lane2,
      I1 => \txseq_counter_i_lane2_reg_n_0_[3]\,
      I2 => \txseq_counter_i_lane2_reg_n_0_[1]\,
      I3 => \txseq_counter_i_lane2_reg_n_0_[0]\,
      I4 => \txseq_counter_i_lane2_reg_n_0_[2]\,
      O => txseq_counter_i_lane2(3)
    );
\txseq_counter_i_lane2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => data_valid_i_lane2,
      I1 => \txseq_counter_i_lane2_reg_n_0_[4]\,
      I2 => \txseq_counter_i_lane2_reg_n_0_[2]\,
      I3 => \txseq_counter_i_lane2_reg_n_0_[0]\,
      I4 => \txseq_counter_i_lane2_reg_n_0_[1]\,
      I5 => \txseq_counter_i_lane2_reg_n_0_[3]\,
      O => txseq_counter_i_lane2(4)
    );
\txseq_counter_i_lane2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => data_valid_i_lane2,
      I1 => \txseq_counter_i_lane2_reg_n_0_[5]\,
      I2 => \txseq_counter_i_lane2_reg_n_0_[4]\,
      I3 => \txseq_counter_i_lane2_reg_n_0_[3]\,
      I4 => \txseq_counter_i_lane2[6]_i_2_n_0\,
      O => txseq_counter_i_lane2(5)
    );
\txseq_counter_i_lane2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => data_valid_i_lane2,
      I1 => \txseq_counter_i_lane2_reg_n_0_[6]\,
      I2 => \txseq_counter_i_lane2_reg_n_0_[3]\,
      I3 => \txseq_counter_i_lane2_reg_n_0_[4]\,
      I4 => \txseq_counter_i_lane2_reg_n_0_[5]\,
      I5 => \txseq_counter_i_lane2[6]_i_2_n_0\,
      O => txseq_counter_i_lane2(6)
    );
\txseq_counter_i_lane2[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \txseq_counter_i_lane2_reg_n_0_[1]\,
      I1 => \txseq_counter_i_lane2_reg_n_0_[0]\,
      I2 => \txseq_counter_i_lane2_reg_n_0_[2]\,
      O => \txseq_counter_i_lane2[6]_i_2_n_0\
    );
\txseq_counter_i_lane2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane2(0),
      Q => \txseq_counter_i_lane2_reg_n_0_[0]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane2(1),
      Q => \txseq_counter_i_lane2_reg_n_0_[1]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane2(2),
      Q => \txseq_counter_i_lane2_reg_n_0_[2]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane2(3),
      Q => \txseq_counter_i_lane2_reg_n_0_[3]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane2(4),
      Q => \txseq_counter_i_lane2_reg_n_0_[4]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane2(5),
      Q => \txseq_counter_i_lane2_reg_n_0_[5]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane2(6),
      Q => \txseq_counter_i_lane2_reg_n_0_[6]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane3[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => scrambler_64b66b_gtx0_lane3_i_n_1,
      I1 => \txseq_counter_i_lane3_reg_n_0_[0]\,
      O => txseq_counter_i_lane3(0)
    );
\txseq_counter_i_lane3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => data_valid_i_lane3,
      I1 => \txseq_counter_i_lane3_reg_n_0_[1]\,
      I2 => \txseq_counter_i_lane3_reg_n_0_[0]\,
      O => txseq_counter_i_lane3(1)
    );
\txseq_counter_i_lane3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => data_valid_i_lane3,
      I1 => \txseq_counter_i_lane3_reg_n_0_[2]\,
      I2 => \txseq_counter_i_lane3_reg_n_0_[0]\,
      I3 => \txseq_counter_i_lane3_reg_n_0_[1]\,
      O => txseq_counter_i_lane3(2)
    );
\txseq_counter_i_lane3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => data_valid_i_lane3,
      I1 => \txseq_counter_i_lane3_reg_n_0_[3]\,
      I2 => \txseq_counter_i_lane3_reg_n_0_[1]\,
      I3 => \txseq_counter_i_lane3_reg_n_0_[0]\,
      I4 => \txseq_counter_i_lane3_reg_n_0_[2]\,
      O => txseq_counter_i_lane3(3)
    );
\txseq_counter_i_lane3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => data_valid_i_lane3,
      I1 => \txseq_counter_i_lane3_reg_n_0_[4]\,
      I2 => \txseq_counter_i_lane3_reg_n_0_[2]\,
      I3 => \txseq_counter_i_lane3_reg_n_0_[0]\,
      I4 => \txseq_counter_i_lane3_reg_n_0_[1]\,
      I5 => \txseq_counter_i_lane3_reg_n_0_[3]\,
      O => txseq_counter_i_lane3(4)
    );
\txseq_counter_i_lane3[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => data_valid_i_lane3,
      I1 => \txseq_counter_i_lane3_reg_n_0_[5]\,
      I2 => \txseq_counter_i_lane3_reg_n_0_[4]\,
      I3 => \txseq_counter_i_lane3_reg_n_0_[3]\,
      I4 => \txseq_counter_i_lane3[6]_i_2_n_0\,
      O => txseq_counter_i_lane3(5)
    );
\txseq_counter_i_lane3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => data_valid_i_lane3,
      I1 => \txseq_counter_i_lane3_reg_n_0_[6]\,
      I2 => \txseq_counter_i_lane3_reg_n_0_[3]\,
      I3 => \txseq_counter_i_lane3_reg_n_0_[4]\,
      I4 => \txseq_counter_i_lane3_reg_n_0_[5]\,
      I5 => \txseq_counter_i_lane3[6]_i_2_n_0\,
      O => txseq_counter_i_lane3(6)
    );
\txseq_counter_i_lane3[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \txseq_counter_i_lane3_reg_n_0_[1]\,
      I1 => \txseq_counter_i_lane3_reg_n_0_[0]\,
      I2 => \txseq_counter_i_lane3_reg_n_0_[2]\,
      O => \txseq_counter_i_lane3[6]_i_2_n_0\
    );
\txseq_counter_i_lane3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane3(0),
      Q => \txseq_counter_i_lane3_reg_n_0_[0]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane3(1),
      Q => \txseq_counter_i_lane3_reg_n_0_[1]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane3(2),
      Q => \txseq_counter_i_lane3_reg_n_0_[2]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane3(3),
      Q => \txseq_counter_i_lane3_reg_n_0_[3]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane3(4),
      Q => \txseq_counter_i_lane3_reg_n_0_[4]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane3(5),
      Q => \txseq_counter_i_lane3_reg_n_0_[5]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_lane3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i_lane3(6),
      Q => \txseq_counter_i_lane3_reg_n_0_[6]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i(0),
      Q => \txseq_counter_i_reg_n_0_[0]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i(1),
      Q => \txseq_counter_i_reg_n_0_[1]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i(2),
      Q => \txseq_counter_i_reg_n_0_[2]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i(3),
      Q => \txseq_counter_i_reg_n_0_[3]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i(4),
      Q => \txseq_counter_i_reg_n_0_[4]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i(5),
      Q => \txseq_counter_i_reg_n_0_[5]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => txsequence_ctr_en_int,
      D => txseq_counter_i(6),
      Q => \txseq_counter_i_reg_n_0_[6]\,
      R => gtx_reset_comb
    );
txsequence_ctr_en_int_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txsequence_ctr_en_int,
      O => p_0_in_0
    );
txsequence_ctr_en_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in_0,
      Q => txsequence_ctr_en_int,
      R => '0'
    );
u_cdc_gt_qplllock_quad1_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync
     port map (
      gt_pll_lock => gt_pll_lock,
      gt_pll_lock_0 => tx_fsm_resetdone_ii,
      gt_qplllock_quad1_out => gt_qplllock_quad1_out,
      init_clk => init_clk,
      \out\ => gt_qplllock_quad1_i
    );
u_cdc_hard_err_init: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync_26
     port map (
      in0 => hard_err_usr,
      init_clk => init_clk
    );
u_cdc_tx_fsm_resetdone_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_cdc_sync_27
     port map (
      init_clk => init_clk,
      \out\ => tx_fsm_resetdone_i,
      tx_fsm_resetdone_ii => tx_fsm_resetdone_ii
    );
u_rst_done_sync_tx: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized0\
     port map (
      CLK => CLK,
      \out\ => tx_fsm_resetdone_i,
      stg3_reg_0 => \out\
    );
u_rst_sync_gtx_reset_comb: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized1\
     port map (
      CLK => CLK,
      SR(0) => gtx_reset_comb,
      in0 => stableclk_gtx_reset_comb
    );
u_rst_sync_txusrclk_gtx_reset_comb: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync__parameterized1_28\
     port map (
      E(0) => sel,
      in0 => stableclk_gtx_reset_comb,
      init_clk => init_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_core is
  port (
    tx_lane_up : out STD_LOGIC_VECTOR ( 0 to 3 );
    SYSTEM_RESET_reg : out STD_LOGIC;
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_powergood : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txn : out STD_LOGIC_VECTOR ( 0 to 3 );
    txp : out STD_LOGIC_VECTOR ( 0 to 3 );
    tx_out_clk : out STD_LOGIC;
    tx_hard_err : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    reset2fg : out STD_LOGIC;
    tx_channel_up : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid_lane1 : out STD_LOGIC;
    s_axi_rvalid_lane1 : out STD_LOGIC;
    s_axi_bvalid_lane2 : out STD_LOGIC;
    s_axi_rvalid_lane2 : out STD_LOGIC;
    s_axi_bvalid_lane3 : out STD_LOGIC;
    s_axi_rvalid_lane3 : out STD_LOGIC;
    init_clk_0 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata_lane2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata_lane3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_awready_lane1 : out STD_LOGIC;
    s_axi_arready_lane1 : out STD_LOGIC;
    s_axi_awready_lane2 : out STD_LOGIC;
    s_axi_arready_lane2 : out STD_LOGIC;
    s_axi_awready_lane3 : out STD_LOGIC;
    s_axi_arready_lane3 : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wready_lane1 : out STD_LOGIC;
    s_axi_wready_lane2 : out STD_LOGIC;
    s_axi_wready_lane3 : out STD_LOGIC;
    power_down : in STD_LOGIC;
    sysreset_from_support : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_qplllock_quad1_out : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    gt_refclk1_out : in STD_LOGIC;
    gt_qpllclk_quad1_out : in STD_LOGIC;
    gt_qpllrefclk_quad1_out : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 255 );
    mmcm_not_locked_out2 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arvalid_lane1 : in STD_LOGIC;
    s_axi_arvalid_lane2 : in STD_LOGIC;
    s_axi_arvalid_lane3 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid_lane1 : in STD_LOGIC;
    s_axi_awaddr_lane1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr_lane1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_wvalid_lane1 : in STD_LOGIC;
    s_axi_wdata_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid_lane2 : in STD_LOGIC;
    s_axi_awaddr_lane2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr_lane2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_wvalid_lane2 : in STD_LOGIC;
    s_axi_wdata_lane2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid_lane3 : in STD_LOGIC;
    s_axi_awaddr_lane3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr_lane3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_wvalid_lane3 : in STD_LOGIC;
    s_axi_wdata_lane3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bready_lane1 : in STD_LOGIC;
    s_axi_rready_lane1 : in STD_LOGIC;
    s_axi_bready_lane2 : in STD_LOGIC;
    s_axi_rready_lane2 : in STD_LOGIC;
    s_axi_bready_lane3 : in STD_LOGIC;
    s_axi_rready_lane3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_core is
  signal \^system_reset_reg\ : STD_LOGIC;
  signal aurora_64b66b_tx_0_wrapper_i_n_100 : STD_LOGIC;
  signal aurora_64b66b_tx_0_wrapper_i_n_83 : STD_LOGIC;
  signal aurora_64b66b_tx_0_wrapper_i_n_84 : STD_LOGIC;
  signal aurora_64b66b_tx_0_wrapper_i_n_85 : STD_LOGIC;
  signal aurora_64b66b_tx_0_wrapper_i_n_86 : STD_LOGIC;
  signal aurora_64b66b_tx_0_wrapper_i_n_88 : STD_LOGIC;
  signal aurora_64b66b_tx_0_wrapper_i_n_89 : STD_LOGIC;
  signal aurora_64b66b_tx_0_wrapper_i_n_90 : STD_LOGIC;
  signal aurora_64b66b_tx_0_wrapper_i_n_91 : STD_LOGIC;
  signal aurora_64b66b_tx_0_wrapper_i_n_93 : STD_LOGIC;
  signal aurora_64b66b_tx_0_wrapper_i_n_97 : STD_LOGIC;
  signal aurora_64b66b_tx_0_wrapper_i_n_98 : STD_LOGIC;
  signal aurora_64b66b_tx_0_wrapper_i_n_99 : STD_LOGIC;
  signal count_16d_srl_r0 : STD_LOGIC;
  signal do_cc_i : STD_LOGIC;
  signal drpaddr_in_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal drpaddr_in_lane1_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal drpaddr_in_lane2_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal drpaddr_in_lane3_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal drpdi_in_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdi_in_lane1_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdi_in_lane2_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdi_in_lane3_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_out_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_out_lane1_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_out_lane2_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_out_lane3_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_in_i : STD_LOGIC;
  signal drpen_in_lane1_i : STD_LOGIC;
  signal drpen_in_lane2_i : STD_LOGIC;
  signal drpen_in_lane3_i : STD_LOGIC;
  signal drprdy_out_i : STD_LOGIC;
  signal drprdy_out_lane1_i : STD_LOGIC;
  signal drprdy_out_lane2_i : STD_LOGIC;
  signal drprdy_out_lane3_i : STD_LOGIC;
  signal drpwe_in_i : STD_LOGIC;
  signal drpwe_in_lane1_i : STD_LOGIC;
  signal drpwe_in_lane2_i : STD_LOGIC;
  signal drpwe_in_lane3_i : STD_LOGIC;
  signal fsm_resetdone : STD_LOGIC;
  signal gen_cc_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal gen_ch_bond_i : STD_LOGIC_VECTOR ( 3 to 3 );
  signal gen_na_idles_i : STD_LOGIC;
  signal gen_periodic_cb_i : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal p_1_in_3 : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal p_1_in_4 : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal p_1_in_5 : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal periodic_cb_seq : STD_LOGIC;
  signal periodic_cb_to_ll : STD_LOGIC;
  signal pma_init_r : STD_LOGIC;
  signal rst_drp : STD_LOGIC;
  signal rst_drp_i_1_n_0 : STD_LOGIC;
  signal simplex_tx_aurora_lane_0_i_n_5 : STD_LOGIC;
  signal simplex_tx_aurora_lane_1_i_n_4 : STD_LOGIC;
  signal simplex_tx_aurora_lane_2_i_n_4 : STD_LOGIC;
  signal simplex_tx_aurora_lane_2_i_n_5 : STD_LOGIC;
  signal simplex_tx_aurora_lane_3_i_n_4 : STD_LOGIC;
  signal \simplex_tx_ch_bond_code_gen_i/CB_STATE\ : STD_LOGIC;
  signal \simplex_tx_channel_init_sm_i/reset_lanes_c\ : STD_LOGIC;
  signal \simplex_tx_stream_control_sm_i/R0\ : STD_LOGIC;
  signal \simplex_tx_stream_control_sm_i/datavalid_in_r\ : STD_LOGIC;
  signal \simplex_tx_stream_control_sm_i/do_cc_r_reg0\ : STD_LOGIC;
  signal \simplex_tx_stream_control_sm_i/extend_cb_r\ : STD_LOGIC;
  signal \simplex_tx_stream_control_sm_i/extend_cc_r\ : STD_LOGIC;
  signal simplex_tx_stream_i_n_11 : STD_LOGIC;
  signal simplex_tx_stream_i_n_267 : STD_LOGIC;
  signal simplex_tx_stream_i_n_268 : STD_LOGIC;
  signal simplex_tx_stream_i_n_269 : STD_LOGIC;
  signal simplex_tx_stream_i_n_270 : STD_LOGIC;
  signal simplex_tx_stream_i_n_271 : STD_LOGIC;
  signal simplex_tx_stream_i_n_272 : STD_LOGIC;
  signal simplex_tx_stream_i_n_273 : STD_LOGIC;
  signal simplex_tx_stream_i_n_274 : STD_LOGIC;
  signal standard_cc_module_i_n_0 : STD_LOGIC;
  signal \sym_gen_i/rst_pma_init_usrclk\ : STD_LOGIC;
  signal \sym_gen_i/rst_pma_init_usrclk_0\ : STD_LOGIC;
  signal \sym_gen_i/rst_pma_init_usrclk_1\ : STD_LOGIC;
  signal \sym_gen_i/rst_pma_init_usrclk_2\ : STD_LOGIC;
  signal tx_buf_err_i : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tx_data_i_0 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tx_data_i_128 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tx_data_i_192 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tx_data_i_64 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tx_hard_err_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_header_0_i_0 : STD_LOGIC;
  signal tx_header_0_i_1 : STD_LOGIC;
  signal tx_header_0_i_2 : STD_LOGIC;
  signal tx_header_0_i_3 : STD_LOGIC;
  signal tx_header_1_i_0 : STD_LOGIC;
  signal tx_header_1_i_1 : STD_LOGIC;
  signal tx_header_1_i_2 : STD_LOGIC;
  signal tx_header_1_i_3 : STD_LOGIC;
  signal \^tx_lane_up\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal tx_pe_data_i : STD_LOGIC_VECTOR ( 0 to 255 );
  signal tx_pe_data_v_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal txdatavalid_i : STD_LOGIC;
  signal txdatavalid_symgen_i : STD_LOGIC;
begin
  SYSTEM_RESET_reg <= \^system_reset_reg\;
  tx_lane_up(0 to 3) <= \^tx_lane_up\(0 to 3);
aurora_64b66b_tx_0_wrapper_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_WRAPPER
     port map (
      CB_STATE => \simplex_tx_ch_bond_code_gen_i/CB_STATE\,
      CLK => CLK,
      D(1) => tx_header_1_i_3,
      D(0) => tx_header_0_i_3,
      Q => do_cc_i,
      R0 => \simplex_tx_stream_control_sm_i/R0\,
      \TXDATA_IN_REG_LANE1_reg[63]_0\(63 downto 0) => tx_data_i_128(63 downto 0),
      \TXDATA_IN_REG_LANE2_reg[63]_0\(63 downto 0) => tx_data_i_64(63 downto 0),
      \TXDATA_IN_REG_LANE3_reg[63]_0\(63 downto 0) => tx_data_i_0(63 downto 0),
      \TXDATA_IN_REG_reg[63]_0\(63 downto 0) => tx_data_i_192(63 downto 0),
      \TX_DATA_reg[59]\ => simplex_tx_stream_i_n_11,
      drpaddr_in(39 downto 30) => drpaddr_in_lane3_i(9 downto 0),
      drpaddr_in(29 downto 20) => drpaddr_in_lane2_i(9 downto 0),
      drpaddr_in(19 downto 10) => drpaddr_in_lane1_i(9 downto 0),
      drpaddr_in(9 downto 0) => drpaddr_in_i(9 downto 0),
      drpdi_in(63 downto 48) => drpdi_in_lane3_i(15 downto 0),
      drpdi_in(47 downto 32) => drpdi_in_lane2_i(15 downto 0),
      drpdi_in(31 downto 16) => drpdi_in_lane1_i(15 downto 0),
      drpdi_in(15 downto 0) => drpdi_in_i(15 downto 0),
      drpdo_out(63 downto 48) => drpdo_out_lane3_i(15 downto 0),
      drpdo_out(47 downto 32) => drpdo_out_lane2_i(15 downto 0),
      drpdo_out(31 downto 16) => drpdo_out_lane1_i(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out_i(15 downto 0),
      drpen_in(3) => drpen_in_lane3_i,
      drpen_in(2) => drpen_in_lane2_i,
      drpen_in(1) => drpen_in_lane1_i,
      drpen_in(0) => drpen_in_i,
      drprdy_out(3) => drprdy_out_lane3_i,
      drprdy_out(2) => drprdy_out_lane2_i,
      drprdy_out(1) => drprdy_out_lane1_i,
      drprdy_out(0) => drprdy_out_i,
      drpwe_in(3) => drpwe_in_lane3_i,
      drpwe_in(2) => drpwe_in_lane2_i,
      drpwe_in(1) => drpwe_in_lane1_i,
      drpwe_in(0) => drpwe_in_i,
      extend_cb_r => \simplex_tx_stream_control_sm_i/extend_cb_r\,
      extend_cb_r_reg => aurora_64b66b_tx_0_wrapper_i_n_83,
      extend_cc_r => \simplex_tx_stream_control_sm_i/extend_cc_r\,
      extend_cc_r_reg => aurora_64b66b_tx_0_wrapper_i_n_85,
      gen_cc_i(0 to 3) => gen_cc_i(0 to 3),
      gt_pll_lock => gt_pll_lock,
      gt_powergood(3 downto 0) => gt_powergood(3 downto 0),
      gt_qpllclk_quad1_out => gt_qpllclk_quad1_out,
      gt_qplllock_quad1_out => gt_qplllock_quad1_out,
      gt_qpllrefclk_quad1_out => gt_qpllrefclk_quad1_out,
      gt_refclk1_out => gt_refclk1_out,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      init_clk => init_clk,
      init_clk_0 => init_clk_0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      \out\ => fsm_resetdone,
      periodic_cb_to_ll => periodic_cb_to_ll,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rst_pma_init_usrclk_0 => \sym_gen_i/rst_pma_init_usrclk_0\,
      rst_pma_init_usrclk_1 => \sym_gen_i/rst_pma_init_usrclk_1\,
      rst_pma_init_usrclk_2 => \sym_gen_i/rst_pma_init_usrclk_2\,
      tx_buf_err_i(0) => tx_buf_err_i(3),
      \tx_hdr_lane1_r_reg[1]_0\(1) => tx_header_1_i_2,
      \tx_hdr_lane1_r_reg[1]_0\(0) => tx_header_0_i_2,
      \tx_hdr_lane2_r_reg[1]_0\(1) => tx_header_1_i_1,
      \tx_hdr_lane2_r_reg[1]_0\(0) => tx_header_0_i_1,
      \tx_hdr_lane3_r_reg[1]_0\(1) => tx_header_1_i_0,
      \tx_hdr_lane3_r_reg[1]_0\(0) => tx_header_0_i_0,
      tx_out_clk => tx_out_clk,
      txdatavalid_i => txdatavalid_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      txn(0 to 3) => txn(0 to 3),
      txp(0 to 3) => txp(0 to 3),
      \txseq_counter_i_reg[0]_0\ => aurora_64b66b_tx_0_wrapper_i_n_88,
      \txseq_counter_i_reg[0]_1\ => aurora_64b66b_tx_0_wrapper_i_n_89,
      \txseq_counter_i_reg[0]_2\ => aurora_64b66b_tx_0_wrapper_i_n_90,
      \txseq_counter_i_reg[0]_3\ => aurora_64b66b_tx_0_wrapper_i_n_91,
      \txseq_counter_i_reg[0]_4\ => aurora_64b66b_tx_0_wrapper_i_n_97,
      \txseq_counter_i_reg[0]_5\ => aurora_64b66b_tx_0_wrapper_i_n_98,
      \txseq_counter_i_reg[0]_6\ => aurora_64b66b_tx_0_wrapper_i_n_99,
      \txseq_counter_i_reg[0]_7\ => aurora_64b66b_tx_0_wrapper_i_n_100,
      \txseq_counter_i_reg[6]_0\ => aurora_64b66b_tx_0_wrapper_i_n_84,
      txsequence_ctr_en_int_reg_0 => aurora_64b66b_tx_0_wrapper_i_n_86,
      txsequence_ctr_en_int_reg_1 => aurora_64b66b_tx_0_wrapper_i_n_93
    );
axi_to_drp_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_AXI_TO_DRP
     port map (
      RESET => rst_drp,
      drpaddr_in(39 downto 30) => drpaddr_in_lane3_i(9 downto 0),
      drpaddr_in(29 downto 20) => drpaddr_in_lane2_i(9 downto 0),
      drpaddr_in(19 downto 10) => drpaddr_in_lane1_i(9 downto 0),
      drpaddr_in(9 downto 0) => drpaddr_in_i(9 downto 0),
      drpdi_in(63 downto 48) => drpdi_in_lane3_i(15 downto 0),
      drpdi_in(47 downto 32) => drpdi_in_lane2_i(15 downto 0),
      drpdi_in(31 downto 16) => drpdi_in_lane1_i(15 downto 0),
      drpdi_in(15 downto 0) => drpdi_in_i(15 downto 0),
      drpdo_out(63 downto 48) => drpdo_out_lane3_i(15 downto 0),
      drpdo_out(47 downto 32) => drpdo_out_lane2_i(15 downto 0),
      drpdo_out(31 downto 16) => drpdo_out_lane1_i(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out_i(15 downto 0),
      drpen_in(3) => drpen_in_lane3_i,
      drpen_in(2) => drpen_in_lane2_i,
      drpen_in(1) => drpen_in_lane1_i,
      drpen_in(0) => drpen_in_i,
      drprdy_out(3) => drprdy_out_lane3_i,
      drprdy_out(2) => drprdy_out_lane2_i,
      drprdy_out(1) => drprdy_out_lane1_i,
      drprdy_out(0) => drprdy_out_i,
      drpwe_in(3) => drpwe_in_lane3_i,
      drpwe_in(2) => drpwe_in_lane2_i,
      drpwe_in(1) => drpwe_in_lane1_i,
      drpwe_in(0) => drpwe_in_i,
      init_clk => init_clk,
      s_axi_araddr(9 downto 0) => s_axi_araddr(9 downto 0),
      s_axi_araddr_lane1(9 downto 0) => s_axi_araddr_lane1(9 downto 0),
      s_axi_araddr_lane2(9 downto 0) => s_axi_araddr_lane2(9 downto 0),
      s_axi_araddr_lane3(9 downto 0) => s_axi_araddr_lane3(9 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arready_lane1 => s_axi_arready_lane1,
      s_axi_arready_lane2 => s_axi_arready_lane2,
      s_axi_arready_lane3 => s_axi_arready_lane3,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_arvalid_lane1 => s_axi_arvalid_lane1,
      s_axi_arvalid_lane2 => s_axi_arvalid_lane2,
      s_axi_arvalid_lane3 => s_axi_arvalid_lane3,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(9 downto 0),
      s_axi_awaddr_lane1(9 downto 0) => s_axi_awaddr_lane1(9 downto 0),
      s_axi_awaddr_lane2(9 downto 0) => s_axi_awaddr_lane2(9 downto 0),
      s_axi_awaddr_lane3(9 downto 0) => s_axi_awaddr_lane3(9 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awready_lane1 => s_axi_awready_lane1,
      s_axi_awready_lane2 => s_axi_awready_lane2,
      s_axi_awready_lane3 => s_axi_awready_lane3,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_lane1 => s_axi_awvalid_lane1,
      s_axi_awvalid_lane2 => s_axi_awvalid_lane2,
      s_axi_awvalid_lane3 => s_axi_awvalid_lane3,
      s_axi_bready => s_axi_bready,
      s_axi_bready_lane1 => s_axi_bready_lane1,
      s_axi_bready_lane2 => s_axi_bready_lane2,
      s_axi_bready_lane3 => s_axi_bready_lane3,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_bvalid_lane1 => s_axi_bvalid_lane1,
      s_axi_bvalid_lane2 => s_axi_bvalid_lane2,
      s_axi_bvalid_lane3 => s_axi_bvalid_lane3,
      s_axi_rdata(15 downto 0) => s_axi_rdata(15 downto 0),
      s_axi_rdata_lane1(15 downto 0) => s_axi_rdata_lane1(15 downto 0),
      s_axi_rdata_lane2(15 downto 0) => s_axi_rdata_lane2(15 downto 0),
      s_axi_rdata_lane3(15 downto 0) => s_axi_rdata_lane3(15 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rready_lane1 => s_axi_rready_lane1,
      s_axi_rready_lane2 => s_axi_rready_lane2,
      s_axi_rready_lane3 => s_axi_rready_lane3,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_rvalid_lane1 => s_axi_rvalid_lane1,
      s_axi_rvalid_lane2 => s_axi_rvalid_lane2,
      s_axi_rvalid_lane3 => s_axi_rvalid_lane3,
      s_axi_wdata(15 downto 0) => s_axi_wdata(15 downto 0),
      s_axi_wdata_lane1(15 downto 0) => s_axi_wdata_lane1(15 downto 0),
      s_axi_wdata_lane2(15 downto 0) => s_axi_wdata_lane2(15 downto 0),
      s_axi_wdata_lane3(15 downto 0) => s_axi_wdata_lane3(15 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wready_lane1 => s_axi_wready_lane1,
      s_axi_wready_lane2 => s_axi_wready_lane2,
      s_axi_wready_lane3 => s_axi_wready_lane3,
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_lane1 => s_axi_wvalid_lane1,
      s_axi_wvalid_lane2 => s_axi_wvalid_lane2,
      s_axi_wvalid_lane3 => s_axi_wvalid_lane3
    );
core_reset_logic_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_RESET_LOGIC
     port map (
      CLK => CLK,
      SYSTEM_RESET_reg_0 => \^system_reset_reg\,
      \out\ => fsm_resetdone,
      power_down => power_down,
      sysreset_from_support => sysreset_from_support
    );
pma_init_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => gtwiz_reset_all_in(0),
      Q => pma_init_r,
      R => '0'
    );
rst_drp_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => pma_init_r,
      I1 => rst_drp,
      I2 => gtwiz_reset_all_in(0),
      O => rst_drp_i_1_n_0
    );
rst_drp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rst_drp_i_1_n_0,
      Q => rst_drp,
      R => '0'
    );
simplex_tx_aurora_lane_0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE
     port map (
      CLK => CLK,
      D(1) => tx_header_1_i_3,
      D(0) => tx_header_0_i_3,
      Q(59) => tx_pe_data_i(0),
      Q(58) => tx_pe_data_i(1),
      Q(57) => tx_pe_data_i(2),
      Q(56) => tx_pe_data_i(3),
      Q(55) => tx_pe_data_i(4),
      Q(54) => tx_pe_data_i(5),
      Q(53) => tx_pe_data_i(6),
      Q(52) => tx_pe_data_i(7),
      Q(51) => tx_pe_data_i(8),
      Q(50) => tx_pe_data_i(9),
      Q(49) => tx_pe_data_i(10),
      Q(48) => tx_pe_data_i(11),
      Q(47) => tx_pe_data_i(12),
      Q(46) => tx_pe_data_i(13),
      Q(45) => tx_pe_data_i(14),
      Q(44) => tx_pe_data_i(15),
      Q(43) => tx_pe_data_i(16),
      Q(42) => tx_pe_data_i(17),
      Q(41) => tx_pe_data_i(18),
      Q(40) => tx_pe_data_i(19),
      Q(39) => tx_pe_data_i(20),
      Q(38) => tx_pe_data_i(21),
      Q(37) => tx_pe_data_i(22),
      Q(36) => tx_pe_data_i(23),
      Q(35) => tx_pe_data_i(24),
      Q(34) => tx_pe_data_i(25),
      Q(33) => tx_pe_data_i(26),
      Q(32) => tx_pe_data_i(27),
      Q(31) => tx_pe_data_i(28),
      Q(30) => tx_pe_data_i(29),
      Q(29) => tx_pe_data_i(30),
      Q(28) => tx_pe_data_i(31),
      Q(27) => tx_pe_data_i(32),
      Q(26) => tx_pe_data_i(33),
      Q(25) => tx_pe_data_i(34),
      Q(24) => tx_pe_data_i(35),
      Q(23) => tx_pe_data_i(36),
      Q(22) => tx_pe_data_i(37),
      Q(21) => tx_pe_data_i(38),
      Q(20) => tx_pe_data_i(39),
      Q(19) => tx_pe_data_i(40),
      Q(18) => tx_pe_data_i(41),
      Q(17) => tx_pe_data_i(42),
      Q(16) => tx_pe_data_i(43),
      Q(15) => tx_pe_data_i(44),
      Q(14) => tx_pe_data_i(45),
      Q(13) => tx_pe_data_i(46),
      Q(12) => tx_pe_data_i(47),
      Q(11) => tx_pe_data_i(52),
      Q(10) => tx_pe_data_i(53),
      Q(9) => tx_pe_data_i(54),
      Q(8) => tx_pe_data_i(55),
      Q(7) => tx_pe_data_i(56),
      Q(6) => tx_pe_data_i(57),
      Q(5) => tx_pe_data_i(58),
      Q(4) => tx_pe_data_i(59),
      Q(3) => tx_pe_data_i(60),
      Q(2) => tx_pe_data_i(61),
      Q(1) => tx_pe_data_i(62),
      Q(0) => tx_pe_data_i(63),
      R0 => \simplex_tx_stream_control_sm_i/R0\,
      \TX_DATA_reg[55]\(3 downto 0) => p_1_in(55 downto 52),
      \TX_DATA_reg[59]\ => aurora_64b66b_tx_0_wrapper_i_n_88,
      \TX_DATA_reg[59]_0\ => aurora_64b66b_tx_0_wrapper_i_n_97,
      \TX_DATA_reg[63]\(63 downto 0) => tx_data_i_192(63 downto 0),
      \TX_DATA_reg[63]_0\ => simplex_tx_stream_i_n_274,
      TX_HEADER_0_reg => simplex_tx_stream_i_n_270,
      TX_HEADER_1_reg => simplex_tx_stream_i_n_11,
      \counter2_r_reg[23]\ => \^system_reset_reg\,
      gen_cc_i(0) => gen_cc_i(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      \out\ => fsm_resetdone,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      stg5_reg => simplex_tx_aurora_lane_0_i_n_5,
      tx_buf_err_i(0) => tx_buf_err_i(3),
      tx_hard_err_i(0) => tx_hard_err_i(0),
      tx_lane_up(0) => \^tx_lane_up\(0),
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
simplex_tx_aurora_lane_1_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_2
     port map (
      CLK => CLK,
      D(3 downto 0) => p_1_in_3(55 downto 52),
      Q(59) => tx_pe_data_i(64),
      Q(58) => tx_pe_data_i(65),
      Q(57) => tx_pe_data_i(66),
      Q(56) => tx_pe_data_i(67),
      Q(55) => tx_pe_data_i(68),
      Q(54) => tx_pe_data_i(69),
      Q(53) => tx_pe_data_i(70),
      Q(52) => tx_pe_data_i(71),
      Q(51) => tx_pe_data_i(72),
      Q(50) => tx_pe_data_i(73),
      Q(49) => tx_pe_data_i(74),
      Q(48) => tx_pe_data_i(75),
      Q(47) => tx_pe_data_i(76),
      Q(46) => tx_pe_data_i(77),
      Q(45) => tx_pe_data_i(78),
      Q(44) => tx_pe_data_i(79),
      Q(43) => tx_pe_data_i(80),
      Q(42) => tx_pe_data_i(81),
      Q(41) => tx_pe_data_i(82),
      Q(40) => tx_pe_data_i(83),
      Q(39) => tx_pe_data_i(84),
      Q(38) => tx_pe_data_i(85),
      Q(37) => tx_pe_data_i(86),
      Q(36) => tx_pe_data_i(87),
      Q(35) => tx_pe_data_i(88),
      Q(34) => tx_pe_data_i(89),
      Q(33) => tx_pe_data_i(90),
      Q(32) => tx_pe_data_i(91),
      Q(31) => tx_pe_data_i(92),
      Q(30) => tx_pe_data_i(93),
      Q(29) => tx_pe_data_i(94),
      Q(28) => tx_pe_data_i(95),
      Q(27) => tx_pe_data_i(96),
      Q(26) => tx_pe_data_i(97),
      Q(25) => tx_pe_data_i(98),
      Q(24) => tx_pe_data_i(99),
      Q(23) => tx_pe_data_i(100),
      Q(22) => tx_pe_data_i(101),
      Q(21) => tx_pe_data_i(102),
      Q(20) => tx_pe_data_i(103),
      Q(19) => tx_pe_data_i(104),
      Q(18) => tx_pe_data_i(105),
      Q(17) => tx_pe_data_i(106),
      Q(16) => tx_pe_data_i(107),
      Q(15) => tx_pe_data_i(108),
      Q(14) => tx_pe_data_i(109),
      Q(13) => tx_pe_data_i(110),
      Q(12) => tx_pe_data_i(111),
      Q(11) => tx_pe_data_i(116),
      Q(10) => tx_pe_data_i(117),
      Q(9) => tx_pe_data_i(118),
      Q(8) => tx_pe_data_i(119),
      Q(7) => tx_pe_data_i(120),
      Q(6) => tx_pe_data_i(121),
      Q(5) => tx_pe_data_i(122),
      Q(4) => tx_pe_data_i(123),
      Q(3) => tx_pe_data_i(124),
      Q(2) => tx_pe_data_i(125),
      Q(1) => tx_pe_data_i(126),
      Q(0) => tx_pe_data_i(127),
      R0 => \simplex_tx_stream_control_sm_i/R0\,
      \TX_DATA_reg[59]\ => aurora_64b66b_tx_0_wrapper_i_n_89,
      \TX_DATA_reg[59]_0\ => aurora_64b66b_tx_0_wrapper_i_n_98,
      \TX_DATA_reg[63]\(63 downto 0) => tx_data_i_128(63 downto 0),
      \TX_DATA_reg[63]_0\ => simplex_tx_stream_i_n_273,
      TX_HEADER_0_reg => simplex_tx_stream_i_n_269,
      TX_HEADER_1_reg(1) => tx_header_1_i_2,
      TX_HEADER_1_reg(0) => tx_header_0_i_2,
      TX_HEADER_1_reg_0 => simplex_tx_stream_i_n_11,
      \counter2_r_reg[0]\ => \^system_reset_reg\,
      \counter2_r_reg[11]\(2) => \^tx_lane_up\(0),
      \counter2_r_reg[11]\(1) => \^tx_lane_up\(2),
      \counter2_r_reg[11]\(0) => \^tx_lane_up\(3),
      gen_cc_i(0) => gen_cc_i(1),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      \out\ => fsm_resetdone,
      reset_lanes_c => \simplex_tx_channel_init_sm_i/reset_lanes_c\,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk_0\,
      stg5_reg => simplex_tx_aurora_lane_1_i_n_4,
      tx_lane_up(0) => \^tx_lane_up\(1),
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
simplex_tx_aurora_lane_2_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_3
     port map (
      CLK => CLK,
      D(3 downto 0) => p_1_in_4(55 downto 52),
      GEN_NA_IDLES_reg(2) => \^tx_lane_up\(0),
      GEN_NA_IDLES_reg(1) => \^tx_lane_up\(1),
      GEN_NA_IDLES_reg(0) => \^tx_lane_up\(3),
      Q(59) => tx_pe_data_i(128),
      Q(58) => tx_pe_data_i(129),
      Q(57) => tx_pe_data_i(130),
      Q(56) => tx_pe_data_i(131),
      Q(55) => tx_pe_data_i(132),
      Q(54) => tx_pe_data_i(133),
      Q(53) => tx_pe_data_i(134),
      Q(52) => tx_pe_data_i(135),
      Q(51) => tx_pe_data_i(136),
      Q(50) => tx_pe_data_i(137),
      Q(49) => tx_pe_data_i(138),
      Q(48) => tx_pe_data_i(139),
      Q(47) => tx_pe_data_i(140),
      Q(46) => tx_pe_data_i(141),
      Q(45) => tx_pe_data_i(142),
      Q(44) => tx_pe_data_i(143),
      Q(43) => tx_pe_data_i(144),
      Q(42) => tx_pe_data_i(145),
      Q(41) => tx_pe_data_i(146),
      Q(40) => tx_pe_data_i(147),
      Q(39) => tx_pe_data_i(148),
      Q(38) => tx_pe_data_i(149),
      Q(37) => tx_pe_data_i(150),
      Q(36) => tx_pe_data_i(151),
      Q(35) => tx_pe_data_i(152),
      Q(34) => tx_pe_data_i(153),
      Q(33) => tx_pe_data_i(154),
      Q(32) => tx_pe_data_i(155),
      Q(31) => tx_pe_data_i(156),
      Q(30) => tx_pe_data_i(157),
      Q(29) => tx_pe_data_i(158),
      Q(28) => tx_pe_data_i(159),
      Q(27) => tx_pe_data_i(160),
      Q(26) => tx_pe_data_i(161),
      Q(25) => tx_pe_data_i(162),
      Q(24) => tx_pe_data_i(163),
      Q(23) => tx_pe_data_i(164),
      Q(22) => tx_pe_data_i(165),
      Q(21) => tx_pe_data_i(166),
      Q(20) => tx_pe_data_i(167),
      Q(19) => tx_pe_data_i(168),
      Q(18) => tx_pe_data_i(169),
      Q(17) => tx_pe_data_i(170),
      Q(16) => tx_pe_data_i(171),
      Q(15) => tx_pe_data_i(172),
      Q(14) => tx_pe_data_i(173),
      Q(13) => tx_pe_data_i(174),
      Q(12) => tx_pe_data_i(175),
      Q(11) => tx_pe_data_i(180),
      Q(10) => tx_pe_data_i(181),
      Q(9) => tx_pe_data_i(182),
      Q(8) => tx_pe_data_i(183),
      Q(7) => tx_pe_data_i(184),
      Q(6) => tx_pe_data_i(185),
      Q(5) => tx_pe_data_i(186),
      Q(4) => tx_pe_data_i(187),
      Q(3) => tx_pe_data_i(188),
      Q(2) => tx_pe_data_i(189),
      Q(1) => tx_pe_data_i(190),
      Q(0) => tx_pe_data_i(191),
      R0 => \simplex_tx_stream_control_sm_i/R0\,
      \TX_DATA_reg[59]\ => aurora_64b66b_tx_0_wrapper_i_n_90,
      \TX_DATA_reg[59]_0\ => aurora_64b66b_tx_0_wrapper_i_n_99,
      \TX_DATA_reg[63]\(63 downto 0) => tx_data_i_64(63 downto 0),
      \TX_DATA_reg[63]_0\ => simplex_tx_stream_i_n_272,
      TX_HEADER_0_reg => simplex_tx_stream_i_n_268,
      TX_HEADER_1_reg(1) => tx_header_1_i_1,
      TX_HEADER_1_reg(0) => tx_header_0_i_1,
      TX_HEADER_1_reg_0 => simplex_tx_stream_i_n_11,
      \counter2_r_reg[23]\ => \^system_reset_reg\,
      gen_cc_i(0) => gen_cc_i(2),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      lane_up_flop_i => simplex_tx_aurora_lane_2_i_n_5,
      \out\ => fsm_resetdone,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk_1\,
      stg5_reg => simplex_tx_aurora_lane_2_i_n_4,
      tx_lane_up(0) => \^tx_lane_up\(2),
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
simplex_tx_aurora_lane_3_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_AURORA_LANE_4
     port map (
      CLK => CLK,
      D(3 downto 0) => p_1_in_5(55 downto 52),
      Q(59) => tx_pe_data_i(192),
      Q(58) => tx_pe_data_i(193),
      Q(57) => tx_pe_data_i(194),
      Q(56) => tx_pe_data_i(195),
      Q(55) => tx_pe_data_i(196),
      Q(54) => tx_pe_data_i(197),
      Q(53) => tx_pe_data_i(198),
      Q(52) => tx_pe_data_i(199),
      Q(51) => tx_pe_data_i(200),
      Q(50) => tx_pe_data_i(201),
      Q(49) => tx_pe_data_i(202),
      Q(48) => tx_pe_data_i(203),
      Q(47) => tx_pe_data_i(204),
      Q(46) => tx_pe_data_i(205),
      Q(45) => tx_pe_data_i(206),
      Q(44) => tx_pe_data_i(207),
      Q(43) => tx_pe_data_i(208),
      Q(42) => tx_pe_data_i(209),
      Q(41) => tx_pe_data_i(210),
      Q(40) => tx_pe_data_i(211),
      Q(39) => tx_pe_data_i(212),
      Q(38) => tx_pe_data_i(213),
      Q(37) => tx_pe_data_i(214),
      Q(36) => tx_pe_data_i(215),
      Q(35) => tx_pe_data_i(216),
      Q(34) => tx_pe_data_i(217),
      Q(33) => tx_pe_data_i(218),
      Q(32) => tx_pe_data_i(219),
      Q(31) => tx_pe_data_i(220),
      Q(30) => tx_pe_data_i(221),
      Q(29) => tx_pe_data_i(222),
      Q(28) => tx_pe_data_i(223),
      Q(27) => tx_pe_data_i(224),
      Q(26) => tx_pe_data_i(225),
      Q(25) => tx_pe_data_i(226),
      Q(24) => tx_pe_data_i(227),
      Q(23) => tx_pe_data_i(228),
      Q(22) => tx_pe_data_i(229),
      Q(21) => tx_pe_data_i(230),
      Q(20) => tx_pe_data_i(231),
      Q(19) => tx_pe_data_i(232),
      Q(18) => tx_pe_data_i(233),
      Q(17) => tx_pe_data_i(234),
      Q(16) => tx_pe_data_i(235),
      Q(15) => tx_pe_data_i(236),
      Q(14) => tx_pe_data_i(237),
      Q(13) => tx_pe_data_i(238),
      Q(12) => tx_pe_data_i(239),
      Q(11) => tx_pe_data_i(244),
      Q(10) => tx_pe_data_i(245),
      Q(9) => tx_pe_data_i(246),
      Q(8) => tx_pe_data_i(247),
      Q(7) => tx_pe_data_i(248),
      Q(6) => tx_pe_data_i(249),
      Q(5) => tx_pe_data_i(250),
      Q(4) => tx_pe_data_i(251),
      Q(3) => tx_pe_data_i(252),
      Q(2) => tx_pe_data_i(253),
      Q(1) => tx_pe_data_i(254),
      Q(0) => tx_pe_data_i(255),
      R0 => \simplex_tx_stream_control_sm_i/R0\,
      \TX_DATA_reg[59]\ => aurora_64b66b_tx_0_wrapper_i_n_91,
      \TX_DATA_reg[59]_0\ => aurora_64b66b_tx_0_wrapper_i_n_100,
      \TX_DATA_reg[63]\(63 downto 0) => tx_data_i_0(63 downto 0),
      \TX_DATA_reg[63]_0\ => simplex_tx_stream_i_n_271,
      TX_HEADER_0_reg => simplex_tx_stream_i_n_267,
      TX_HEADER_1_reg(1) => tx_header_1_i_0,
      TX_HEADER_1_reg(0) => tx_header_0_i_0,
      TX_HEADER_1_reg_0 => simplex_tx_stream_i_n_11,
      \counter2_r_reg[0]\ => \^system_reset_reg\,
      gen_cc_i(0) => gen_cc_i(3),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      \out\ => fsm_resetdone,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk_2\,
      stg5_reg => simplex_tx_aurora_lane_3_i_n_4,
      tx_lane_up(0) => \^tx_lane_up\(3),
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
simplex_tx_global_logic_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_GLOBAL_LOGIC
     port map (
      CB_STATE => \simplex_tx_ch_bond_code_gen_i/CB_STATE\,
      CLK => CLK,
      D(2 downto 0) => p_1_in_5(54 downto 52),
      E(0) => \simplex_tx_stream_control_sm_i/datavalid_in_r\,
      GEN_NA_IDLES_reg => \^system_reset_reg\,
      GEN_NA_IDLES_reg_0 => simplex_tx_aurora_lane_2_i_n_5,
      Q(11) => tx_pe_data_i(49),
      Q(10) => tx_pe_data_i(50),
      Q(9) => tx_pe_data_i(51),
      Q(8) => tx_pe_data_i(113),
      Q(7) => tx_pe_data_i(114),
      Q(6) => tx_pe_data_i(115),
      Q(5) => tx_pe_data_i(177),
      Q(4) => tx_pe_data_i(178),
      Q(3) => tx_pe_data_i(179),
      Q(2) => tx_pe_data_i(241),
      Q(1) => tx_pe_data_i(242),
      Q(0) => tx_pe_data_i(243),
      R0 => \simplex_tx_stream_control_sm_i/R0\,
      \TX_DATA_reg[53]\ => simplex_tx_aurora_lane_3_i_n_4,
      \TX_DATA_reg[53]_0\ => simplex_tx_aurora_lane_2_i_n_4,
      \TX_DATA_reg[53]_1\ => simplex_tx_aurora_lane_1_i_n_4,
      \TX_DATA_reg[54]\ => simplex_tx_aurora_lane_0_i_n_5,
      \TX_PE_DATA_V_reg[0]\(2 downto 0) => p_1_in_4(54 downto 52),
      \TX_PE_DATA_V_reg[0]_0\(2 downto 0) => p_1_in_3(54 downto 52),
      \TX_PE_DATA_V_reg[0]_1\(2 downto 0) => p_1_in(54 downto 52),
      \count_16d_srl_r_reg[0]\(0) => standard_cc_module_i_n_0,
      \counter2_r_reg[5]\(0) => count_16d_srl_r0,
      firstCC_reg => do_cc_i,
      gen_ch_bond_i(0) => gen_ch_bond_i(3),
      gen_na_idles_i => gen_na_idles_i,
      gen_periodic_cb_i => gen_periodic_cb_i,
      \idle4cbCNTR_reg[7]\ => aurora_64b66b_tx_0_wrapper_i_n_86,
      \idle4cbCNTR_reg[7]_0\ => aurora_64b66b_tx_0_wrapper_i_n_93,
      \idle4cbCNTR_reg[7]_1\ => aurora_64b66b_tx_0_wrapper_i_n_84,
      periodic_cb_seq => periodic_cb_seq,
      periodic_cb_to_ll => periodic_cb_to_ll,
      reset2fg => reset2fg,
      reset_lanes_c => \simplex_tx_channel_init_sm_i/reset_lanes_c\,
      tx_channel_up => tx_channel_up,
      tx_hard_err => tx_hard_err,
      tx_hard_err_i(0) => tx_hard_err_i(0),
      tx_pe_data_v_i(0) => tx_pe_data_v_i(0),
      txdatavalid_i => txdatavalid_i
    );
simplex_tx_stream_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SIMPLEX_TX_STREAM
     port map (
      CLK => CLK,
      D(0) => p_1_in_5(55),
      E(0) => \simplex_tx_stream_control_sm_i/datavalid_in_r\,
      Q(251) => tx_pe_data_i(0),
      Q(250) => tx_pe_data_i(1),
      Q(249) => tx_pe_data_i(2),
      Q(248) => tx_pe_data_i(3),
      Q(247) => tx_pe_data_i(4),
      Q(246) => tx_pe_data_i(5),
      Q(245) => tx_pe_data_i(6),
      Q(244) => tx_pe_data_i(7),
      Q(243) => tx_pe_data_i(8),
      Q(242) => tx_pe_data_i(9),
      Q(241) => tx_pe_data_i(10),
      Q(240) => tx_pe_data_i(11),
      Q(239) => tx_pe_data_i(12),
      Q(238) => tx_pe_data_i(13),
      Q(237) => tx_pe_data_i(14),
      Q(236) => tx_pe_data_i(15),
      Q(235) => tx_pe_data_i(16),
      Q(234) => tx_pe_data_i(17),
      Q(233) => tx_pe_data_i(18),
      Q(232) => tx_pe_data_i(19),
      Q(231) => tx_pe_data_i(20),
      Q(230) => tx_pe_data_i(21),
      Q(229) => tx_pe_data_i(22),
      Q(228) => tx_pe_data_i(23),
      Q(227) => tx_pe_data_i(24),
      Q(226) => tx_pe_data_i(25),
      Q(225) => tx_pe_data_i(26),
      Q(224) => tx_pe_data_i(27),
      Q(223) => tx_pe_data_i(28),
      Q(222) => tx_pe_data_i(29),
      Q(221) => tx_pe_data_i(30),
      Q(220) => tx_pe_data_i(31),
      Q(219) => tx_pe_data_i(32),
      Q(218) => tx_pe_data_i(33),
      Q(217) => tx_pe_data_i(34),
      Q(216) => tx_pe_data_i(35),
      Q(215) => tx_pe_data_i(36),
      Q(214) => tx_pe_data_i(37),
      Q(213) => tx_pe_data_i(38),
      Q(212) => tx_pe_data_i(39),
      Q(211) => tx_pe_data_i(40),
      Q(210) => tx_pe_data_i(41),
      Q(209) => tx_pe_data_i(42),
      Q(208) => tx_pe_data_i(43),
      Q(207) => tx_pe_data_i(44),
      Q(206) => tx_pe_data_i(45),
      Q(205) => tx_pe_data_i(46),
      Q(204) => tx_pe_data_i(47),
      Q(203) => tx_pe_data_i(49),
      Q(202) => tx_pe_data_i(50),
      Q(201) => tx_pe_data_i(51),
      Q(200) => tx_pe_data_i(52),
      Q(199) => tx_pe_data_i(53),
      Q(198) => tx_pe_data_i(54),
      Q(197) => tx_pe_data_i(55),
      Q(196) => tx_pe_data_i(56),
      Q(195) => tx_pe_data_i(57),
      Q(194) => tx_pe_data_i(58),
      Q(193) => tx_pe_data_i(59),
      Q(192) => tx_pe_data_i(60),
      Q(191) => tx_pe_data_i(61),
      Q(190) => tx_pe_data_i(62),
      Q(189) => tx_pe_data_i(63),
      Q(188) => tx_pe_data_i(64),
      Q(187) => tx_pe_data_i(65),
      Q(186) => tx_pe_data_i(66),
      Q(185) => tx_pe_data_i(67),
      Q(184) => tx_pe_data_i(68),
      Q(183) => tx_pe_data_i(69),
      Q(182) => tx_pe_data_i(70),
      Q(181) => tx_pe_data_i(71),
      Q(180) => tx_pe_data_i(72),
      Q(179) => tx_pe_data_i(73),
      Q(178) => tx_pe_data_i(74),
      Q(177) => tx_pe_data_i(75),
      Q(176) => tx_pe_data_i(76),
      Q(175) => tx_pe_data_i(77),
      Q(174) => tx_pe_data_i(78),
      Q(173) => tx_pe_data_i(79),
      Q(172) => tx_pe_data_i(80),
      Q(171) => tx_pe_data_i(81),
      Q(170) => tx_pe_data_i(82),
      Q(169) => tx_pe_data_i(83),
      Q(168) => tx_pe_data_i(84),
      Q(167) => tx_pe_data_i(85),
      Q(166) => tx_pe_data_i(86),
      Q(165) => tx_pe_data_i(87),
      Q(164) => tx_pe_data_i(88),
      Q(163) => tx_pe_data_i(89),
      Q(162) => tx_pe_data_i(90),
      Q(161) => tx_pe_data_i(91),
      Q(160) => tx_pe_data_i(92),
      Q(159) => tx_pe_data_i(93),
      Q(158) => tx_pe_data_i(94),
      Q(157) => tx_pe_data_i(95),
      Q(156) => tx_pe_data_i(96),
      Q(155) => tx_pe_data_i(97),
      Q(154) => tx_pe_data_i(98),
      Q(153) => tx_pe_data_i(99),
      Q(152) => tx_pe_data_i(100),
      Q(151) => tx_pe_data_i(101),
      Q(150) => tx_pe_data_i(102),
      Q(149) => tx_pe_data_i(103),
      Q(148) => tx_pe_data_i(104),
      Q(147) => tx_pe_data_i(105),
      Q(146) => tx_pe_data_i(106),
      Q(145) => tx_pe_data_i(107),
      Q(144) => tx_pe_data_i(108),
      Q(143) => tx_pe_data_i(109),
      Q(142) => tx_pe_data_i(110),
      Q(141) => tx_pe_data_i(111),
      Q(140) => tx_pe_data_i(113),
      Q(139) => tx_pe_data_i(114),
      Q(138) => tx_pe_data_i(115),
      Q(137) => tx_pe_data_i(116),
      Q(136) => tx_pe_data_i(117),
      Q(135) => tx_pe_data_i(118),
      Q(134) => tx_pe_data_i(119),
      Q(133) => tx_pe_data_i(120),
      Q(132) => tx_pe_data_i(121),
      Q(131) => tx_pe_data_i(122),
      Q(130) => tx_pe_data_i(123),
      Q(129) => tx_pe_data_i(124),
      Q(128) => tx_pe_data_i(125),
      Q(127) => tx_pe_data_i(126),
      Q(126) => tx_pe_data_i(127),
      Q(125) => tx_pe_data_i(128),
      Q(124) => tx_pe_data_i(129),
      Q(123) => tx_pe_data_i(130),
      Q(122) => tx_pe_data_i(131),
      Q(121) => tx_pe_data_i(132),
      Q(120) => tx_pe_data_i(133),
      Q(119) => tx_pe_data_i(134),
      Q(118) => tx_pe_data_i(135),
      Q(117) => tx_pe_data_i(136),
      Q(116) => tx_pe_data_i(137),
      Q(115) => tx_pe_data_i(138),
      Q(114) => tx_pe_data_i(139),
      Q(113) => tx_pe_data_i(140),
      Q(112) => tx_pe_data_i(141),
      Q(111) => tx_pe_data_i(142),
      Q(110) => tx_pe_data_i(143),
      Q(109) => tx_pe_data_i(144),
      Q(108) => tx_pe_data_i(145),
      Q(107) => tx_pe_data_i(146),
      Q(106) => tx_pe_data_i(147),
      Q(105) => tx_pe_data_i(148),
      Q(104) => tx_pe_data_i(149),
      Q(103) => tx_pe_data_i(150),
      Q(102) => tx_pe_data_i(151),
      Q(101) => tx_pe_data_i(152),
      Q(100) => tx_pe_data_i(153),
      Q(99) => tx_pe_data_i(154),
      Q(98) => tx_pe_data_i(155),
      Q(97) => tx_pe_data_i(156),
      Q(96) => tx_pe_data_i(157),
      Q(95) => tx_pe_data_i(158),
      Q(94) => tx_pe_data_i(159),
      Q(93) => tx_pe_data_i(160),
      Q(92) => tx_pe_data_i(161),
      Q(91) => tx_pe_data_i(162),
      Q(90) => tx_pe_data_i(163),
      Q(89) => tx_pe_data_i(164),
      Q(88) => tx_pe_data_i(165),
      Q(87) => tx_pe_data_i(166),
      Q(86) => tx_pe_data_i(167),
      Q(85) => tx_pe_data_i(168),
      Q(84) => tx_pe_data_i(169),
      Q(83) => tx_pe_data_i(170),
      Q(82) => tx_pe_data_i(171),
      Q(81) => tx_pe_data_i(172),
      Q(80) => tx_pe_data_i(173),
      Q(79) => tx_pe_data_i(174),
      Q(78) => tx_pe_data_i(175),
      Q(77) => tx_pe_data_i(177),
      Q(76) => tx_pe_data_i(178),
      Q(75) => tx_pe_data_i(179),
      Q(74) => tx_pe_data_i(180),
      Q(73) => tx_pe_data_i(181),
      Q(72) => tx_pe_data_i(182),
      Q(71) => tx_pe_data_i(183),
      Q(70) => tx_pe_data_i(184),
      Q(69) => tx_pe_data_i(185),
      Q(68) => tx_pe_data_i(186),
      Q(67) => tx_pe_data_i(187),
      Q(66) => tx_pe_data_i(188),
      Q(65) => tx_pe_data_i(189),
      Q(64) => tx_pe_data_i(190),
      Q(63) => tx_pe_data_i(191),
      Q(62) => tx_pe_data_i(192),
      Q(61) => tx_pe_data_i(193),
      Q(60) => tx_pe_data_i(194),
      Q(59) => tx_pe_data_i(195),
      Q(58) => tx_pe_data_i(196),
      Q(57) => tx_pe_data_i(197),
      Q(56) => tx_pe_data_i(198),
      Q(55) => tx_pe_data_i(199),
      Q(54) => tx_pe_data_i(200),
      Q(53) => tx_pe_data_i(201),
      Q(52) => tx_pe_data_i(202),
      Q(51) => tx_pe_data_i(203),
      Q(50) => tx_pe_data_i(204),
      Q(49) => tx_pe_data_i(205),
      Q(48) => tx_pe_data_i(206),
      Q(47) => tx_pe_data_i(207),
      Q(46) => tx_pe_data_i(208),
      Q(45) => tx_pe_data_i(209),
      Q(44) => tx_pe_data_i(210),
      Q(43) => tx_pe_data_i(211),
      Q(42) => tx_pe_data_i(212),
      Q(41) => tx_pe_data_i(213),
      Q(40) => tx_pe_data_i(214),
      Q(39) => tx_pe_data_i(215),
      Q(38) => tx_pe_data_i(216),
      Q(37) => tx_pe_data_i(217),
      Q(36) => tx_pe_data_i(218),
      Q(35) => tx_pe_data_i(219),
      Q(34) => tx_pe_data_i(220),
      Q(33) => tx_pe_data_i(221),
      Q(32) => tx_pe_data_i(222),
      Q(31) => tx_pe_data_i(223),
      Q(30) => tx_pe_data_i(224),
      Q(29) => tx_pe_data_i(225),
      Q(28) => tx_pe_data_i(226),
      Q(27) => tx_pe_data_i(227),
      Q(26) => tx_pe_data_i(228),
      Q(25) => tx_pe_data_i(229),
      Q(24) => tx_pe_data_i(230),
      Q(23) => tx_pe_data_i(231),
      Q(22) => tx_pe_data_i(232),
      Q(21) => tx_pe_data_i(233),
      Q(20) => tx_pe_data_i(234),
      Q(19) => tx_pe_data_i(235),
      Q(18) => tx_pe_data_i(236),
      Q(17) => tx_pe_data_i(237),
      Q(16) => tx_pe_data_i(238),
      Q(15) => tx_pe_data_i(239),
      Q(14) => tx_pe_data_i(241),
      Q(13) => tx_pe_data_i(242),
      Q(12) => tx_pe_data_i(243),
      Q(11) => tx_pe_data_i(244),
      Q(10) => tx_pe_data_i(245),
      Q(9) => tx_pe_data_i(246),
      Q(8) => tx_pe_data_i(247),
      Q(7) => tx_pe_data_i(248),
      Q(6) => tx_pe_data_i(249),
      Q(5) => tx_pe_data_i(250),
      Q(4) => tx_pe_data_i(251),
      Q(3) => tx_pe_data_i(252),
      Q(2) => tx_pe_data_i(253),
      Q(1) => tx_pe_data_i(254),
      Q(0) => tx_pe_data_i(255),
      R0 => \simplex_tx_stream_control_sm_i/R0\,
      \TX_DATA_reg[63]\ => aurora_64b66b_tx_0_wrapper_i_n_91,
      \TX_DATA_reg[63]_0\ => aurora_64b66b_tx_0_wrapper_i_n_90,
      \TX_DATA_reg[63]_1\ => aurora_64b66b_tx_0_wrapper_i_n_89,
      \TX_DATA_reg[63]_2\ => aurora_64b66b_tx_0_wrapper_i_n_88,
      TX_HEADER_0_reg(0) => tx_header_0_i_0,
      TX_HEADER_0_reg_0(0) => tx_header_0_i_1,
      TX_HEADER_0_reg_1(0) => tx_header_0_i_2,
      TX_HEADER_0_reg_2(0) => tx_header_0_i_3,
      \TX_PE_DATA_V_reg[0]\ => simplex_tx_stream_i_n_11,
      do_cc_r_reg0 => \simplex_tx_stream_control_sm_i/do_cc_r_reg0\,
      extend_cb_r => \simplex_tx_stream_control_sm_i/extend_cb_r\,
      extend_cb_r_reg => aurora_64b66b_tx_0_wrapper_i_n_83,
      extend_cc_r => \simplex_tx_stream_control_sm_i/extend_cc_r\,
      extend_cc_r_reg => aurora_64b66b_tx_0_wrapper_i_n_85,
      \gen_cc_blk[0].gen_cc_flop\(0) => p_1_in(55),
      \gen_cc_blk[0].gen_cc_flop_0\ => simplex_tx_stream_i_n_270,
      \gen_cc_blk[1].gen_cc_flop\(0) => p_1_in_3(55),
      \gen_cc_blk[1].gen_cc_flop_0\ => simplex_tx_stream_i_n_269,
      \gen_cc_blk[2].gen_cc_flop\(0) => p_1_in_4(55),
      \gen_cc_blk[2].gen_cc_flop_0\ => simplex_tx_stream_i_n_268,
      \gen_cc_blk[3].gen_cc_flop\ => simplex_tx_stream_i_n_267,
      gen_cc_i(0 to 3) => gen_cc_i(0 to 3),
      gen_ch_bond_i(0) => gen_ch_bond_i(3),
      gen_na_idles_i => gen_na_idles_i,
      gen_periodic_cb_i => gen_periodic_cb_i,
      periodic_cb_seq => periodic_cb_seq,
      periodic_cb_to_ll => periodic_cb_to_ll,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk_2\,
      rst_pma_init_usrclk_0 => \sym_gen_i/rst_pma_init_usrclk_1\,
      rst_pma_init_usrclk_1 => \sym_gen_i/rst_pma_init_usrclk_0\,
      rst_pma_init_usrclk_2 => \sym_gen_i/rst_pma_init_usrclk\,
      s_axi_tx_tdata(0 to 255) => s_axi_tx_tdata(0 to 255),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tready_reg => do_cc_i,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      stg5_reg => simplex_tx_stream_i_n_271,
      stg5_reg_0 => simplex_tx_stream_i_n_272,
      stg5_reg_1 => simplex_tx_stream_i_n_273,
      stg5_reg_2 => simplex_tx_stream_i_n_274,
      tx_pe_data_v_i(0) => tx_pe_data_v_i(0),
      txdatavalid_i => txdatavalid_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
standard_cc_module_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_STANDARD_CC_MODULE
     port map (
      CLK => CLK,
      DO_CC => do_cc_i,
      E(0) => count_16d_srl_r0,
      R0 => \simplex_tx_stream_control_sm_i/R0\,
      count_13d_srl_r(0) => standard_cc_module_i_n_0,
      do_cc_r_reg0 => \simplex_tx_stream_control_sm_i/do_cc_r_reg0\,
      extend_cc_r => \simplex_tx_stream_control_sm_i/extend_cc_r\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_support is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 255 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    txp : out STD_LOGIC_VECTOR ( 0 to 3 );
    txn : out STD_LOGIC_VECTOR ( 0 to 3 );
    tx_hard_err : out STD_LOGIC;
    tx_soft_err : out STD_LOGIC;
    tx_channel_up : out STD_LOGIC;
    tx_lane_up : out STD_LOGIC_VECTOR ( 0 to 3 );
    user_clk_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    reset2fg : out STD_LOGIC;
    reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    pma_init : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_awaddr_lane1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr_lane1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wdata_lane1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_lane1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid_lane1 : in STD_LOGIC;
    s_axi_rready_lane1 : in STD_LOGIC;
    s_axi_awaddr_lane2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr_lane2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wdata_lane2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_lane2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid_lane2 : in STD_LOGIC;
    s_axi_rready_lane2 : in STD_LOGIC;
    s_axi_awaddr_lane3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr_lane3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wdata_lane3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_lane3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid_lane3 : in STD_LOGIC;
    s_axi_rready_lane3 : in STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rdata_lane1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awready_lane1 : out STD_LOGIC;
    s_axi_wready_lane1 : out STD_LOGIC;
    s_axi_bvalid_lane1 : out STD_LOGIC;
    s_axi_bresp_lane1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rresp_lane1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready_lane1 : in STD_LOGIC;
    s_axi_arready_lane1 : out STD_LOGIC;
    s_axi_rvalid_lane1 : out STD_LOGIC;
    s_axi_arvalid_lane1 : in STD_LOGIC;
    s_axi_wvalid_lane1 : in STD_LOGIC;
    s_axi_rdata_lane2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awready_lane2 : out STD_LOGIC;
    s_axi_wready_lane2 : out STD_LOGIC;
    s_axi_bvalid_lane2 : out STD_LOGIC;
    s_axi_bresp_lane2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rresp_lane2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready_lane2 : in STD_LOGIC;
    s_axi_arready_lane2 : out STD_LOGIC;
    s_axi_rvalid_lane2 : out STD_LOGIC;
    s_axi_arvalid_lane2 : in STD_LOGIC;
    s_axi_wvalid_lane2 : in STD_LOGIC;
    s_axi_rdata_lane3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awready_lane3 : out STD_LOGIC;
    s_axi_wready_lane3 : out STD_LOGIC;
    s_axi_bvalid_lane3 : out STD_LOGIC;
    s_axi_bresp_lane3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rresp_lane3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready_lane3 : in STD_LOGIC;
    s_axi_arready_lane3 : out STD_LOGIC;
    s_axi_rvalid_lane3 : out STD_LOGIC;
    s_axi_arvalid_lane3 : in STD_LOGIC;
    s_axi_wvalid_lane3 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    gt_refclk1_p : in STD_LOGIC;
    gt_refclk1_n : in STD_LOGIC;
    gt_refclk1_out : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_qpllclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclk_quad1_out : out STD_LOGIC;
    gt_qplllock_quad1_out : out STD_LOGIC;
    gt_qpllrefclklost_quad1_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_support : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_support;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal aurora_64b66b_tx_0_core_i_n_32 : STD_LOGIC;
  signal \^gt_qpllclk_quad1_out\ : STD_LOGIC;
  signal \^gt_qplllock_quad1_out\ : STD_LOGIC;
  signal \^gt_qpllrefclk_quad1_out\ : STD_LOGIC;
  signal \^gt_refclk1_out\ : STD_LOGIC;
  signal \^gt_reset_out\ : STD_LOGIC;
  signal gt_reset_sync_n_0 : STD_LOGIC;
  signal gt_to_common_qpllreset_i : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal \^mmcm_not_locked_out2\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_rdata_lane1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_rdata_lane2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_rdata_lane3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal stg5 : STD_LOGIC;
  signal sysreset_from_support : STD_LOGIC;
  signal \^tx_out_clk\ : STD_LOGIC;
  signal \^user_clk_out\ : STD_LOGIC;
  signal NLW_IBUFDS_GTE4_refclk1_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of IBUFDS_GTE4_refclk1 : label is "PRIMITIVE";
begin
  gt_qpllclk_quad1_out <= \^gt_qpllclk_quad1_out\;
  gt_qplllock_quad1_out <= \^gt_qplllock_quad1_out\;
  gt_qpllrefclk_quad1_out <= \^gt_qpllrefclk_quad1_out\;
  gt_refclk1_out <= \^gt_refclk1_out\;
  gt_reset_out <= \^gt_reset_out\;
  link_reset_out <= \<const0>\;
  mmcm_not_locked_out2 <= \^mmcm_not_locked_out2\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bresp_lane1(1) <= \<const0>\;
  s_axi_bresp_lane1(0) <= \<const0>\;
  s_axi_bresp_lane2(1) <= \<const0>\;
  s_axi_bresp_lane2(0) <= \<const0>\;
  s_axi_bresp_lane3(1) <= \<const0>\;
  s_axi_bresp_lane3(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15 downto 0) <= \^s_axi_rdata\(15 downto 0);
  s_axi_rdata_lane1(31) <= \<const0>\;
  s_axi_rdata_lane1(30) <= \<const0>\;
  s_axi_rdata_lane1(29) <= \<const0>\;
  s_axi_rdata_lane1(28) <= \<const0>\;
  s_axi_rdata_lane1(27) <= \<const0>\;
  s_axi_rdata_lane1(26) <= \<const0>\;
  s_axi_rdata_lane1(25) <= \<const0>\;
  s_axi_rdata_lane1(24) <= \<const0>\;
  s_axi_rdata_lane1(23) <= \<const0>\;
  s_axi_rdata_lane1(22) <= \<const0>\;
  s_axi_rdata_lane1(21) <= \<const0>\;
  s_axi_rdata_lane1(20) <= \<const0>\;
  s_axi_rdata_lane1(19) <= \<const0>\;
  s_axi_rdata_lane1(18) <= \<const0>\;
  s_axi_rdata_lane1(17) <= \<const0>\;
  s_axi_rdata_lane1(16) <= \<const0>\;
  s_axi_rdata_lane1(15 downto 0) <= \^s_axi_rdata_lane1\(15 downto 0);
  s_axi_rdata_lane2(31) <= \<const0>\;
  s_axi_rdata_lane2(30) <= \<const0>\;
  s_axi_rdata_lane2(29) <= \<const0>\;
  s_axi_rdata_lane2(28) <= \<const0>\;
  s_axi_rdata_lane2(27) <= \<const0>\;
  s_axi_rdata_lane2(26) <= \<const0>\;
  s_axi_rdata_lane2(25) <= \<const0>\;
  s_axi_rdata_lane2(24) <= \<const0>\;
  s_axi_rdata_lane2(23) <= \<const0>\;
  s_axi_rdata_lane2(22) <= \<const0>\;
  s_axi_rdata_lane2(21) <= \<const0>\;
  s_axi_rdata_lane2(20) <= \<const0>\;
  s_axi_rdata_lane2(19) <= \<const0>\;
  s_axi_rdata_lane2(18) <= \<const0>\;
  s_axi_rdata_lane2(17) <= \<const0>\;
  s_axi_rdata_lane2(16) <= \<const0>\;
  s_axi_rdata_lane2(15 downto 0) <= \^s_axi_rdata_lane2\(15 downto 0);
  s_axi_rdata_lane3(31) <= \<const0>\;
  s_axi_rdata_lane3(30) <= \<const0>\;
  s_axi_rdata_lane3(29) <= \<const0>\;
  s_axi_rdata_lane3(28) <= \<const0>\;
  s_axi_rdata_lane3(27) <= \<const0>\;
  s_axi_rdata_lane3(26) <= \<const0>\;
  s_axi_rdata_lane3(25) <= \<const0>\;
  s_axi_rdata_lane3(24) <= \<const0>\;
  s_axi_rdata_lane3(23) <= \<const0>\;
  s_axi_rdata_lane3(22) <= \<const0>\;
  s_axi_rdata_lane3(21) <= \<const0>\;
  s_axi_rdata_lane3(20) <= \<const0>\;
  s_axi_rdata_lane3(19) <= \<const0>\;
  s_axi_rdata_lane3(18) <= \<const0>\;
  s_axi_rdata_lane3(17) <= \<const0>\;
  s_axi_rdata_lane3(16) <= \<const0>\;
  s_axi_rdata_lane3(15 downto 0) <= \^s_axi_rdata_lane3\(15 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rresp_lane1(1) <= \<const0>\;
  s_axi_rresp_lane1(0) <= \<const0>\;
  s_axi_rresp_lane2(1) <= \<const0>\;
  s_axi_rresp_lane2(0) <= \<const0>\;
  s_axi_rresp_lane3(1) <= \<const0>\;
  s_axi_rresp_lane3(0) <= \<const0>\;
  sync_clk_out <= \^user_clk_out\;
  tx_out_clk <= \^tx_out_clk\;
  tx_soft_err <= \<const0>\;
  user_clk_out <= \^user_clk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
IBUFDS_GTE4_refclk1: unisim.vcomponents.IBUFDS_GTE4
    generic map(
      REFCLK_EN_TX_PATH => '0',
      REFCLK_HROW_CK_SEL => B"00",
      REFCLK_ICNTL_RX => B"00"
    )
        port map (
      CEB => '0',
      I => gt_refclk1_p,
      IB => gt_refclk1_n,
      O => \^gt_refclk1_out\,
      ODIV2 => NLW_IBUFDS_GTE4_refclk1_ODIV2_UNCONNECTED
    );
aurora_64b66b_tx_0_core_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_core
     port map (
      CLK => \^user_clk_out\,
      SYSTEM_RESET_reg => sys_reset_out,
      gt_pll_lock => gt_pll_lock,
      gt_powergood(3 downto 0) => gt_powergood(3 downto 0),
      gt_qpllclk_quad1_out => \^gt_qpllclk_quad1_out\,
      gt_qplllock_quad1_out => \^gt_qplllock_quad1_out\,
      gt_qpllrefclk_quad1_out => \^gt_qpllrefclk_quad1_out\,
      gt_refclk1_out => \^gt_refclk1_out\,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gtwiz_reset_all_in(0) => \^gt_reset_out\,
      gtwiz_reset_qpll0reset_out(0) => gt_to_common_qpllreset_i,
      init_clk => init_clk,
      init_clk_0 => aurora_64b66b_tx_0_core_i_n_32,
      lopt => lopt,
      lopt_1 => aurora_64b66b_tx_0_core_i_n_32,
      lopt_2 => lopt_1,
      lopt_3 => lopt_2,
      mmcm_not_locked_out2 => \^mmcm_not_locked_out2\,
      power_down => power_down,
      reset2fg => reset2fg,
      s_axi_araddr(9 downto 0) => s_axi_araddr(11 downto 2),
      s_axi_araddr_lane1(9 downto 0) => s_axi_araddr_lane1(11 downto 2),
      s_axi_araddr_lane2(9 downto 0) => s_axi_araddr_lane2(11 downto 2),
      s_axi_araddr_lane3(9 downto 0) => s_axi_araddr_lane3(11 downto 2),
      s_axi_arready => s_axi_arready,
      s_axi_arready_lane1 => s_axi_arready_lane1,
      s_axi_arready_lane2 => s_axi_arready_lane2,
      s_axi_arready_lane3 => s_axi_arready_lane3,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_arvalid_lane1 => s_axi_arvalid_lane1,
      s_axi_arvalid_lane2 => s_axi_arvalid_lane2,
      s_axi_arvalid_lane3 => s_axi_arvalid_lane3,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(11 downto 2),
      s_axi_awaddr_lane1(9 downto 0) => s_axi_awaddr_lane1(11 downto 2),
      s_axi_awaddr_lane2(9 downto 0) => s_axi_awaddr_lane2(11 downto 2),
      s_axi_awaddr_lane3(9 downto 0) => s_axi_awaddr_lane3(11 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awready_lane1 => s_axi_awready_lane1,
      s_axi_awready_lane2 => s_axi_awready_lane2,
      s_axi_awready_lane3 => s_axi_awready_lane3,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_lane1 => s_axi_awvalid_lane1,
      s_axi_awvalid_lane2 => s_axi_awvalid_lane2,
      s_axi_awvalid_lane3 => s_axi_awvalid_lane3,
      s_axi_bready => s_axi_bready,
      s_axi_bready_lane1 => s_axi_bready_lane1,
      s_axi_bready_lane2 => s_axi_bready_lane2,
      s_axi_bready_lane3 => s_axi_bready_lane3,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_bvalid_lane1 => s_axi_bvalid_lane1,
      s_axi_bvalid_lane2 => s_axi_bvalid_lane2,
      s_axi_bvalid_lane3 => s_axi_bvalid_lane3,
      s_axi_rdata(15 downto 0) => \^s_axi_rdata\(15 downto 0),
      s_axi_rdata_lane1(15 downto 0) => \^s_axi_rdata_lane1\(15 downto 0),
      s_axi_rdata_lane2(15 downto 0) => \^s_axi_rdata_lane2\(15 downto 0),
      s_axi_rdata_lane3(15 downto 0) => \^s_axi_rdata_lane3\(15 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rready_lane1 => s_axi_rready_lane1,
      s_axi_rready_lane2 => s_axi_rready_lane2,
      s_axi_rready_lane3 => s_axi_rready_lane3,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_rvalid_lane1 => s_axi_rvalid_lane1,
      s_axi_rvalid_lane2 => s_axi_rvalid_lane2,
      s_axi_rvalid_lane3 => s_axi_rvalid_lane3,
      s_axi_tx_tdata(0 to 255) => s_axi_tx_tdata(0 to 255),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      s_axi_wdata(15 downto 0) => s_axi_wdata(15 downto 0),
      s_axi_wdata_lane1(15 downto 0) => s_axi_wdata_lane1(15 downto 0),
      s_axi_wdata_lane2(15 downto 0) => s_axi_wdata_lane2(15 downto 0),
      s_axi_wdata_lane3(15 downto 0) => s_axi_wdata_lane3(15 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wready_lane1 => s_axi_wready_lane1,
      s_axi_wready_lane2 => s_axi_wready_lane2,
      s_axi_wready_lane3 => s_axi_wready_lane3,
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_lane1 => s_axi_wvalid_lane1,
      s_axi_wvalid_lane2 => s_axi_wvalid_lane2,
      s_axi_wvalid_lane3 => s_axi_wvalid_lane3,
      sysreset_from_support => sysreset_from_support,
      tx_channel_up => tx_channel_up,
      tx_hard_err => tx_hard_err,
      tx_lane_up(0 to 3) => tx_lane_up(0 to 3),
      tx_out_clk => \^tx_out_clk\,
      txn(0 to 3) => txn(0 to 3),
      txp(0 to 3) => txp(0 to 3)
    );
clock_module_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_CLOCK_MODULE
     port map (
      CLK => \^user_clk_out\,
      \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_tx_0_cdc_to_reg\ => aurora_64b66b_tx_0_core_i_n_32,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mmcm_not_locked_out => mmcm_not_locked_out,
      mmcm_not_locked_out2 => \^mmcm_not_locked_out2\,
      tx_out_clk => \^tx_out_clk\
    );
gt_reset_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync
     port map (
      D(0) => gt_reset_sync_n_0,
      init_clk => init_clk,
      pma_init => pma_init
    );
reset_pb_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_rst_sync_0
     port map (
      CLK => \^user_clk_out\,
      D(0) => stg5,
      reset_pb => reset_pb
    );
support_reset_logic_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_SUPPORT_RESET_LOGIC
     port map (
      CLK => \^user_clk_out\,
      D(0) => stg5,
      \debounce_gt_rst_r_reg[0]_0\(0) => gt_reset_sync_n_0,
      gt_reset_out => \^gt_reset_out\,
      init_clk => init_clk,
      sysreset_from_support => sysreset_from_support
    );
ultrascale_gt_common_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_gt_common_wrapper
     port map (
      gt_qpllclk_quad1_out => \^gt_qpllclk_quad1_out\,
      gt_qplllock_quad1_out => \^gt_qplllock_quad1_out\,
      gt_qpllrefclk_quad1_out => \^gt_qpllrefclk_quad1_out\,
      gt_qpllrefclklost_quad1_out => gt_qpllrefclklost_quad1_out,
      gt_refclk1_out => \^gt_refclk1_out\,
      gtwiz_reset_qpll0reset_out(0) => gt_to_common_qpllreset_i,
      init_clk => init_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    txp : out STD_LOGIC_VECTOR ( 0 to 3 );
    txn : out STD_LOGIC_VECTOR ( 0 to 3 );
    gt_refclk1_p : in STD_LOGIC;
    gt_refclk1_n : in STD_LOGIC;
    gt_refclk1_out : out STD_LOGIC;
    tx_hard_err : out STD_LOGIC;
    tx_soft_err : out STD_LOGIC;
    tx_channel_up : out STD_LOGIC;
    tx_lane_up : out STD_LOGIC_VECTOR ( 0 to 3 );
    user_clk_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    reset2fg : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    pma_init : in STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awaddr_lane1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid_lane1 : in STD_LOGIC;
    s_axi_awready_lane1 : out STD_LOGIC;
    s_axi_awaddr_lane2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid_lane2 : in STD_LOGIC;
    s_axi_awready_lane2 : out STD_LOGIC;
    s_axi_awaddr_lane3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid_lane3 : in STD_LOGIC;
    s_axi_awready_lane3 : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_wdata_lane1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_lane1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid_lane1 : in STD_LOGIC;
    s_axi_wready_lane1 : out STD_LOGIC;
    s_axi_bvalid_lane1 : out STD_LOGIC;
    s_axi_bresp_lane1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready_lane1 : in STD_LOGIC;
    s_axi_wdata_lane2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_lane2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid_lane2 : in STD_LOGIC;
    s_axi_wready_lane2 : out STD_LOGIC;
    s_axi_bvalid_lane2 : out STD_LOGIC;
    s_axi_bresp_lane2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready_lane2 : in STD_LOGIC;
    s_axi_wdata_lane3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_lane3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid_lane3 : in STD_LOGIC;
    s_axi_wready_lane3 : out STD_LOGIC;
    s_axi_bvalid_lane3 : out STD_LOGIC;
    s_axi_bresp_lane3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready_lane3 : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_araddr_lane1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid_lane1 : in STD_LOGIC;
    s_axi_arready_lane1 : out STD_LOGIC;
    s_axi_araddr_lane2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid_lane2 : in STD_LOGIC;
    s_axi_arready_lane2 : out STD_LOGIC;
    s_axi_araddr_lane3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid_lane3 : in STD_LOGIC;
    s_axi_arready_lane3 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rdata_lane1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid_lane1 : out STD_LOGIC;
    s_axi_rresp_lane1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready_lane1 : in STD_LOGIC;
    s_axi_rdata_lane2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid_lane2 : out STD_LOGIC;
    s_axi_rresp_lane2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready_lane2 : in STD_LOGIC;
    s_axi_rdata_lane3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid_lane3 : out STD_LOGIC;
    s_axi_rresp_lane3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready_lane3 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_qpllclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclk_quad1_out : out STD_LOGIC;
    gt_qplllock_quad1_out : out STD_LOGIC;
    gt_qpllrefclklost_quad1_out : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "aurora_64b66b_v12_0_3, Coregen v14.3_ip3, Number of lanes = 4, Line rate is double25.0Gbps, Reference Clock is double156.25MHz, Interface is Streaming, Flow Control is None and is operating in DUPLEX configuration";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_rdata_lane1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_rdata_lane2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_rdata_lane3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_link_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_mmcm_not_locked_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_tx_soft_err_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_bresp_lane1_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_bresp_lane2_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_bresp_lane3_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_rdata_lane1_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_rdata_lane2_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_rdata_lane3_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rresp_lane1_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rresp_lane2_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rresp_lane3_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
begin
  link_reset_out <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bresp_lane1(1) <= \<const0>\;
  s_axi_bresp_lane1(0) <= \<const0>\;
  s_axi_bresp_lane2(1) <= \<const0>\;
  s_axi_bresp_lane2(0) <= \<const0>\;
  s_axi_bresp_lane3(1) <= \<const0>\;
  s_axi_bresp_lane3(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15 downto 0) <= \^s_axi_rdata\(15 downto 0);
  s_axi_rdata_lane1(31) <= \<const0>\;
  s_axi_rdata_lane1(30) <= \<const0>\;
  s_axi_rdata_lane1(29) <= \<const0>\;
  s_axi_rdata_lane1(28) <= \<const0>\;
  s_axi_rdata_lane1(27) <= \<const0>\;
  s_axi_rdata_lane1(26) <= \<const0>\;
  s_axi_rdata_lane1(25) <= \<const0>\;
  s_axi_rdata_lane1(24) <= \<const0>\;
  s_axi_rdata_lane1(23) <= \<const0>\;
  s_axi_rdata_lane1(22) <= \<const0>\;
  s_axi_rdata_lane1(21) <= \<const0>\;
  s_axi_rdata_lane1(20) <= \<const0>\;
  s_axi_rdata_lane1(19) <= \<const0>\;
  s_axi_rdata_lane1(18) <= \<const0>\;
  s_axi_rdata_lane1(17) <= \<const0>\;
  s_axi_rdata_lane1(16) <= \<const0>\;
  s_axi_rdata_lane1(15 downto 0) <= \^s_axi_rdata_lane1\(15 downto 0);
  s_axi_rdata_lane2(31) <= \<const0>\;
  s_axi_rdata_lane2(30) <= \<const0>\;
  s_axi_rdata_lane2(29) <= \<const0>\;
  s_axi_rdata_lane2(28) <= \<const0>\;
  s_axi_rdata_lane2(27) <= \<const0>\;
  s_axi_rdata_lane2(26) <= \<const0>\;
  s_axi_rdata_lane2(25) <= \<const0>\;
  s_axi_rdata_lane2(24) <= \<const0>\;
  s_axi_rdata_lane2(23) <= \<const0>\;
  s_axi_rdata_lane2(22) <= \<const0>\;
  s_axi_rdata_lane2(21) <= \<const0>\;
  s_axi_rdata_lane2(20) <= \<const0>\;
  s_axi_rdata_lane2(19) <= \<const0>\;
  s_axi_rdata_lane2(18) <= \<const0>\;
  s_axi_rdata_lane2(17) <= \<const0>\;
  s_axi_rdata_lane2(16) <= \<const0>\;
  s_axi_rdata_lane2(15 downto 0) <= \^s_axi_rdata_lane2\(15 downto 0);
  s_axi_rdata_lane3(31) <= \<const0>\;
  s_axi_rdata_lane3(30) <= \<const0>\;
  s_axi_rdata_lane3(29) <= \<const0>\;
  s_axi_rdata_lane3(28) <= \<const0>\;
  s_axi_rdata_lane3(27) <= \<const0>\;
  s_axi_rdata_lane3(26) <= \<const0>\;
  s_axi_rdata_lane3(25) <= \<const0>\;
  s_axi_rdata_lane3(24) <= \<const0>\;
  s_axi_rdata_lane3(23) <= \<const0>\;
  s_axi_rdata_lane3(22) <= \<const0>\;
  s_axi_rdata_lane3(21) <= \<const0>\;
  s_axi_rdata_lane3(20) <= \<const0>\;
  s_axi_rdata_lane3(19) <= \<const0>\;
  s_axi_rdata_lane3(18) <= \<const0>\;
  s_axi_rdata_lane3(17) <= \<const0>\;
  s_axi_rdata_lane3(16) <= \<const0>\;
  s_axi_rdata_lane3(15 downto 0) <= \^s_axi_rdata_lane3\(15 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rresp_lane1(1) <= \<const0>\;
  s_axi_rresp_lane1(0) <= \<const0>\;
  s_axi_rresp_lane2(1) <= \<const0>\;
  s_axi_rresp_lane2(0) <= \<const0>\;
  s_axi_rresp_lane3(1) <= \<const0>\;
  s_axi_rresp_lane3(0) <= \<const0>\;
  tx_soft_err <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_tx_0_support
     port map (
      gt_pll_lock => gt_pll_lock,
      gt_powergood(3 downto 0) => gt_powergood(3 downto 0),
      gt_qpllclk_quad1_out => gt_qpllclk_quad1_out,
      gt_qplllock_quad1_out => gt_qplllock_quad1_out,
      gt_qpllrefclk_quad1_out => gt_qpllrefclk_quad1_out,
      gt_qpllrefclklost_quad1_out => gt_qpllrefclklost_quad1_out,
      gt_refclk1_n => gt_refclk1_n,
      gt_refclk1_out => gt_refclk1_out,
      gt_refclk1_p => gt_refclk1_p,
      gt_reset_out => gt_reset_out,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      init_clk => init_clk,
      link_reset_out => NLW_inst_link_reset_out_UNCONNECTED,
      mmcm_not_locked_out => NLW_inst_mmcm_not_locked_out_UNCONNECTED,
      mmcm_not_locked_out2 => mmcm_not_locked_out,
      pma_init => pma_init,
      power_down => power_down,
      reset2fg => reset2fg,
      reset_pb => reset_pb,
      s_axi_araddr(31 downto 12) => B"00000000000000000000",
      s_axi_araddr(11 downto 2) => s_axi_araddr(11 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_araddr_lane1(31 downto 12) => B"00000000000000000000",
      s_axi_araddr_lane1(11 downto 2) => s_axi_araddr_lane1(11 downto 2),
      s_axi_araddr_lane1(1 downto 0) => B"00",
      s_axi_araddr_lane2(31 downto 12) => B"00000000000000000000",
      s_axi_araddr_lane2(11 downto 2) => s_axi_araddr_lane2(11 downto 2),
      s_axi_araddr_lane2(1 downto 0) => B"00",
      s_axi_araddr_lane3(31 downto 12) => B"00000000000000000000",
      s_axi_araddr_lane3(11 downto 2) => s_axi_araddr_lane3(11 downto 2),
      s_axi_araddr_lane3(1 downto 0) => B"00",
      s_axi_arready => s_axi_arready,
      s_axi_arready_lane1 => s_axi_arready_lane1,
      s_axi_arready_lane2 => s_axi_arready_lane2,
      s_axi_arready_lane3 => s_axi_arready_lane3,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_arvalid_lane1 => s_axi_arvalid_lane1,
      s_axi_arvalid_lane2 => s_axi_arvalid_lane2,
      s_axi_arvalid_lane3 => s_axi_arvalid_lane3,
      s_axi_awaddr(31 downto 12) => B"00000000000000000000",
      s_axi_awaddr(11 downto 2) => s_axi_awaddr(11 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awaddr_lane1(31 downto 12) => B"00000000000000000000",
      s_axi_awaddr_lane1(11 downto 2) => s_axi_awaddr_lane1(11 downto 2),
      s_axi_awaddr_lane1(1 downto 0) => B"00",
      s_axi_awaddr_lane2(31 downto 12) => B"00000000000000000000",
      s_axi_awaddr_lane2(11 downto 2) => s_axi_awaddr_lane2(11 downto 2),
      s_axi_awaddr_lane2(1 downto 0) => B"00",
      s_axi_awaddr_lane3(31 downto 12) => B"00000000000000000000",
      s_axi_awaddr_lane3(11 downto 2) => s_axi_awaddr_lane3(11 downto 2),
      s_axi_awaddr_lane3(1 downto 0) => B"00",
      s_axi_awready => s_axi_awready,
      s_axi_awready_lane1 => s_axi_awready_lane1,
      s_axi_awready_lane2 => s_axi_awready_lane2,
      s_axi_awready_lane3 => s_axi_awready_lane3,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_lane1 => s_axi_awvalid_lane1,
      s_axi_awvalid_lane2 => s_axi_awvalid_lane2,
      s_axi_awvalid_lane3 => s_axi_awvalid_lane3,
      s_axi_bready => s_axi_bready,
      s_axi_bready_lane1 => s_axi_bready_lane1,
      s_axi_bready_lane2 => s_axi_bready_lane2,
      s_axi_bready_lane3 => s_axi_bready_lane3,
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bresp_lane1(1 downto 0) => NLW_inst_s_axi_bresp_lane1_UNCONNECTED(1 downto 0),
      s_axi_bresp_lane2(1 downto 0) => NLW_inst_s_axi_bresp_lane2_UNCONNECTED(1 downto 0),
      s_axi_bresp_lane3(1 downto 0) => NLW_inst_s_axi_bresp_lane3_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_bvalid_lane1 => s_axi_bvalid_lane1,
      s_axi_bvalid_lane2 => s_axi_bvalid_lane2,
      s_axi_bvalid_lane3 => s_axi_bvalid_lane3,
      s_axi_rdata(31 downto 16) => NLW_inst_s_axi_rdata_UNCONNECTED(31 downto 16),
      s_axi_rdata(15 downto 0) => \^s_axi_rdata\(15 downto 0),
      s_axi_rdata_lane1(31 downto 16) => NLW_inst_s_axi_rdata_lane1_UNCONNECTED(31 downto 16),
      s_axi_rdata_lane1(15 downto 0) => \^s_axi_rdata_lane1\(15 downto 0),
      s_axi_rdata_lane2(31 downto 16) => NLW_inst_s_axi_rdata_lane2_UNCONNECTED(31 downto 16),
      s_axi_rdata_lane2(15 downto 0) => \^s_axi_rdata_lane2\(15 downto 0),
      s_axi_rdata_lane3(31 downto 16) => NLW_inst_s_axi_rdata_lane3_UNCONNECTED(31 downto 16),
      s_axi_rdata_lane3(15 downto 0) => \^s_axi_rdata_lane3\(15 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rready_lane1 => s_axi_rready_lane1,
      s_axi_rready_lane2 => s_axi_rready_lane2,
      s_axi_rready_lane3 => s_axi_rready_lane3,
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rresp_lane1(1 downto 0) => NLW_inst_s_axi_rresp_lane1_UNCONNECTED(1 downto 0),
      s_axi_rresp_lane2(1 downto 0) => NLW_inst_s_axi_rresp_lane2_UNCONNECTED(1 downto 0),
      s_axi_rresp_lane3(1 downto 0) => NLW_inst_s_axi_rresp_lane3_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_rvalid_lane1 => s_axi_rvalid_lane1,
      s_axi_rvalid_lane2 => s_axi_rvalid_lane2,
      s_axi_rvalid_lane3 => s_axi_rvalid_lane3,
      s_axi_tx_tdata(0) => s_axi_tx_tdata(255),
      s_axi_tx_tdata(1) => s_axi_tx_tdata(254),
      s_axi_tx_tdata(2) => s_axi_tx_tdata(253),
      s_axi_tx_tdata(3) => s_axi_tx_tdata(252),
      s_axi_tx_tdata(4) => s_axi_tx_tdata(251),
      s_axi_tx_tdata(5) => s_axi_tx_tdata(250),
      s_axi_tx_tdata(6) => s_axi_tx_tdata(249),
      s_axi_tx_tdata(7) => s_axi_tx_tdata(248),
      s_axi_tx_tdata(8) => s_axi_tx_tdata(247),
      s_axi_tx_tdata(9) => s_axi_tx_tdata(246),
      s_axi_tx_tdata(10) => s_axi_tx_tdata(245),
      s_axi_tx_tdata(11) => s_axi_tx_tdata(244),
      s_axi_tx_tdata(12) => s_axi_tx_tdata(243),
      s_axi_tx_tdata(13) => s_axi_tx_tdata(242),
      s_axi_tx_tdata(14) => s_axi_tx_tdata(241),
      s_axi_tx_tdata(15) => s_axi_tx_tdata(240),
      s_axi_tx_tdata(16) => s_axi_tx_tdata(239),
      s_axi_tx_tdata(17) => s_axi_tx_tdata(238),
      s_axi_tx_tdata(18) => s_axi_tx_tdata(237),
      s_axi_tx_tdata(19) => s_axi_tx_tdata(236),
      s_axi_tx_tdata(20) => s_axi_tx_tdata(235),
      s_axi_tx_tdata(21) => s_axi_tx_tdata(234),
      s_axi_tx_tdata(22) => s_axi_tx_tdata(233),
      s_axi_tx_tdata(23) => s_axi_tx_tdata(232),
      s_axi_tx_tdata(24) => s_axi_tx_tdata(231),
      s_axi_tx_tdata(25) => s_axi_tx_tdata(230),
      s_axi_tx_tdata(26) => s_axi_tx_tdata(229),
      s_axi_tx_tdata(27) => s_axi_tx_tdata(228),
      s_axi_tx_tdata(28) => s_axi_tx_tdata(227),
      s_axi_tx_tdata(29) => s_axi_tx_tdata(226),
      s_axi_tx_tdata(30) => s_axi_tx_tdata(225),
      s_axi_tx_tdata(31) => s_axi_tx_tdata(224),
      s_axi_tx_tdata(32) => s_axi_tx_tdata(223),
      s_axi_tx_tdata(33) => s_axi_tx_tdata(222),
      s_axi_tx_tdata(34) => s_axi_tx_tdata(221),
      s_axi_tx_tdata(35) => s_axi_tx_tdata(220),
      s_axi_tx_tdata(36) => s_axi_tx_tdata(219),
      s_axi_tx_tdata(37) => s_axi_tx_tdata(218),
      s_axi_tx_tdata(38) => s_axi_tx_tdata(217),
      s_axi_tx_tdata(39) => s_axi_tx_tdata(216),
      s_axi_tx_tdata(40) => s_axi_tx_tdata(215),
      s_axi_tx_tdata(41) => s_axi_tx_tdata(214),
      s_axi_tx_tdata(42) => s_axi_tx_tdata(213),
      s_axi_tx_tdata(43) => s_axi_tx_tdata(212),
      s_axi_tx_tdata(44) => s_axi_tx_tdata(211),
      s_axi_tx_tdata(45) => s_axi_tx_tdata(210),
      s_axi_tx_tdata(46) => s_axi_tx_tdata(209),
      s_axi_tx_tdata(47) => s_axi_tx_tdata(208),
      s_axi_tx_tdata(48) => s_axi_tx_tdata(207),
      s_axi_tx_tdata(49) => s_axi_tx_tdata(206),
      s_axi_tx_tdata(50) => s_axi_tx_tdata(205),
      s_axi_tx_tdata(51) => s_axi_tx_tdata(204),
      s_axi_tx_tdata(52) => s_axi_tx_tdata(203),
      s_axi_tx_tdata(53) => s_axi_tx_tdata(202),
      s_axi_tx_tdata(54) => s_axi_tx_tdata(201),
      s_axi_tx_tdata(55) => s_axi_tx_tdata(200),
      s_axi_tx_tdata(56) => s_axi_tx_tdata(199),
      s_axi_tx_tdata(57) => s_axi_tx_tdata(198),
      s_axi_tx_tdata(58) => s_axi_tx_tdata(197),
      s_axi_tx_tdata(59) => s_axi_tx_tdata(196),
      s_axi_tx_tdata(60) => s_axi_tx_tdata(195),
      s_axi_tx_tdata(61) => s_axi_tx_tdata(194),
      s_axi_tx_tdata(62) => s_axi_tx_tdata(193),
      s_axi_tx_tdata(63) => s_axi_tx_tdata(192),
      s_axi_tx_tdata(64) => s_axi_tx_tdata(191),
      s_axi_tx_tdata(65) => s_axi_tx_tdata(190),
      s_axi_tx_tdata(66) => s_axi_tx_tdata(189),
      s_axi_tx_tdata(67) => s_axi_tx_tdata(188),
      s_axi_tx_tdata(68) => s_axi_tx_tdata(187),
      s_axi_tx_tdata(69) => s_axi_tx_tdata(186),
      s_axi_tx_tdata(70) => s_axi_tx_tdata(185),
      s_axi_tx_tdata(71) => s_axi_tx_tdata(184),
      s_axi_tx_tdata(72) => s_axi_tx_tdata(183),
      s_axi_tx_tdata(73) => s_axi_tx_tdata(182),
      s_axi_tx_tdata(74) => s_axi_tx_tdata(181),
      s_axi_tx_tdata(75) => s_axi_tx_tdata(180),
      s_axi_tx_tdata(76) => s_axi_tx_tdata(179),
      s_axi_tx_tdata(77) => s_axi_tx_tdata(178),
      s_axi_tx_tdata(78) => s_axi_tx_tdata(177),
      s_axi_tx_tdata(79) => s_axi_tx_tdata(176),
      s_axi_tx_tdata(80) => s_axi_tx_tdata(175),
      s_axi_tx_tdata(81) => s_axi_tx_tdata(174),
      s_axi_tx_tdata(82) => s_axi_tx_tdata(173),
      s_axi_tx_tdata(83) => s_axi_tx_tdata(172),
      s_axi_tx_tdata(84) => s_axi_tx_tdata(171),
      s_axi_tx_tdata(85) => s_axi_tx_tdata(170),
      s_axi_tx_tdata(86) => s_axi_tx_tdata(169),
      s_axi_tx_tdata(87) => s_axi_tx_tdata(168),
      s_axi_tx_tdata(88) => s_axi_tx_tdata(167),
      s_axi_tx_tdata(89) => s_axi_tx_tdata(166),
      s_axi_tx_tdata(90) => s_axi_tx_tdata(165),
      s_axi_tx_tdata(91) => s_axi_tx_tdata(164),
      s_axi_tx_tdata(92) => s_axi_tx_tdata(163),
      s_axi_tx_tdata(93) => s_axi_tx_tdata(162),
      s_axi_tx_tdata(94) => s_axi_tx_tdata(161),
      s_axi_tx_tdata(95) => s_axi_tx_tdata(160),
      s_axi_tx_tdata(96) => s_axi_tx_tdata(159),
      s_axi_tx_tdata(97) => s_axi_tx_tdata(158),
      s_axi_tx_tdata(98) => s_axi_tx_tdata(157),
      s_axi_tx_tdata(99) => s_axi_tx_tdata(156),
      s_axi_tx_tdata(100) => s_axi_tx_tdata(155),
      s_axi_tx_tdata(101) => s_axi_tx_tdata(154),
      s_axi_tx_tdata(102) => s_axi_tx_tdata(153),
      s_axi_tx_tdata(103) => s_axi_tx_tdata(152),
      s_axi_tx_tdata(104) => s_axi_tx_tdata(151),
      s_axi_tx_tdata(105) => s_axi_tx_tdata(150),
      s_axi_tx_tdata(106) => s_axi_tx_tdata(149),
      s_axi_tx_tdata(107) => s_axi_tx_tdata(148),
      s_axi_tx_tdata(108) => s_axi_tx_tdata(147),
      s_axi_tx_tdata(109) => s_axi_tx_tdata(146),
      s_axi_tx_tdata(110) => s_axi_tx_tdata(145),
      s_axi_tx_tdata(111) => s_axi_tx_tdata(144),
      s_axi_tx_tdata(112) => s_axi_tx_tdata(143),
      s_axi_tx_tdata(113) => s_axi_tx_tdata(142),
      s_axi_tx_tdata(114) => s_axi_tx_tdata(141),
      s_axi_tx_tdata(115) => s_axi_tx_tdata(140),
      s_axi_tx_tdata(116) => s_axi_tx_tdata(139),
      s_axi_tx_tdata(117) => s_axi_tx_tdata(138),
      s_axi_tx_tdata(118) => s_axi_tx_tdata(137),
      s_axi_tx_tdata(119) => s_axi_tx_tdata(136),
      s_axi_tx_tdata(120) => s_axi_tx_tdata(135),
      s_axi_tx_tdata(121) => s_axi_tx_tdata(134),
      s_axi_tx_tdata(122) => s_axi_tx_tdata(133),
      s_axi_tx_tdata(123) => s_axi_tx_tdata(132),
      s_axi_tx_tdata(124) => s_axi_tx_tdata(131),
      s_axi_tx_tdata(125) => s_axi_tx_tdata(130),
      s_axi_tx_tdata(126) => s_axi_tx_tdata(129),
      s_axi_tx_tdata(127) => s_axi_tx_tdata(128),
      s_axi_tx_tdata(128) => s_axi_tx_tdata(127),
      s_axi_tx_tdata(129) => s_axi_tx_tdata(126),
      s_axi_tx_tdata(130) => s_axi_tx_tdata(125),
      s_axi_tx_tdata(131) => s_axi_tx_tdata(124),
      s_axi_tx_tdata(132) => s_axi_tx_tdata(123),
      s_axi_tx_tdata(133) => s_axi_tx_tdata(122),
      s_axi_tx_tdata(134) => s_axi_tx_tdata(121),
      s_axi_tx_tdata(135) => s_axi_tx_tdata(120),
      s_axi_tx_tdata(136) => s_axi_tx_tdata(119),
      s_axi_tx_tdata(137) => s_axi_tx_tdata(118),
      s_axi_tx_tdata(138) => s_axi_tx_tdata(117),
      s_axi_tx_tdata(139) => s_axi_tx_tdata(116),
      s_axi_tx_tdata(140) => s_axi_tx_tdata(115),
      s_axi_tx_tdata(141) => s_axi_tx_tdata(114),
      s_axi_tx_tdata(142) => s_axi_tx_tdata(113),
      s_axi_tx_tdata(143) => s_axi_tx_tdata(112),
      s_axi_tx_tdata(144) => s_axi_tx_tdata(111),
      s_axi_tx_tdata(145) => s_axi_tx_tdata(110),
      s_axi_tx_tdata(146) => s_axi_tx_tdata(109),
      s_axi_tx_tdata(147) => s_axi_tx_tdata(108),
      s_axi_tx_tdata(148) => s_axi_tx_tdata(107),
      s_axi_tx_tdata(149) => s_axi_tx_tdata(106),
      s_axi_tx_tdata(150) => s_axi_tx_tdata(105),
      s_axi_tx_tdata(151) => s_axi_tx_tdata(104),
      s_axi_tx_tdata(152) => s_axi_tx_tdata(103),
      s_axi_tx_tdata(153) => s_axi_tx_tdata(102),
      s_axi_tx_tdata(154) => s_axi_tx_tdata(101),
      s_axi_tx_tdata(155) => s_axi_tx_tdata(100),
      s_axi_tx_tdata(156) => s_axi_tx_tdata(99),
      s_axi_tx_tdata(157) => s_axi_tx_tdata(98),
      s_axi_tx_tdata(158) => s_axi_tx_tdata(97),
      s_axi_tx_tdata(159) => s_axi_tx_tdata(96),
      s_axi_tx_tdata(160) => s_axi_tx_tdata(95),
      s_axi_tx_tdata(161) => s_axi_tx_tdata(94),
      s_axi_tx_tdata(162) => s_axi_tx_tdata(93),
      s_axi_tx_tdata(163) => s_axi_tx_tdata(92),
      s_axi_tx_tdata(164) => s_axi_tx_tdata(91),
      s_axi_tx_tdata(165) => s_axi_tx_tdata(90),
      s_axi_tx_tdata(166) => s_axi_tx_tdata(89),
      s_axi_tx_tdata(167) => s_axi_tx_tdata(88),
      s_axi_tx_tdata(168) => s_axi_tx_tdata(87),
      s_axi_tx_tdata(169) => s_axi_tx_tdata(86),
      s_axi_tx_tdata(170) => s_axi_tx_tdata(85),
      s_axi_tx_tdata(171) => s_axi_tx_tdata(84),
      s_axi_tx_tdata(172) => s_axi_tx_tdata(83),
      s_axi_tx_tdata(173) => s_axi_tx_tdata(82),
      s_axi_tx_tdata(174) => s_axi_tx_tdata(81),
      s_axi_tx_tdata(175) => s_axi_tx_tdata(80),
      s_axi_tx_tdata(176) => s_axi_tx_tdata(79),
      s_axi_tx_tdata(177) => s_axi_tx_tdata(78),
      s_axi_tx_tdata(178) => s_axi_tx_tdata(77),
      s_axi_tx_tdata(179) => s_axi_tx_tdata(76),
      s_axi_tx_tdata(180) => s_axi_tx_tdata(75),
      s_axi_tx_tdata(181) => s_axi_tx_tdata(74),
      s_axi_tx_tdata(182) => s_axi_tx_tdata(73),
      s_axi_tx_tdata(183) => s_axi_tx_tdata(72),
      s_axi_tx_tdata(184) => s_axi_tx_tdata(71),
      s_axi_tx_tdata(185) => s_axi_tx_tdata(70),
      s_axi_tx_tdata(186) => s_axi_tx_tdata(69),
      s_axi_tx_tdata(187) => s_axi_tx_tdata(68),
      s_axi_tx_tdata(188) => s_axi_tx_tdata(67),
      s_axi_tx_tdata(189) => s_axi_tx_tdata(66),
      s_axi_tx_tdata(190) => s_axi_tx_tdata(65),
      s_axi_tx_tdata(191) => s_axi_tx_tdata(64),
      s_axi_tx_tdata(192) => s_axi_tx_tdata(63),
      s_axi_tx_tdata(193) => s_axi_tx_tdata(62),
      s_axi_tx_tdata(194) => s_axi_tx_tdata(61),
      s_axi_tx_tdata(195) => s_axi_tx_tdata(60),
      s_axi_tx_tdata(196) => s_axi_tx_tdata(59),
      s_axi_tx_tdata(197) => s_axi_tx_tdata(58),
      s_axi_tx_tdata(198) => s_axi_tx_tdata(57),
      s_axi_tx_tdata(199) => s_axi_tx_tdata(56),
      s_axi_tx_tdata(200) => s_axi_tx_tdata(55),
      s_axi_tx_tdata(201) => s_axi_tx_tdata(54),
      s_axi_tx_tdata(202) => s_axi_tx_tdata(53),
      s_axi_tx_tdata(203) => s_axi_tx_tdata(52),
      s_axi_tx_tdata(204) => s_axi_tx_tdata(51),
      s_axi_tx_tdata(205) => s_axi_tx_tdata(50),
      s_axi_tx_tdata(206) => s_axi_tx_tdata(49),
      s_axi_tx_tdata(207) => s_axi_tx_tdata(48),
      s_axi_tx_tdata(208) => s_axi_tx_tdata(47),
      s_axi_tx_tdata(209) => s_axi_tx_tdata(46),
      s_axi_tx_tdata(210) => s_axi_tx_tdata(45),
      s_axi_tx_tdata(211) => s_axi_tx_tdata(44),
      s_axi_tx_tdata(212) => s_axi_tx_tdata(43),
      s_axi_tx_tdata(213) => s_axi_tx_tdata(42),
      s_axi_tx_tdata(214) => s_axi_tx_tdata(41),
      s_axi_tx_tdata(215) => s_axi_tx_tdata(40),
      s_axi_tx_tdata(216) => s_axi_tx_tdata(39),
      s_axi_tx_tdata(217) => s_axi_tx_tdata(38),
      s_axi_tx_tdata(218) => s_axi_tx_tdata(37),
      s_axi_tx_tdata(219) => s_axi_tx_tdata(36),
      s_axi_tx_tdata(220) => s_axi_tx_tdata(35),
      s_axi_tx_tdata(221) => s_axi_tx_tdata(34),
      s_axi_tx_tdata(222) => s_axi_tx_tdata(33),
      s_axi_tx_tdata(223) => s_axi_tx_tdata(32),
      s_axi_tx_tdata(224) => s_axi_tx_tdata(31),
      s_axi_tx_tdata(225) => s_axi_tx_tdata(30),
      s_axi_tx_tdata(226) => s_axi_tx_tdata(29),
      s_axi_tx_tdata(227) => s_axi_tx_tdata(28),
      s_axi_tx_tdata(228) => s_axi_tx_tdata(27),
      s_axi_tx_tdata(229) => s_axi_tx_tdata(26),
      s_axi_tx_tdata(230) => s_axi_tx_tdata(25),
      s_axi_tx_tdata(231) => s_axi_tx_tdata(24),
      s_axi_tx_tdata(232) => s_axi_tx_tdata(23),
      s_axi_tx_tdata(233) => s_axi_tx_tdata(22),
      s_axi_tx_tdata(234) => s_axi_tx_tdata(21),
      s_axi_tx_tdata(235) => s_axi_tx_tdata(20),
      s_axi_tx_tdata(236) => s_axi_tx_tdata(19),
      s_axi_tx_tdata(237) => s_axi_tx_tdata(18),
      s_axi_tx_tdata(238) => s_axi_tx_tdata(17),
      s_axi_tx_tdata(239) => s_axi_tx_tdata(16),
      s_axi_tx_tdata(240) => s_axi_tx_tdata(15),
      s_axi_tx_tdata(241) => s_axi_tx_tdata(14),
      s_axi_tx_tdata(242) => s_axi_tx_tdata(13),
      s_axi_tx_tdata(243) => s_axi_tx_tdata(12),
      s_axi_tx_tdata(244) => s_axi_tx_tdata(11),
      s_axi_tx_tdata(245) => s_axi_tx_tdata(10),
      s_axi_tx_tdata(246) => s_axi_tx_tdata(9),
      s_axi_tx_tdata(247) => s_axi_tx_tdata(8),
      s_axi_tx_tdata(248) => s_axi_tx_tdata(7),
      s_axi_tx_tdata(249) => s_axi_tx_tdata(6),
      s_axi_tx_tdata(250) => s_axi_tx_tdata(5),
      s_axi_tx_tdata(251) => s_axi_tx_tdata(4),
      s_axi_tx_tdata(252) => s_axi_tx_tdata(3),
      s_axi_tx_tdata(253) => s_axi_tx_tdata(2),
      s_axi_tx_tdata(254) => s_axi_tx_tdata(1),
      s_axi_tx_tdata(255) => s_axi_tx_tdata(0),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      s_axi_wdata(31 downto 16) => B"0000000000000000",
      s_axi_wdata(15 downto 0) => s_axi_wdata(15 downto 0),
      s_axi_wdata_lane1(31 downto 16) => B"0000000000000000",
      s_axi_wdata_lane1(15 downto 0) => s_axi_wdata_lane1(15 downto 0),
      s_axi_wdata_lane2(31 downto 16) => B"0000000000000000",
      s_axi_wdata_lane2(15 downto 0) => s_axi_wdata_lane2(15 downto 0),
      s_axi_wdata_lane3(31 downto 16) => B"0000000000000000",
      s_axi_wdata_lane3(15 downto 0) => s_axi_wdata_lane3(15 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wready_lane1 => s_axi_wready_lane1,
      s_axi_wready_lane2 => s_axi_wready_lane2,
      s_axi_wready_lane3 => s_axi_wready_lane3,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wstrb_lane1(3 downto 0) => B"0000",
      s_axi_wstrb_lane2(3 downto 0) => B"0000",
      s_axi_wstrb_lane3(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_lane1 => s_axi_wvalid_lane1,
      s_axi_wvalid_lane2 => s_axi_wvalid_lane2,
      s_axi_wvalid_lane3 => s_axi_wvalid_lane3,
      sync_clk_out => sync_clk_out,
      sys_reset_out => sys_reset_out,
      tx_channel_up => tx_channel_up,
      tx_hard_err => tx_hard_err,
      tx_lane_up(0 to 3) => tx_lane_up(0 to 3),
      tx_out_clk => tx_out_clk,
      tx_soft_err => NLW_inst_tx_soft_err_UNCONNECTED,
      txn(0 to 3) => txn(0 to 3),
      txp(0 to 3) => txp(0 to 3),
      user_clk_out => user_clk_out
    );
end STRUCTURE;
