# Report <br/>


# Table Of Content <br/>
* [Abstract](https://github.com/Mahima-Goyen/Ring_VCO#abstract)<br/>
* [Reference Circuit Diagram](https://github.com/Mahima-Goyen/Ring_VCO#reference-circuit-diagram)<br/>
* [Schematic](https://github.com/Mahima-Goyen/Ring_VCO#schematic)<br/>
* [Expected Results](https://github.com/Mahima-Goyen/Ring_VCO#expected-results)<br/>
* [Simulation Results](https://github.com/Mahima-Goyen/Ring_VCO#simulation-results)<br/>
* [Netlist](https://github.com/Mahima-Goyen/Ring_VCO#netlist)<br/>
* [Author](https://github.com/Mahima-Goyen/Ring_VCO#author)<br/>
* [Acknowledgements](https://github.com/Mahima-Goyen/Ring_VCO#acknowledgements-)<br/>
* [Reference](https://github.com/Mahima-Goyen/Ring_VCO#reference-)<br/>

# Test Bench <br/>

![image](https://github.com/vyomasystems-lab/challenges-MahimaGoyen/blob/master/level1_design1/l1d1r1.PNG)<br/>
*Figure 1 - Test Bench Code*<br/>

# Result <br/>

![image](https://github.com/vyomasystems-lab/challenges-MahimaGoyen/blob/master/level1_design1/l1d1t.PNG)<br/>
*Figure 2 - Result*<br/>

# Points to be fixed in Verilog Code <br/>
A conventional VCO has diff
