#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000262061dcfe0 .scope module, "alu_int_tb" "alu_int_tb" 2 4;
 .timescale -9 -12;
v000002620624efe0_0 .var "ALU_OP", 4 0;
v0000026206250340_0 .var "OP1", 31 0;
v00000262062502a0_0 .var "OP2", 31 0;
v000002620624fa80_0 .net "RESULT", 31 0, v00000262061d84b0_0;  1 drivers
v00000262062503e0_0 .net "SIGN_BIT", 0 0, L_000002620624fb20;  1 drivers
v000002620624f580_0 .net "SLTU_BIT", 0 0, L_000002620624f080;  1 drivers
v0000026206250ac0_0 .net "ZERO", 0 0, L_00000262061d9590;  1 drivers
S_00000262061ec7a0 .scope module, "alu_inst" "alu_int" 2 11, 3 1 0, S_00000262061dcfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "OP1";
    .port_info 1 /INPUT 32 "OP2";
    .port_info 2 /INPUT 5 "ALU_OP";
    .port_info 3 /OUTPUT 32 "RESULT";
    .port_info 4 /OUTPUT 1 "ZERO";
    .port_info 5 /OUTPUT 1 "SIGN_BIT";
    .port_info 6 /OUTPUT 1 "SLTU_BIT";
L_00000262061d91a0 .functor AND 32, v0000026206250340_0, v00000262062502a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262061d9b40 .functor OR 32, v0000026206250340_0, v00000262062502a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000262061d8fe0 .functor XOR 32, v0000026206250340_0, v00000262062502a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000262061d9590 .functor NOT 1, L_000002620624f6c0, C4<0>, C4<0>, C4<0>;
v00000262061d8370_0 .net "ADD", 31 0, L_0000026206250160;  1 drivers
v00000262061d80f0_0 .net "ALU_OP", 4 0, v000002620624efe0_0;  1 drivers
v00000262061d7e70_0 .net "AND", 31 0, L_00000262061d91a0;  1 drivers
v00000262061d8730_0 .net "FORWARD", 0 0, L_000002620624ff80;  1 drivers
v00000262061d7f10_0 .net "OP1", 31 0, v0000026206250340_0;  1 drivers
v00000262061d8af0_0 .net "OP2", 31 0, v00000262062502a0_0;  1 drivers
v00000262061d8230_0 .net "OR", 31 0, L_00000262061d9b40;  1 drivers
v00000262061d84b0_0 .var "RESULT", 31 0;
v00000262061d8a50_0 .net "SIGN_BIT", 0 0, L_000002620624fb20;  alias, 1 drivers
v00000262061d8c30_0 .net "SLL", 31 0, L_0000026206250020;  1 drivers
v00000262061d7fb0_0 .net "SLT", 31 0, L_0000026206250480;  1 drivers
v00000262061d8050_0 .net "SLTU", 31 0, L_0000026206250520;  1 drivers
v000002620624fd00_0 .net "SLTU_BIT", 0 0, L_000002620624f080;  alias, 1 drivers
v000002620624fda0_0 .net "SRA", 31 0, L_000002620624f620;  1 drivers
v000002620624f260_0 .net "SRL", 31 0, L_000002620624f120;  1 drivers
v0000026206250980_0 .net "XOR", 31 0, L_00000262061d8fe0;  1 drivers
v00000262062500c0_0 .net "ZERO", 0 0, L_00000262061d9590;  alias, 1 drivers
v0000026206250200_0 .net *"_ivl_16", 0 0, L_00000262062508e0;  1 drivers
L_0000026206250be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002620624f760_0 .net/2u *"_ivl_18", 31 0, L_0000026206250be8;  1 drivers
L_0000026206250c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002620624ee00_0 .net/2u *"_ivl_20", 31 0, L_0000026206250c30;  1 drivers
v000002620624f800_0 .net *"_ivl_24", 0 0, L_00000262062505c0;  1 drivers
L_0000026206250c78 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002620624fee0_0 .net/2u *"_ivl_26", 31 0, L_0000026206250c78;  1 drivers
L_0000026206250cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002620624f300_0 .net/2u *"_ivl_28", 31 0, L_0000026206250cc0;  1 drivers
v000002620624ef40_0 .net *"_ivl_33", 0 0, L_000002620624f6c0;  1 drivers
E_00000262061e2aa0/0 .event anyedge, v00000262061d80f0_0, v00000262061d8370_0, v00000262061d8c30_0, v00000262061d7fb0_0;
E_00000262061e2aa0/1 .event anyedge, v00000262061d8050_0, v0000026206250980_0, v000002620624f260_0, v000002620624fda0_0;
E_00000262061e2aa0/2 .event anyedge, v00000262061d8230_0, v00000262061d7e70_0, v00000262061d8730_0;
E_00000262061e2aa0 .event/or E_00000262061e2aa0/0, E_00000262061e2aa0/1, E_00000262061e2aa0/2;
L_000002620624ff80 .part v00000262062502a0_0, 0, 1;
L_0000026206250160 .arith/sum 32, v0000026206250340_0, v00000262062502a0_0;
L_0000026206250020 .shift/l 32, v0000026206250340_0, v00000262062502a0_0;
L_000002620624f120 .shift/r 32, v0000026206250340_0, v00000262062502a0_0;
L_000002620624f620 .shift/r 32, v0000026206250340_0, v00000262062502a0_0;
L_00000262062508e0 .cmp/gt.s 32, v00000262062502a0_0, v0000026206250340_0;
L_0000026206250480 .functor MUXZ 32, L_0000026206250c30, L_0000026206250be8, L_00000262062508e0, C4<>;
L_00000262062505c0 .cmp/gt 32, v00000262062502a0_0, v0000026206250340_0;
L_0000026206250520 .functor MUXZ 32, L_0000026206250cc0, L_0000026206250c78, L_00000262062505c0, C4<>;
L_000002620624f6c0 .reduce/or v00000262061d84b0_0;
L_000002620624fb20 .part v00000262061d84b0_0, 31, 1;
L_000002620624f080 .part L_0000026206250520, 0, 1;
    .scope S_00000262061ec7a0;
T_0 ;
    %wait E_00000262061e2aa0;
    %load/vec4 v00000262061d80f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v00000262061d8370_0;
    %assign/vec4 v00000262061d84b0_0, 0;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v00000262061d8c30_0;
    %assign/vec4 v00000262061d84b0_0, 0;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v00000262061d7fb0_0;
    %assign/vec4 v00000262061d84b0_0, 0;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v00000262061d8050_0;
    %assign/vec4 v00000262061d84b0_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v0000026206250980_0;
    %assign/vec4 v00000262061d84b0_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v000002620624f260_0;
    %assign/vec4 v00000262061d84b0_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v000002620624fda0_0;
    %assign/vec4 v00000262061d84b0_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v00000262061d8230_0;
    %assign/vec4 v00000262061d84b0_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v00000262061d7e70_0;
    %assign/vec4 v00000262061d84b0_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v00000262061d8730_0;
    %pad/u 32;
    %assign/vec4 v00000262061d84b0_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000262061dcfe0;
T_1 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000026206250340_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v00000262062502a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002620624efe0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002620624fa80_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 29 "$display", "Test 1 (ADD) PASSED" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 31 "$display", "Test 1 (ADD) FAILED" {0 0 0};
T_1.1 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000026206250340_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000262062502a0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002620624efe0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002620624fa80_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000026206250ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v00000262062503e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v000002620624f580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 2 39 "$display", "Test 2 (SLL) PASSED" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 41 "$display", "Test 2 (SLL) FAILED" {0 0 0};
T_1.3 ;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0000026206250340_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000262062502a0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002620624efe0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002620624fa80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000026206250ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v00000262062503e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v000002620624f580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %vpi_call 2 49 "$display", "Test 3 (SLT) PASSED" {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 51 "$display", "Test 3 (SLT) FAILED" {0 0 0};
T_1.5 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000026206250340_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000262062502a0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002620624efe0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002620624fa80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000026206250ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v00000262062503e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v000002620624f580_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %vpi_call 2 59 "$display", "Test 4 (SLTU) PASSED" {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 61 "$display", "Test 4 (SLTU) FAILED" {0 0 0};
T_1.7 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026206250340_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000262062502a0_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002620624efe0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002620624fa80_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.8, 6;
    %vpi_call 2 69 "$display", "Test 5 (XOR) PASSED" {0 0 0};
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 2 71 "$display", "Test 5 (XOR) FAILED" {0 0 0};
T_1.9 ;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000026206250340_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000262062502a0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002620624efe0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002620624fa80_0;
    %pushi/vec4 1073741824, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000026206250ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v00000262062503e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v000002620624f580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %vpi_call 2 79 "$display", "Test 6 (SRL) PASSED" {0 0 0};
    %jmp T_1.11;
T_1.10 ;
    %vpi_call 2 81 "$display", "Test 6 (SRL) FAILED" {0 0 0};
T_1.11 ;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000026206250340_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000262062502a0_0, 0, 32;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000002620624efe0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002620624fa80_0;
    %pad/u 33;
    %pushi/vec4 3221225472, 0, 33;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000026206250ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v00000262062503e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v000002620624f580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %vpi_call 2 89 "$display", "Test 7 (SRA) PASSED" {0 0 0};
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 2 91 "$display", "Test 7 (SRA) FAILED" {0 0 0};
T_1.13 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026206250340_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000262062502a0_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000002620624efe0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002620624fa80_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.14, 6;
    %vpi_call 2 99 "$display", "Test 8 (OR) PASSED" {0 0 0};
    %jmp T_1.15;
T_1.14 ;
    %vpi_call 2 101 "$display", "Test 8 (OR) FAILED" {0 0 0};
T_1.15 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000026206250340_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000262062502a0_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000002620624efe0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002620624fa80_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000026206250ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v00000262062503e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v000002620624f580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %vpi_call 2 109 "$display", "Test 9 (AND) PASSED" {0 0 0};
    %jmp T_1.17;
T_1.16 ;
    %vpi_call 2 111 "$display", "Test 9 (AND) FAILED" {0 0 0};
T_1.17 ;
    %vpi_call 2 214 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./alu_int.v";
