Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Jan 17 21:39:52 2026
| Host         : szymon running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/ImgSharpeningFilter_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.765ns (42.414%)  route 3.754ns (57.586%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/add_ln49_reg_249[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_4
                         LUT3 (Prop_lut3_I2_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14/O
                         net (fo=3, unplaced)         0.467     4.320    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.444 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5/O
                         net (fo=2, unplaced)         0.430     4.874    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9/O
                         net (fo=1, unplaced)         0.000     4.998    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.511 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.511    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.918     6.546    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, unplaced)        0.822     7.492    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_R)       -0.524     8.365    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[0]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.765ns (42.414%)  route 3.754ns (57.586%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/add_ln49_reg_249[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_4
                         LUT3 (Prop_lut3_I2_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14/O
                         net (fo=3, unplaced)         0.467     4.320    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.444 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5/O
                         net (fo=2, unplaced)         0.430     4.874    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9/O
                         net (fo=1, unplaced)         0.000     4.998    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.511 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.511    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.918     6.546    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, unplaced)        0.822     7.492    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[1]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_R)       -0.524     8.365    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[1]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.765ns (42.414%)  route 3.754ns (57.586%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/add_ln49_reg_249[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_4
                         LUT3 (Prop_lut3_I2_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14/O
                         net (fo=3, unplaced)         0.467     4.320    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.444 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5/O
                         net (fo=2, unplaced)         0.430     4.874    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9/O
                         net (fo=1, unplaced)         0.000     4.998    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.511 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.511    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.918     6.546    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, unplaced)        0.822     7.492    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_R)       -0.524     8.365    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.765ns (42.414%)  route 3.754ns (57.586%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/add_ln49_reg_249[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_4
                         LUT3 (Prop_lut3_I2_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14/O
                         net (fo=3, unplaced)         0.467     4.320    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.444 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5/O
                         net (fo=2, unplaced)         0.430     4.874    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9/O
                         net (fo=1, unplaced)         0.000     4.998    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.511 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.511    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.918     6.546    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, unplaced)        0.822     7.492    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_R)       -0.524     8.365    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[0]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.765ns (42.414%)  route 3.754ns (57.586%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/add_ln49_reg_249[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_4
                         LUT3 (Prop_lut3_I2_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14/O
                         net (fo=3, unplaced)         0.467     4.320    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.444 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5/O
                         net (fo=2, unplaced)         0.430     4.874    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9/O
                         net (fo=1, unplaced)         0.000     4.998    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.511 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.511    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.918     6.546    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, unplaced)        0.822     7.492    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[1]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_R)       -0.524     8.365    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[1]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.765ns (42.414%)  route 3.754ns (57.586%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/add_ln49_reg_249[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_4
                         LUT3 (Prop_lut3_I2_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14/O
                         net (fo=3, unplaced)         0.467     4.320    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.444 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5/O
                         net (fo=2, unplaced)         0.430     4.874    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9/O
                         net (fo=1, unplaced)         0.000     4.998    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.511 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.511    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.918     6.546    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, unplaced)        0.822     7.492    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[2]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_R)       -0.524     8.365    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[2]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.765ns (42.414%)  route 3.754ns (57.586%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/add_ln49_reg_249[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_4
                         LUT3 (Prop_lut3_I2_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14/O
                         net (fo=3, unplaced)         0.467     4.320    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.444 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5/O
                         net (fo=2, unplaced)         0.430     4.874    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9/O
                         net (fo=1, unplaced)         0.000     4.998    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.511 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.511    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.918     6.546    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, unplaced)        0.822     7.492    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[3]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_R)       -0.524     8.365    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[3]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.765ns (42.414%)  route 3.754ns (57.586%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/add_ln49_reg_249[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_4
                         LUT3 (Prop_lut3_I2_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14/O
                         net (fo=3, unplaced)         0.467     4.320    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.444 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5/O
                         net (fo=2, unplaced)         0.430     4.874    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9/O
                         net (fo=1, unplaced)         0.000     4.998    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.511 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.511    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.918     6.546    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, unplaced)        0.822     7.492    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[4]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_R)       -0.524     8.365    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[4]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.765ns (42.414%)  route 3.754ns (57.586%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/add_ln49_reg_249[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_4
                         LUT3 (Prop_lut3_I2_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14/O
                         net (fo=3, unplaced)         0.467     4.320    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.444 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5/O
                         net (fo=2, unplaced)         0.430     4.874    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9/O
                         net (fo=1, unplaced)         0.000     4.998    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.511 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.511    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.918     6.546    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, unplaced)        0.822     7.492    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_R)       -0.524     8.365    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.765ns (42.414%)  route 3.754ns (57.586%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.972    bd_0_i/hls_inst/inst/add_ln49_reg_249[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.267 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17/O
                         net (fo=1, unplaced)         0.000     2.267    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_17_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.910 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/O[3]
                         net (fo=3, unplaced)         0.636     3.546    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_4
                         LUT3 (Prop_lut3_I2_O)        0.307     3.853 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14/O
                         net (fo=3, unplaced)         0.467     4.320    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_14_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.444 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5/O
                         net (fo=2, unplaced)         0.430     4.874    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9/O
                         net (fo=1, unplaced)         0.000     4.998    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.511 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.511    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.918     6.546    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, unplaced)        0.822     7.492    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_R)       -0.524     8.365    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  0.873    




