<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<!--[if IE]><meta http-equiv="X-UA-Compatible" content="IE=edge"><![endif]-->
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="generator" content="Asciidoctor 1.5.6.1">
<title>A simple component with SystemVerilog</title>
<style>
/* Asciidoctor default stylesheet | MIT License | http://asciidoctor.org */

@import url(https://fonts.googleapis.com/css?family=Ubuntu);
@import "asciidoctor.css"; /* Default asciidoc style framework - important */

/* CUSTOMISATIONS */
/* Change the values in root for quick customisation. If you want even more fine grain... venture further. */

:root{
--maincolor:#FFFFFF;
--primarycolor:#159957;
--secondarycolor:#333333;
--tertiarycolor: #159957;
--sidebarbackground:#CCC;
--highlightcolor:#00c171;
--linkcolor:#159957;
--linkcoloralternate:#159957;
--white:#FFFFFF;
--black:#606c71;
}

/* Text styles */
body{font-family: "Ubuntu",sans-serif;color:var(--black);}
h1,h2,h3,h4,h5,h6{color:var(--primarycolor) !important;font-family:"Ubuntu",sans-serif;}
.title{color:(--primarycolor) !important;font-family:"Ubuntu",sans-serif;font-style: normal; font-weight: normal;}
p{font-family: "Ubuntu",sans-serif ! important}
#toc.toc2 a:link{color:#31e3d6;}
code{background-color:#f7f7f8 !important;color:var(--black)}
blockquote{color:#000000 !important}
.quoteblock blockquote:before{color:var(--linkcoloralternate)}
mark{background-color: var(--highlightcolor)} /* Text highlighting color */
.subheader,.admonitionblock td.content>.title,.audioblock>.title,.exampleblock>.title,.imageblock>.title,.listingblock>.title,.literalblock>.title,.stemblock>.title,.openblock>.title,.paragraph>.title,.quoteblock>.title,table.tableblock>.title,.verseblock>.title,.videoblock>.title,.dlist>.title,.olist>.title,.ulist>.title,.qlist>.title,.hdlist>.title{line-height:1.45;color:#159957;font-weight:400;margin-top:0;margin-bottom:.25em}
/* Table styles */
th{background-color: var(--tertiarycolor);color:var(--white) !important;}
#toc.toc2{background-color:#31e3d6;background-color: #159957;background-image: linear-gradient(120deg, #155799, #159957);color:white;}
#toc.toc2.a{color:#31e3d6;}
#toctitle{color:#31e3d6;}
/* Responsiveness fixes */
video {
  max-width: 100%;
}
@media all and (max-width: 600px) {
table {
  width: 55vw!important;
  font-size: 3vw;
  caption-side: bottom
}  
</style>
<style>
.listingblock .pygments .hll { background-color: #ffffcc }
.listingblock .pygments, .listingblock .pygments code { background: #f8f8f8; }
.listingblock .pygments .tok-c { color: #408080; font-style: italic } /* Comment */
.listingblock .pygments .tok-err { border: 1px solid #FF0000 } /* Error */
.listingblock .pygments .tok-k { color: #008000; font-weight: bold } /* Keyword */
.listingblock .pygments .tok-o { color: #666666 } /* Operator */
.listingblock .pygments .tok-ch { color: #408080; font-style: italic } /* Comment.Hashbang */
.listingblock .pygments .tok-cm { color: #408080; font-style: italic } /* Comment.Multiline */
.listingblock .pygments .tok-cp { color: #BC7A00 } /* Comment.Preproc */
.listingblock .pygments .tok-cpf { color: #408080; font-style: italic } /* Comment.PreprocFile */
.listingblock .pygments .tok-c1 { color: #408080; font-style: italic } /* Comment.Single */
.listingblock .pygments .tok-cs { color: #408080; font-style: italic } /* Comment.Special */
.listingblock .pygments .tok-gd { color: #A00000 } /* Generic.Deleted */
.listingblock .pygments .tok-ge { font-style: italic } /* Generic.Emph */
.listingblock .pygments .tok-gr { color: #FF0000 } /* Generic.Error */
.listingblock .pygments .tok-gh { color: #000080; font-weight: bold } /* Generic.Heading */
.listingblock .pygments .tok-gi { color: #00A000 } /* Generic.Inserted */
.listingblock .pygments .tok-go { color: #888888 } /* Generic.Output */
.listingblock .pygments .tok-gp { color: #000080; font-weight: bold } /* Generic.Prompt */
.listingblock .pygments .tok-gs { font-weight: bold } /* Generic.Strong */
.listingblock .pygments .tok-gu { color: #800080; font-weight: bold } /* Generic.Subheading */
.listingblock .pygments .tok-gt { color: #0044DD } /* Generic.Traceback */
.listingblock .pygments .tok-kc { color: #008000; font-weight: bold } /* Keyword.Constant */
.listingblock .pygments .tok-kd { color: #008000; font-weight: bold } /* Keyword.Declaration */
.listingblock .pygments .tok-kn { color: #008000; font-weight: bold } /* Keyword.Namespace */
.listingblock .pygments .tok-kp { color: #008000 } /* Keyword.Pseudo */
.listingblock .pygments .tok-kr { color: #008000; font-weight: bold } /* Keyword.Reserved */
.listingblock .pygments .tok-kt { color: #B00040 } /* Keyword.Type */
.listingblock .pygments .tok-m { color: #666666 } /* Literal.Number */
.listingblock .pygments .tok-s { color: #BA2121 } /* Literal.String */
.listingblock .pygments .tok-na { color: #7D9029 } /* Name.Attribute */
.listingblock .pygments .tok-nb { color: #008000 } /* Name.Builtin */
.listingblock .pygments .tok-nc { color: #0000FF; font-weight: bold } /* Name.Class */
.listingblock .pygments .tok-no { color: #880000 } /* Name.Constant */
.listingblock .pygments .tok-nd { color: #AA22FF } /* Name.Decorator */
.listingblock .pygments .tok-ni { color: #999999; font-weight: bold } /* Name.Entity */
.listingblock .pygments .tok-ne { color: #D2413A; font-weight: bold } /* Name.Exception */
.listingblock .pygments .tok-nf { color: #0000FF } /* Name.Function */
.listingblock .pygments .tok-nl { color: #A0A000 } /* Name.Label */
.listingblock .pygments .tok-nn { color: #0000FF; font-weight: bold } /* Name.Namespace */
.listingblock .pygments .tok-nt { color: #008000; font-weight: bold } /* Name.Tag */
.listingblock .pygments .tok-nv { color: #19177C } /* Name.Variable */
.listingblock .pygments .tok-ow { color: #AA22FF; font-weight: bold } /* Operator.Word */
.listingblock .pygments .tok-w { color: #bbbbbb } /* Text.Whitespace */
.listingblock .pygments .tok-mb { color: #666666 } /* Literal.Number.Bin */
.listingblock .pygments .tok-mf { color: #666666 } /* Literal.Number.Float */
.listingblock .pygments .tok-mh { color: #666666 } /* Literal.Number.Hex */
.listingblock .pygments .tok-mi { color: #666666 } /* Literal.Number.Integer */
.listingblock .pygments .tok-mo { color: #666666 } /* Literal.Number.Oct */
.listingblock .pygments .tok-sa { color: #BA2121 } /* Literal.String.Affix */
.listingblock .pygments .tok-sb { color: #BA2121 } /* Literal.String.Backtick */
.listingblock .pygments .tok-sc { color: #BA2121 } /* Literal.String.Char */
.listingblock .pygments .tok-dl { color: #BA2121 } /* Literal.String.Delimiter */
.listingblock .pygments .tok-sd { color: #BA2121; font-style: italic } /* Literal.String.Doc */
.listingblock .pygments .tok-s2 { color: #BA2121 } /* Literal.String.Double */
.listingblock .pygments .tok-se { color: #BB6622; font-weight: bold } /* Literal.String.Escape */
.listingblock .pygments .tok-sh { color: #BA2121 } /* Literal.String.Heredoc */
.listingblock .pygments .tok-si { color: #BB6688; font-weight: bold } /* Literal.String.Interpol */
.listingblock .pygments .tok-sx { color: #008000 } /* Literal.String.Other */
.listingblock .pygments .tok-sr { color: #BB6688 } /* Literal.String.Regex */
.listingblock .pygments .tok-s1 { color: #BA2121 } /* Literal.String.Single */
.listingblock .pygments .tok-ss { color: #19177C } /* Literal.String.Symbol */
.listingblock .pygments .tok-bp { color: #008000 } /* Name.Builtin.Pseudo */
.listingblock .pygments .tok-fm { color: #0000FF } /* Name.Function.Magic */
.listingblock .pygments .tok-vc { color: #19177C } /* Name.Variable.Class */
.listingblock .pygments .tok-vg { color: #19177C } /* Name.Variable.Global */
.listingblock .pygments .tok-vi { color: #19177C } /* Name.Variable.Instance */
.listingblock .pygments .tok-vm { color: #19177C } /* Name.Variable.Magic */
.listingblock .pygments .tok-il { color: #666666 } /* Literal.Number.Integer.Long */
</style>
</head>
<body class="article toc2 toc-left">
<div id="header">
<h1>A simple component with SystemVerilog</h1>
<div id="toc" class="toc2">
<div id="toctitle">Table of Contents</div>
<ul class="sectlevel1">
<li><a href="#_the_and_port_design">The And Port Design</a>
<ul class="sectlevel2">
<li><a href="#_defining_inputs_outputs">Defining Inputs/Outputs</a></li>
<li><a href="#_defining_the_device_s_behavior">Defining the device&#8217;s behavior</a></li>
</ul>
</li>
<li><a href="#_a_simple_testbench_model">A Simple Testbench Model</a>
<ul class="sectlevel2">
<li><a href="#_component_instantiation">Component Instantiation</a></li>
<li><a href="#_inputs_behavior">Inputs Behavior</a></li>
</ul>
</li>
<li><a href="#_modelsim_simulation">Modelsim Simulation</a></li>
</ul>
</div>
</div>
<div id="content">
<div id="preamble">
<div class="sectionbody">
<div class="paragraph">
<p>This tutorial will show how to describe a component which has the behavior of an AND port. The objective is show some initial points about the SystemVerilog language and the modelsim enviroment. For this, an <em>and_device</em> and an <em>and_testbench</em> will be developed, and tested in a modelsim environment.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_the_and_port_design">The And Port Design</h2>
<div class="sectionbody">
<div class="paragraph text-justify">
<p>A way to describe a and port in SystemVerilog is given by the next code:</p>
</div>
<div class="listingblock">
<div class="title">and_device.sv</div>
<div class="content">
<pre class="pygments highlight nowrap"><code data-lang="systemverilog"><span></span><span class="tok-k">module</span> <span class="tok-n">and_device</span> <span class="tok-p">(</span><span class="tok-n">a</span><span class="tok-p">,</span> <span class="tok-n">b</span><span class="tok-p">,</span> <span class="tok-n">s</span><span class="tok-p">);</span>
	<span class="tok-k">input</span>  <span class="tok-n">a</span><span class="tok-p">;</span>
	<span class="tok-k">input</span>  <span class="tok-n">b</span><span class="tok-p">;</span>
	<span class="tok-k">output</span> <span class="tok-n">s</span><span class="tok-p">;</span>

	<span class="tok-k">assign</span> <span class="tok-n">s</span> <span class="tok-o">=</span> <span class="tok-n">a</span> <span class="tok-o">&amp;</span> <span class="tok-n">b</span><span class="tok-p">;</span>
<span class="tok-k">endmodule</span></code></pre>
</div>
</div>
<div class="paragraph">
<p>Any device can be implemented with the information about its inputs/outputs and behavior. The nexts paragraphs will show how to do this in SystemVerilog, while the code above is explained.</p>
</div>
<div class="sect2">
<h3 id="_defining_inputs_outputs">Defining Inputs/Outputs</h3>
<div class="paragraph text-justify">
<p>Hardware languages has the objective to describe a digital component, telling us everything about your behavior, interconnections and relationship with another components. So, we can define a component by its inputs/outputs and the relantioship between them. To declare a digital component, we can start with a <strong>module</strong> directive:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight nowrap"><code data-lang="systemverilog"><span></span><span class="tok-k">module</span> <span class="tok-n">module_name</span><span class="tok-p">();</span> <span class="tok-c1">//inputs and outputs goes here</span>
	<span class="tok-c1">//Description goes here</span>
<span class="tok-k">endmodule</span></code></pre>
</div>
</div>
<div class="paragraph text-justify">
<p>After to declarate the module, we have to define which ports are inputs, or outputs. For this, we use the <em class="underline">input</em> and <em class="underline">output</em> statement. In the case of a component that have two inputs (<em>a</em> and <em>b</em>) and one output (<em>s</em>), we can define like this:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight nowrap"><code data-lang="systemverilog"><span></span><span class="tok-k">module</span> <span class="tok-n">and_device</span><span class="tok-p">(</span><span class="tok-n">a</span><span class="tok-p">,</span> <span class="tok-n">b</span><span class="tok-p">,</span> <span class="tok-n">s</span><span class="tok-p">);</span>
	<span class="tok-k">input</span>  <span class="tok-n">a</span><span class="tok-p">;</span>
	<span class="tok-k">input</span>  <span class="tok-n">b</span><span class="tok-p">;</span>
	<span class="tok-k">output</span> <span class="tok-n">s</span><span class="tok-p">;</span>

	<span class="tok-c1">//Description goes here</span>
<span class="tok-k">endmodule</span></code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_defining_the_device_s_behavior">Defining the device&#8217;s behavior</h3>
<div class="paragraph text-justify">
<p>After to define the inputs/outputs, we have to describe the relantionship between them. In this moment, there are many ways to do this, from a structural descriptions (with logic elements) until behavorial descriptions. One way to do this with the <em>And_device</em> is:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight nowrap"><code data-lang="systemverilog"><span></span><span class="tok-k">module</span> <span class="tok-n">and_device</span><span class="tok-p">(</span><span class="tok-n">a</span><span class="tok-p">,</span> <span class="tok-n">b</span><span class="tok-p">,</span> <span class="tok-n">s</span><span class="tok-p">);</span>
	<span class="tok-k">input</span>  <span class="tok-n">a</span><span class="tok-p">;</span>
	<span class="tok-k">input</span>  <span class="tok-n">b</span><span class="tok-p">;</span>
	<span class="tok-k">output</span> <span class="tok-n">s</span><span class="tok-p">;</span>

	<span class="tok-k">assign</span> <span class="tok-n">s</span> <span class="tok-o">=</span> <span class="tok-n">a</span> <span class="tok-o">&amp;</span> <span class="tok-n">b</span><span class="tok-p">;</span>
<span class="tok-k">endmodule</span></code></pre>
</div>
</div>
<div class="paragraph text-justify">
<p>The <em class="underline">assign</em> statement is known like <em>continuous assigment</em>, because any change in the right-hand side, implies in the modification of left-hand side, at same time. So, it is used when we are developing a combinational logic. The <em>And</em> behavior is given by "&amp;" operator. The bit-wise operators in SystemVerilog are the same of C language. We can see more options in the table:</p>
</div>
<table class="tableblock frame-all grid-all center" style="width: 50%;">
<caption class="title">Table 1. Bit-Wise Operators</caption>
<colgroup>
<col style="width: 50%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top">Operator</th>
<th class="tableblock halign-center valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">~</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Negation</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">&amp;</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">And</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">|</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Inclusive Or</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">^</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Exclusive Or</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">~^</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Exclusive Nor</p></td>
</tr>
</tbody>
</table>
<div class="paragraph text-justify">
<p>So, with this assigment, we are describing the relationship between the output and inputs.</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_a_simple_testbench_model">A Simple Testbench Model</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_component_instantiation">Component Instantiation</h3>
<div class="paragraph text-justify">
<p>After design the device model, we need to simulate its behavior. To do this, we can describe a top-level design, which will contain a device that we need to test. With this top-level design, we can describe a sequence of signals to be applied in the device.</p>
</div>
<div class="paragraph text-justify">
<p>First, we instantiate the <em>and_device</em> in our testbench model:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight nowrap"><code data-lang="systemverilog"><span></span><span class="tok-k">module</span> <span class="tok-n">and_testbench</span><span class="tok-p">();</span>
	<span class="tok-k">logic</span> <span class="tok-n">a</span><span class="tok-p">,</span> <span class="tok-n">b</span><span class="tok-p">,</span> <span class="tok-n">s</span><span class="tok-p">;</span>

	<span class="tok-n">and_device</span> <span class="tok-n">and_device0</span><span class="tok-p">(</span><span class="tok-n">a</span><span class="tok-p">,</span> <span class="tok-n">b</span><span class="tok-p">,</span> <span class="tok-n">s</span><span class="tok-p">);</span>

<span class="tok-k">endmodule</span></code></pre>
</div>
</div>
<div class="paragraph">
<p>Another way to do this, is given by:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight nowrap"><code data-lang="systemverilog"><span></span><span class="tok-k">module</span> <span class="tok-n">and_testbench</span><span class="tok-p">();</span>
	<span class="tok-k">logic</span> <span class="tok-n">a</span><span class="tok-p">,</span> <span class="tok-n">b</span><span class="tok-p">,</span> <span class="tok-n">s</span><span class="tok-p">;</span>

	<span class="tok-n">and_device</span> <span class="tok-n">and_device0</span><span class="tok-p">(.</span><span class="tok-n">a</span><span class="tok-p">(</span><span class="tok-n">a</span><span class="tok-p">),</span> <span class="tok-p">.</span><span class="tok-n">b</span><span class="tok-p">(</span><span class="tok-n">b</span><span class="tok-p">),</span> <span class="tok-p">.</span><span class="tok-n">s</span><span class="tok-p">(</span><span class="tok-n">s</span><span class="tok-p">));</span>

<span class="tok-k">endmodule</span></code></pre>
</div>
</div>
<div class="paragraph text-justify">
<p>In the first case, the signals <em>a</em>, <em>b</em> and <em>s</em> must be in the same order of the <em>and_device</em> description. In the second case, the signals are explicitly described by <em class="underline">.port_name(signal_name)</em>.</p>
</div>
<div class="paragraph text-justify">
<p>The signals created in this testbench are <strong><em>logic</em></strong> type. The <em>logic</em> is a 4-state type, what means that there are four possible values to be assigned: '0', '1', 'Z'(high impedance) and 'X'(unknown). SystemVerilog also have 2-state types, like: <em>bit</em>, <em>byte</em> and <em>int</em>. The <em>Logic</em> type, in SystemVerilog, is equivalent to <em>reg</em> type in Verilog.</p>
</div>
</div>
<div class="sect2">
<h3 id="_inputs_behavior">Inputs Behavior</h3>
<div class="paragraph text-justify">
<p>Now, the inputs must be changed to verify the <em>and_device</em>'s behavior. This can be implemented in this way:</p>
</div>
<div class="listingblock">
<div class="title">and_tb.sv</div>
<div class="content">
<pre class="pygments highlight nowrap"><code data-lang="systemverilog"><span></span><span class="tok-k">module</span> <span class="tok-n">and_tb</span> <span class="tok-p">();</span>
	<span class="tok-k">logic</span> <span class="tok-n">a</span><span class="tok-p">,</span> <span class="tok-n">b</span><span class="tok-p">,</span> <span class="tok-n">s</span><span class="tok-p">;</span>

	<span class="tok-n">and_device</span> <span class="tok-n">and0</span><span class="tok-p">(</span><span class="tok-n">a</span><span class="tok-p">,</span><span class="tok-n">b</span><span class="tok-p">,</span><span class="tok-n">s</span><span class="tok-p">);</span>

	<span class="tok-k">initial</span> <span class="tok-k">begin</span>
		<span class="tok-n">a</span> <span class="tok-o">=</span> <span class="tok-mh">0</span><span class="tok-p">;</span>
		<span class="tok-n">b</span> <span class="tok-o">=</span> <span class="tok-mh">0</span><span class="tok-p">;</span>
		<span class="tok-p">#</span><span class="tok-mh">100</span><span class="tok-p">;</span>

		<span class="tok-n">a</span> <span class="tok-o">=</span> <span class="tok-mh">0</span><span class="tok-p">;</span>
		<span class="tok-n">b</span> <span class="tok-o">=</span> <span class="tok-mh">1</span><span class="tok-p">;</span>
		<span class="tok-p">#</span><span class="tok-mh">100</span><span class="tok-p">;</span>

		<span class="tok-n">a</span> <span class="tok-o">=</span> <span class="tok-mh">1</span><span class="tok-p">;</span>
		<span class="tok-n">b</span> <span class="tok-o">=</span> <span class="tok-mh">0</span><span class="tok-p">;</span>
		<span class="tok-p">#</span><span class="tok-mh">100</span><span class="tok-p">;</span>

		<span class="tok-n">a</span> <span class="tok-o">=</span> <span class="tok-mh">1</span><span class="tok-p">;</span>
		<span class="tok-n">b</span> <span class="tok-o">=</span> <span class="tok-mh">1</span><span class="tok-p">;</span>
		<span class="tok-p">#</span><span class="tok-mh">100</span><span class="tok-p">;</span>
	<span class="tok-k">end</span>

<span class="tok-k">endmodule</span></code></pre>
</div>
</div>
<div class="paragraph text-justify">
<p>The initial block execute the commands only once, and starts at time 0. The # token means a time delay. So, with this description, we can observe the responses of <em>and_device</em> executing the simulation on  modelsim.</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_modelsim_simulation">Modelsim Simulation</h2>
<div class="sectionbody">
<div class="paragraph text-justify">
<p>A modelsim simulation can be implemented by a file with the extention <strong>.do</strong>. In this file, we have to put the modelsim commands for compile and simulate our design. For this project, a file named <em>and_project.do</em> was written, and can be seen bellow:</p>
</div>
<div class="listingblock">
<div class="title">and_project.do</div>
<div class="content">
<pre class="pygments highlight nowrap"><code data-lang="tcl"><span></span><span class="tok-c">#create a logical library</span>
<span class="tok-nv">vlib</span> work

<span class="tok-c">#Mapping the logical work to the physical work directory</span>
<span class="tok-nv">vmap</span> work .<span class="tok-o">/</span>work

<span class="tok-c">#Compile all systemverilog files</span>
<span class="tok-nv">vlog</span> <span class="tok-o">-</span>work work <span class="tok-o">*</span>.sv

<span class="tok-c">#Load the design for simulation</span>
<span class="tok-nv">vsim</span> work.and_tb

<span class="tok-c">#Configure the waveform</span>
<span class="tok-nv">view</span> wave
<span class="tok-nv">add</span> wave <span class="tok-o">-</span>divider inputs
<span class="tok-nv">add</span> wave <span class="tok-o">-</span>color <span class="tok-err">#</span><span class="tok-mo">00</span>FF00 <span class="tok-o">-</span>radix hex a
<span class="tok-nv">add</span> wave <span class="tok-o">-</span>color <span class="tok-err">#</span><span class="tok-mo">00</span>FF00 <span class="tok-o">-</span>radix hex b

<span class="tok-nv">add</span> wave <span class="tok-o">-</span>divider outputs
<span class="tok-nv">add</span> wave <span class="tok-o">-</span>color <span class="tok-err">#</span><span class="tok-mo">0000</span>FF <span class="tok-o">-</span>radix hex s

<span class="tok-c">#Run the simulation</span>
<span class="tok-nv">run</span> <span class="tok-o">-</span>all</code></pre>
</div>
</div>
<div class="paragraph text-justify">
<p>Finally, to run the simulation, save these three files (and_port.sv, and_tb.sv, and_project.do) in the same directory and execute the next command in your terminal:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="pygments highlight"><code>vsim -do and_project.do</code></pre>
</div>
</div>
<div class="paragraph">
<p>Then, the result is showed:</p>
</div>
<div class="openblock">
<div class="content">
<div class="imageblock" style="text-align: center">
<div class="content">
<img src="./images/result_and_device.png" alt="result and device">
</div>
<div class="title">Figure 1. Testbench Simulation</div>
</div>
</div>
</div>
</div>
</div>
</div>
<div id="footer">
<div id="footer-text">
Last updated 2017-10-15 17:44:51 BRT
</div>
</div>
</body>
</html>