// Seed: 2628826181
module module_0 (
    output wire id_0,
    input  wire id_1,
    input  wand id_2
);
  wire id_4 = id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd36,
    parameter id_6 = 32'd63
) (
    input supply0 id_0,
    input uwire id_1,
    input wire _id_2,
    input wor id_3,
    output supply1 id_4,
    input wor id_5,
    input tri1 _id_6,
    output tri0 id_7
);
  assign id_7 = id_1;
  wire [1 'b0 : id_2] id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_5
  );
  logic [(  -1  ) : id_6] id_10;
  ;
endmodule
