
*** Running vivado
    with args -log swerv_soc_ptc_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source swerv_soc_ptc_wrapper_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source swerv_soc_ptc_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/RVfpgaLab/RVfpgaSoc_1/ip_repo/SegDriver_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/RVfpgaLab/RVfpgaSoc_1/ip_repo/7SegDriver_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/data/ip'.
Command: synth_design -top swerv_soc_ptc_wrapper_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'swerv_soc_ptc_wrapper_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 893.816 ; gain = 234.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_ptc_wrapper_0_0' [f:/RVfpgaLab/RVfpgaSoc_1/Lab7Int/Lab7Int.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_ptc_wrapper_0_0/synth/swerv_soc_ptc_wrapper_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ptc_wrapper' [F:/RVfpgaLab/RVfpgaSoc_1/Lab7Int/RVfpga_SoC-lab6/RVfpga_SoC-lab6/lab_src/ptc/ptc/ptc_wrapper.v:23]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 16 - type: integer 
	Parameter cw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ptc_top' [F:/RVfpgaLab/RVfpgaSoc_1/Lab7Int/RVfpga_SoC-lab6/RVfpga_SoC-lab6/lab_src/ptc/ptc/ptc_top.v:67]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 16 - type: integer 
	Parameter cw bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [F:/RVfpgaLab/RVfpgaSoc_1/Lab7Int/RVfpga_SoC-lab6/RVfpga_SoC-lab6/lab_src/ptc/ptc/ptc_top.v:311]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [F:/RVfpgaLab/RVfpgaSoc_1/Lab7Int/RVfpga_SoC-lab6/RVfpga_SoC-lab6/lab_src/ptc/ptc/ptc_top.v:311]
WARNING: [Synth 8-693] zero replication count - replication ignored [F:/RVfpgaLab/RVfpgaSoc_1/Lab7Int/RVfpga_SoC-lab6/RVfpga_SoC-lab6/lab_src/ptc/ptc/ptc_top.v:313]
WARNING: [Synth 8-693] zero replication count - replication ignored [F:/RVfpgaLab/RVfpgaSoc_1/Lab7Int/RVfpga_SoC-lab6/RVfpga_SoC-lab6/lab_src/ptc/ptc/ptc_top.v:314]
WARNING: [Synth 8-693] zero replication count - replication ignored [F:/RVfpgaLab/RVfpgaSoc_1/Lab7Int/RVfpga_SoC-lab6/RVfpga_SoC-lab6/lab_src/ptc/ptc/ptc_top.v:317]
INFO: [Synth 8-6155] done synthesizing module 'ptc_top' (1#1) [F:/RVfpgaLab/RVfpgaSoc_1/Lab7Int/RVfpga_SoC-lab6/RVfpga_SoC-lab6/lab_src/ptc/ptc/ptc_top.v:67]
INFO: [Synth 8-6155] done synthesizing module 'ptc_wrapper' (2#1) [F:/RVfpgaLab/RVfpgaSoc_1/Lab7Int/RVfpga_SoC-lab6/RVfpga_SoC-lab6/lab_src/ptc/ptc/ptc_wrapper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_ptc_wrapper_0_0' (3#1) [f:/RVfpgaLab/RVfpgaSoc_1/Lab7Int/Lab7Int.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_ptc_wrapper_0_0/synth/swerv_soc_ptc_wrapper_0_0.v:58]
WARNING: [Synth 8-3331] design ptc_top has unconnected port wb_adr_i[15]
WARNING: [Synth 8-3331] design ptc_top has unconnected port wb_adr_i[14]
WARNING: [Synth 8-3331] design ptc_top has unconnected port wb_adr_i[13]
WARNING: [Synth 8-3331] design ptc_top has unconnected port wb_adr_i[12]
WARNING: [Synth 8-3331] design ptc_top has unconnected port wb_adr_i[11]
WARNING: [Synth 8-3331] design ptc_top has unconnected port wb_adr_i[10]
WARNING: [Synth 8-3331] design ptc_top has unconnected port wb_adr_i[9]
WARNING: [Synth 8-3331] design ptc_top has unconnected port wb_adr_i[8]
WARNING: [Synth 8-3331] design ptc_top has unconnected port wb_adr_i[7]
WARNING: [Synth 8-3331] design ptc_top has unconnected port wb_adr_i[6]
WARNING: [Synth 8-3331] design ptc_top has unconnected port wb_adr_i[5]
WARNING: [Synth 8-3331] design ptc_top has unconnected port wb_adr_i[1]
WARNING: [Synth 8-3331] design ptc_top has unconnected port wb_adr_i[0]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[31]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[30]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[29]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[28]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[27]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[26]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[25]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[24]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[23]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[22]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[21]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[20]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[19]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[18]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[17]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[16]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[15]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[14]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[13]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[12]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[11]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[10]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[9]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[8]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[7]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[6]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[1]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_adr_i[0]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_sel_i[3]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_sel_i[2]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_sel_i[1]
WARNING: [Synth 8-3331] design ptc_wrapper has unconnected port wb_sel_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 969.551 ; gain = 310.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 969.551 ; gain = 310.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 969.551 ; gain = 310.312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 969.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1051.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1053.496 ; gain = 1.934
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1053.496 ; gain = 394.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1053.496 ; gain = 394.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1053.496 ; gain = 394.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1053.496 ; gain = 394.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ptc_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[31]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[30]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[29]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[28]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[27]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[26]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[25]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[24]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[23]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[22]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[21]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[20]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[19]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[18]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[17]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[16]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[15]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[14]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[13]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[12]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[11]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[10]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[9]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[8]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[7]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[6]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[5]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[1]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_adr_i[0]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_sel_i[3]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_sel_i[2]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_sel_i[1]
WARNING: [Synth 8-3331] design swerv_soc_ptc_wrapper_0_0 has unconnected port wb_sel_i[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1053.496 ; gain = 394.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1053.496 ; gain = 394.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1053.496 ; gain = 394.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1062.879 ; gain = 403.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1068.723 ; gain = 409.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1068.723 ; gain = 409.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1068.723 ; gain = 409.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1068.723 ; gain = 409.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1068.723 ; gain = 409.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1068.723 ; gain = 409.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT1   |     1|
|3     |LUT2   |     5|
|4     |LUT3   |    65|
|5     |LUT4   |    35|
|6     |LUT5   |    12|
|7     |LUT6   |    57|
|8     |FDCE   |   106|
+------+-------+------+

Report Instance Areas: 
+------+--------------+------------+------+
|      |Instance      |Module      |Cells |
+------+--------------+------------+------+
|1     |top           |            |   295|
|2     |  inst        |ptc_wrapper |   294|
|3     |    timer_ptc |ptc_top     |   294|
+------+--------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1068.723 ; gain = 409.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1068.723 ; gain = 325.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1068.723 ; gain = 409.484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1068.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1078.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1078.121 ; gain = 714.652
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1078.121 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/RVfpgaLab/RVfpgaSoc_1/Lab7Int/Lab7Int.runs/swerv_soc_ptc_wrapper_0_0_synth_1/swerv_soc_ptc_wrapper_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1078.121 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/RVfpgaLab/RVfpgaSoc_1/Lab7Int/Lab7Int.runs/swerv_soc_ptc_wrapper_0_0_synth_1/swerv_soc_ptc_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file swerv_soc_ptc_wrapper_0_0_utilization_synth.rpt -pb swerv_soc_ptc_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 19 02:59:30 2023...
