=======================================================
NOTE: net names followed by ' **' belong to nets that 
      exist in the user design (or are shadows of such
      nets). The other names belong to nets that exist
      in added (non-customer) logic during compilation.
=======================================================

----- Get critical path information from file PARTITIONS/1/tmp/et3compile.msg:

-------- Pre-Scheduling Critical Path(s) ---------

00 ET3CRIT* | 100(     1): ET00000000000003CF->tb_top.kme_tb_dut.n3190 **
00 ET3CRIT* |  99(     2): ET00000000000044F3->tb_top.kme_tb_dut.n3189 **
00 ET3CRIT* |  98(     3): ET0000000000005746->
00 ET3CRIT* |  97(     6): ET00000000000003FC->tb_top.kme_tb_dut.n2998$inv5675 **
00 ET3CRIT* |  96(    11): ET000000000000A53C->tb_top.kme_tb_dut.n2937$inv5674 **
00 ET3CRIT* |  95(    17): ET0000000000000300->tb_top.kme_tb_dut.n5878 **
00 ET3CRIT* |  94(    28): ET000000000000000F->tb_top.kme_tb_dut.n2903 **
00 ET3CRIT* |  93(    39): ET000000000000000F->tb_top.kme_tb_dut.n2901 **
00 ET3CRIT* |  92(    42): ET000000000000000F->tb_top.kme_tb_dut.n2899 **
00 ET3CRIT* |  91(    45): ET000000000000000F->tb_top.kme_tb_dut.n2897 **
00 ET3CRIT* |  90(    48): ET000000000000000F->tb_top.kme_tb_dut.n2895 **
00 ET3CRIT* |  89(    58): ET000000000000000F->tb_top.kme_tb_dut.n2893 **
00 ET3CRIT* |  88(    59): ET000000000000000F->tb_top.kme_tb_dut.n2891 **
00 ET3CRIT* |  87(    58): ET000000000000000F->tb_top.kme_tb_dut.n2889 **
00 ET3CRIT* |  86(    59): ET000000000000000F->tb_top.kme_tb_dut.n2887 **
00 ET3CRIT* |  85(    61): ET000000000000000F->tb_top.kme_tb_dut.n2885 **
00 ET3CRIT* |  84(   112): ET000000000000000F->tb_top.kme_tb_dut.n2883 **
00 ET3CRIT* |  83(   192): ET000000000000000F->tb_top.kme_tb_dut.n2881 **
00 ET3CRIT* |  82(   116): ET000000000000000F->tb_top.kme_tb_dut.n2879 **
00 ET3CRIT* |  81(   133): ET000000000000000F->tb_top.kme_tb_dut.n2877 **
00 ET3CRIT* |  80(   222): ET000000000000000F->tb_top.kme_tb_dut.n2875 **
00 ET3CRIT* |  79(   177): ET000000000000000F->tb_top.kme_tb_dut.n2873 **
00 ET3CRIT* |  78(   172): ET000000000000000F->tb_top.kme_tb_dut.n2871 **
00 ET3CRIT* |  77(   166): ET000000000000000F->tb_top.kme_tb_dut.n2869 **
00 ET3CRIT* |  76(   286): ET000000000000000F->tb_top.kme_tb_dut.n2867 **
00 ET3CRIT* |  75(   369): ET000000000000000F->tb_top.kme_tb_dut.n2865 **
00 ET3CRIT* |  74(   328): ET000000000000000F->tb_top.kme_tb_dut.n2863 **
00 ET3CRIT* |  73(   562): ET000000000000000F->tb_top.kme_tb_dut.n2861 **
00 ET3CRIT* |  72(   273): ET000000000000000F->tb_top.kme_tb_dut.n2859 **
00 ET3CRIT* |  71(   993): ET000000000000000F->tb_top.kme_tb_dut.n2857 **
00 ET3CRIT* |  70(   242): ET000000000000000F->tb_top.kme_tb_dut.n2855 **
00 ET3CRIT* |  69(  1411): ET000000000000000F->tb_top.kme_tb_dut.n2853 **
00 ET3CRIT* |  68(   853): ET000000000000000F->tb_top.kme_tb_dut.n2851 **
00 ET3CRIT* |  67(  1958): ET000000000000000F->tb_top.kme_tb_dut.n2849 **
00 ET3CRIT* |  66(  1478): ET000000000000000F->tb_top.kme_tb_dut.n2847 **
00 ET3CRIT* |  65(  1391): ET000000000000330F->tb_top.kme_tb_dut.n2815 **
00 ET3CRIT* |  64(  2183): ET0000000000000FF0->tb_top.kme_tb_dut.n2753 **
00 ET3CRIT* |  63(  2646): ET0000000000000C3F->tb_top.kme_tb_dut.n2721 **
00 ET3CRIT* |  62(  2813): ET0000000000000C3F->tb_top.kme_tb_dut.n2689 **
00 ET3CRIT* |  61(  2562): ET0000000000000FF0->tb_top.kme_tb_dut.n2595 **
00 ET3CRIT* |  60(  4261): ET00000000000003CF->tb_top.kme_tb_dut.n2562 **
00 ET3CRIT* |  59(  3144): ET000000000000660F->tb_top.kme_tb_dut.n2530 **
00 ET3CRIT* |  58(  3029): ET0000000000009C36->tb_top.kme_tb_dut.n2467 **
00 ET3CRIT* |  57(  3235): ET000000000000FE00->tb_top.kme_tb_dut.n3539 **
00 ET3CRIT* |  56(  3134): ET0000000000000001->tb_top.kme_tb_dut.n2075 **
00 ET3CRIT* |  55(  4517): ET0000000000000009->
00 ET3CRIT* |  54(  3623): ET0000000000000009->tb_top.kme_tb_dut.n2067 **
00 ET3CRIT* |  53(  4820): ET0000000000000041->
00 ET3CRIT* |  52(  3202): ET00000000000000C3->tb_top.kme_tb_dut.n2047 **
00 ET3CRIT* |  51(  8937): ET0000000000008421->
00 ET3CRIT* |  50( 16631): ET0000000000001B00->tb_top.kme_tb_dut.kme_dut.u_cr_kme_regfile._zy_simnet_kme_cceip0_ob_out_post_349_w$[26] **
00 ET3CRIT* |  49(  7363): ET0000000000000100->tb_top.kme_tb_dut.kme_dut.u_cr_kme_regfile.nx_interface_monitor_pipe_cceip0.\ob_out_REG[9] .smUNNAMED_458949
00 ET3CRIT* |  48(   919): ET0000000000003000->tb_top.kme_tb_dut.my_clk@QTshadow_36837@QTposedge
00 ET3CRIT* |  47(   448): ET00000000000000FF->tb_top.kme_tb_dut.my_clk **
00 ET3CRIT* |  46(   879): ET00000000000000FF->my_clks.ixcg_0._zy_simnet_clk_0_w$ **
00 ET3CRIT* |  45(   650): ET0000000000000FF0->my_clks.ixcg_0.clk **
00 ET3CRIT* |  44(   635): ET000000000000000F->
00 ET3CRIT* |  43(  1478): ET0000000000006000->qt_other_dummy_node.smUNNAMED_414053
00 ET3CRIT* |  42(   527): ET0000000000000FF0->xc_top.eClkR **
00 ET3CRIT* |  41(   617): ET0000000000005333->xc_top.simTimeEnable@QTshadow **
00 ET3CRIT* |  40(   602): ET00000000000000C0->xc_top.n2265@QTshadow **
00 ET3CRIT* |  39(   653): ET0000000000001000->xc_top.n2192@QTshadow **
00 ET3CRIT* |  38(  1877): ET0000000000007FFF->xc_top.xpHold@QTshadow **
00 ET3CRIT* |  37(  3177): ET000000000000000F->xc_top.holdEcmC@QTshadow **
00 ET3CRIT* |  36(  1691): ET000000000000FF3F->xc_top.holdEcm@QTshadow **
00 ET3CRIT* |  35(  1436): ET00000000000000F0->xc_top.holdEcmTb@QTshadow$inv4542 **
00 ET3CRIT* |  34(  2583): ET0000000000008000->IXC_GFIFO.HOLDTOP.holdEcm@QTshadow$inv4541 **
00 ET3CRIT* |  33(  2355): ET0000000000000031->IXC_GFIFO.HOLDTOP.hc@QTshadow **
00 ET3CRIT* |  32(  2183): ET00000000000000F1->
00 ET3CRIT* |  31(  4150): ET000000000000000D->IXC_GFIFO.HOLDTOP.n831@QTshadow$inv11168 **
00 ET3CRIT* |  30(  2288): ET000000000000F351->IXC_GFIFO.HOLDTOP.n853@QTshadow$inv11165 **
00 ET3CRIT* |  29(  2264): ET0000000000000013->IXC_GFIFO.HOLDTOP.n855@QTshadow **
00 ET3CRIT* |  28(  3474): ET0000000000000007->IXC_GFIFO.HOLDTOP.n856@QTshadow **
00 ET3CRIT* |  27(  3574): ET00000000000000D7->IXC_GFIFO.HOLDTOP.n1051@QTshadow **
00 ET3CRIT* |  26(  7607): ET000000000000030F->IXC_GFIFO.HOLDTOP.n1057@QTshadow **
00 ET3CRIT* |  25(  3706): ET0000000000002A3F->IXC_GFIFO.HOLDTOP.n1058@QTshadow **
00 ET3CRIT* |  24(  2768): ET000000000000F00F->IXC_GFIFO.HOLDTOP.ecmTs[63]@QTshadow$inv11160 **
00 ET3CRIT* |  23(  3291): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1742@QTshadow **
00 ET3CRIT* |  22(  5097): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1068@QTshadow **
00 ET3CRIT* |  21(  5731): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1074@QTshadow **
00 ET3CRIT* |  20(  3058): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1080@QTshadow **
00 ET3CRIT* |  19(  2619): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1086@QTshadow **
00 ET3CRIT* |  18(  3924): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1092@QTshadow **
00 ET3CRIT* |  17(  5190): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1098@QTshadow **
00 ET3CRIT* |  16(  7598): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1104@QTshadow **
00 ET3CRIT* |  15( 22381): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1110@QTshadow **
00 ET3CRIT* |  14(  3167): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1116@QTshadow **
00 ET3CRIT* |  13(  2230): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1122@QTshadow **
00 ET3CRIT* |  12(  1076): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1128@QTshadow **
00 ET3CRIT* |  11(  2335): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1134@QTshadow **
00 ET3CRIT* |  10(  3084): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1140@QTshadow **
00 ET3CRIT* |   9(  2828): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1146@QTshadow **
00 ET3CRIT* |   8(  1427): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1152@QTshadow **
00 ET3CRIT* |   7(  2363): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1158@QTshadow **
00 ET3CRIT* |   6(  2101): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1164@QTshadow **
00 ET3CRIT* |   5(  3032): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1170@QTshadow **
00 ET3CRIT* |   4(  3936): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1176@QTshadow **
00 ET3CRIT* |   3( 12060): ET0000000000000001->IXC_GFIFO.HOLDTOP.n1182@QTshadow **
00 ET3CRIT* |   2( 22181): ET00000000000000FF->IXC_GFIFO.HOLDTOP.ecmTsP[3]@QTshadow **
00 ET3CRIT* |   1(106023): FD01->qt_other_dummy_node.smUNNAMED_476397

----- Get critical path information from file tmp/et3compile.msg:

-------- Post-Scheduling Critical Path(s) ---------

00 ET5ANAL* | Post-scheduling critical path
00 ET5ANAL* | 
00 ET5ANAL* |   Location legend:  All values are in decimal.
00 ET5ANAL* |   [brd,chp,cls,ep]
00 ET5ANAL* |     |   |   |   |
00 ET5ANAL* |     |   |   |   +-- emulation processor index within the cluster
00 ET5ANAL* |     |   |   +------ processor cluster index within chip
00 ET5ANAL* |     |   +---------- chip index within board
00 ET5ANAL* |     +-------------- board index
00 ET5ANAL* | 
00 ET5ANAL* | 
00 ET5ANAL* | Critical paths by levels
00 ET5ANAL* | 
00 ET5ANAL* | Critical path  1                                      sinks
00 ET5ANAL* | Count  Location      Step  Jump  Level  Type    ID     ins:cr      Name
00 ET5ANAL* | --------------------------------------------------------------------------------------
00 ET5ANAL* | Breakpoint 30821 will add 101 steps after it is scheduled.
00 ET5ANAL* |    . [000,000,017,6]   83 +   0         NET     318549      0  ET6_SYNC.QTLA%break_0
00 ET5ANAL* |    1 [000,000,017,6]   83 +   0    102  XBOB     30821   2: 1  ET6_XBOB_141
00 ET5ANAL* |    . [000,000,017,1]   83 +   0         NET     318550      1  QTLA%break
00 ET5ANAL* |    2 [000,000,017,1]   83 +   0    103  LOGIC    72343   2: 2  
00 ET5ANAL* |    . [000,000,017,0]   83 +   0         NET     318369      1  _ET3_COMPILER_RESERVED_NAME_COMBINED_BREAK_
00 ET5ANAL* |    3 [000,000,017,0]   83 +   0    104  LOGIC    85984   1: 1  
00 ET5ANAL* |    . [000,000,017,0]   82 +   1         NET     320951      2  _ET3_COMPILER_RESERVED_NAME_SDL_BREAK_
00 ET5ANAL* |    4 [000,000,339,0]   77 +   5    110  LOGIC    72342   4: 4  
00 ET5ANAL* |    . [000,000,339,2]   76 +   1         NET     287022      1  
00 ET5ANAL* |    5 [000,000,339,2]   76 +   0    111  LOGIC    72341   4: 1  
00 ET5ANAL* |    . [000,000,339,4]   76 +   0         NET     287023      1  QTLA%SDL.top.run_stop_ctl.n806$inv5381
00 ET5ANAL* |    6 [000,000,339,4]   76 +   0    112  LOGIC    72340   4: 3  
00 ET5ANAL* |    . [000,000,339,3]   75 +   1         NET     366265     12  QTLA%SDL.top.run_stop_ctl.stop_request
00 ET5ANAL* |    7 [000,000,339,3]   75 +   0    113  LOGIC    72285   4: 2  
00 ET5ANAL* |    . [000,000,339,2]   75 +   0         NET     366274      3  QTLA%SDL.top.run_stop_ctl.stop_request_sum
00 ET5ANAL* |    8 [000,000,339,2]   75 +   0    114  LOGIC    72282   3: 2  
00 ET5ANAL* |    . [000,000,339,0]   75 +   0         NET     287069      2  QTLA%SDL.top.run_stop_ctl.stop_on_trigger
00 ET5ANAL* |    9 [000,000,339,0]   75 +   0    115  LOGIC    72279   3: 1  
00 ET5ANAL* |    . [000,000,339,3]   74 +   1         NET     364145     67  QTLA%SDL.top.run_stop_ctl.latched_trigger
00 ET5ANAL* |   10 [000,000,339,3]   74 +   0    116  LOGIC    72219   4: 4  
00 ET5ANAL* |    . [000,000,339,2]   74 +   0         NET     287188      1  QTLA%SDL.top.run_stop_ctl.n797
00 ET5ANAL* |   11 [000,000,339,2]   74 +   0    117  LOGIC    72218   4: 4  
00 ET5ANAL* |    . [000,000,339,0]   74 +   0         NET     287197      3  QTLA%SDL.top.run_stop_ctl.n590$inv5376
00 ET5ANAL* |   12 [000,000,339,0]   74 +   0    118  LOGIC    72199   2: 1  
00 ET5ANAL* |    . [000,000,339,3]   73 +   1         NET     287198      2  QTLA%SDL.top.run_stop_ctl.disable_acq_break
00 ET5ANAL* |   13 [000,000,339,3]   73 +   0    119  LOGIC    72198   2: 1  
00 ET5ANAL* |    . [000,000,339,2]   73 +   0         NET     320993     19  QTLA%SDL.top.run_stop_ctl.tsm_init_restore
00 ET5ANAL* |   14 [000,000,339,2]   73 +   0    120  LOGIC    72189   2: 1  
00 ET5ANAL* |    . [000,000,339,1]   73 +   0         NET     321031     92  QTLA%SDL.top.tsm_restore
00 ET5ANAL* |   15 [000,000,339,1]   73 +   0    121  LOGIC    72064   2: 2  
00 ET5ANAL* |    . [000,000,339,0]   73 +   0         NET     321032     20  QTLA%SDL.top.tsm_init
00 ET5ANAL* |   16 [000,000,339,0]   73 +   0    122  LOGIC    72062   4: 4  
00 ET5ANAL* |    . [000,000,339,3]   72 +   1         NET     364645      2  QTLA%SDL.top.run_stop_ctl.tsx1
00 ET5ANAL* |   17 [000,000,339,3]   72 +   0    123  LOGIC    72061   4: 3  
00 ET5ANAL* |    . [000,000,339,2]   72 +   0         NET     287412      6  QTLA%SDL.top.run_stop_ctl.sim_or_rtl_data_valid
00 ET5ANAL* |   18 [000,000,339,2]   72 +   0    124  LOGIC    72055   3: 3  
00 ET5ANAL* |    . [000,000,339,2]   71 +   1         NET     287414      1  QTLA%SDL.top.run_stop_ctl.n385$inv5373
00 ET5ANAL* |   19 [000,000,161,3]   66 +   5    130  LOGIC    72052   4: 4  
00 ET5ANAL* |    . [000,000,161,2]   66 +   0         NET     287415      2  CVA_UA_1X_ANY_PHASE_ACTIVE
00 ET5ANAL* |   20 [000,000,161,2]   66 +   0    132  LOGIC    72051   2: 2  
00 ET5ANAL* |    . [000,000,161,1]   66 +   0         NET     337771      3  xc_top.evalOn **
00 ET5ANAL* |   21 [000,000,161,1]   66 +   0    133  LOGIC    72048   4: 3  
00 ET5ANAL* |    . [000,000,161,0]   66 +   0         NET     325794      2  xc_top.evalOnInt **
00 ET5ANAL* |   22 [000,000,161,0]   66 +   0    134  LOGIC    37757   2: 1  
00 ET5ANAL* |    . [000,000,161,3]   65 +   1         NET     133033      3  xc_top.n2274 **
00 ET5ANAL* |   23 [000,000,161,3]   65 +   0    135  LOGIC   275852   4: 1  
00 ET5ANAL* |    . [000,000,161,2]   65 +   0         NET      86613      1  xc_top.FTcallW$inv18404 **
00 ET5ANAL* |   24 [000,000,161,2]   65 +   0    136  LOGIC   275851   4: 1  
00 ET5ANAL* |    . [000,000,161,1]   65 +   0         NET      86614      1  
00 ET5ANAL* |   25 [000,000,161,1]   65 +   0    137  LOGIC   275850   4: 4  
00 ET5ANAL* |    . [000,000,161,0]   65 +   0         NET     325315     24  IXC_GFIFO.I.I.n6874 **
00 ET5ANAL* |   26 [000,000,161,0]   65 +   0    138  LOGIC    77307   4: 4  
00 ET5ANAL* |    . [000,000,161,4]   64 +   1         NET     284103      1  IXC_GFIFO.I.I.n5650$inv6121 **
00 ET5ANAL* |   27 [000,000,029,0]   59 +   5    144  LOGIC    85353   3: 1  
00 ET5ANAL* |    . [000,000,029,0]   58 +   1         NET     285634      9  IXC_GFIFO.I.I.n6263 **
00 ET5ANAL* |   28 [000,000,051,0]   55 +   3    148  LOGIC    74085   3: 1  
00 ET5ANAL* |    . [000,000,051,0]   54 +   1         NET     285866      1  IXC_GFIFO.I.I.n6265 **
00 ET5ANAL* |   29 [000,000,009,1]   51 +   3    152  LOGIC    73740   4: 2  
00 ET5ANAL* |    . [000,000,009,0]   51 +   0         NET     285868      1  
00 ET5ANAL* |   30 [000,000,009,0]   51 +   0    153  LOGIC    73738   4: 4  
00 ET5ANAL* |    . [000,000,009,0]   49 +   2         NET     333531     18  IXC_GFIFO.I.I.rptr[14] **
00 ET5ANAL* |   31 [000,000,055,0]   46 +   3    157  LOGIC    86197   1: 1  
00 ET5ANAL* |    . [000,000,055,0]   45 +   1         NET     285869      2  IXC_GFIFO.I.I.n5205@QTshadow **
00 ET5ANAL* |   32 [000,000,003,1]   42 +   3    161  LOGIC    73737   2: 2  
00 ET5ANAL* |    . [000,000,003,0]   42 +   0         NET     285871     11  IXC_GFIFO.I.I.rptrN[14]@QTshadow **
00 ET5ANAL* |   33 [000,000,003,0]   42 +   0    162  LOGIC    85310   4: 2  
00 ET5ANAL* |    . [000,000,003,5]   41 +   1         NET     285925      1  IXC_GFIFO.I.I.n5902@QTshadow$inv5547 **
00 ET5ANAL* |   34 [000,000,003,5]   41 +   0    163  LOGIC    73684   4: 1  
00 ET5ANAL* |    . [000,000,003,4]   41 +   0         NET     285926      1  
00 ET5ANAL* |   35 [000,000,003,4]   41 +   0    164  LOGIC    73683   4: 1  
00 ET5ANAL* |    . [000,000,003,0]   40 +   1         NET     285933      4  IXC_GFIFO.I.I.n5939@QTshadow **
00 ET5ANAL* |   36 [000,000,055,1]   37 +   3    168  LOGIC    73676   2: 2  
00 ET5ANAL* |    . [000,000,055,0]   37 +   0         NET     285934      2  IXC_GFIFO.I.I.n5941@QTshadow **
00 ET5ANAL* |   37 [000,000,055,0]   37 +   0    169  LOGIC    73675   2: 2  
00 ET5ANAL* |    . [000,000,055,3]   36 +   1         NET     285935      2  IXC_GFIFO.I.I.n5943@QTshadow **
00 ET5ANAL* |   38 [000,000,055,3]   36 +   0    170  LOGIC    73674   2: 1  
00 ET5ANAL* |    . [000,000,055,2]   36 +   0         NET     285936      2  IXC_GFIFO.I.I.n5945@QTshadow$inv5544 **
00 ET5ANAL* |   39 [000,000,055,2]   36 +   0    171  LOGIC    73673   3: 1  
00 ET5ANAL* |    . [000,000,055,1]   36 +   0         NET     285937      2  IXC_GFIFO.I.I.!COMBO._451@QTshadow$inv5543
00 ET5ANAL* |   40 [000,000,055,1]   36 +   0    172  LOGIC    73672   3: 1  
00 ET5ANAL* |    . [000,000,055,0]   36 +   0         NET     285938      2  IXC_GFIFO.I.I.n5948@QTshadow$inv5542 **
00 ET5ANAL* |   41 [000,000,055,0]   36 +   0    173  LOGIC    73671   3: 1  
00 ET5ANAL* |    . [000,000,055,3]   35 +   1         NET     285939      2  IXC_GFIFO.I.I.!COMBO._444@QTshadow$inv5541
00 ET5ANAL* |   42 [000,000,055,3]   35 +   0    174  LOGIC    73670   3: 1  
00 ET5ANAL* |    . [000,000,055,2]   35 +   0         NET     285940      2  IXC_GFIFO.I.I.n5951@QTshadow$inv5540 **
00 ET5ANAL* |   43 [000,000,055,2]   35 +   0    175  LOGIC    73669   3: 1  
00 ET5ANAL* |    . [000,000,055,1]   35 +   0         NET     285941      2  IXC_GFIFO.I.I.!COMBO._437@QTshadow$inv5539
00 ET5ANAL* |   44 [000,000,055,1]   35 +   0    176  LOGIC    73668   3: 1  
00 ET5ANAL* |    . [000,000,055,0]   35 +   0         NET     285942      2  IXC_GFIFO.I.I.n5954@QTshadow$inv5538 **
00 ET5ANAL* |   45 [000,000,055,0]   35 +   0    177  LOGIC    73667   3: 1  
00 ET5ANAL* |    . [000,000,055,3]   34 +   1         NET     285943      2  IXC_GFIFO.I.I.!COMBO._430@QTshadow$inv5537
00 ET5ANAL* |   46 [000,000,055,3]   34 +   0    178  LOGIC    73666   3: 1  
00 ET5ANAL* |    . [000,000,055,2]   34 +   0         NET     285947      2  IXC_GFIFO.I.I.n5957@QTshadow$inv5535 **
00 ET5ANAL* |   47 [000,000,055,2]   34 +   0    179  LOGIC    73664   3: 1  
00 ET5ANAL* |    . [000,000,055,1]   34 +   0         NET     285951      2  IXC_GFIFO.I.I.!COMBO._423@QTshadow$inv5533
00 ET5ANAL* |   48 [000,000,055,1]   34 +   0    180  LOGIC    73662   3: 3  
00 ET5ANAL* |    . [000,000,055,0]   34 +   0         NET     285956      2  IXC_GFIFO.I.I.n5960@QTshadow **
00 ET5ANAL* |   49 [000,000,055,0]   34 +   0    181  LOGIC    73659   4: 1  
00 ET5ANAL* |    . [000,000,054,7]   31 +   3         NET     285970      2  IXC_GFIFO.I.I.n5967@QTshadow **
00 ET5ANAL* |   50 [000,000,054,7]   31 +   0    183  LOGIC    73644   3: 3  
00 ET5ANAL* |    . [000,000,054,0]   31 +   0         NET     285977      2  IXC_GFIFO.I.I.!COMBO._416@QTshadow$inv5521
00 ET5ANAL* |   51 [000,000,054,0]   31 +   0    185  LOGIC    73636   3: 3  
00 ET5ANAL* |    . [000,000,054,3]   30 +   1         NET     285986      2  IXC_GFIFO.I.I.n5969@QTshadow$inv5517 **
00 ET5ANAL* |   52 [000,000,054,3]   30 +   0    186  LOGIC    73627   3: 3  
00 ET5ANAL* |    . [000,000,054,2]   30 +   0         NET     285996      2  IXC_GFIFO.I.I.!COMBO._409@QTshadow$inv5511
00 ET5ANAL* |   53 [000,000,054,2]   30 +   0    187  LOGIC    73617   3: 3  
00 ET5ANAL* |    . [000,000,054,1]   30 +   0         NET     286004      2  IXC_GFIFO.I.I.n5972@QTshadow$inv5507 **
00 ET5ANAL* |   54 [000,000,054,1]   30 +   0    188  LOGIC    73609   3: 3  
00 ET5ANAL* |    . [000,000,054,3]   29 +   1         NET     286013      2  IXC_GFIFO.I.I.!COMBO._402@QTshadow$inv5503
00 ET5ANAL* |   55 [000,000,054,3]   29 +   0    189  LOGIC    73600   3: 3  
00 ET5ANAL* |    . [000,000,054,1]   29 +   0         NET     286019      2  IXC_GFIFO.I.I.n5975@QTshadow$inv5500 **
00 ET5ANAL* |   56 [000,000,054,1]   29 +   0    190  LOGIC    73594   3: 3  
00 ET5ANAL* |    . [000,000,054,6]   28 +   1         NET     286028      2  IXC_GFIFO.I.I.!COMBO._395@QTshadow$inv5497
00 ET5ANAL* |   57 [000,000,054,6]   28 +   0    191  LOGIC    73586   3: 3  
00 ET5ANAL* |    . [000,000,054,0]   28 +   0         NET     286041      2  IXC_GFIFO.I.I.n5978@QTshadow$inv5491 **
00 ET5ANAL* |   58 [000,000,054,0]   28 +   0    192  LOGIC    73575   2: 1  
00 ET5ANAL* |    . [000,000,054,5]   27 +   1         NET     286043      4  IXC_GFIFO.I.I.n6009@QTshadow **
00 ET5ANAL* |   59 [000,000,054,5]   27 +   0    193  LOGIC    73573   4: 1  
00 ET5ANAL* |    . [000,000,054,4]   23 +   4         NET     286044      2  
00 ET5ANAL* |   60 [000,000,054,4]   23 +   0    194  LOGIC    73572   4: 1  
00 ET5ANAL* |    . [000,000,050,0]   21 +   2         NET     324021      2  IXC_GFIFO.I.I.ififoRdata[0]@QTshadow **
00 ET5ANAL* |   61 [000,000,050,0]   21 +   0    196  LOGIC    30449   3: 2  
00 ET5ANAL* |    . [000,000,048,0]   19 +   2         NET     324020      1  qt_other_dummy_node.smUNNAMED_497780
00 ET5ANAL* |   62 [000,000,000,0]   11 +   8    201  XMPRe      456  18:18  ET5_V1_H1.IXC_GFIFO.I.I.U10464
00 ET5ANAL* |    . [000,000,000,0]   11 +   0         NET     323252      1  IXC_GFIFO.I.I.n9336@QTshadow
00 ET5ANAL* |   63 [000,000,000,0]   10 +   1    203  XMPWe      459  91:90  ET5_V1_H1.IXC_GFIFO.I.I.ixc_gfm_ififo
00 ET5ANAL* |    . [000,000,032,0]    9 +   1         NET     322994      4  qt_other_dummy_node.smUNNAMED_498410
00 ET5ANAL* |   64 [000,000,019,0]    6 +   3    207  LOGIC    80612   3: 2  
00 ET5ANAL* |    . [000,000,019,0]    5 +   1         NET     275099   3639  xc_top.hotSwapOnPI **
00 ET5ANAL* |   65 [000,000,349,0]    0 +   5    213  FD01    367235   4: 0  
00 ET5ANAL* | ======================================================================================
00 ET5ANAL* | 
00 ET5ANAL* | Critical paths by steps
00 ET5ANAL* | 
00 ET5ANAL* | Critical path  1                               sinks
00 ET5ANAL* | Count  Location      Step  Jump  Type    ID     ins:cr      Name
00 ET5ANAL* | --------------------------------------------------------------------------------------
00 ET5ANAL* | Breakpoint 30821 will add 101 steps after it is scheduled.
00 ET5ANAL* |    . [000,000,017,6]   83 +   0  NET     318549      0  ET6_SYNC.QTLA%break_0
00 ET5ANAL* |    1 [000,000,017,6]   83 +   0  XBOB     30821   2: 1  ET6_XBOB_141
00 ET5ANAL* |    . [000,000,017,1]   83 +   0  NET     318550      1  QTLA%break
00 ET5ANAL* |    2 [000,000,017,1]   83 +   0  LOGIC    72343   2: 2  
00 ET5ANAL* |    . [000,000,017,0]   83 +   0  NET     318369      1  _ET3_COMPILER_RESERVED_NAME_COMBINED_BREAK_
00 ET5ANAL* |    3 [000,000,017,0]   83 +   0  LOGIC    85984   1: 1  
00 ET5ANAL* |    . [000,000,017,0]   82 +   1  NET     320951      2  _ET3_COMPILER_RESERVED_NAME_SDL_BREAK_
00 ET5ANAL* |    4 [000,000,339,0]   77 +   5  LOGIC    72342   4: 2  
00 ET5ANAL* |    . [000,000,339,0]   76 +   1  NET     321157      2  QTLA%SDL.top.run_stop_ctl.sa_infini_break
00 ET5ANAL* |    5 [000,000,351,2]   73 +   3  LOGIC    70189   4: 4  
00 ET5ANAL* |    . [000,000,351,0]   73 +   0  NET     288561      1  QTLA%SDL.top.run_stop_ctl.n1432
00 ET5ANAL* |    6 [000,000,351,0]   73 +   0  LOGICx   70188   4: 2  
00 ET5ANAL* |    . [000,000,351,0]   72 +   1  NET     288741      1  
00 ET5ANAL* |    7 [000,000,339,1]   69 +   3  LOGIC    69811   4: 2  
00 ET5ANAL* |    . [000,000,339,0]   69 +   0  NET     288794      1  QTLA%SDL.top.run_stop_ctl.n1446
00 ET5ANAL* |    8 [000,000,339,0]   69 +   0  LOGIC    69698   4: 2  
00 ET5ANAL* |    . [000,000,339,0]   68 +   1  NET     288840      2  QTLA%SDL.top.run_stop_ctl.n1447
00 ET5ANAL* |    9 [000,000,348,0]   65 +   3  LOGIC    69591   4: 1  
00 ET5ANAL* |    . [000,000,348,3]   64 +   1  NET     288859      2  QTLA%SDL.top.run_stop_ctl.n1542
00 ET5ANAL* |   10 [000,000,348,3]   64 +   0  LOGIC    69557   3: 1  
00 ET5ANAL* |    . [000,000,348,2]   64 +   0  NET     288868      2  QTLA%SDL.top.run_stop_ctl.n1543
00 ET5ANAL* |   11 [000,000,348,2]   64 +   0  LOGIC    69532   4: 3  
00 ET5ANAL* |    . [000,000,348,1]   64 +   0  NET     376433     13  QTLA%cycle_num[27]
00 ET5ANAL* |   12 [000,000,348,1]   64 +   0  LOGIC    86006   1: 1  
00 ET5ANAL* |    . [000,000,348,0]   64 +   0  NET     337337     10  xc_top.simTime[27] **
00 ET5ANAL* |   13 [000,000,348,0]   64 +   0  LOGIC    69502   3: 3  
00 ET5ANAL* |    . [000,000,348,0]   63 +   1  NET     288881      1  xc_top.n3371 **
00 ET5ANAL* |   14 [000,000,359,0]   60 +   3  LOGIC    69501   3: 2  
00 ET5ANAL* |    . [000,000,359,0]   59 +   1  NET     319472     10  xc_top.ixcSimTime[27] **
00 ET5ANAL* |   15 [000,000,145,5]   54 +   5  LOGIC    69487   3: 3  
00 ET5ANAL* |    . [000,000,145,4]   54 +   0  NET     371537      3  ixc_time.simTime[27] **
00 ET5ANAL* |   16 [000,000,145,4]   54 +   0  LOGIC    69485   3: 3  
00 ET5ANAL* |    . [000,000,145,0]   53 +   1  NET     319507    193  qt_other_dummy_node.smUNNAMED_414029
00 ET5ANAL* |   17 [000,000,349,0]   48 +   5  LOGIC    68551   4: 4  
00 ET5ANAL* |    . [000,000,349,0]   47 +   1  NET     376325      9  xc_top.eClkR **
00 ET5ANAL* |   18 [000,000,372,2]   44 +   3  LOGIC    65977   2: 1  
00 ET5ANAL* |    . [000,000,372,0]   44 +   0  NET     337107      4  xc_top.simTimeEnable@QTshadow **
00 ET5ANAL* |   19 [000,000,372,0]   44 +   0  LOGICx   65881   4: 3  
00 ET5ANAL* |    . [000,000,372,2]   43 +   1  NET     290503      3  xc_top.n2192@QTshadow **
00 ET5ANAL* |   20 [000,000,372,2]   43 +   0  LOGIC    65864   4: 2  
00 ET5ANAL* |    . [000,000,372,1]   43 +   0  NET     290520      5  xc_top.xpHold@QTshadow **
00 ET5ANAL* |   21 [000,000,372,1]   43 +   0  LOGIC    65721   4: 1  
00 ET5ANAL* |    . [000,000,372,0]   43 +   0  NET     290522      1  xc_top.holdEcmC@QTshadow **
00 ET5ANAL* |   22 [000,000,372,0]   43 +   0  LOGIC    65720   2: 2  
00 ET5ANAL* |    . [000,000,372,3]   42 +   1  NET     290565      3  xc_top.holdEcm@QTshadow **
00 ET5ANAL* |   23 [000,000,372,3]   42 +   0  LOGIC    65676   3: 1  
00 ET5ANAL* |    . [000,000,372,2]   42 +   0  NET     290566      2  xc_top.holdEcmTb@QTshadow$inv4542 **
00 ET5ANAL* |   24 [000,000,372,2]   42 +   0  LOGIC    65675   2: 1  
00 ET5ANAL* |    . [000,000,372,1]   42 +   0  NET     290569      2  IXC_GFIFO.HOLDTOP.holdEcm@QTshadow$inv4541 **
00 ET5ANAL* |   25 [000,000,372,1]   42 +   0  LOGIC    65670   4: 4  
00 ET5ANAL* |    . [000,000,372,0]   42 +   0  NET     290571      1  IXC_GFIFO.HOLDTOP.hs@QTshadow **
00 ET5ANAL* |   26 [000,000,372,0]   42 +   0  LOGIC    65669   4: 1  
00 ET5ANAL* |    . [000,000,372,0]   41 +   1  NET     290572      1  
00 ET5ANAL* |   27 [000,000,344,0]   38 +   3  LOGIC    83630   4: 1  
00 ET5ANAL* |    . [000,000,346,0]   36 +   2  NET     281925      1  
00 ET5ANAL* |   28 [000,000,346,0]   36 +   0  LOGIC    83629   4: 1  
00 ET5ANAL* |    . [000,000,345,1]   34 +   2  NET     290997      1  IXC_GFIFO.HOLDTOP.!COMBO._147@QTshadow$inv4478
00 ET5ANAL* |   29 [000,000,345,1]   34 +   0  LOGIC    65129   4: 1  
00 ET5ANAL* |    . [000,000,345,0]   34 +   0  NET     290998      1  IXC_GFIFO.HOLDTOP.n608@QTshadow$inv4477 **
00 ET5ANAL* |   30 [000,000,345,0]   34 +   0  LOGIC    65128   4: 2  
00 ET5ANAL* |    . [000,000,345,0]   33 +   1  NET     291193      1  IXC_GFIFO.HOLDTOP.n687@QTshadow **
00 ET5ANAL* |   31 [000,000,339,1]   30 +   3  LOGIC    64888   3: 1  
00 ET5ANAL* |    . [000,000,339,0]   30 +   0  NET     291196      3  IXC_GFIFO.HOLDTOP.n693@QTshadow **
00 ET5ANAL* |   32 [000,000,339,0]   30 +   0  LOGIC    64885   3: 3  
00 ET5ANAL* |    . [000,000,339,0]   29 +   1  NET     344351      7  xc_top.simTime[21]@QTshadow **
00 ET5ANAL* |   33 [000,000,345,1]   26 +   3  LOGIC    64823   3: 3  
00 ET5ANAL* |    . [000,000,345,0]   26 +   0  NET     291251      1  xc_top.n3383@QTshadow **
00 ET5ANAL* |   34 [000,000,345,0]   26 +   0  LOGIC    64822   3: 3  
00 ET5ANAL* |    . [000,000,345,0]   25 +   1  NET     322108     10  xc_top.ixcSimTime[21]@QTshadow **
00 ET5ANAL* |   35 [000,000,065,0]   20 +   5  LOGIC    64808   3: 3  
00 ET5ANAL* |    . [000,000,065,0]   19 +   1  NET     320125    266  xc_top.oneStepPIi **
00 ET5ANAL* |   36 [000,000,263,2]   14 +   5  LOGIC    38480   3: 2  
00 ET5ANAL* |    . [000,000,263,1]   14 +   0  NET     313024      1  xc_top.oneStepPI **
00 ET5ANAL* |   37 [000,000,263,1]   14 +   0  LOGIC    87437   1: 1  
00 ET5ANAL* |    . [000,000,263,0]   14 +   0  NET     323289      2  UA@.xc_top.oneStepPI **
00 ET5ANAL* |   38 [000,000,263,0]   14 +   0  LOGIC    30815   3: 3  
00 ET5ANAL* |    . [000,000,263,0]   13 +   1  NET     323395     72  
00 ET5ANAL* |   39 [000,000,344,2]    8 +   5  LOGIC    37750   2: 2  
00 ET5ANAL* |    . [000,000,344,0]    8 +   0  NET     323281      2  
00 ET5ANAL* |   40 [000,000,344,0]    8 +   0  LOGIC    80686   4: 4  
00 ET5ANAL* |    . [000,000,344,0]    7 +   1  NET     323285      2  DBI_APPLY
00 ET5ANAL* |   41 [000,000,000,0]    0 +   7  DBIB     30820   0: 0  ET6_DBIB_0_0_0
00 ET5ANAL* | --------------------------------------------------------------------------------------
00 ET5ANAL* | Maximum jump of 7 steps occurs at step 0
00 ET5ANAL* | 0 inter-chip hops, 0 steps inter-chip delay
00 ET5ANAL* | ======================================================================================
