21:02:10 DEBUG : Logs will be stored at 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/IDE.log'.
21:02:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\temp_xsdb_launch_script.tcl
21:02:16 INFO  : Platform repository initialization has completed.
21:02:16 INFO  : Registering command handlers for Vitis TCF services
21:02:18 INFO  : XSCT server has started successfully.
21:02:18 INFO  : Successfully done setting XSCT server connection channel  
21:02:18 INFO  : plnx-install-location is set to ''
21:02:18 INFO  : Successfully done setting workspace for the tool. 
21:02:18 INFO  : Successfully done query RDI_DATADIR 
21:03:13 INFO  : Result from executing command 'getProjects': chardisp2_platform
21:03:13 INFO  : Result from executing command 'getPlatforms': 
21:04:13 INFO  : Result from executing command 'getProjects': chardisp2_platform
21:04:13 INFO  : Result from executing command 'getPlatforms': chardisp2_platform|D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/chardisp2_platform.xpfm
21:17:48 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
21:20:24 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
21:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
21:31:32 INFO  : 'jtag frequency' command is executed.
21:31:32 INFO  : Context for 'APU' is selected.
21:31:32 INFO  : System reset is completed.
21:31:35 INFO  : 'after 3000' command is executed.
21:31:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
21:31:38 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
21:31:38 INFO  : Context for 'APU' is selected.
21:31:38 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
21:31:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:38 INFO  : Context for 'APU' is selected.
21:31:38 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
21:31:39 INFO  : 'ps7_init' command is executed.
21:31:39 INFO  : 'ps7_post_config' command is executed.
21:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:40 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:40 INFO  : 'con' command is executed.
21:31:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:31:40 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
21:33:49 INFO  : Disconnected from the channel tcfchan#2.
21:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
21:34:07 INFO  : 'jtag frequency' command is executed.
21:34:07 INFO  : Context for 'APU' is selected.
21:34:07 INFO  : System reset is completed.
21:34:10 INFO  : 'after 3000' command is executed.
21:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
21:34:13 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
21:34:13 INFO  : Context for 'APU' is selected.
21:34:13 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
21:34:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:13 INFO  : Context for 'APU' is selected.
21:34:13 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
21:34:14 INFO  : 'ps7_init' command is executed.
21:34:14 INFO  : 'ps7_post_config' command is executed.
21:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:15 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:15 INFO  : 'con' command is executed.
21:34:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:15 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
21:34:47 INFO  : Disconnected from the channel tcfchan#3.
21:39:47 DEBUG : Logs will be stored at 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/IDE.log'.
21:39:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\temp_xsdb_launch_script.tcl
21:39:52 INFO  : Platform repository initialization has completed.
21:39:53 INFO  : XSCT server has started successfully.
21:39:53 INFO  : plnx-install-location is set to ''
21:39:53 INFO  : Successfully done setting XSCT server connection channel  
21:39:53 INFO  : Successfully done setting workspace for the tool. 
21:39:57 INFO  : Successfully done query RDI_DATADIR 
21:40:00 INFO  : Registering command handlers for Vitis TCF services
21:57:13 INFO  : Hardware specification for platform project 'chardisp2_platform' is updated.
21:57:41 INFO  : Result from executing command 'getProjects': chardisp2_platform
21:57:41 INFO  : Result from executing command 'getPlatforms': chardisp2_platform|D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/chardisp2_platform.xpfm
21:57:41 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
21:57:56 INFO  : The hardware specification used by project 'char_test2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:57:56 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
21:57:56 INFO  : The updated bitstream files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream' in project 'char_test2'.
21:57:56 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:58:03 INFO  : The updated ps init files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit' in project 'char_test2'.
21:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
21:58:07 INFO  : 'jtag frequency' command is executed.
21:58:07 INFO  : Context for 'APU' is selected.
21:58:07 INFO  : System reset is completed.
21:58:10 INFO  : 'after 3000' command is executed.
21:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
21:58:13 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
21:58:13 INFO  : Context for 'APU' is selected.
21:58:13 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
21:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:13 INFO  : Context for 'APU' is selected.
21:58:13 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
21:58:13 INFO  : 'ps7_init' command is executed.
21:58:13 INFO  : 'ps7_post_config' command is executed.
21:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:13 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:14 INFO  : 'con' command is executed.
21:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:58:14 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
21:58:31 INFO  : Disconnected from the channel tcfchan#2.
22:20:33 INFO  : Hardware specification for platform project 'chardisp2_platform' is updated.
22:22:32 INFO  : Result from executing command 'getProjects': chardisp2_platform
22:22:32 INFO  : Result from executing command 'getPlatforms': chardisp2_platform|D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/chardisp2_platform.xpfm
22:22:33 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
22:22:36 INFO  : Updating application flags with new BSP settings...
22:22:36 INFO  : Successfully updated application flags for project char_test2.
22:23:25 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
22:23:39 INFO  : The hardware specification used by project 'char_test2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:23:39 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
22:23:39 INFO  : The updated bitstream files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream' in project 'char_test2'.
22:23:39 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:23:50 INFO  : The updated ps init files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit' in project 'char_test2'.
22:23:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:24:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
22:24:20 INFO  : 'jtag frequency' command is executed.
22:24:20 INFO  : Context for 'APU' is selected.
22:24:20 INFO  : System reset is completed.
22:24:23 INFO  : 'after 3000' command is executed.
22:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
22:24:26 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
22:24:26 INFO  : Context for 'APU' is selected.
22:24:26 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
22:24:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:27 INFO  : Context for 'APU' is selected.
22:24:27 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
22:24:28 INFO  : 'ps7_init' command is executed.
22:24:28 INFO  : 'ps7_post_config' command is executed.
22:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:28 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:28 INFO  : 'con' command is executed.
22:24:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:28 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
22:24:47 INFO  : Disconnected from the channel tcfchan#4.
22:50:23 INFO  : Hardware specification for platform project 'chardisp2_platform' is updated.
22:50:43 INFO  : Result from executing command 'getProjects': chardisp2_platform
22:50:43 INFO  : Result from executing command 'getPlatforms': chardisp2_platform|D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/chardisp2_platform.xpfm
22:50:43 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
22:50:52 INFO  : The hardware specification used by project 'char_test2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:50:52 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
22:50:52 INFO  : The updated bitstream files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream' in project 'char_test2'.
22:50:52 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:50:59 INFO  : The updated ps init files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit' in project 'char_test2'.
22:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:51:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:51:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
22:51:29 INFO  : 'jtag frequency' command is executed.
22:51:29 INFO  : Context for 'APU' is selected.
22:51:29 INFO  : System reset is completed.
22:51:32 INFO  : 'after 3000' command is executed.
22:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
22:51:34 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
22:51:34 INFO  : Context for 'APU' is selected.
22:51:35 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
22:51:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:35 INFO  : Context for 'APU' is selected.
22:51:35 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
22:51:35 INFO  : 'ps7_init' command is executed.
22:51:35 INFO  : 'ps7_post_config' command is executed.
22:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:35 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:36 INFO  : 'con' command is executed.
22:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:51:36 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
22:52:31 INFO  : Disconnected from the channel tcfchan#6.
23:10:30 INFO  : Hardware specification for platform project 'chardisp2_platform' is updated.
23:10:57 INFO  : Result from executing command 'getProjects': chardisp2_platform
23:10:57 INFO  : Result from executing command 'getPlatforms': chardisp2_platform|D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/chardisp2_platform.xpfm
23:10:57 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:15:09 INFO  : The hardware specification used by project 'char_test2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:15:09 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
23:15:09 INFO  : The updated bitstream files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream' in project 'char_test2'.
23:15:09 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:15:17 INFO  : The updated ps init files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit' in project 'char_test2'.
23:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:15:23 INFO  : 'jtag frequency' command is executed.
23:15:23 INFO  : Context for 'APU' is selected.
23:15:23 INFO  : System reset is completed.
23:15:26 INFO  : 'after 3000' command is executed.
23:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:15:29 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:15:29 INFO  : Context for 'APU' is selected.
23:15:29 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:15:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:29 INFO  : Context for 'APU' is selected.
23:15:29 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:15:29 INFO  : 'ps7_init' command is executed.
23:15:29 INFO  : 'ps7_post_config' command is executed.
23:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:30 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:30 INFO  : 'con' command is executed.
23:15:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:15:30 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:21:06 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:22:13 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:22:55 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:23:01 INFO  : Disconnected from the channel tcfchan#8.
23:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:23:05 INFO  : 'jtag frequency' command is executed.
23:23:05 INFO  : Context for 'APU' is selected.
23:23:05 INFO  : System reset is completed.
23:23:08 INFO  : 'after 3000' command is executed.
23:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:23:11 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:23:11 INFO  : Context for 'APU' is selected.
23:23:11 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:23:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:11 INFO  : Context for 'APU' is selected.
23:23:11 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:23:11 INFO  : 'ps7_init' command is executed.
23:23:11 INFO  : 'ps7_post_config' command is executed.
23:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:12 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:12 INFO  : 'con' command is executed.
23:23:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:23:12 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:24:45 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:26:15 INFO  : Disconnected from the channel tcfchan#11.
23:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:26:26 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:26:34 INFO  : 'jtag frequency' command is executed.
23:26:34 INFO  : Context for 'APU' is selected.
23:26:34 INFO  : System reset is completed.
23:26:37 INFO  : 'after 3000' command is executed.
23:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:26:39 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:26:39 INFO  : Context for 'APU' is selected.
23:26:39 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:26:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:40 INFO  : Context for 'APU' is selected.
23:26:40 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:26:40 INFO  : 'ps7_init' command is executed.
23:26:40 INFO  : 'ps7_post_config' command is executed.
23:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:40 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:40 INFO  : 'con' command is executed.
23:26:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:26:40 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:27:43 INFO  : Disconnected from the channel tcfchan#13.
23:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:27:47 INFO  : 'jtag frequency' command is executed.
23:27:47 INFO  : Context for 'APU' is selected.
23:27:47 INFO  : System reset is completed.
23:27:50 INFO  : 'after 3000' command is executed.
23:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:27:53 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:27:53 INFO  : Context for 'APU' is selected.
23:27:53 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:27:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:53 INFO  : Context for 'APU' is selected.
23:27:53 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:27:53 INFO  : 'ps7_init' command is executed.
23:27:53 INFO  : 'ps7_post_config' command is executed.
23:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:53 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:54 INFO  : 'con' command is executed.
23:27:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:27:54 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:29:21 INFO  : Disconnected from the channel tcfchan#14.
23:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:29:24 INFO  : 'jtag frequency' command is executed.
23:29:24 INFO  : Context for 'APU' is selected.
23:29:24 INFO  : System reset is completed.
23:29:27 INFO  : 'after 3000' command is executed.
23:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:29:29 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:29:29 INFO  : Context for 'APU' is selected.
23:29:29 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:29:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:29 INFO  : Context for 'APU' is selected.
23:29:29 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:29:30 INFO  : 'ps7_init' command is executed.
23:29:30 INFO  : 'ps7_post_config' command is executed.
23:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:30 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:30 INFO  : 'con' command is executed.
23:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:29:30 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:29:55 INFO  : Disconnected from the channel tcfchan#15.
23:29:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:29:58 INFO  : 'jtag frequency' command is executed.
23:29:58 INFO  : Context for 'APU' is selected.
23:29:58 INFO  : System reset is completed.
23:30:01 INFO  : 'after 3000' command is executed.
23:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:30:04 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:30:04 INFO  : Context for 'APU' is selected.
23:30:04 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:04 INFO  : Context for 'APU' is selected.
23:30:04 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:30:04 INFO  : 'ps7_init' command is executed.
23:30:04 INFO  : 'ps7_post_config' command is executed.
23:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:04 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:05 INFO  : 'con' command is executed.
23:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:30:05 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:32:20 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:32:25 INFO  : Disconnected from the channel tcfchan#16.
23:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:32:28 INFO  : 'jtag frequency' command is executed.
23:32:28 INFO  : Context for 'APU' is selected.
23:32:28 INFO  : System reset is completed.
23:32:31 INFO  : 'after 3000' command is executed.
23:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:32:33 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:32:33 INFO  : Context for 'APU' is selected.
23:32:33 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:33 INFO  : Context for 'APU' is selected.
23:32:33 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:32:34 INFO  : 'ps7_init' command is executed.
23:32:34 INFO  : 'ps7_post_config' command is executed.
23:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:34 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:34 INFO  : 'con' command is executed.
23:32:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:32:34 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:37:17 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:37:26 INFO  : Disconnected from the channel tcfchan#17.
23:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:37:30 INFO  : 'jtag frequency' command is executed.
23:37:30 INFO  : Context for 'APU' is selected.
23:37:30 INFO  : System reset is completed.
23:37:34 INFO  : 'after 3000' command is executed.
23:37:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:37:36 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:37:36 INFO  : Context for 'APU' is selected.
23:37:36 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:37:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:36 INFO  : Context for 'APU' is selected.
23:37:36 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:37:36 INFO  : 'ps7_init' command is executed.
23:37:36 INFO  : 'ps7_post_config' command is executed.
23:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:37 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:37 INFO  : 'con' command is executed.
23:37:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:37:37 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:38:47 INFO  : Disconnected from the channel tcfchan#19.
23:38:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:38:56 INFO  : 'jtag frequency' command is executed.
23:38:56 INFO  : Context for 'APU' is selected.
23:38:56 INFO  : System reset is completed.
23:38:59 INFO  : 'after 3000' command is executed.
23:38:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:39:01 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:39:01 INFO  : Context for 'APU' is selected.
23:39:01 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:39:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:01 INFO  : Context for 'APU' is selected.
23:39:01 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:39:02 INFO  : 'ps7_init' command is executed.
23:39:02 INFO  : 'ps7_post_config' command is executed.
23:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:02 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:02 INFO  : 'con' command is executed.
23:39:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:39:02 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:39:26 INFO  : Disconnected from the channel tcfchan#20.
23:39:27 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
23:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
23:39:41 INFO  : 'jtag frequency' command is executed.
23:39:41 INFO  : Context for 'APU' is selected.
23:39:41 INFO  : System reset is completed.
23:39:44 INFO  : 'after 3000' command is executed.
23:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
23:39:47 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
23:39:47 INFO  : Context for 'APU' is selected.
23:39:47 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
23:39:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:47 INFO  : Context for 'APU' is selected.
23:39:47 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
23:39:47 INFO  : 'ps7_init' command is executed.
23:39:47 INFO  : 'ps7_post_config' command is executed.
23:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:48 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:48 INFO  : 'con' command is executed.
23:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:39:48 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
23:46:16 INFO  : Disconnected from the channel tcfchan#21.
19:55:45 DEBUG : Logs will be stored at 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/IDE.log'.
19:55:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\temp_xsdb_launch_script.tcl
19:55:48 INFO  : XSCT server has started successfully.
19:55:48 INFO  : Successfully done setting XSCT server connection channel  
19:55:48 INFO  : plnx-install-location is set to ''
19:55:48 INFO  : Successfully done setting workspace for the tool. 
19:55:51 INFO  : Platform repository initialization has completed.
19:55:51 INFO  : Successfully done query RDI_DATADIR 
19:55:51 INFO  : Registering command handlers for Vitis TCF services
19:56:21 INFO  : Hardware specification for platform project 'chardisp2_platform' is updated.
19:57:05 INFO  : Result from executing command 'getProjects': chardisp2_platform
19:57:05 INFO  : Result from executing command 'getPlatforms': chardisp2_platform|D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/chardisp2_platform.xpfm
19:57:05 INFO  : Checking for BSP changes to sync application flags for project 'char_test2'...
19:57:45 INFO  : The hardware specification used by project 'char_test2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:57:45 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
19:57:46 INFO  : The updated bitstream files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\bitstream' in project 'char_test2'.
19:57:46 INFO  : The file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:57:53 INFO  : The updated ps init files are copied from platform to folder 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2\_ide\psinit' in project 'char_test2'.
19:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
19:57:56 INFO  : 'jtag frequency' command is executed.
19:57:56 INFO  : Context for 'APU' is selected.
19:57:57 INFO  : System reset is completed.
19:58:00 INFO  : 'after 3000' command is executed.
19:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
19:58:02 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit"
19:58:02 INFO  : Context for 'APU' is selected.
19:58:02 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
19:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:02 INFO  : Context for 'APU' is selected.
19:58:02 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl' is done.
19:58:03 INFO  : 'ps7_init' command is executed.
19:58:03 INFO  : 'ps7_post_config' command is executed.
19:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:03 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test2/Debug/char_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:04 INFO  : 'con' command is executed.
19:58:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:04 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test2_system\_ide\scripts\debugger_char_test2-default.tcl'
19:58:30 INFO  : Disconnected from the channel tcfchan#2.
10:58:52 DEBUG : Logs will be stored at 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/IDE.log'.
10:58:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\temp_xsdb_launch_script.tcl
10:58:57 INFO  : XSCT server has started successfully.
10:58:57 INFO  : Successfully done setting XSCT server connection channel  
10:58:57 INFO  : plnx-install-location is set to ''
10:58:57 INFO  : Successfully done setting workspace for the tool. 
10:59:13 INFO  : Registering command handlers for Vitis TCF services
10:59:13 INFO  : Platform repository initialization has completed.
10:59:22 INFO  : Successfully done query RDI_DATADIR 
11:12:58 INFO  : Result from executing command 'getProjects': chardisp2_platform
11:12:58 INFO  : Result from executing command 'getPlatforms': chardisp2_platform|D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/chardisp2_platform.xpfm
11:12:58 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:14:08 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:14:47 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:15:48 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:16:22 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:18:38 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:19:21 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:21:34 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:22:21 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:23:31 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:25:00 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:25:47 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:27:32 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:31:44 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:31:53 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:32:59 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:35:03 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:37:30 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
11:42:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
11:42:40 INFO  : 'jtag frequency' command is executed.
11:42:40 INFO  : Context for 'APU' is selected.
11:42:40 INFO  : System reset is completed.
11:42:43 INFO  : 'after 3000' command is executed.
11:42:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
11:42:46 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
11:42:46 INFO  : Context for 'APU' is selected.
11:42:46 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
11:42:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:46 INFO  : Context for 'APU' is selected.
11:42:46 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
11:42:46 INFO  : 'ps7_init' command is executed.
11:42:46 INFO  : 'ps7_post_config' command is executed.
11:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:47 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:47 INFO  : 'con' command is executed.
11:42:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:42:47 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
11:43:34 INFO  : Disconnected from the channel tcfchan#9.
11:43:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
11:43:38 INFO  : 'jtag frequency' command is executed.
11:43:38 INFO  : Context for 'APU' is selected.
11:43:38 INFO  : System reset is completed.
11:43:41 INFO  : 'after 3000' command is executed.
11:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
11:43:43 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
11:43:43 INFO  : Context for 'APU' is selected.
11:43:46 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
11:43:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:46 INFO  : Context for 'APU' is selected.
11:43:46 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
11:43:47 INFO  : 'ps7_init' command is executed.
11:43:47 INFO  : 'ps7_post_config' command is executed.
11:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:47 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:47 INFO  : 'con' command is executed.
11:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:43:47 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
11:44:40 INFO  : Disconnected from the channel tcfchan#10.
12:54:24 DEBUG : Logs will be stored at 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/IDE.log'.
12:54:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\temp_xsdb_launch_script.tcl
12:54:28 INFO  : XSCT server has started successfully.
12:54:28 INFO  : Successfully done setting XSCT server connection channel  
12:54:28 INFO  : plnx-install-location is set to ''
12:54:28 INFO  : Successfully done setting workspace for the tool. 
12:54:30 INFO  : Platform repository initialization has completed.
12:54:30 INFO  : Registering command handlers for Vitis TCF services
12:54:31 INFO  : Successfully done query RDI_DATADIR 
13:15:12 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
13:17:21 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
13:17:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa is already opened

13:19:57 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
13:20:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa is already opened

13:24:49 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
13:27:21 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
13:27:57 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
13:28:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa is already opened

13:28:22 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
13:28:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa is already opened

13:41:21 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
13:41:45 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
13:44:04 INFO  : Result from executing command 'removePlatformRepo': 
13:44:38 INFO  : Result from executing command 'getProjects': chardisp2_platform
13:44:38 INFO  : Result from executing command 'getPlatforms': 
13:44:38 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
13:49:03 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
13:51:40 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
13:52:22 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
14:06:28 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
14:07:21 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
14:20:32 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
14:20:51 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
14:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
14:35:58 INFO  : 'jtag frequency' command is executed.
14:35:58 INFO  : Context for 'APU' is selected.
14:35:58 INFO  : System reset is completed.
14:36:01 INFO  : 'after 3000' command is executed.
14:36:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
14:36:04 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
14:36:04 INFO  : Context for 'APU' is selected.
14:36:04 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
14:36:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:04 INFO  : Context for 'APU' is selected.
14:36:04 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
14:36:04 INFO  : 'ps7_init' command is executed.
14:36:04 INFO  : 'ps7_post_config' command is executed.
14:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:05 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:05 INFO  : 'con' command is executed.
14:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:05 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
14:36:38 INFO  : Disconnected from the channel tcfchan#12.
14:36:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:36:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:36:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
14:36:58 INFO  : 'jtag frequency' command is executed.
14:36:58 INFO  : Context for 'APU' is selected.
14:36:58 INFO  : System reset is completed.
14:37:01 INFO  : 'after 3000' command is executed.
14:37:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
14:37:04 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
14:37:04 INFO  : Context for 'APU' is selected.
14:37:07 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
14:37:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:07 INFO  : Context for 'APU' is selected.
14:37:07 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
14:37:08 INFO  : 'ps7_init' command is executed.
14:37:08 INFO  : 'ps7_post_config' command is executed.
14:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:08 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:08 INFO  : 'con' command is executed.
14:37:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:37:08 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
14:38:21 INFO  : Disconnected from the channel tcfchan#13.
14:50:04 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
14:53:28 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
14:53:50 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
14:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
14:55:21 INFO  : 'jtag frequency' command is executed.
14:55:21 INFO  : Context for 'APU' is selected.
14:55:21 INFO  : System reset is completed.
14:55:24 INFO  : 'after 3000' command is executed.
14:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
14:55:27 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
14:55:27 INFO  : Context for 'APU' is selected.
14:55:27 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
14:55:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:27 INFO  : Context for 'APU' is selected.
14:55:27 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
14:55:28 INFO  : 'ps7_init' command is executed.
14:55:28 INFO  : 'ps7_post_config' command is executed.
14:55:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:28 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:29 INFO  : 'con' command is executed.
14:55:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:29 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
14:55:41 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
14:56:07 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
14:56:21 INFO  : Disconnected from the channel tcfchan#16.
14:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:56:31 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
14:56:39 INFO  : 'jtag frequency' command is executed.
14:56:39 INFO  : Context for 'APU' is selected.
14:56:39 INFO  : System reset is completed.
14:56:42 INFO  : 'after 3000' command is executed.
14:56:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
14:56:45 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
14:56:45 INFO  : Context for 'APU' is selected.
14:56:45 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
14:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:45 INFO  : Context for 'APU' is selected.
14:56:45 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
14:56:45 INFO  : 'ps7_init' command is executed.
14:56:45 INFO  : 'ps7_post_config' command is executed.
14:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:46 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:46 INFO  : 'con' command is executed.
14:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:56:46 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
14:57:11 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
14:57:25 INFO  : Disconnected from the channel tcfchan#17.
14:57:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
14:57:28 INFO  : 'jtag frequency' command is executed.
14:57:28 INFO  : Context for 'APU' is selected.
14:57:28 INFO  : System reset is completed.
14:57:31 INFO  : 'after 3000' command is executed.
14:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
14:57:34 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
14:57:34 INFO  : Context for 'APU' is selected.
14:57:34 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
14:57:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:34 INFO  : Context for 'APU' is selected.
14:57:34 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
14:57:34 INFO  : 'ps7_init' command is executed.
14:57:34 INFO  : 'ps7_post_config' command is executed.
14:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:35 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:35 INFO  : 'con' command is executed.
14:57:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:57:35 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
14:58:02 INFO  : Disconnected from the channel tcfchan#18.
15:05:11 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
15:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:05:30 INFO  : 'jtag frequency' command is executed.
15:05:30 INFO  : Context for 'APU' is selected.
15:05:30 INFO  : System reset is completed.
15:05:33 INFO  : 'after 3000' command is executed.
15:05:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:05:36 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:05:36 INFO  : Context for 'APU' is selected.
15:05:36 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:05:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:36 INFO  : Context for 'APU' is selected.
15:05:36 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:05:37 INFO  : 'ps7_init' command is executed.
15:05:37 INFO  : 'ps7_post_config' command is executed.
15:05:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:37 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:37 INFO  : 'con' command is executed.
15:05:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:05:37 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:07:20 INFO  : Disconnected from the channel tcfchan#20.
15:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:07:31 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:07:37 INFO  : 'jtag frequency' command is executed.
15:07:38 INFO  : Context for 'APU' is selected.
15:07:38 INFO  : System reset is completed.
15:07:41 INFO  : 'after 3000' command is executed.
15:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:07:43 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:07:43 INFO  : Context for 'APU' is selected.
15:07:43 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:07:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:43 INFO  : Context for 'APU' is selected.
15:07:43 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:07:44 INFO  : 'ps7_init' command is executed.
15:07:44 INFO  : 'ps7_post_config' command is executed.
15:07:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:44 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:45 INFO  : 'con' command is executed.
15:07:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:07:45 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:08:02 INFO  : Disconnected from the channel tcfchan#21.
15:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:08:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:08:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:08:27 INFO  : 'jtag frequency' command is executed.
15:08:27 INFO  : Context for 'APU' is selected.
15:08:27 INFO  : System reset is completed.
15:08:30 INFO  : 'after 3000' command is executed.
15:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:08:32 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:08:33 INFO  : Context for 'APU' is selected.
15:08:33 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:33 INFO  : Context for 'APU' is selected.
15:08:33 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:08:33 INFO  : 'ps7_init' command is executed.
15:08:33 INFO  : 'ps7_post_config' command is executed.
15:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:34 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:34 INFO  : 'con' command is executed.
15:08:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:08:34 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:09:56 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
15:10:06 INFO  : Disconnected from the channel tcfchan#22.
15:10:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:10:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:10:29 INFO  : 'jtag frequency' command is executed.
15:10:29 INFO  : Context for 'APU' is selected.
15:10:29 INFO  : System reset is completed.
15:10:32 INFO  : 'after 3000' command is executed.
15:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:10:35 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:10:35 INFO  : Context for 'APU' is selected.
15:10:35 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:10:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:35 INFO  : Context for 'APU' is selected.
15:10:35 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:10:36 INFO  : 'ps7_init' command is executed.
15:10:36 INFO  : 'ps7_post_config' command is executed.
15:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:36 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:36 INFO  : 'con' command is executed.
15:10:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:10:36 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:12:30 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
15:25:49 INFO  : Disconnected from the channel tcfchan#23.
15:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:25:59 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:26:17 INFO  : 'jtag frequency' command is executed.
15:26:17 INFO  : Context for 'APU' is selected.
15:26:17 INFO  : System reset is completed.
15:26:20 INFO  : 'after 3000' command is executed.
15:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:26:23 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:26:23 INFO  : Context for 'APU' is selected.
15:26:23 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:26:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:23 INFO  : Context for 'APU' is selected.
15:26:23 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:26:24 INFO  : 'ps7_init' command is executed.
15:26:24 INFO  : 'ps7_post_config' command is executed.
15:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:24 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:24 INFO  : 'con' command is executed.
15:26:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:24 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:26:41 INFO  : Disconnected from the channel tcfchan#24.
15:30:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:30:17 INFO  : 'jtag frequency' command is executed.
15:30:17 INFO  : Context for 'APU' is selected.
15:30:17 INFO  : System reset is completed.
15:30:20 INFO  : 'after 3000' command is executed.
15:30:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:30:23 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:30:23 INFO  : Context for 'APU' is selected.
15:30:23 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:30:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:23 INFO  : Context for 'APU' is selected.
15:30:23 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:30:24 INFO  : 'ps7_init' command is executed.
15:30:24 INFO  : 'ps7_post_config' command is executed.
15:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:24 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:25 INFO  : 'con' command is executed.
15:30:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:25 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:30:47 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
15:30:57 INFO  : Disconnected from the channel tcfchan#25.
15:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:31:08 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:31:18 INFO  : 'jtag frequency' command is executed.
15:31:18 INFO  : Context for 'APU' is selected.
15:31:18 INFO  : System reset is completed.
15:31:21 INFO  : 'after 3000' command is executed.
15:31:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:31:24 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:31:24 INFO  : Context for 'APU' is selected.
15:31:24 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:31:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:24 INFO  : Context for 'APU' is selected.
15:31:24 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:31:24 INFO  : 'ps7_init' command is executed.
15:31:24 INFO  : 'ps7_post_config' command is executed.
15:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:25 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:25 INFO  : 'con' command is executed.
15:31:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:25 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:32:51 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
15:33:10 INFO  : Disconnected from the channel tcfchan#26.
15:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:33:13 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:33:22 INFO  : 'jtag frequency' command is executed.
15:33:22 INFO  : Context for 'APU' is selected.
15:33:22 INFO  : System reset is completed.
15:33:25 INFO  : 'after 3000' command is executed.
15:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:33:28 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:33:28 INFO  : Context for 'APU' is selected.
15:33:28 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:33:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:28 INFO  : Context for 'APU' is selected.
15:33:28 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:33:29 INFO  : 'ps7_init' command is executed.
15:33:29 INFO  : 'ps7_post_config' command is executed.
15:33:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:29 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:29 INFO  : 'con' command is executed.
15:33:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:33:29 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:37:33 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
15:38:29 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
15:38:36 INFO  : Disconnected from the channel tcfchan#28.
15:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:38:39 INFO  : 'jtag frequency' command is executed.
15:38:39 INFO  : Context for 'APU' is selected.
15:38:40 INFO  : System reset is completed.
15:38:43 INFO  : 'after 3000' command is executed.
15:38:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:38:45 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:38:45 INFO  : Context for 'APU' is selected.
15:38:45 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:38:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:45 INFO  : Context for 'APU' is selected.
15:38:45 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:38:46 INFO  : 'ps7_init' command is executed.
15:38:46 INFO  : 'ps7_post_config' command is executed.
15:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:46 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:46 INFO  : 'con' command is executed.
15:38:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:46 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:39:26 INFO  : Disconnected from the channel tcfchan#29.
15:45:57 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
15:46:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:46:09 INFO  : 'jtag frequency' command is executed.
15:46:09 INFO  : Context for 'APU' is selected.
15:46:09 INFO  : System reset is completed.
15:46:12 INFO  : 'after 3000' command is executed.
15:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:46:15 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:46:15 INFO  : Context for 'APU' is selected.
15:46:15 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:46:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:15 INFO  : Context for 'APU' is selected.
15:46:15 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:46:16 INFO  : 'ps7_init' command is executed.
15:46:16 INFO  : 'ps7_post_config' command is executed.
15:46:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:16 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:16 INFO  : 'con' command is executed.
15:46:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:16 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:49:59 INFO  : Disconnected from the channel tcfchan#30.
15:50:53 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
15:51:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:51:11 INFO  : 'jtag frequency' command is executed.
15:51:12 INFO  : Context for 'APU' is selected.
15:51:12 INFO  : System reset is completed.
15:51:15 INFO  : 'after 3000' command is executed.
15:51:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:51:17 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:51:17 INFO  : Context for 'APU' is selected.
15:51:17 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:51:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:18 INFO  : Context for 'APU' is selected.
15:51:18 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:51:18 INFO  : 'ps7_init' command is executed.
15:51:18 INFO  : 'ps7_post_config' command is executed.
15:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:19 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:19 INFO  : 'con' command is executed.
15:51:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:19 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:51:57 INFO  : Disconnected from the channel tcfchan#32.
15:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:52:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:52:15 INFO  : 'jtag frequency' command is executed.
15:52:15 INFO  : Context for 'APU' is selected.
15:52:15 INFO  : System reset is completed.
15:52:18 INFO  : 'after 3000' command is executed.
15:52:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:52:21 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:52:21 INFO  : Context for 'APU' is selected.
15:52:21 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:52:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:21 INFO  : Context for 'APU' is selected.
15:52:21 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:52:21 INFO  : 'ps7_init' command is executed.
15:52:21 INFO  : 'ps7_post_config' command is executed.
15:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:22 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:22 INFO  : 'con' command is executed.
15:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:22 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:54:13 INFO  : Disconnected from the channel tcfchan#33.
15:54:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:54:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:54:33 INFO  : 'jtag frequency' command is executed.
15:54:33 INFO  : Context for 'APU' is selected.
15:54:33 INFO  : System reset is completed.
15:54:36 INFO  : 'after 3000' command is executed.
15:54:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:54:38 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:54:38 INFO  : Context for 'APU' is selected.
15:54:38 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:54:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:38 INFO  : Context for 'APU' is selected.
15:54:38 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:54:39 INFO  : 'ps7_init' command is executed.
15:54:39 INFO  : 'ps7_post_config' command is executed.
15:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:39 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:40 INFO  : 'con' command is executed.
15:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:54:40 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:56:10 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
15:56:24 INFO  : Disconnected from the channel tcfchan#34.
15:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:56:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
15:56:38 INFO  : 'jtag frequency' command is executed.
15:56:38 INFO  : Context for 'APU' is selected.
15:56:38 INFO  : System reset is completed.
15:56:41 INFO  : 'after 3000' command is executed.
15:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
15:56:44 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
15:56:44 INFO  : Context for 'APU' is selected.
15:56:44 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
15:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:44 INFO  : Context for 'APU' is selected.
15:56:44 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
15:56:44 INFO  : 'ps7_init' command is executed.
15:56:44 INFO  : 'ps7_post_config' command is executed.
15:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:45 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:45 INFO  : 'con' command is executed.
15:56:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:56:45 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
15:58:30 INFO  : Disconnected from the channel tcfchan#36.
16:02:33 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
16:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
16:03:06 INFO  : 'jtag frequency' command is executed.
16:03:06 INFO  : Context for 'APU' is selected.
16:03:06 INFO  : System reset is completed.
16:03:09 INFO  : 'after 3000' command is executed.
16:03:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
16:03:12 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
16:03:12 INFO  : Context for 'APU' is selected.
16:03:12 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
16:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:12 INFO  : Context for 'APU' is selected.
16:03:12 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
16:03:13 INFO  : 'ps7_init' command is executed.
16:03:13 INFO  : 'ps7_post_config' command is executed.
16:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:13 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:13 INFO  : 'con' command is executed.
16:03:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:03:13 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
16:04:12 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
16:04:35 INFO  : Disconnected from the channel tcfchan#38.
16:04:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
16:04:38 INFO  : 'jtag frequency' command is executed.
16:04:38 INFO  : Context for 'APU' is selected.
16:04:38 INFO  : System reset is completed.
16:04:42 INFO  : 'after 3000' command is executed.
16:04:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
16:04:44 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
16:04:44 INFO  : Context for 'APU' is selected.
16:04:44 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
16:04:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:44 INFO  : Context for 'APU' is selected.
16:04:44 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
16:04:45 INFO  : 'ps7_init' command is executed.
16:04:45 INFO  : 'ps7_post_config' command is executed.
16:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:45 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:45 INFO  : 'con' command is executed.
16:04:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:45 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
16:17:21 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
16:17:47 INFO  : Disconnected from the channel tcfchan#40.
16:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:17:57 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:18:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
16:18:02 INFO  : 'jtag frequency' command is executed.
16:18:02 INFO  : Context for 'APU' is selected.
16:18:02 INFO  : System reset is completed.
16:18:05 INFO  : 'after 3000' command is executed.
16:18:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
16:18:07 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
16:18:07 INFO  : Context for 'APU' is selected.
16:18:07 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
16:18:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:07 INFO  : Context for 'APU' is selected.
16:18:07 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
16:18:08 INFO  : 'ps7_init' command is executed.
16:18:08 INFO  : 'ps7_post_config' command is executed.
16:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:08 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:09 INFO  : 'con' command is executed.
16:18:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:09 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
16:32:55 INFO  : Disconnected from the channel tcfchan#42.
16:38:29 DEBUG : Logs will be stored at 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/IDE.log'.
16:38:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\temp_xsdb_launch_script.tcl
16:38:40 INFO  : XSCT server has started successfully.
16:38:40 INFO  : plnx-install-location is set to ''
16:38:40 INFO  : Successfully done setting XSCT server connection channel  
16:38:40 INFO  : Successfully done setting workspace for the tool. 
16:38:50 INFO  : Registering command handlers for Vitis TCF services
16:38:50 INFO  : Platform repository initialization has completed.
16:38:59 INFO  : Successfully done query RDI_DATADIR 
16:50:37 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
16:50:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa is already opened

16:51:11 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
16:51:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa is already opened

16:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
16:51:33 INFO  : 'jtag frequency' command is executed.
16:51:33 INFO  : Context for 'APU' is selected.
16:51:33 INFO  : System reset is completed.
16:51:36 INFO  : 'after 3000' command is executed.
16:51:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
16:51:39 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
16:51:39 INFO  : Context for 'APU' is selected.
16:51:39 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
16:51:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:39 INFO  : Context for 'APU' is selected.
16:51:39 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
16:51:39 INFO  : 'ps7_init' command is executed.
16:51:39 INFO  : 'ps7_post_config' command is executed.
16:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:40 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:40 INFO  : 'con' command is executed.
16:51:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:40 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
16:52:16 INFO  : Disconnected from the channel tcfchan#3.
16:52:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
16:52:19 INFO  : 'jtag frequency' command is executed.
16:52:19 INFO  : Context for 'APU' is selected.
16:52:19 INFO  : System reset is completed.
16:52:22 INFO  : 'after 3000' command is executed.
16:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
16:52:25 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
16:52:25 INFO  : Context for 'APU' is selected.
16:52:28 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
16:52:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:28 INFO  : Context for 'APU' is selected.
16:52:28 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
16:52:28 INFO  : 'ps7_init' command is executed.
16:52:28 INFO  : 'ps7_post_config' command is executed.
16:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:29 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:29 INFO  : 'con' command is executed.
16:52:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:52:29 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
16:54:11 INFO  : Checking for BSP changes to sync application flags for project 'char_test3'...
16:54:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa is already opened

16:54:40 INFO  : Disconnected from the channel tcfchan#4.
16:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:54:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
16:54:56 INFO  : 'jtag frequency' command is executed.
16:54:56 INFO  : Context for 'APU' is selected.
16:54:56 INFO  : System reset is completed.
16:54:59 INFO  : 'after 3000' command is executed.
16:54:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
16:55:01 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit"
16:55:01 INFO  : Context for 'APU' is selected.
16:55:05 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa'.
16:55:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:05 INFO  : Context for 'APU' is selected.
16:55:05 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl' is done.
16:55:05 INFO  : 'ps7_init' command is executed.
16:55:05 INFO  : 'ps7_post_config' command is executed.
16:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:06 INFO  : The application 'D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/chardisp2_platform/export/chardisp2_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-1_chardisp2/sw/vitis_project/char_test3/Debug/char_test3.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:06 INFO  : 'con' command is executed.
16:55:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:06 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-1_chardisp2\sw\vitis_project\char_test3_system\_ide\scripts\debugger_char_test3-default.tcl'
17:03:48 INFO  : Disconnected from the channel tcfchan#6.
