# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do GAME_ARMV4_MODULE_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE/N_BITS_DEMUX_MODULE {C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:31 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_DEMUX_MODULE" C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv 
# -- Compiling module TWO_BITS_SELECT_FOUR_DEMUX_MODULE
# 
# Top level modules:
# 	TWO_BITS_SELECT_FOUR_DEMUX_MODULE
# End time: 20:26:31 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE/N_BITS_MUX_MODULE {C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:31 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE" C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv 
# -- Compiling module ONE_BIT_MUX_MODULE
# 
# Top level modules:
# 	ONE_BIT_MUX_MODULE
# End time: 20:26:31 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE/N_BITS_MUX_MODULE {C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:31 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE" C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv 
# -- Compiling module N_BITS_ONE_SELECT_MUX_MODULE
# 
# Top level modules:
# 	N_BITS_ONE_SELECT_MUX_MODULE
# End time: 20:26:31 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE/N_BITS_MUX_MODULE {C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:31 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE" C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE.sv 
# -- Compiling module FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE
# 
# Top level modules:
# 	FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE
# End time: 20:26:31 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE/LOGIC_MODULES {C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_INPUTS_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:32 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES" C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_INPUTS_AND.sv 
# -- Compiling module N_INPUTS_AND
# 
# Top level modules:
# 	N_INPUTS_AND
# End time: 20:26:32 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE/LOGIC_MODULES {C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/_OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:32 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES" C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/_OR.sv 
# -- Compiling module _OR
# 
# Top level modules:
# 	_OR
# End time: 20:26:32 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE/LOGIC_MODULES {C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/_NOT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:32 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES" C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/_NOT.sv 
# -- Compiling module _NOT
# 
# Top level modules:
# 	_NOT
# End time: 20:26:32 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE/LOGIC_MODULES {C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:32 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES" C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/_AND.sv 
# -- Compiling module _AND
# 
# Top level modules:
# 	_AND
# End time: 20:26:32 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE {C:/Users/aaron/Desktop/ARMv4 MODULE/TESTBENCH_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:32 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE" C:/Users/aaron/Desktop/ARMv4 MODULE/TESTBENCH_MODULE.sv 
# -- Compiling module TESTBENCH_MODULE
# 
# Top level modules:
# 	TESTBENCH_MODULE
# End time: 20:26:33 on Jun 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE/N_BITS_MUX_MODULE {C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:33 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE" C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv 
# -- Compiling module EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE
# 
# Top level modules:
# 	EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE
# End time: 20:26:33 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE/N_BITS_MUX_MODULE {C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:33 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE" C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv 
# -- Compiling module SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE
# 
# Top level modules:
# 	SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE
# End time: 20:26:33 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE/N_BITS_DEMUX_MODULE {C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:33 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_DEMUX_MODULE" C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv 
# -- Compiling module FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE
# 
# Top level modules:
# 	FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE
# End time: 20:26:33 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE {C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:33 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE" C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv 
# -- Compiling module REGISTER_MODULE
# 
# Top level modules:
# 	REGISTER_MODULE
# End time: 20:26:33 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4\ MODULE {C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_FILE_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:33 on Jun 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4 MODULE" C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_FILE_MODULE.sv 
# -- Compiling module REGISTER_FILE_MODULE
# 
# Top level modules:
# 	REGISTER_FILE_MODULE
# End time: 20:26:33 on Jun 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.TESTBENCH_MODULE
# vsim work.TESTBENCH_MODULE 
# Start time: 20:26:50 on Jun 01,2019
# Loading sv_std.std
# Loading work.TESTBENCH_MODULE
# Loading work.REGISTER_FILE_MODULE
# Loading work.FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE
# Loading work.TWO_BITS_SELECT_FOUR_DEMUX_MODULE
# Loading work._NOT
# Loading work.N_INPUTS_AND
# Loading work._AND
# Loading work.N_BITS_ONE_SELECT_MUX_MODULE
# Loading work.REGISTER_MODULE
# Loading work.SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE
# Loading work.EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE
# Loading work.FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE
# Loading work.ONE_BIT_MUX_MODULE
# Loading work._OR
# ** Warning: Design size of 5099 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
add wave -position end sim:/TESTBENCH_MODULE/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aaron  Hostname: DESKTOP-NCJRV01  ProcessID: 10964
#           Attempting to use alternate WLF file "./wlft1x9yi9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1x9yi9
run -all
# End time: 20:27:28 on Jun 01,2019, Elapsed time: 0:00:38
# Errors: 0, Warnings: 3
