
---------- Begin Simulation Statistics ----------
final_tick                               1209368017500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58163                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702348                       # Number of bytes of host memory used
host_op_rate                                    58335                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21095.50                       # Real time elapsed on the host
host_tick_rate                               57328250                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1226970693                       # Number of instructions simulated
sim_ops                                    1230596092                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.209368                       # Number of seconds simulated
sim_ticks                                1209368017500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.690437                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              156976606                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           183190344                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         22358729                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        239000450                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23765157                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23965780                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          200623                       # Number of indirect misses.
system.cpu0.branchPred.lookups              306237463                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900301                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811485                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13035528                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274854888                       # Number of branches committed
system.cpu0.commit.bw_lim_events             41580886                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441461                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      135146429                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132082342                       # Number of instructions committed
system.cpu0.commit.committedOps            1133896362                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2057142978                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.551200                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.396097                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1549290340     75.31%     75.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    290758506     14.13%     89.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     77029844      3.74%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     58677023      2.85%     96.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26148916      1.27%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8091142      0.39%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3615610      0.18%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1950711      0.09%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     41580886      2.02%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2057142978                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23206104                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097747559                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345493628                       # Number of loads committed
system.cpu0.commit.membars                    3625393                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625399      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630111355     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557801      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347305105     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141437030     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133896362                       # Class of committed instruction
system.cpu0.commit.refs                     488742163                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132082342                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133896362                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.133491                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.133491                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            405567290                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9330034                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           154129995                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1301690340                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               742306266                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                916053258                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13050105                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             19124209                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7844057                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  306237463                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                234941381                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1326553021                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4634888                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1339815026                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 252                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1010                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               44746872                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.126791                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         735893178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         180741763                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.554723                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2084820976                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.643523                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875948                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1113298220     53.40%     53.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               731580945     35.09%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               148169427      7.11%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69046199      3.31%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11597665      0.56%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8410303      0.40%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  901166      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1813749      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3302      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2084820976                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       68                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      31                       # number of floating regfile writes
system.cpu0.idleCycles                      330466946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13138452                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               291482153                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.520240                       # Inst execution rate
system.cpu0.iew.exec_refs                   565991660                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 169509840                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              315002695                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            393115090                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816566                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7605104                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           175029942                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1269022034                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            396481820                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5848575                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1256528292                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1379189                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17404152                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13050105                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             21163775                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1442439                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        29354481                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10912                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16330                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5663908                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     47621462                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     31781396                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16330                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       919343                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      12219109                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                547976266                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1242163325                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.843672                       # average fanout of values written-back
system.cpu0.iew.wb_producers                462312300                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.514292                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1242245674                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1550050416                       # number of integer regfile reads
system.cpu0.int_regfile_writes              792751024                       # number of integer regfile writes
system.cpu0.ipc                              0.468715                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.468715                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3627034      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            677745092     53.69%     53.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8564118      0.68%     54.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860458      0.23%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              8      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           400834363     31.75%     86.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          168745744     13.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1262376868                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     63                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                122                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           59                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                68                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4713754                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003734                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 666102     14.13%     14.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1291      0.03%     14.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 679098     14.41%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3000838     63.66%     92.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               366421      7.77%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1263463525                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4614555777                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1242163266                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1404163199                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1263579270                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1262376868                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442764                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      135125587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           267434                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1303                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34140340                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2084820976                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.605509                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.841753                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1181165488     56.66%     56.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          630138510     30.23%     86.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          218046234     10.46%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           36434037      1.75%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12583434      0.60%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3052489      0.15%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2714327      0.13%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             530020      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             156437      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2084820976                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.522661                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         21690571                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        12601046                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           393115090                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          175029942                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1516                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2415287922                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4568354                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              350292874                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724641923                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13408285                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               762107295                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24617433                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                27240                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1596977492                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1291158597                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          828480275                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                903256340                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17453965                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13050105                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             55969120                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               103838285                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               68                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1596977424                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        145242                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4794                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30487677                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4791                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3284585786                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2565790340                       # The number of ROB writes
system.cpu0.timesIdled                       23303463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1475                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.098428                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12811775                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15417590                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2294395                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20432239                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1275506                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1614113                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          338607                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24621972                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23224                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811204                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1297796                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17164814                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4182742                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434281                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22501315                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94888351                       # Number of instructions committed
system.cpu1.commit.committedOps              96699730                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    398875454                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.242431                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.043586                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    363126062     91.04%     91.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16964718      4.25%     95.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6332526      1.59%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3490433      0.88%     97.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2270905      0.57%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1378319      0.35%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       746733      0.19%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       383016      0.10%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4182742      1.05%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    398875454                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2257661                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92275098                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24470483                       # Number of loads committed
system.cpu1.commit.membars                    3622522                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622522      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56328391     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26281687     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9321550      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96699730                       # Class of committed instruction
system.cpu1.commit.refs                      35603249                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94888351                       # Number of Instructions Simulated
system.cpu1.committedOps                     96699730                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.259435                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.259435                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            320972931                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1008160                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11732489                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             126339857                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19929670                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 56214168                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1298274                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1737684                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4217109                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24621972                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18321493                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    377541323                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               185315                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     139124216                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                4589750                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060920                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22795936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14087281                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.344221                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         402632152                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.353672                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.834031                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               315146548     78.27%     78.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54970247     13.65%     91.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20609921      5.12%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6471876      1.61%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1525958      0.38%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2755956      0.68%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1151411      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     226      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           402632152                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1538609                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1361768                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19685831                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.261242                       # Inst execution rate
system.cpu1.iew.exec_refs                    37526181                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11425652                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              274580753                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             29680584                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2534049                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1404359                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13912947                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          119190663                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26100529                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1336238                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            105586436                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1824154                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3918509                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1298274                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8057889                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20928                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1048286                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10029                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          563                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          581                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5210101                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2780181                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           563                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       178074                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1183694                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 61313918                       # num instructions consuming a value
system.cpu1.iew.wb_count                    105079598                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.814837                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49960824                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.259988                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     105115834                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               134788608                       # number of integer regfile reads
system.cpu1.int_regfile_writes               73334847                       # number of integer regfile writes
system.cpu1.ipc                              0.234773                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.234773                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622629      3.39%      3.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64367903     60.20%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383159      0.36%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762577      0.71%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28136610     26.31%     90.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9649784      9.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             106922674                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3178758                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029730                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 384974     12.11%     12.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  4722      0.15%     12.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 582365     18.32%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     30.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1956972     61.56%     92.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               249721      7.86%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             106478787                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         619806734                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    105079586                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        141682094                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 111589535                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                106922674                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7601128                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22490932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           150504                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2166847                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15148316                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    402632152                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.265559                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.733274                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          335164123     83.24%     83.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44892004     11.15%     94.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13836134      3.44%     97.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3269591      0.81%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4119015      1.02%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             486164      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             485006      0.12%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             308207      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              71908      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      402632152                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.264548                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15388498                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3458304                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            29680584                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13912947                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       404170761                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2014548722                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              294660320                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67703221                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11232187                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23208749                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3236042                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                29320                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            157967905                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             123802059                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86660956                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 56022045                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12146005                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1298274                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27413252                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18957735                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       157967893                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29512                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               626                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23027254                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           626                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   513893406                       # The number of ROB reads
system.cpu1.rob.rob_writes                  242167842                       # The number of ROB writes
system.cpu1.timesIdled                         183123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         16468075                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3322                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            16542969                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1246885                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18729392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      37382664                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2060618                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       455585                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     66006847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10440925                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131996374                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10896510                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15205012                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4460913                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14192256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              365                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            280                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3522093                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3522093                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15205014                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1743                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     56109769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               56109769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1484033152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1484033152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              533                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18729495                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18729495    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18729495                       # Request fanout histogram
system.membus.respLayer1.occupancy        96934743696                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         60391137716                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    253797944.444444                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   438742925.659594                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        45000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1247739000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1207083836000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2284181500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    207325481                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       207325481                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    207325481                       # number of overall hits
system.cpu0.icache.overall_hits::total      207325481                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27615899                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27615899                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27615899                       # number of overall misses
system.cpu0.icache.overall_misses::total     27615899                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 471706618498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 471706618498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 471706618498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 471706618498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    234941380                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    234941380                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    234941380                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    234941380                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.117544                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.117544                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.117544                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.117544                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17080.980000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17080.980000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17080.980000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17080.980000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2272                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.549020                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     24911956                       # number of writebacks
system.cpu0.icache.writebacks::total         24911956                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2703907                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2703907                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2703907                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2703907                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     24911992                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     24911992                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     24911992                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     24911992                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 415404476499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 415404476499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 415404476499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 415404476499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.106035                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.106035                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.106035                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.106035                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16674.879973                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16674.879973                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16674.879973                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16674.879973                       # average overall mshr miss latency
system.cpu0.icache.replacements              24911956                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    207325481                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      207325481                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27615899                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27615899                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 471706618498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 471706618498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    234941380                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    234941380                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.117544                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.117544                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17080.980000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17080.980000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2703907                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2703907                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     24911992                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     24911992                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 415404476499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 415404476499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.106035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.106035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16674.879973                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16674.879973                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999962                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          232237349                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         24911959                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.322324                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999962                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        494794751                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       494794751                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    430480520                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       430480520                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    430480520                       # number of overall hits
system.cpu0.dcache.overall_hits::total      430480520                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     67939884                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      67939884                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     67939884                       # number of overall misses
system.cpu0.dcache.overall_misses::total     67939884                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1807142775354                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1807142775354                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1807142775354                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1807142775354                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    498420404                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    498420404                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    498420404                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    498420404                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.136310                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.136310                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.136310                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.136310                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26599.144258                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26599.144258                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26599.144258                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26599.144258                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     30894181                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        28474                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2312217                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            402                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    13.361281                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.830846                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     38540192                       # number of writebacks
system.cpu0.dcache.writebacks::total         38540192                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30152958                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30152958                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30152958                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30152958                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     37786926                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     37786926                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     37786926                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     37786926                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 811489029958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 811489029958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 811489029958                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 811489029958                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075813                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075813                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075813                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075813                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21475.391514                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21475.391514                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21475.391514                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21475.391514                       # average overall mshr miss latency
system.cpu0.dcache.replacements              38540192                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    314684055                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      314684055                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     42302401                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42302401                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1091016780000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1091016780000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    356986456                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    356986456                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.118499                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.118499                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25790.894942                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25790.894942                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13518283                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13518283                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28784118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28784118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 586052864000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 586052864000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.080631                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.080631                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20360.285627                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20360.285627                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115796465                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115796465                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     25637483                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     25637483                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 716125995354                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 716125995354                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141433948                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141433948                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.181268                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.181268                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27932.773095                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27932.773095                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     16634675                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     16634675                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9002808                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9002808                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 225436165958                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 225436165958                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063654                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063654                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25040.650201                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25040.650201                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1749                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1749                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1402                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1402                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10016000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10016000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.444938                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.444938                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7144.079886                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7144.079886                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1394                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1394                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       622500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       622500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002539                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 77812.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77812.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2930                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2930                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       823000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       823000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3101                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3101                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.055144                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055144                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4812.865497                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4812.865497                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       653000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       653000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.055144                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055144                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3818.713450                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3818.713450                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049111                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049111                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762374                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762374                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65620798000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65620798000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811485                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811485                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420856                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420856                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86074.286374                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86074.286374                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762374                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762374                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64858424000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64858424000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420856                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420856                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85074.286374                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85074.286374                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990482                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          470083926                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         38549011                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.194448                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990482                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999703                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999703                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1039025325                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1039025325                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23286016                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33026782                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              196451                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              581052                       # number of demand (read+write) hits
system.l2.demand_hits::total                 57090301                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23286016                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33026782                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             196451                       # number of overall hits
system.l2.overall_hits::.cpu1.data             581052                       # number of overall hits
system.l2.overall_hits::total                57090301                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1625971                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5509384                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2966                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1756606                       # number of demand (read+write) misses
system.l2.demand_misses::total                8894927                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1625971                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5509384                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2966                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1756606                       # number of overall misses
system.l2.overall_misses::total               8894927                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 130188787500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 435316783998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    272372500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 177211391500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     742989335498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 130188787500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 435316783998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    272372500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 177211391500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    742989335498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        24911987                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        38536166                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          199417                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2337658                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65985228                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       24911987                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       38536166                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         199417                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2337658                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65985228                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.065269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.142967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.014873                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.751438                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134802                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.065269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.142967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.014873                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.751438                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134802                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80068.333015                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 79013.694453                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91831.591369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100882.833999                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83529.559658                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80068.333015                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 79013.694453                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91831.591369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100882.833999                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83529.559658                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9292466                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4460913                       # number of writebacks
system.l2.writebacks::total                   4460913                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         410818                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         153549                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              564452                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        410818                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        153549                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             564452                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1625899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5098566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1603057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8330475                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1625899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5098566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1603057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11111639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19442114                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 113925410500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 358261857999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    242137500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 149725598005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 622155004004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 113925410500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 358261857999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    242137500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 149725598005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 773992394612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1396147398616                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.065266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.132306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.014808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.685753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.126248                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.065266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.132306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.014808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.685753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.294643                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70069.180496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70267.180615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81997.121571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93400.046290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74684.217167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70069.180496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70267.180615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81997.121571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93400.046290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69656.006158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71810.472802                       # average overall mshr miss latency
system.l2.replacements                       28473888                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11674105                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11674105                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11674105                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11674105                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     54037038                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         54037038                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     54037038                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     54037038                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11111639                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11111639                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 773992394612                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 773992394612                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69656.006158                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69656.006158                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            88                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                100                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       695000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       817000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              114                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.897959                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.877193                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7897.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         8170                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           100                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1774000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       246500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2020500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.897959                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.877193                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20159.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20541.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20205                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        82000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        97500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       179500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          7217319                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           207446                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7424765                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2536007                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1216000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3752007                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 193620113000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 125047314500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  318667427500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      9753326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1423446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11176772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.260015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.854265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.335697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 76348.414259                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102834.962582                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84932.524779                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       192575                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        80190                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           272765                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2343432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1135810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3479242                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 156659259000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 107231245503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 263890504503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.240270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.797930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.311292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 66850.354096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94409.492347                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75847.125467                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23286016                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        196451                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23482467                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1625971                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1628937                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 130188787500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    272372500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 130461160000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     24911987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       199417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25111404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.065269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.014873                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.064868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80068.333015                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91831.591369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80089.751783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1625899                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2953                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1628852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 113925410500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    242137500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 114167548000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.065266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.014808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.064865                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70069.180496                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81997.121571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70090.805058                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25809463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       373606                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26183069                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2973377                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       540606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3513983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 241696670998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  52164077000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 293860747998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28782840                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       914212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29697052                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.103304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.591335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.118328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81286.924261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96491.857286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83626.115436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       218243                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        73359                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       291602                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2755134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       467247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3222381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 201602598999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  42494352502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 244096951501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.095721                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.511093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.108508                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73173.427862                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90946.228659                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75750.493657                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          814                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               828                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2665                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           52                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2717                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     67337500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1371500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     68709000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3479                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3545                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.766025                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.787879                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.766432                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 25267.354597                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        26375                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 25288.553552                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1047                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1074                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1618                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1643                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     32969902                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       515998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     33485900                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.465076                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.378788                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.463470                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20376.948084                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20639.920000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20380.949483                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999903                       # Cycle average of tags in use
system.l2.tags.total_refs                   141529233                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28475690                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.970177                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.246760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.006509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.540041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.029539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.934205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.242849                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.394481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.046977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.410045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1082076090                       # Number of tag accesses
system.l2.tags.data_accesses               1082076090                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     104057664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     328027648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        188992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     103844352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    662416064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1198534720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    104057664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       188992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     104246656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    285498432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       285498432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1625901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5125432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1622568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10350251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18727105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4460913                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4460913                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         86043010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        271238898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           156273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85866627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    547737376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             991042183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     86043010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       156273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         86199283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      236072418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            236072418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      236072418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        86043010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       271238898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          156273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85866627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    547737376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1227114601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3491339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1625900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4120466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1590167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10302614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007846039750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       213231                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       213231                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35561268                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3288443                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18727107                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4460913                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18727107                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4460913                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1085007                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                969574                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            521746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            609172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            645456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2984622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3239427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1000771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            921248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            802820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            794806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           789086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           941786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           823892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1506635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           536698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1000881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            158528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            190083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            183580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            193376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            216411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            268067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            307537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            266990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            262882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           258918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           264643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           175651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           165320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163860                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 405247534961                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                88210500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            736036909961                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22970.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41720.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14473801                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2272125                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18727107                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4460913                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5627126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4262172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3471014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1546930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1173688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  824139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  286326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  205266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  140054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   44044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  26853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  17143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  90892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 164796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 208832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 225831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 229132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 229471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 230363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 231198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 234461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 243945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 229714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 226563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 221545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 218261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 217752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 218869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4387468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    308.272226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.582106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.335909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1014991     23.13%     23.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1768113     40.30%     63.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       397742      9.07%     72.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       331864      7.56%     80.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       231294      5.27%     85.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        86184      1.96%     87.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        85980      1.96%     89.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        82334      1.88%     91.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       388966      8.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4387468                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       213231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      82.736966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    417.512881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       213230    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-188415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        213231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       213231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.373356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.347577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.965886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           180665     84.73%     84.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3426      1.61%     86.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17711      8.31%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7121      3.34%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2822      1.32%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              991      0.46%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              354      0.17%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              106      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               25      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        213231                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1129094400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                69440448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               223443648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1198534848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            285498432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       933.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    991.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    236.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1209368015500                       # Total gap between requests
system.mem_ctrls.avgGap                      52154.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    104057600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    263709824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       188992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    101770688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    659367296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    223443648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 86042956.729670599103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 218055893.809015840292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 156273.357046999969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84151959.145058184862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 545216415.895503044128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184760672.323633700609                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1625901                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5125432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1622568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10350253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4460913                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  47068430836                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 157066809660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    118006717                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  82732278146                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 449051384602                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29354388284860                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28949.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30644.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39961.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50988.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43385.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6580354.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14423799600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7666404735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         51383745420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9464011380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     95465884800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     524180495850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22982164320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       725566506105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        599.955097                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54929152872                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40383200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1114055664628                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          16902814740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8984036325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         74580841440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8760611160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     95465884800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     527057377050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20559527520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       752311093035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.069612                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48192711343                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40383200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1120792106157                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12909541230.769230                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   55768444241.912994                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           74     94.87%     94.87% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.28%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.28%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 395146582000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   202423801500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1006944216000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18119852                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18119852                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18119852                       # number of overall hits
system.cpu1.icache.overall_hits::total       18119852                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       201641                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        201641                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       201641                       # number of overall misses
system.cpu1.icache.overall_misses::total       201641                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2989191500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2989191500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2989191500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2989191500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18321493                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18321493                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18321493                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18321493                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.011006                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011006                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.011006                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011006                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14824.323922                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14824.323922                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14824.323922                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14824.323922                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          198                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       199385                       # number of writebacks
system.cpu1.icache.writebacks::total           199385                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2224                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2224                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2224                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2224                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       199417                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       199417                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       199417                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       199417                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2765275500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2765275500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2765275500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2765275500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010884                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010884                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010884                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010884                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13866.799220                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13866.799220                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13866.799220                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13866.799220                       # average overall mshr miss latency
system.cpu1.icache.replacements                199385                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18119852                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18119852                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       201641                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       201641                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2989191500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2989191500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18321493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18321493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.011006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14824.323922                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14824.323922                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2224                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2224                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       199417                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       199417                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2765275500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2765275500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010884                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010884                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13866.799220                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13866.799220                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991006                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18265165                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           199385                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            91.607518                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338533500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991006                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999719                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999719                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36842403                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36842403                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27950915                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27950915                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27950915                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27950915                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6345845                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6345845                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6345845                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6345845                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 527347734512                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 527347734512                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 527347734512                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 527347734512                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34296760                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34296760                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34296760                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34296760                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185028                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185028                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185028                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185028                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83101.263033                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83101.263033                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83101.263033                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83101.263033                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1359612                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       176734                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            23225                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1494                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.540883                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   118.295850                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2337104                       # number of writebacks
system.cpu1.dcache.writebacks::total          2337104                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4711145                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4711145                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4711145                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4711145                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1634700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1634700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1634700                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1634700                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 125521602128                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 125521602128                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 125521602128                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 125521602128                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047663                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047663                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047663                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047663                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76785.711218                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76785.711218                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76785.711218                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76785.711218                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2337104                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21246574                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21246574                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3729074                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3729074                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 258352354500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 258352354500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24975648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24975648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.149308                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.149308                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69280.565229                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69280.565229                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2814556                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2814556                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       914518                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       914518                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  58115076500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  58115076500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036616                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036616                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 63547.219956                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63547.219956                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6704341                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6704341                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2616771                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2616771                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 268995380012                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 268995380012                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9321112                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9321112                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.280736                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.280736                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 102796.683398                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102796.683398                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1896589                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1896589                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       720182                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       720182                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  67406525628                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  67406525628                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077264                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077264                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93596.515364                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93596.515364                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5392000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5392000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.322785                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.322785                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35241.830065                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35241.830065                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002110                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002110                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       602500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       602500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.253898                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.253898                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5285.087719                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5285.087719                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       489500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       489500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.253898                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.253898                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4293.859649                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4293.859649                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099165                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099165                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712039                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712039                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63555151500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63555151500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393130                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393130                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89257.964100                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89257.964100                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712039                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712039                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62843112500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62843112500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393130                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393130                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88257.964100                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88257.964100                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.876134                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           31394201                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2346602                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.378579                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338545000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.876134                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.964879                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.964879                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74564405                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74564405                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1209368017500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          54809178                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16135018                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     54314524                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24012975                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16213362                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             376                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           283                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            659                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11194358                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11194357                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25111409                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29697770                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3545                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3545                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     74735934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    115629419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       598219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7021707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             197985279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3188732288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4932886784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     25523328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    299184960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8446327360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44706104                       # Total snoops (count)
system.tol2bus.snoopTraffic                 286670976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        110694995                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.121332                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.338884                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               97719754     88.28%     88.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12519646     11.31%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 455591      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          110694995                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131986817996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       57828083405                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       37510083237                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3522109253                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         299197855                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15006                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2193450239500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 106550                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730344                       # Number of bytes of host memory used
host_op_rate                                   107097                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15230.55                       # Real time elapsed on the host
host_tick_rate                               64612396                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1622819440                       # Number of instructions simulated
sim_ops                                    1631146081                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.984082                       # Number of seconds simulated
sim_ticks                                984082222000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.189859                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               24884578                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27288756                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4028728                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         52751231                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            947940                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1193755                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          245815                       # Number of indirect misses.
system.cpu0.branchPred.lookups               58475786                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       137169                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201558                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3394810                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32504391                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11487863                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5110784                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84255367                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           187234069                       # Number of instructions committed
system.cpu0.commit.committedOps             189606498                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1263087239                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.150114                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.893939                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1204150215     95.33%     95.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25615934      2.03%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6097895      0.48%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9909716      0.78%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2291529      0.18%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1110822      0.09%     98.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1520359      0.12%     99.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       902906      0.07%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11487863      0.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1263087239                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     18572                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1811167                       # Number of function calls committed.
system.cpu0.commit.int_insts                183953497                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63455901                       # Number of loads committed
system.cpu0.commit.membars                    3629201                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3633455      1.92%      1.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       107870680     56.89%     58.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2270437      1.20%     60.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1097220      0.58%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          2836      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          8509      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1418      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1452      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63654569     33.57%     94.16% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11061565      5.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2890      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1451      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        189606498                       # Class of committed instruction
system.cpu0.commit.refs                      74720475                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  187234069                       # Number of Instructions Simulated
system.cpu0.committedOps                    189606498                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.353816                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.353816                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1079483564                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               643588                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            20209415                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             292858056                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                94301038                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 89117390                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3432036                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1471637                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10055285                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   58475786                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18231694                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1165018195                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               846193                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         4251                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     353273803                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4099                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        22173                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8139010                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.037386                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         107271090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          25832518                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.225861                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1276389313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.279852                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.823397                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1079103152     84.54%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               122740493      9.62%     94.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26185938      2.05%     96.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                21800631      1.71%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21943397      1.72%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2470496      0.19%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  262929      0.02%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   76316      0.01%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1805961      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1276389313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    16492                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   11872                       # number of floating regfile writes
system.cpu0.idleCycles                      287729700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3625302                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                38389496                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.168461                       # Inst execution rate
system.cpu0.iew.exec_refs                   121888324                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12028581                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               26596965                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             96583319                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2061123                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           700812                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            12998138                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          271620950                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109859743                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2085167                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            263492701                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                272241                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            359430578                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3432036                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            359292487                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5271865                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          396097                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4473                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4905                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          529                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33127418                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1733575                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4905                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1519729                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2105573                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                197329905                       # num instructions consuming a value
system.cpu0.iew.wb_count                    234996940                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.774510                       # average fanout of values written-back
system.cpu0.iew.wb_producers                152834013                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.150242                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     235728664                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               340650159                       # number of integer regfile reads
system.cpu0.int_regfile_writes              184380158                       # number of integer regfile writes
system.cpu0.ipc                              0.119706                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.119706                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3672650      1.38%      1.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            134391950     50.60%     51.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3258386      1.23%     53.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1097610      0.41%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 52      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               2836      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               8509      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            154      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1418      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1452      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           111224159     41.88%     95.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11913423      4.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3558      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1710      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             265577867                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  19695                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              39396                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        19191                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             21120                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4011040                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015103                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 919995     22.94%     22.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  4027      0.10%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2905425     72.44%     95.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               181586      4.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             265896562                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1812474064                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    234977749                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        353617428                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 264897945                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                265577867                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6723005                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       82014536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           957372                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1612221                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     46833004                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1276389313                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.208070                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.718478                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1134616308     88.89%     88.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           76333121      5.98%     94.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           33967016      2.66%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14568834      1.14%     98.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10743569      0.84%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3404330      0.27%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2018780      0.16%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             403234      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             334121      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1276389313                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.169794                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5985857                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          896152                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            96583319                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           12998138                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  56101                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 14231                       # number of misc regfile writes
system.cpu0.numCycles                      1564119013                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   404045859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              396425920                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144642428                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5061045                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               101169922                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             270830624                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               503452                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            368913308                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             277984535                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          217805015                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 91369096                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4897935                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3432036                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            279390873                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                73162654                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            16627                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       368896681                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     404601466                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1847414                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55128616                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1881556                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1525161331                       # The number of ROB reads
system.cpu0.rob.rob_writes                  561037483                       # The number of ROB writes
system.cpu0.timesIdled                        3570494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                34602                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.765472                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26586131                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30292244                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4343206                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         55730129                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1555167                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1875498                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          320331                       # Number of indirect misses.
system.cpu1.branchPred.lookups               62602368                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       243010                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        181215                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3664702                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36843160                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12100893                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5035450                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       84045185                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           208614678                       # Number of instructions committed
system.cpu1.commit.committedOps             210943491                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1285168127                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.164137                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.918515                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1216406969     94.65%     94.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30819102      2.40%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8407019      0.65%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     10633158      0.83%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2907586      0.23%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1312894      0.10%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1654623      0.13%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       925883      0.07%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12100893      0.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1285168127                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    105647                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2845118                       # Number of function calls committed.
system.cpu1.commit.int_insts                205250760                       # Number of committed integer instructions.
system.cpu1.commit.loads                     67415854                       # Number of loads committed
system.cpu1.commit.membars                    3546845                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3571214      1.69%      1.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       122209795     57.93%     59.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2366972      1.12%     60.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1141486      0.54%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16246      0.01%     61.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         48738      0.02%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8123      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8123      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       67580791     32.04%     93.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      13967586      6.62%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16278      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8139      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        210943491                       # Class of committed instruction
system.cpu1.commit.refs                      81572794                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  208614678                       # Number of Instructions Simulated
system.cpu1.committedOps                    210943491                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.187235                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.187235                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1053797796                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               688851                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            21960311                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             314464468                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               128609065                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                102568932                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3728652                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1462440                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9977407                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   62602368                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21746080                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1149736756                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1088949                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         2374                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     374451540                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                4952                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        26491                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8822898                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036653                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         144499830                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          28141298                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.219237                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1298681852                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.291258                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.837667                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1088683013     83.83%     83.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               131307881     10.11%     93.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                28532591      2.20%     96.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22495270      1.73%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                22512884      1.73%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2636973      0.20%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  401611      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  146235      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1965394      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1298681852                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    89837                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   65259                       # number of floating regfile writes
system.cpu1.idleCycles                      409295548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3891086                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                42663566                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.166545                       # Inst execution rate
system.cpu1.iew.exec_refs                   128636537                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  14902988                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               26221992                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            100583951                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2046167                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           901589                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15866200                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          292774123                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            113733549                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2324192                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            284455225                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                274932                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            353975977                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3728652                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            353839057                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5208383                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          805831                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6411                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4726                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          414                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     33168097                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1709260                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4726                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1675720                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2215366                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                204738385                       # num instructions consuming a value
system.cpu1.iew.wb_count                    255954555                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.777285                       # average fanout of values written-back
system.cpu1.iew.wb_producers                159140010                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.149858                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     256722784                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               368013800                       # number of integer regfile reads
system.cpu1.int_regfile_writes              198700471                       # number of integer regfile writes
system.cpu1.ipc                              0.122141                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.122141                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3637640      1.27%      1.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            148598171     51.82%     53.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3329820      1.16%     54.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1143553      0.40%     54.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 20      0.00%     54.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16246      0.01%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              48738      0.02%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             90      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8123      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8123      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           115147773     40.15%     94.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           14816161      5.17%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16644      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8315      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             286779417                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 106304                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             212605                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       106022                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            107163                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4263894                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014868                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 957463     22.46%     22.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 11031      0.26%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     30      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3028513     71.03%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               266852      6.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                5      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             287299367                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1877241852                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    255848533                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        374500711                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 286192737                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                286779417                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6581386                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       81830632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           949877                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1545936                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     46947040                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1298681852                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.220823                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.734501                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1143570942     88.06%     88.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           85373106      6.57%     94.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           36428191      2.81%     97.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15397133      1.19%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11311229      0.87%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3676634      0.28%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2110986      0.16%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             444520      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             369111      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1298681852                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.167906                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5955158                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          929418                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           100583951                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15866200                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 183421                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 81230                       # number of misc regfile writes
system.cpu1.numCycles                      1707977400                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   260108363                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              390493708                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            159285228                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5072749                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               135638742                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             264690075                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               476781                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            396868862                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             299586280                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          232604018                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                104602906                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4426416                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3728652                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            272743625                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                73318790                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            89918                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       396778944                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     391474219                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1840773                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 54461548                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1872599                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1567470689                       # The number of ROB reads
system.cpu1.rob.rob_writes                  603496724                       # The number of ROB writes
system.cpu1.timesIdled                        5086708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         59634559                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               140254                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            60757152                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1693392                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     81625500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     161195763                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3627435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2834177                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38427890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     34643062                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76909936                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       37477239                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           78532412                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7537818                       # Transaction distribution
system.membus.trans_dist::WritebackClean          131                       # Transaction distribution
system.membus.trans_dist::CleanEvict         72059222                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           147241                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          81303                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2817963                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2814790                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      78532410                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19675                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    242542965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              242542965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5688649664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5688649664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           176460                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          81598592                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                81598592    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            81598592                       # Request fanout histogram
system.membus.respLayer1.occupancy       418146481456                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        208330278994                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   984082222000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   984082222000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23548                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11774                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17158893.876338                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   52719187.815421                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11774    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1505563000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11774                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   782053405500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 202028816500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     14695566                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14695566                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     14695566                       # number of overall hits
system.cpu0.icache.overall_hits::total       14695566                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3536120                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3536120                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3536120                       # number of overall misses
system.cpu0.icache.overall_misses::total      3536120                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 225286351968                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 225286351968                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 225286351968                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 225286351968                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18231686                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18231686                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18231686                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18231686                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.193955                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.193955                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.193955                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.193955                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63710.041505                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63710.041505                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63710.041505                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63710.041505                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       192898                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2057                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    93.776373                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3271603                       # number of writebacks
system.cpu0.icache.writebacks::total          3271603                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       262272                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       262272                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       262272                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       262272                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3273848                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3273848                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3273848                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3273848                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 207944676983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 207944676983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 207944676983                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 207944676983                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.179569                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.179569                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.179569                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.179569                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63516.900291                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63516.900291                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63516.900291                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63516.900291                       # average overall mshr miss latency
system.cpu0.icache.replacements               3271603                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     14695566                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14695566                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3536120                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3536120                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 225286351968                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 225286351968                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18231686                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18231686                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.193955                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.193955                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63710.041505                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63710.041505                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       262272                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       262272                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3273848                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3273848                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 207944676983                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 207944676983                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.179569                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.179569                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63516.900291                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63516.900291                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.984833                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17969537                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3273880                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.488759                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.984833                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999526                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999526                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         39737220                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        39737220                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     64022259                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        64022259                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     64022259                       # number of overall hits
system.cpu0.dcache.overall_hits::total       64022259                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31192903                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31192903                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31192903                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31192903                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2868260535003                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2868260535003                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2868260535003                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2868260535003                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     95215162                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     95215162                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     95215162                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     95215162                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.327604                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.327604                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.327604                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.327604                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 91952.343615                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91952.343615                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 91952.343615                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91952.343615                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    404207519                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       153676                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5870034                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2154                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.859485                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.344475                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14938102                       # number of writebacks
system.cpu0.dcache.writebacks::total         14938102                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16107107                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16107107                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16107107                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16107107                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15085796                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15085796                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15085796                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15085796                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1584101411003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1584101411003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1584101411003                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1584101411003                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.158439                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.158439                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.158439                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.158439                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 105006.153537                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105006.153537                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 105006.153537                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105006.153537                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14938076                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     58021033                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       58021033                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27372282                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27372282                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2563825721500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2563825721500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     85393315                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     85393315                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.320544                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.320544                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 93665.033902                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93665.033902                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13962601                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13962601                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13409681                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13409681                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1425198670000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1425198670000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.157034                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.157034                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 106281.325410                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106281.325410                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6001226                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6001226                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3820621                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3820621                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 304434813503                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 304434813503                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9821847                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9821847                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.388992                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.388992                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79682.023813                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79682.023813                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2144506                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2144506                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1676115                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1676115                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 158902741003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 158902741003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.170652                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.170652                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 94804.199594                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 94804.199594                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1215666                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1215666                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        61622                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        61622                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   3029828500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   3029828500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1277288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1277288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.048244                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048244                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 49167.967609                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49167.967609                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        42322                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        42322                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        19300                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        19300                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    685123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    685123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015110                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015110                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 35498.626943                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35498.626943                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1199430                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1199430                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        41212                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        41212                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    383127000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    383127000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1240642                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1240642                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.033218                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033218                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9296.491313                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9296.491313                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        41028                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        41028                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    342126000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    342126000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.033070                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033070                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8338.841767                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8338.841767                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       710500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       710500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       683500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       683500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       131869                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         131869                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        69689                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        69689                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1328190895                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1328190895                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201558                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201558                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.345752                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.345752                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 19058.831308                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 19058.831308                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        69675                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        69675                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1258145395                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1258145395                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.345682                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.345682                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 18057.343308                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 18057.343308                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.857288                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           81816376                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15085983                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.423337                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.857288                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995540                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995540                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        210955251                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       210955251                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1413203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1614618                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             2005012                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1830443                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6863276                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1413203                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1614618                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            2005012                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1830443                       # number of overall hits
system.l2.overall_hits::total                 6863276                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1859961                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13297438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2732686                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13335024                       # number of demand (read+write) misses
system.l2.demand_misses::total               31225109                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1859961                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13297438                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2732686                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13335024                       # number of overall misses
system.l2.overall_misses::total              31225109                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 187265139500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1538794544423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 262467035796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1537568762072                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3526095481791                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 187265139500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1538794544423                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 262467035796                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1537568762072                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3526095481791                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3273164                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14912056                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4737698                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15165467                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             38088385                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3273164                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14912056                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4737698                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15165467                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            38088385                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.568246                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.891724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.576796                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879302                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.819807                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.568246                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.891724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.576796                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879302                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.819807                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 100682.293607                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115721.129470                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96047.272096                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115303.036730                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112925.001536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 100682.293607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115721.129470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96047.272096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115303.036730                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112925.001536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4454424                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    152695                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.172036                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  49752396                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7537786                       # number of writebacks
system.l2.writebacks::total                   7537786                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          18932                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         787519                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          17238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         771481                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1595170                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         18932                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        787519                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         17238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        771481                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1595170                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1841029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     12509919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2715448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12563543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          29629939                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1841029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     12509919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2715448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12563543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     54960149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         84590088                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 167607193086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1359292240350                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 234197528379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1358820277281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3119917239096                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 167607193086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1359292240350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 234197528379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1358820277281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4768427892766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7888345131862                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.562462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.838913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.573158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.828431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.777926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.562462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.838913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.573158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.828431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.220889                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 91039.952704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108657.157600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86246.368326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108155.818568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105296.107397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 91039.952704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108657.157600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86246.368326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108155.818568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86761.553226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93253.776162                       # average overall mshr miss latency
system.l2.replacements                      110669801                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8392736                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8392736                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           32                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             32                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8392768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8392768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           32                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           32                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     27054662                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27054662                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          131                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            131                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     27054793                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27054793                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          131                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          131                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     54960149                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       54960149                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4768427892766                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4768427892766                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86761.553226                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86761.553226                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            7928                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1623                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 9551                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         25647                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         14127                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              39774                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     90278000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     78614000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    168892000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        33575                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        15750                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            49325                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.763872                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.896952                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.806366                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3520.021835                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5564.804983                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4246.291547                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          201                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          140                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             341                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        25446                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13987                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         39433                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    520046499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    287437993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    807484492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.757885                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.888063                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.799453                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20437.259255                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20550.367699                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20477.379149                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4561                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           921                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5482                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         5892                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         8902                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            14794                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     26552500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     19422500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     45975000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        10453                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         9823                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          20276                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.563666                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.906240                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.729631                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4506.534284                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2181.813076                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3107.678789                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          137                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           84                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           221                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         5755                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         8818                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        14573                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    120719464                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    179410481                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    300129945                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.550560                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.897689                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.718732                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20976.449001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20345.937968                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20594.932066                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           133407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           185502                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                318909                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1491774                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1548293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3040067                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 154441591463                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 157010884965                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  311452476428                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1625181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1733795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3358976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.917913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.893008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.905058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103528.812986                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101409.025918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102449.214582                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       119877                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       112987                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           232864                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1371897                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1435306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2807203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 131955591984                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 134504806994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 266460398978                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.844150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.827841                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.835732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96184.766046                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93711.589720                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94920.245874                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1413203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       2005012                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3418215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1859961                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2732686                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4592647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 187265139500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 262467035796                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 449732175296                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3273164                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4737698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8010862                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.568246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.576796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.573302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 100682.293607                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96047.272096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97924.394210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        18932                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        17238                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         36170                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1841029                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2715448                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4556477                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 167607193086                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 234197528379                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 401804721465                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.562462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.573158                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.568787                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 91039.952704                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86246.368326                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88183.199754                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1481211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1644941                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3126152                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11805664                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11786731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23592395                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1384352952960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1380557877107                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2764910830067                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13286875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13431672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26718547                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.888521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.877533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.882997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117261.761216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117128.139864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117195.004156                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       667642                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       658494                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1326136                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11138022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11128237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22266259                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1227336648366                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1224315470287                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2451652118653                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.838273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.828507                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.833363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 110193.412113                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110018.817023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110106.152931                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2996                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1344                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4340                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        10853                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        10232                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           21085                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     65887000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     47953500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    113840500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        13849                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        11576                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         25425                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.783667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.883898                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.829302                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  6070.855985                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4686.620407                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  5399.122599                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          906                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          675                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1581                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         9947                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         9557                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        19504                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    193660405                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    186919424                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    380579829                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.718247                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.825587                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.767119                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19469.227405                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19558.378571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19512.911659                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999330                       # Cycle average of tags in use
system.l2.tags.total_refs                   123684236                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 110675618                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.117538                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.086174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.236311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.400282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.548778                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.349318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.378466                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.282596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.019317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.084379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.024200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.083583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.505914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999990                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 699725890                       # Number of tag accesses
system.l2.tags.data_accesses                699725890                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     117829504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     804559744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     173793280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     808045120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3301993280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5206220928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    117829504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    173793280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     291622784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    482420352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       482420352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1841086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       12571246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2715520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12625705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     51593645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            81347202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7537818                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7537818                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        119735426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        817573701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        176604430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        821115454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3355403854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5290432864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    119735426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    176604430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        296339856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      490223623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            490223623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      490223623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       119735426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       817573701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       176604430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       821115454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3355403854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5780656487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7312519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1841007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12233006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2715445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12280254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  51287465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000297095750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       453899                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       453899                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           112108241                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6896423                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    81347200                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7537949                       # Number of write requests accepted
system.mem_ctrls.readBursts                  81347200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7537949                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 990023                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                225430                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2546144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2373180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4174647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2909716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2877777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6862655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8542093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8252125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           7223158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7547594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6696491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          7492601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3828870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3431721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2816461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2781944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            374383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            335729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            392752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            461640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            321488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            355276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            708811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            466315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            569728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            508855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           417584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           740652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           606301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           301834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           356417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           394762                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3514242912964                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               401785885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5020939981714                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43732.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62482.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 62987575                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4638771                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              81347200                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7537949                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5549509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6062051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6731467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6173396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6394976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6261134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5781319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5716521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5501219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 5199517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                5562188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6362187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                4066353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2001529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1371762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 823581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 490680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 247369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  51636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 190997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 330123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 412149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 450324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 467210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 475568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 478960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 482433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 489180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 500950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 491047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 481333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 476151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 473928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 470891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 472420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  71199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20043366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    279.936202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   215.972634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.567205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2664613     13.29%     13.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10652542     53.15%     66.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1956607      9.76%     76.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1983656      9.90%     86.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       892309      4.45%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       412822      2.06%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       386551      1.93%     94.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       256031      1.28%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       838235      4.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20043366                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       453899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     177.037497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    133.970202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.456404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        239603     52.79%     52.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255       123678     27.25%     80.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        50307     11.08%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        21695      4.78%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         8845      1.95%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         4283      0.94%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         2370      0.52%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         1361      0.30%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          760      0.17%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          435      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          245      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          126      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           95      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           45      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           26      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        453899                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       453899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.110472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.103173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.510256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           429695     94.67%     94.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6402      1.41%     96.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11843      2.61%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4227      0.93%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1358      0.30%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              313      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               53      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        453899                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5142859328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                63361472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               468001728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5206220800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            482428736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5226.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       475.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5290.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    490.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        44.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    40.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  984082135000                       # Total gap between requests
system.mem_ctrls.avgGap                      11071.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    117824448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    782912384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    173788480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    785936256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3282397760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    468001728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 119730288.146593511105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 795576189.161153316498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 176599552.471134871244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 798648973.052985429764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3335491371.167154312134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 475571773.920330047607                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1841086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     12571246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2715520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12625705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     51593643                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7537949                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  90774227388                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 837135381647                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 121231696319                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 834663483681                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3137135192679                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24684201279920                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     49304.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66591.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44644.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66108.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60804.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3274657.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          76560563520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          40692923535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        298586524740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        20337814260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77683120320.005981                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     443807882400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4154619840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       961823448615.055908                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        977.381185                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7131271226                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32860880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 944090070774                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          66549012600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          35371650435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        275163726180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17833576680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77683120320.005981                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     445013117760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3139684800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       920753888775.053223                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        935.647315                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4470492303                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32860880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 946750849697                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33080                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16541                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7865415.996614                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   54972609.418615                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16541    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1586067000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16541                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   853980376000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 130101846000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16685246                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16685246                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16685246                       # number of overall hits
system.cpu1.icache.overall_hits::total       16685246                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      5060827                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5060827                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      5060827                       # number of overall misses
system.cpu1.icache.overall_misses::total      5060827                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 314065164483                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 314065164483                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 314065164483                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 314065164483                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21746073                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21746073                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21746073                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21746073                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.232724                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.232724                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.232724                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.232724                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62058.071632                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62058.071632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62058.071632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62058.071632                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       206810                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             2375                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    87.077895                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4736487                       # number of writebacks
system.cpu1.icache.writebacks::total          4736487                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       322633                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       322633                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       322633                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       322633                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4738194                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4738194                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4738194                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4738194                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 291816292489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 291816292489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 291816292489                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 291816292489                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.217887                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.217887                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.217887                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.217887                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61588.084508                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61588.084508                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61588.084508                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61588.084508                       # average overall mshr miss latency
system.cpu1.icache.replacements               4736487                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16685246                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16685246                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      5060827                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5060827                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 314065164483                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 314065164483                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21746073                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21746073                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.232724                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.232724                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62058.071632                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62058.071632                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       322633                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       322633                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4738194                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4738194                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 291816292489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 291816292489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.217887                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.217887                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61588.084508                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61588.084508                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986110                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21477544                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4738226                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.532824                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986110                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999566                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999566                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         48230340                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        48230340                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     69623204                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        69623204                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     69623204                       # number of overall hits
system.cpu1.dcache.overall_hits::total       69623204                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     32085953                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      32085953                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     32085953                       # number of overall misses
system.cpu1.dcache.overall_misses::total     32085953                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2884631488632                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2884631488632                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2884631488632                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2884631488632                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    101709157                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    101709157                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    101709157                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    101709157                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.315468                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.315468                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.315468                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.315468                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89903.251078                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89903.251078                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89903.251078                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89903.251078                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    398734073                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       152647                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5786414                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2176                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.908667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.150276                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15231210                       # number of writebacks
system.cpu1.dcache.writebacks::total         15231210                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     16747336                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     16747336                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     16747336                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     16747336                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15338617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15338617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15338617                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15338617                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1583847264396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1583847264396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1583847264396                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1583847264396                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150809                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150809                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150809                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150809                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103258.805171                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103258.805171                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103258.805171                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103258.805171                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15231199                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     61136582                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       61136582                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     27818384                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     27818384                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2566231104500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2566231104500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     88954966                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     88954966                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.312724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.312724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 92249.467277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92249.467277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     14271270                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14271270                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13547114                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13547114                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1420983362000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1420983362000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.152292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.152292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104891.961638                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104891.961638                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8486622                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8486622                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4267569                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4267569                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 318400384132                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 318400384132                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12754191                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12754191                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.334601                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.334601                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74609.311327                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74609.311327                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2476066                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2476066                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1791503                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1791503                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 162863902396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 162863902396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140464                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140464                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90909.087172                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90909.087172                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1177877                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1177877                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        87300                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        87300                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   5265493000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   5265493000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1265177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1265177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.069002                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.069002                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 60314.925544                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 60314.925544                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        39460                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        39460                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        47840                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        47840                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   3448400000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   3448400000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.037813                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.037813                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72081.939799                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72081.939799                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1174438                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1174438                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        45872                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        45872                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    449620500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    449620500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1220310                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1220310                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.037590                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.037590                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9801.632804                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9801.632804                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        45859                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        45859                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    403793500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    403793500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.037580                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.037580                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8805.109139                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8805.109139                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       541500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       541500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       509500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       509500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       124565                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         124565                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        56650                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        56650                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    828442966                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    828442966                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       181215                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       181215                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.312612                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.312612                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 14623.882895                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 14623.882895                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          474                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          474                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        56176                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        56176                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    753582966                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    753582966                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.309996                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.309996                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 13414.678261                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 13414.678261                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.847731                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           87616187                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15375564                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.698405                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.847731                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995242                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995242                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        224127253                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       224127253                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 984082222000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          35035780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15930554                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29784598                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       103132064                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         87595819                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             154                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          156060                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         86828                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         242888                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3412304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3412305                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8012041                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27023738                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        25425                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        25425                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9818615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45123937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     14212379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     45922457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             115077388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    418865152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1910413504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    606347840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1945391552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4881018048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       198798867                       # Total snoops (count)
system.tol2bus.snoopTraffic                 505452608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        236987495                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.186367                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.419017                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              195657164     82.56%     82.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1               38494656     16.24%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2835088      1.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    587      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          236987495                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76640200246                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22697558948                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4918483026                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       23125625300                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        7114961614                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           231086                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
