Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec 19 06:25:34 2024
| Host         : ensc-rcl-3 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -file full_util_routed.rpt -pb full_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs                   | 619621 | 112760 |        960 |    870720 | 71.16 |
|   LUT as Logic             | 500972 | 104363 |        960 |    870720 | 57.54 |
|   LUT as Memory            | 118649 |   8397 |        480 |    402720 | 29.46 |
|     LUT as Distributed RAM |  24348 |   4560 |            |           |       |
|     LUT as Shift Register  |  94301 |   3837 |            |           |       |
| CLB Registers              | 650087 | 142875 |          0 |   1743360 | 37.29 |
|   Register as Flip Flop    | 649846 | 142871 |          0 |   1743360 | 37.28 |
|   Register as Latch        |    237 |      0 |          0 |   1743360 |  0.01 |
|   Register as AND/OR       |      4 |      4 |          0 |   1743360 | <0.01 |
| CARRY8                     |  18209 |    946 |        120 |    108840 | 16.73 |
| F7 Muxes                   |  25282 |   1789 |        480 |    435360 |  5.81 |
| F8 Muxes                   |    744 |    464 |        240 |    217680 |  0.34 |
| F9 Muxes                   |      0 |      0 |        120 |    108840 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 389    |          Yes |           - |          Set |
| 4960   |          Yes |           - |        Reset |
| 14335  |          Yes |         Set |            - |
| 630399 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+--------+------------+-----------+-------+
|                  Site Type                 |  Used  |  Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+--------+------------+-----------+-------+
| CLB                                        | 107539 |      0 |        120 |    108840 | 98.80 |
|   CLBL                                     |  57677 |      0 |            |           |       |
|   CLBM                                     |  49862 |      0 |            |           |       |
| LUT as Logic                               | 500972 | 104363 |        960 |    870720 | 57.54 |
|   using O5 output only                     |   6402 |        |            |           |       |
|   using O6 output only                     | 301860 |        |            |           |       |
|   using O5 and O6                          | 192710 |        |            |           |       |
| LUT as Memory                              | 118649 |   8397 |        480 |    402720 | 29.46 |
|   LUT as Distributed RAM                   |  24348 |   4560 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |    706 |        |            |           |       |
|     using O5 and O6                        |  23642 |        |            |           |       |
|   LUT as Shift Register                    |  94301 |   3837 |            |           |       |
|     using O5 output only                   |    101 |        |            |           |       |
|     using O6 output only                   |  54303 |        |            |           |       |
|     using O5 and O6                        |  39897 |        |            |           |       |
| CLB Registers                              | 650087 |      0 |          0 |   1743360 | 37.29 |
|   Register driven from within the CLB      | 308071 |        |            |           |       |
|   Register driven from outside the CLB     | 342016 |        |            |           |       |
|     LUT in front of the register is unused | 200017 |        |            |           |       |
|     LUT in front of the register is used   | 141999 |        |            |           |       |
| Unique Control Sets                        |  19290 |        |        240 |    217680 |  8.86 |
+--------------------------------------------+--------+--------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 759.5 |     0 |          0 |      1344 | 56.51 |
|   RAMB36/FIFO*    |   757 |   177 |          0 |      1344 | 56.32 |
|     RAMB36E2 only |   757 |       |            |           |       |
|   RAMB18          |     5 |     5 |          0 |      2688 |  0.19 |
|     RAMB18E2 only |     5 |       |            |           |       |
| URAM              |   292 |     4 |          0 |       640 | 45.63 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 2153 |     4 |          0 |      5952 | 36.17 |
|   DSP48E2 only | 2153 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   10 |    10 |          0 |       416 |  2.40 |
| HPIOB_M          |    4 |     4 |          0 |       192 |  2.08 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    5 |     5 |          0 |       192 |  2.60 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    1 |     1 |          0 |        32 |  3.13 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   39 |    31 |          0 |       672 |  5.80 |
|   BUFGCE             |   14 |     6 |          0 |       192 |  7.29 |
|   BUFGCE_DIV         |    1 |     1 |          0 |        32 |  3.13 |
|   BUFG_GT            |   22 |    22 |          0 |       384 |  5.73 |
|   BUFGCTRL*          |    1 |     1 |          0 |        64 |  1.56 |
| PLL                  |    1 |     1 |          0 |        16 |  6.25 |
| MMCM                 |    3 |     1 |          0 |         8 | 37.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+--------+
|       Site Type      | Used | Fixed | Prohibited | Available |  Util% |
+----------------------+------+-------+------------+-----------+--------+
| CMACE4               |    0 |     0 |          0 |         5 |   0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        20 |  80.00 |
| GTYE4_COMMON         |    4 |     4 |          0 |         5 |  80.00 |
| HBM_REF_CLK          |    2 |     2 |          0 |         2 | 100.00 |
| HBM_SNGLBLI_INTF_APB |    2 |     2 |          0 |        32 |   6.25 |
| HBM_SNGLBLI_INTF_AXI |   32 |    32 |          0 |        32 | 100.00 |
| ILKNE4               |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4             |    0 |     0 |          0 |         1 |   0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 |  25.00 |
| SYSMONE4             |    0 |     0 |          0 |         2 |   0.00 |
+----------------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |         8 | 12.50 |
| DNA_PORTE2  |    0 |     0 |          0 |         2 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         2 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         2 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         4 | 25.00 |
| MASTER_JTAG |    0 |     0 |          0 |         2 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         2 | 50.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 630399 |            Register |
| LUT3                 | 184734 |                 CLB |
| LUT6                 | 148532 |                 CLB |
| LUT2                 | 147051 |                 CLB |
| LUT4                 | 122348 |                 CLB |
| SRL16E               |  86756 |                 CLB |
| LUT5                 |  77087 |                 CLB |
| SRLC32E              |  47428 |                 CLB |
| RAMD32               |  41460 |                 CLB |
| MUXF7                |  25282 |                 CLB |
| CARRY8               |  18209 |                 CLB |
| FDSE                 |  14335 |            Register |
| LUT1                 |  13930 |                 CLB |
| RAMS32               |   5962 |                 CLB |
| FDCE                 |   4723 |            Register |
| DSP48E2              |   2153 |          Arithmetic |
| RAMB36E2             |    757 |            BLOCKRAM |
| MUXF8                |    744 |                 CLB |
| RAMD64E              |    528 |                 CLB |
| FDPE                 |    389 |            Register |
| URAM288              |    292 |            BLOCKRAM |
| LDCE                 |    237 |            Register |
| RAMS64E              |     40 |                 CLB |
| HBM_SNGLBLI_INTF_AXI |     32 |            Advanced |
| BUFG_GT              |     22 |               Clock |
| BUFG_GT_SYNC         |     17 |               Clock |
| GTYE4_CHANNEL        |     16 |            Advanced |
| SRLC16E              |     14 |                 CLB |
| BUFGCE               |     14 |               Clock |
| IBUFCTRL             |      6 |              Others |
| RAMB18E2             |      5 |            BLOCKRAM |
| INBUF                |      5 |                 I/O |
| GTYE4_COMMON         |      4 |            Advanced |
| AND2B1L              |      4 |              Others |
| OBUF                 |      3 |                 I/O |
| MMCME4_ADV           |      3 |               Clock |
| HBM_SNGLBLI_INTF_APB |      2 |            Advanced |
| HBM_REF_CLK          |      2 |            Advanced |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| DIFFINBUF            |      1 |                 I/O |
| BUFGCTRL             |      1 |               Clock |
| BUFGCE_DIV           |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------------------+------+
|                    Ref Name                    | Used |
+------------------------------------------------+------+
| xsdbm                                          |    1 |
| ulp_xbar_3                                     |    1 |
| ulp_xbar_2                                     |    1 |
| ulp_ulp_ucs_0                                  |    1 |
| ulp_ulp_cmp_0                                  |    1 |
| ulp_s00_regslice_13                            |    1 |
| ulp_s00_regslice_12                            |    1 |
| ulp_regslice_control_userpf_1                  |    1 |
| ulp_regslice_control_userpf_0                  |    1 |
| ulp_proc_sys_reset_kernel_slr0_0               |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0                 |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0                 |    1 |
| ulp_m01_regslice_0                             |    1 |
| ulp_m00_regslice_0                             |    1 |
| ulp_ii_level0_wire_0                           |    1 |
| ulp_hmss_0_0                                   |    1 |
| ulp_axi_vip_data_0                             |    1 |
| ulp_axi_vip_ctrl_userpf_1                      |    1 |
| ulp_axi_vip_ctrl_userpf_0                      |    1 |
| ulp_axi_regslice_0                             |    1 |
| ulp_axi_gpio_null_1                            |    1 |
| ulp_axi_gpio_null_0                            |    1 |
| ulp_auto_cc_2                                  |    1 |
| ulp_auto_cc_1                                  |    1 |
| ulp_auto_cc_0                                  |    1 |
| ulp_SpMV_0                                     |    1 |
| ulp                                            |    1 |
| level0_ii_level0_pipe_0                        |    1 |
| blp_wrapper                                    |    1 |
| bd_85ad_vip_S21_0                              |    1 |
| bd_85ad_vip_S20_0                              |    1 |
| bd_85ad_vip_S19_0                              |    1 |
| bd_85ad_vip_S18_0                              |    1 |
| bd_85ad_vip_S17_0                              |    1 |
| bd_85ad_vip_S16_0                              |    1 |
| bd_85ad_vip_S15_0                              |    1 |
| bd_85ad_vip_S14_0                              |    1 |
| bd_85ad_vip_S13_0                              |    1 |
| bd_85ad_vip_S12_0                              |    1 |
| bd_85ad_vip_S11_0                              |    1 |
| bd_85ad_vip_S10_0                              |    1 |
| bd_85ad_vip_S09_0                              |    1 |
| bd_85ad_vip_S08_0                              |    1 |
| bd_85ad_vip_S07_0                              |    1 |
| bd_85ad_vip_S06_0                              |    1 |
| bd_85ad_vip_S05_0                              |    1 |
| bd_85ad_vip_S04_0                              |    1 |
| bd_85ad_vip_S03_0                              |    1 |
| bd_85ad_vip_S02_0                              |    1 |
| bd_85ad_vip_S01_0                              |    1 |
| bd_85ad_vip_S00_0                              |    1 |
| bd_85ad_util_vector_logic_0                    |    1 |
| bd_85ad_slice9_9_0                             |    1 |
| bd_85ad_slice8_8_0                             |    1 |
| bd_85ad_slice7_7_0                             |    1 |
| bd_85ad_slice6_6_0                             |    1 |
| bd_85ad_slice5_5_0                             |    1 |
| bd_85ad_slice4_4_0                             |    1 |
| bd_85ad_slice3_2_0                             |    1 |
| bd_85ad_slice2_1_0                             |    1 |
| bd_85ad_slice21_14_0                           |    1 |
| bd_85ad_slice20_13_0                           |    1 |
| bd_85ad_slice1_0_0                             |    1 |
| bd_85ad_slice19_3_0                            |    1 |
| bd_85ad_slice18_12_0                           |    1 |
| bd_85ad_slice17_11_0                           |    1 |
| bd_85ad_slice16_21_0                           |    1 |
| bd_85ad_slice15_20_0                           |    1 |
| bd_85ad_slice14_19_0                           |    1 |
| bd_85ad_slice13_18_0                           |    1 |
| bd_85ad_slice12_17_0                           |    1 |
| bd_85ad_slice11_16_0                           |    1 |
| bd_85ad_slice10_10_0                           |    1 |
| bd_85ad_slice0_15_0                            |    1 |
| bd_85ad_interconnect9_9_0                      |    1 |
| bd_85ad_interconnect8_8_0                      |    1 |
| bd_85ad_interconnect7_7_0                      |    1 |
| bd_85ad_interconnect6_6_0                      |    1 |
| bd_85ad_interconnect5_5_0                      |    1 |
| bd_85ad_interconnect4_4_0                      |    1 |
| bd_85ad_interconnect3_2_0                      |    1 |
| bd_85ad_interconnect2_1_0                      |    1 |
| bd_85ad_interconnect21_14_0                    |    1 |
| bd_85ad_interconnect20_13_0                    |    1 |
| bd_85ad_interconnect1_0_0                      |    1 |
| bd_85ad_interconnect19_3_0                     |    1 |
| bd_85ad_interconnect18_12_0                    |    1 |
| bd_85ad_interconnect17_11_0                    |    1 |
| bd_85ad_interconnect16_21_0                    |    1 |
| bd_85ad_interconnect15_20_0                    |    1 |
| bd_85ad_interconnect14_19_0                    |    1 |
| bd_85ad_interconnect13_18_0                    |    1 |
| bd_85ad_interconnect12_17_0                    |    1 |
| bd_85ad_interconnect11_16_0                    |    1 |
| bd_85ad_interconnect10_10_0                    |    1 |
| bd_85ad_interconnect0_15_0                     |    1 |
| bd_85ad_init_reduce_0                          |    1 |
| bd_85ad_hbm_reset_sync_switch1_apb_low_power_0 |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0                  |    1 |
| bd_85ad_hbm_inst_0                             |    1 |
| bd_85ad_axi_apb_bridge_inst_0                  |    1 |
| bd_7cf0_bsip_0                                 |    1 |
| bd_7cf0_bs_switch_1_0                          |    1 |
| bd_7cf0_axi_jtag_0                             |    1 |
| bd_58f6_xsdbm_0                                |    1 |
| bd_58f6_lut_buffer_0                           |    1 |
| bd_22c0_xbar_1                                 |    1 |
| bd_22c0_xbar_0                                 |    1 |
| bd_22c0_psreset_kernel_01_0                    |    1 |
| bd_22c0_psreset_kernel_00_0                    |    1 |
| bd_22c0_psreset_hbm_0                          |    1 |
| bd_22c0_psreset_aclk_freerun_0                 |    1 |
| bd_22c0_gpio_ucs_control_status_0              |    1 |
| bd_22c0_gpio_gapping_demand_0                  |    1 |
| bd_22c0_gapping_demand_update_0                |    1 |
| bd_22c0_gapping_demand_toggle_0                |    1 |
| bd_22c0_frequency_counter_aclk_kernel_01_0     |    1 |
| bd_22c0_frequency_counter_aclk_kernel_00_0     |    1 |
| bd_22c0_frequency_counter_aclk_hbm_0           |    1 |
| bd_22c0_frequency_counter_aclk_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_4_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_3_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_2_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_1_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_4_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_3_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_2_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_1_0           |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_4_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_3_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_2_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_1_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_4_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_3_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_2_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_1_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_4_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_3_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_2_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_1_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_4_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_3_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_2_0      |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_1_0      |    1 |
| bd_22c0_fanout_aresetn_hbm_0                   |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_4_0           |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_3_0           |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_2_0           |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_1_0           |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_4_0           |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_3_0           |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_2_0           |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_1_0           |    1 |
| bd_22c0_clock_throttling_avg_0                 |    1 |
| bd_22c0_clock_throttling_aclk_kernel_01_0      |    1 |
| bd_22c0_clock_throttling_aclk_kernel_00_0      |    1 |
| bd_22c0_clock_shutdown_latch_0                 |    1 |
| bd_22c0_clkwiz_hbm_0                           |    1 |
| bd_22c0_clkwiz_aclk_kernel_01_0                |    1 |
| bd_22c0_clkwiz_aclk_kernel_00_0                |    1 |
| bd_22c0_clk_hbm_adapt_0                        |    1 |
| bd_22c0_build_info_0                           |    1 |
| bd_22c0_auto_cc_0                              |    1 |
| bd_22c0_aclk_kernel_01_cont_adapt_0            |    1 |
| bd_22c0_aclk_kernel_01_adapt_0                 |    1 |
| bd_22c0_aclk_kernel_00_cont_adapt_0            |    1 |
| bd_22c0_aclk_kernel_00_adapt_0                 |    1 |
| bd_097b_user_debug_hub_0                       |    1 |
| bd_097b_user_debug_bridge_0                    |    1 |
| bd_097b_build_info_0                           |    1 |
+------------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR1 <-> SLR0                    | 13082 |       |     23040 | 56.78 |
|   SLR0 -> SLR1                   |  9958 |       |           | 43.22 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  3124 |       |           | 13.56 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 13082 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+
| FROM \ TO | SLR1 | SLR0 |
+-----------+------+------+
| SLR1      |    0 | 3124 |
| SLR0      | 9958 |    0 |
+-----------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  | SLR0 % | SLR1 % |
+----------------------------+--------+--------+--------+--------+
| CLB                        |  54017 |  53522 |  98.28 |  99.11 |
|   CLBL                     |  28683 |  28994 |  97.96 |  99.02 |
|   CLBM                     |  25334 |  24528 |  98.65 |  99.22 |
| CLB LUTs                   | 300455 | 319166 |  68.33 |  73.88 |
|   LUT as Logic             | 231487 | 269485 |  52.65 |  62.38 |
|     using O5 output only   |   4757 |   1645 |   1.08 |   0.38 |
|     using O6 output only   | 132167 | 169693 |  30.06 |  39.28 |
|     using O5 and O6        |  94563 |  98147 |  21.51 |  22.72 |
|   LUT as Memory            |  68968 |  49681 |  33.57 |  25.12 |
|     LUT as Distributed RAM |  18224 |   6124 |   8.87 |   3.10 |
|       using O5 output only |      0 |      0 |   0.00 |   0.00 |
|       using O6 output only |    336 |    370 |   0.16 |   0.19 |
|       using O5 and O6      |  17888 |   5754 |   8.71 |   2.91 |
|     LUT as Shift Register  |  50744 |  43557 |  24.70 |  22.03 |
|       using O5 output only |     41 |     60 |   0.02 |   0.03 |
|       using O6 output only |  31604 |  22699 |  15.38 |  11.48 |
|       using O5 and O6      |  19099 |  20798 |   9.30 |  10.52 |
| CLB Registers              | 338281 | 311806 |  38.47 |  36.09 |
| CARRY8                     |   6878 |  11331 |  12.51 |  20.98 |
| F7 Muxes                   |  17862 |   7420 |   8.13 |   3.44 |
| F8 Muxes                   |    328 |    416 |   0.30 |   0.39 |
| F9 Muxes                   |      0 |      0 |   0.00 |   0.00 |
| Block RAM Tile             |  555.5 |    204 |  82.66 |  30.36 |
|   RAMB36/FIFO              |    553 |    204 |  82.29 |  30.36 |
|   RAMB18                   |      5 |      0 |   0.37 |   0.00 |
| URAM                       |     62 |    230 |  19.38 |  71.88 |
| DSPs                       |    814 |   1339 |  28.26 |  43.59 |
| Unique Control Sets        |  10793 |   8523 |   9.82 |   7.89 |
+----------------------------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR1      |         7 |    3.37 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         3 |    1.44 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        10 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


