Analysis & Elaboration report for ula_mips
Tue Nov  6 15:45:33 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: PC:PC
  5. Parameter Settings for User Entity Instance: memoria_de_instrucoes:memoriaInst
  6. Parameter Settings for User Entity Instance: shifter26:shifter1
  7. Parameter Settings for User Entity Instance: bancoRegistradores:regs
  8. Parameter Settings for User Entity Instance: shifter:shifter2
  9. Parameter Settings for User Entity Instance: ula_mips:ula|full_adder:full_adder
 10. Parameter Settings for User Entity Instance: memoria_de_dados:memoriaDados
 11. Parameter Settings for User Entity Instance: decoder:decoder
 12. Parameter Settings for User Entity Instance: registrador:registrador_decoder
 13. Analysis & Elaboration Settings
 14. Port Connectivity Checks: "registrador:registrador_decoder"
 15. Port Connectivity Checks: "ula_mips:ula|mux4:mux4"
 16. Port Connectivity Checks: "somador:somador1"
 17. Port Connectivity Checks: "mux2:mux_PC"
 18. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Nov  6 15:45:33 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; ula_mips                                    ;
; Top-level Entity Name              ; mips_teste                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:PC ;
+----------------+-------+---------------------------+
; Parameter Name ; Value ; Type                      ;
+----------------+-------+---------------------------+
; vector_size    ; 32    ; Signed Integer            ;
+----------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria_de_instrucoes:memoriaInst ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                        ;
; addr_width     ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter26:shifter1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; data_width     ; 26    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bancoRegistradores:regs ;
+---------------------+-------+----------------------------------------+
; Parameter Name      ; Value ; Type                                   ;
+---------------------+-------+----------------------------------------+
; larguradados        ; 32    ; Signed Integer                         ;
; larguraendbancoregs ; 5     ; Signed Integer                         ;
+---------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:shifter2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; data_width     ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_mips:ula|full_adder:full_adder ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria_de_dados:memoriaDados ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                    ;
; addr_width     ; 9     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder:decoder ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; vector_size    ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:registrador_decoder ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; vector_size    ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                            ; mips_teste         ; ula_mips           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registrador:registrador_decoder"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ula_mips:ula|mux4:mux4" ;
+----------+-------+----------+----------------------+
; Port     ; Type  ; Severity ; Details              ;
+----------+-------+----------+----------------------+
; d[31..1] ; Input ; Info     ; Stuck at GND         ;
+----------+-------+----------+----------------------+


+----------------------------------------------+
; Port Connectivity Checks: "somador:somador1" ;
+----------+-------+----------+----------------+
; Port     ; Type  ; Severity ; Details        ;
+----------+-------+----------+----------------+
; a[31..3] ; Input ; Info     ; Stuck at GND   ;
; a[1..0]  ; Input ; Info     ; Stuck at GND   ;
; a[2]     ; Input ; Info     ; Stuck at VCC   ;
+----------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "mux2:mux_PC"   ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; b[1..0] ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Nov  6 15:45:22 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ula_mips -c ula_mips --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/parallels/Github/Clock_descomp/registrador.vhd
    Info (12022): Found design unit 1: registrador-reg_arch File: /home/parallels/Github/Clock_descomp/registrador.vhd Line: 15
    Info (12023): Found entity 1: registrador File: /home/parallels/Github/Clock_descomp/registrador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ula_mips.vhd
    Info (12022): Found design unit 1: ula_mips-Behavioral File: /home/parallels/Github/MIPS_2018/ula_mips/ula_mips.vhd Line: 14
    Info (12023): Found entity 1: ula_mips File: /home/parallels/Github/MIPS_2018/ula_mips/ula_mips.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-mux2_arch File: /home/parallels/Github/MIPS_2018/ula_mips/mux2.vhd Line: 11
    Info (12023): Found entity 1: mux2 File: /home/parallels/Github/MIPS_2018/ula_mips/mux2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-rtl File: /home/parallels/Github/MIPS_2018/ula_mips/full_adder.vhd Line: 25
    Info (12023): Found entity 1: full_adder File: /home/parallels/Github/MIPS_2018/ula_mips/full_adder.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: mux4-mux4_arch File: /home/parallels/Github/MIPS_2018/ula_mips/mux4.vhd Line: 11
    Info (12023): Found entity 1: mux4 File: /home/parallels/Github/MIPS_2018/ula_mips/mux4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ula_ctrl.vhd
    Info (12022): Found design unit 1: ula_ctrl-Behavioral File: /home/parallels/Github/MIPS_2018/ula_mips/ula_ctrl.vhd Line: 13
    Info (12023): Found entity 1: ula_ctrl File: /home/parallels/Github/MIPS_2018/ula_mips/ula_ctrl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fd_ctrl.vhd
    Info (12022): Found design unit 1: fd_ctrl-Behavioral File: /home/parallels/Github/MIPS_2018/ula_mips/fd_ctrl.vhd Line: 21
    Info (12023): Found entity 1: fd_ctrl File: /home/parallels/Github/MIPS_2018/ula_mips/fd_ctrl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mips_teste.vhd
    Info (12022): Found design unit 1: mips_teste-Behavioral File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 24
    Info (12023): Found entity 1: mips_teste File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-comportamento File: /home/parallels/Github/MIPS_2018/ula_mips/bancoRegistradores.vhd Line: 29
    Info (12023): Found entity 1: bancoRegistradores File: /home/parallels/Github/MIPS_2018/ula_mips/bancoRegistradores.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: shifter-shifterarch File: /home/parallels/Github/MIPS_2018/ula_mips/shifter.vhd Line: 15
    Info (12023): Found entity 1: shifter File: /home/parallels/Github/MIPS_2018/ula_mips/shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file estendeSinal.vhd
    Info (12022): Found design unit 1: estendeSinal-estendeSinalarch File: /home/parallels/Github/MIPS_2018/ula_mips/estendeSinal.vhd Line: 13
    Info (12023): Found entity 1: estendeSinal File: /home/parallels/Github/MIPS_2018/ula_mips/estendeSinal.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-Behavioral File: /home/parallels/Github/MIPS_2018/ula_mips/somador.vhd Line: 14
    Info (12023): Found entity 1: somador File: /home/parallels/Github/MIPS_2018/ula_mips/somador.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file PC.vhd
    Info (12022): Found design unit 1: PC-PC_arch File: /home/parallels/Github/MIPS_2018/ula_mips/PC.vhd Line: 13
    Info (12023): Found entity 1: PC File: /home/parallels/Github/MIPS_2018/ula_mips/PC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoria_de_dados.vhd
    Info (12022): Found design unit 1: memoria_de_dados-rtl File: /home/parallels/Github/MIPS_2018/ula_mips/memoria_de_dados.vhd Line: 29
    Info (12023): Found entity 1: memoria_de_dados File: /home/parallels/Github/MIPS_2018/ula_mips/memoria_de_dados.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file memoria_de_instrucoes.vhd
    Info (12022): Found design unit 1: memoria_de_instrucoes-rtl File: /home/parallels/Github/MIPS_2018/ula_mips/memoria_de_instrucoes.vhd Line: 24
    Info (12023): Found entity 1: memoria_de_instrucoes File: /home/parallels/Github/MIPS_2018/ula_mips/memoria_de_instrucoes.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file shifter26.vhd
    Info (12022): Found design unit 1: shifter26-shifterarch File: /home/parallels/Github/MIPS_2018/ula_mips/shifter26.vhd Line: 15
    Info (12023): Found entity 1: shifter26 File: /home/parallels/Github/MIPS_2018/ula_mips/shifter26.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux2de5.vhd
    Info (12022): Found design unit 1: mux2de5-mux2_arch File: /home/parallels/Github/MIPS_2018/ula_mips/mux2de5.vhd Line: 11
    Info (12023): Found entity 1: mux2de5 File: /home/parallels/Github/MIPS_2018/ula_mips/mux2de5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: /home/parallels/Github/MIPS_2018/ula_mips/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: /home/parallels/Github/MIPS_2018/ula_mips/conversorHex7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-decoder_arch File: /home/parallels/Github/MIPS_2018/ula_mips/decoder.vhd Line: 16
    Info (12023): Found entity 1: decoder File: /home/parallels/Github/MIPS_2018/ula_mips/decoder.vhd Line: 4
Info (12127): Elaborating entity "mips_teste" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at mips_teste.vhd(13): used explicit default value for signal "LEDR" because signal was never assigned a value File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
Warning (10540): VHDL Signal Declaration warning at mips_teste.vhd(14): used explicit default value for signal "LEDG" because signal was never assigned a value File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at mips_teste.vhd(15): used implicit default value for signal "HEX0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at mips_teste.vhd(15): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at mips_teste.vhd(15): used implicit default value for signal "HEX2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at mips_teste.vhd(15): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at mips_teste.vhd(15): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at mips_teste.vhd(15): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at mips_teste.vhd(15): used implicit default value for signal "HEX6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at mips_teste.vhd(15): used implicit default value for signal "HEX7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
Warning (10036): Verilog HDL or VHDL warning at mips_teste.vhd(30): object "aux_hex0" assigned a value but never read File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at mips_teste.vhd(30): object "aux_hex1" assigned a value but never read File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at mips_teste.vhd(30): object "aux_hex2" assigned a value but never read File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at mips_teste.vhd(30): object "aux_hex3" assigned a value but never read File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at mips_teste.vhd(30): object "aux_hex4" assigned a value but never read File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at mips_teste.vhd(30): object "aux_hex5" assigned a value but never read File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at mips_teste.vhd(30): object "aux_hex6" assigned a value but never read File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 30
Critical Warning (10920): VHDL Incomplete Partial Association warning at mips_teste.vhd(100): port or argument "q" has 4/32 unassociated elements File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 100
Info (12128): Elaborating entity "fd_ctrl" for hierarchy "fd_ctrl:fd_ctrl" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 41
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 46
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:mux_PC" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 49
Info (12128): Elaborating entity "memoria_de_instrucoes" for hierarchy "memoria_de_instrucoes:memoriaInst" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 52
Info (12128): Elaborating entity "somador" for hierarchy "somador:somador1" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 55
Info (12128): Elaborating entity "shifter26" for hierarchy "shifter26:shifter1" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 58
Info (12128): Elaborating entity "mux2de5" for hierarchy "mux2de5:mux_RtRd" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 61
Info (12128): Elaborating entity "estendeSinal" for hierarchy "estendeSinal:extensor" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 64
Info (12128): Elaborating entity "bancoRegistradores" for hierarchy "bancoRegistradores:regs" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 67
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:shifter2" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 73
Info (12128): Elaborating entity "ula_ctrl" for hierarchy "ula_ctrl:ula_ctrl" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 79
Info (12128): Elaborating entity "ula_mips" for hierarchy "ula_mips:ula" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 82
Info (12128): Elaborating entity "full_adder" for hierarchy "ula_mips:ula|full_adder:full_adder" File: /home/parallels/Github/MIPS_2018/ula_mips/ula_mips.vhd Line: 30
Info (12128): Elaborating entity "mux4" for hierarchy "ula_mips:ula|mux4:mux4" File: /home/parallels/Github/MIPS_2018/ula_mips/ula_mips.vhd Line: 36
Info (12128): Elaborating entity "memoria_de_dados" for hierarchy "memoria_de_dados:memoriaDados" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 95
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:decoder" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 98
Warning (10620): VHDL warning at decoder.vhd(25): comparison between unequal length operands always returns FALSE File: /home/parallels/Github/MIPS_2018/ula_mips/decoder.vhd Line: 25
Warning (10620): VHDL warning at decoder.vhd(29): comparison between unequal length operands always returns FALSE File: /home/parallels/Github/MIPS_2018/ula_mips/decoder.vhd Line: 29
Info (12128): Elaborating entity "registrador" for hierarchy "registrador:registrador_decoder" File: /home/parallels/Github/MIPS_2018/ula_mips/mips_teste.vhd Line: 100
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 1273 megabytes
    Info: Processing ended: Tue Nov  6 15:45:33 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:16


