{
  "Top": "IGCN",
  "RtlTop": "IGCN",
  "RtlPrefix": "",
  "RtlSubPrefix": "IGCN_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "-ffv900",
    "Speed": "-3",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "test": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "test",
          "name": "test",
          "usage": "data",
          "direction": "in"
        }]
    },
    "size": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "size",
          "name": "size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r",
          "name": "output_r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ap_vld",
          "name": "output_r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top -name IGCN \"IGCN\"",
      "set_directive_pipeline \"IGCN\/IGCN_label0\"",
      "set_directive_loop_tripcount -min 5 -max 5 \"t\/t_label1\"",
      "set_directive_top IGCN -name IGCN"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "IGCN"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "IGCN",
    "Version": "1.0",
    "DisplayName": "Igcn",
    "Revision": "2112744021",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_IGCN_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/igcn.cpp"],
    "Vhdl": [
      "impl\/vhdl\/IGCN_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/IGCN_IGCN_Pipeline_VITIS_LOOP_12_1.vhd",
      "impl\/vhdl\/IGCN_IGCN_Pipeline_VITIS_LOOP_19_2.vhd",
      "impl\/vhdl\/IGCN_outputarr_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/IGCN_testarr_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/IGCN.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/IGCN_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/IGCN_IGCN_Pipeline_VITIS_LOOP_12_1.v",
      "impl\/verilog\/IGCN_IGCN_Pipeline_VITIS_LOOP_19_2.v",
      "impl\/verilog\/IGCN_outputarr_RAM_AUTO_1R1W.v",
      "impl\/verilog\/IGCN_testarr_RAM_AUTO_1R1W.v",
      "impl\/verilog\/IGCN.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/IGCN.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "test": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"test": "DATA"},
      "ports": ["test"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "test"
        }]
    },
    "size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"size": "DATA"},
      "ports": ["size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "size"
        }]
    },
    "output_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_r": "DATA"},
      "ports": ["output_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "test": {
      "dir": "in",
      "width": "32"
    },
    "size": {
      "dir": "in",
      "width": "32"
    },
    "output_r": {
      "dir": "out",
      "width": "32"
    },
    "output_r_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "IGCN",
      "Instances": [
        {
          "ModuleName": "IGCN_Pipeline_VITIS_LOOP_12_1",
          "InstanceName": "grp_IGCN_Pipeline_VITIS_LOOP_12_1_fu_133"
        },
        {
          "ModuleName": "IGCN_Pipeline_VITIS_LOOP_19_2",
          "InstanceName": "grp_IGCN_Pipeline_VITIS_LOOP_19_2_fu_142"
        }
      ]
    },
    "Info": {
      "IGCN_Pipeline_VITIS_LOOP_12_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "IGCN_Pipeline_VITIS_LOOP_19_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "IGCN": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "IGCN_Pipeline_VITIS_LOOP_12_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.334"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_12_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "437200",
          "UTIL_FF": "~0",
          "LUT": "59",
          "AVAIL_LUT": "218600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1090",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "900",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IGCN_Pipeline_VITIS_LOOP_19_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "65",
          "PipelineIIMin": "2",
          "PipelineIIMax": "65",
          "PipelineII": "2 ~ 65",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.063"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_19_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "63",
            "Latency": "0 ~ 63",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "437200",
          "UTIL_FF": "~0",
          "LUT": "70",
          "AVAIL_LUT": "218600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1090",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "900",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IGCN": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.751"
        },
        "Loops": [{
            "Name": "IGCN_label0",
            "TripCount": "10",
            "Latency": "120",
            "PipelineII": "",
            "PipelineDepth": "12",
            "Loops": [{
                "Name": "t_label1",
                "TripCount": "5",
                "Latency": "10",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "1090",
          "UTIL_BRAM": "~0",
          "FF": "96",
          "AVAIL_FF": "437200",
          "UTIL_FF": "~0",
          "LUT": "320",
          "AVAIL_LUT": "218600",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "900",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-27 18:21:43 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
