(S (SBAR (IN As) (S (NP (NP (DT the) (JJ one-chip) (NN integration)) (PP (IN of) (NP (NP (NNP HW-modules)) (VP (VBN designed) (PP (IN by) (NP (JJ different) (NNS companies))))))) (VP (VBZ becomes) (ADJP (ADVP (JJR more) (CC and) (JJR more)) (JJ popular))))) (NP (NP (NP (NN reliability)) (PP (IN of) (NP (DT a) (NNP HW-design)))) (CC and) (NP (NP (NN evaluation)) (PP (IN of) (NP (NP (DT the) (NN timing) (NN behavior)) (PP (IN during) (NP (DT the) (NN prototype) (NN stage))))))) (VP (VBP are) (ADJP (RB absolutely) (JJ necessary))) (. .))
(S (NP (NP (CD One) (NN way)) (SBAR (S (VP (TO to) (VP (VB guarantee) (NP (NN reliability))))))) (VP (VBZ is) (NP (NP (DT the) (NN use)) (PP (IN of) (NP (NP (JJ robust) (NN design) (NNS styles)) (, ,) (NP (NN e.g.)) (, ,) (NP (NN delay-insensitivity)))))) (. .))
(S (PP (IN For) (NP (JJ early) (NN timing) (NN evaluation))) (NP (NP (CD two) (NNS aspects))) (VP (MD must) (VP (VB be) (VP (VBN considered)))) (: :) (S (S (LST (DT a) (-RRB- -RRB-)) (NP (DT The) (NN timing)) (VP (VBZ needs) (S (VP (TO to) (VP (VB be) (ADJP (JJ proportional) (PP (TO to) (NP (NN technology) (NNS variations))))))))) (CC and) (S (LST (NN b) (-RRB- -RRB-)) (NP (DT the) (JJ implemented) (NN architecture)) (VP (MD should) (VP (VB be) (ADJP (JJ identical)) (PP (IN for) (NP (NN prototype) (CC and) (NN target))))))) (. .))
(S (NP (DT The) (JJ first)) (VP (MD can) (VP (VB be) (VP (VBN met) (ADVP (RB also)) (PP (IN by) (NP (JJ delay-insensitive) (NN implementation)))))) (. .))
(S (NP (DT The) (JJ latter) (CD one)) (VP (VBZ is) (NP (DT the) (JJ key) (NN point))) (. .))
(S (NP (DT A) (JJ unified) (NN architecture)) (VP (VBZ is) (VP (VBN needed) (PP (IN for) (NP (NP (VBG prototyping)) (CONJP (RB as) (RB well) (IN as)) (NP (NN implementation)))))) (. .))
(S (NP (NP (PRP$ Our) (JJ new) (NN approach)) (PP (TO to) (NP (NP (JJ rapid) (NN prototyping)) (PP (IN of) (NP (JJ signal) (NN processing) (NNS tasks)))))) (VP (VBZ is) (VP (VBN based) (PP (IN on) (NP (NP (DT a) (JJ configurable) (, ,) (JJ delay-insensitive) (VBN implemented) (NN processor)) (VP (VBN called) (S (NP (NNP Flysig)))))))) (. .))
(S (PP (IN In) (NP (NN essence))) (, ,) (NP (DT the) (NNP Flysig) (NN processor)) (VP (MD can) (VP (VB be) (VP (VBN understood) (PP (IN as) (NP (NP (DT a) (JJ complex) (NNP FPGA)) (SBAR (WHADVP (WRB where)) (S (NP (DT the) (NNP CLBs)) (VP (VBP are) (VP (VBN substituted) (PP (IN by) (NP (JJ bit-serial) (NNS operators)))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (S (NP (DT the) (JJ general) (NN concept)) (VP (VBZ is) (VP (JJ detailed)))) (CC and) (S (NP (JJ first) (JJ experimental) (NNS results)) (VP (VBP are) (VP (VBN given) (PP (IN for) (NP (NP (NN demonstration)) (PP (IN of) (NP (NP (DT the) (JJ main) (NNS advantages)) (: :) (NP (NP (JJ delay-insensitive) (NN design) (NN style)) (, ,) (NP (NP (JJ direct) (NN correspondence)) (PP (IN between) (NP (NP (VBG prototyping)) (CC and) (NP (NN target) (NN architecture))))) (, ,) (NP (JJ high) (NN performance)) (CC and) (NP (NP (JJ reasonable) (NN shortening)) (PP (IN of) (NP (DT the) (NN design) (NN cycle)))))))))))) (. .))
