
ESC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004070  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  0800417c  0800417c  0001417c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004240  08004240  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004240  08004240  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004240  08004240  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004240  08004240  00014240  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004244  08004244  00014244  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004248  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000111c  20000070  080042b8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000118c  080042b8  0002118c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c3d2  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001be7  00000000  00000000  0002c46b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a68  00000000  00000000  0002e058  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000990  00000000  00000000  0002eac0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001574e  00000000  00000000  0002f450  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007aa4  00000000  00000000  00044b9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007101a  00000000  00000000  0004c642  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bd65c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000315c  00000000  00000000  000bd6d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08004164 	.word	0x08004164

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08004164 	.word	0x08004164

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f945 	bl	80003ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2003      	movs	r0, #3
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f002 fbc8 	bl	80028fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f95d 	bl	8000456 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80001b4:	f000 f925 	bl	8000402 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	200000dc 	.word	0x200000dc

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	200000dc 	.word	0x200000dc

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b09      	ldr	r3, [pc, #36]	; (8000250 <HAL_Delay+0x40>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	68fa      	ldr	r2, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f7      	bhi.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	3710      	adds	r7, #16
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000004 	.word	0x20000004

08000254 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000254:	b480      	push	{r7}
 8000256:	b085      	sub	sp, #20
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f003 0307 	and.w	r3, r3, #7
 8000262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000264:	4b0c      	ldr	r3, [pc, #48]	; (8000298 <__NVIC_SetPriorityGrouping+0x44>)
 8000266:	68db      	ldr	r3, [r3, #12]
 8000268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800026a:	68ba      	ldr	r2, [r7, #8]
 800026c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000270:	4013      	ands	r3, r2
 8000272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000278:	68bb      	ldr	r3, [r7, #8]
 800027a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800027c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000286:	4a04      	ldr	r2, [pc, #16]	; (8000298 <__NVIC_SetPriorityGrouping+0x44>)
 8000288:	68bb      	ldr	r3, [r7, #8]
 800028a:	60d3      	str	r3, [r2, #12]
}
 800028c:	bf00      	nop
 800028e:	3714      	adds	r7, #20
 8000290:	46bd      	mov	sp, r7
 8000292:	bc80      	pop	{r7}
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	e000ed00 	.word	0xe000ed00

0800029c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__NVIC_GetPriorityGrouping+0x18>)
 80002a2:	68db      	ldr	r3, [r3, #12]
 80002a4:	0a1b      	lsrs	r3, r3, #8
 80002a6:	f003 0307 	and.w	r3, r3, #7
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e000ed00 	.word	0xe000ed00

080002b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	4603      	mov	r3, r0
 80002c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	db0b      	blt.n	80002e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002ca:	79fb      	ldrb	r3, [r7, #7]
 80002cc:	f003 021f 	and.w	r2, r3, #31
 80002d0:	4906      	ldr	r1, [pc, #24]	; (80002ec <__NVIC_EnableIRQ+0x34>)
 80002d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002d6:	095b      	lsrs	r3, r3, #5
 80002d8:	2001      	movs	r0, #1
 80002da:	fa00 f202 	lsl.w	r2, r0, r2
 80002de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002e2:	bf00      	nop
 80002e4:	370c      	adds	r7, #12
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bc80      	pop	{r7}
 80002ea:	4770      	bx	lr
 80002ec:	e000e100 	.word	0xe000e100

080002f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	4603      	mov	r3, r0
 80002f8:	6039      	str	r1, [r7, #0]
 80002fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000300:	2b00      	cmp	r3, #0
 8000302:	db0a      	blt.n	800031a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000304:	683b      	ldr	r3, [r7, #0]
 8000306:	b2da      	uxtb	r2, r3
 8000308:	490c      	ldr	r1, [pc, #48]	; (800033c <__NVIC_SetPriority+0x4c>)
 800030a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800030e:	0112      	lsls	r2, r2, #4
 8000310:	b2d2      	uxtb	r2, r2
 8000312:	440b      	add	r3, r1
 8000314:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000318:	e00a      	b.n	8000330 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800031a:	683b      	ldr	r3, [r7, #0]
 800031c:	b2da      	uxtb	r2, r3
 800031e:	4908      	ldr	r1, [pc, #32]	; (8000340 <__NVIC_SetPriority+0x50>)
 8000320:	79fb      	ldrb	r3, [r7, #7]
 8000322:	f003 030f 	and.w	r3, r3, #15
 8000326:	3b04      	subs	r3, #4
 8000328:	0112      	lsls	r2, r2, #4
 800032a:	b2d2      	uxtb	r2, r2
 800032c:	440b      	add	r3, r1
 800032e:	761a      	strb	r2, [r3, #24]
}
 8000330:	bf00      	nop
 8000332:	370c      	adds	r7, #12
 8000334:	46bd      	mov	sp, r7
 8000336:	bc80      	pop	{r7}
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop
 800033c:	e000e100 	.word	0xe000e100
 8000340:	e000ed00 	.word	0xe000ed00

08000344 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000344:	b480      	push	{r7}
 8000346:	b089      	sub	sp, #36	; 0x24
 8000348:	af00      	add	r7, sp, #0
 800034a:	60f8      	str	r0, [r7, #12]
 800034c:	60b9      	str	r1, [r7, #8]
 800034e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000350:	68fb      	ldr	r3, [r7, #12]
 8000352:	f003 0307 	and.w	r3, r3, #7
 8000356:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000358:	69fb      	ldr	r3, [r7, #28]
 800035a:	f1c3 0307 	rsb	r3, r3, #7
 800035e:	2b04      	cmp	r3, #4
 8000360:	bf28      	it	cs
 8000362:	2304      	movcs	r3, #4
 8000364:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000366:	69fb      	ldr	r3, [r7, #28]
 8000368:	3304      	adds	r3, #4
 800036a:	2b06      	cmp	r3, #6
 800036c:	d902      	bls.n	8000374 <NVIC_EncodePriority+0x30>
 800036e:	69fb      	ldr	r3, [r7, #28]
 8000370:	3b03      	subs	r3, #3
 8000372:	e000      	b.n	8000376 <NVIC_EncodePriority+0x32>
 8000374:	2300      	movs	r3, #0
 8000376:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000378:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800037c:	69bb      	ldr	r3, [r7, #24]
 800037e:	fa02 f303 	lsl.w	r3, r2, r3
 8000382:	43da      	mvns	r2, r3
 8000384:	68bb      	ldr	r3, [r7, #8]
 8000386:	401a      	ands	r2, r3
 8000388:	697b      	ldr	r3, [r7, #20]
 800038a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800038c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000390:	697b      	ldr	r3, [r7, #20]
 8000392:	fa01 f303 	lsl.w	r3, r1, r3
 8000396:	43d9      	mvns	r1, r3
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800039c:	4313      	orrs	r3, r2
         );
}
 800039e:	4618      	mov	r0, r3
 80003a0:	3724      	adds	r7, #36	; 0x24
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bc80      	pop	{r7}
 80003a6:	4770      	bx	lr

080003a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	3b01      	subs	r3, #1
 80003b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80003b8:	d301      	bcc.n	80003be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003ba:	2301      	movs	r3, #1
 80003bc:	e00f      	b.n	80003de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003be:	4a0a      	ldr	r2, [pc, #40]	; (80003e8 <SysTick_Config+0x40>)
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	3b01      	subs	r3, #1
 80003c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003c6:	210f      	movs	r1, #15
 80003c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80003cc:	f7ff ff90 	bl	80002f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003d0:	4b05      	ldr	r3, [pc, #20]	; (80003e8 <SysTick_Config+0x40>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003d6:	4b04      	ldr	r3, [pc, #16]	; (80003e8 <SysTick_Config+0x40>)
 80003d8:	2207      	movs	r2, #7
 80003da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003dc:	2300      	movs	r3, #0
}
 80003de:	4618      	mov	r0, r3
 80003e0:	3708      	adds	r7, #8
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	e000e010 	.word	0xe000e010

080003ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003f4:	6878      	ldr	r0, [r7, #4]
 80003f6:	f7ff ff2d 	bl	8000254 <__NVIC_SetPriorityGrouping>
}
 80003fa:	bf00      	nop
 80003fc:	3708      	adds	r7, #8
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}

08000402 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000402:	b580      	push	{r7, lr}
 8000404:	b086      	sub	sp, #24
 8000406:	af00      	add	r7, sp, #0
 8000408:	4603      	mov	r3, r0
 800040a:	60b9      	str	r1, [r7, #8]
 800040c:	607a      	str	r2, [r7, #4]
 800040e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000410:	2300      	movs	r3, #0
 8000412:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000414:	f7ff ff42 	bl	800029c <__NVIC_GetPriorityGrouping>
 8000418:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800041a:	687a      	ldr	r2, [r7, #4]
 800041c:	68b9      	ldr	r1, [r7, #8]
 800041e:	6978      	ldr	r0, [r7, #20]
 8000420:	f7ff ff90 	bl	8000344 <NVIC_EncodePriority>
 8000424:	4602      	mov	r2, r0
 8000426:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800042a:	4611      	mov	r1, r2
 800042c:	4618      	mov	r0, r3
 800042e:	f7ff ff5f 	bl	80002f0 <__NVIC_SetPriority>
}
 8000432:	bf00      	nop
 8000434:	3718      	adds	r7, #24
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}

0800043a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800043a:	b580      	push	{r7, lr}
 800043c:	b082      	sub	sp, #8
 800043e:	af00      	add	r7, sp, #0
 8000440:	4603      	mov	r3, r0
 8000442:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000448:	4618      	mov	r0, r3
 800044a:	f7ff ff35 	bl	80002b8 <__NVIC_EnableIRQ>
}
 800044e:	bf00      	nop
 8000450:	3708      	adds	r7, #8
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}

08000456 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000456:	b580      	push	{r7, lr}
 8000458:	b082      	sub	sp, #8
 800045a:	af00      	add	r7, sp, #0
 800045c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800045e:	6878      	ldr	r0, [r7, #4]
 8000460:	f7ff ffa2 	bl	80003a8 <SysTick_Config>
 8000464:	4603      	mov	r3, r0
}
 8000466:	4618      	mov	r0, r3
 8000468:	3708      	adds	r7, #8
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
	...

08000470 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000470:	b480      	push	{r7}
 8000472:	b08b      	sub	sp, #44	; 0x2c
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
 8000478:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800047a:	2300      	movs	r3, #0
 800047c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800047e:	2300      	movs	r3, #0
 8000480:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000482:	e127      	b.n	80006d4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000484:	2201      	movs	r2, #1
 8000486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000488:	fa02 f303 	lsl.w	r3, r2, r3
 800048c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	69fa      	ldr	r2, [r7, #28]
 8000494:	4013      	ands	r3, r2
 8000496:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000498:	69ba      	ldr	r2, [r7, #24]
 800049a:	69fb      	ldr	r3, [r7, #28]
 800049c:	429a      	cmp	r2, r3
 800049e:	f040 8116 	bne.w	80006ce <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80004a2:	683b      	ldr	r3, [r7, #0]
 80004a4:	685b      	ldr	r3, [r3, #4]
 80004a6:	2b12      	cmp	r3, #18
 80004a8:	d034      	beq.n	8000514 <HAL_GPIO_Init+0xa4>
 80004aa:	2b12      	cmp	r3, #18
 80004ac:	d80d      	bhi.n	80004ca <HAL_GPIO_Init+0x5a>
 80004ae:	2b02      	cmp	r3, #2
 80004b0:	d02b      	beq.n	800050a <HAL_GPIO_Init+0x9a>
 80004b2:	2b02      	cmp	r3, #2
 80004b4:	d804      	bhi.n	80004c0 <HAL_GPIO_Init+0x50>
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d031      	beq.n	800051e <HAL_GPIO_Init+0xae>
 80004ba:	2b01      	cmp	r3, #1
 80004bc:	d01c      	beq.n	80004f8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80004be:	e048      	b.n	8000552 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80004c0:	2b03      	cmp	r3, #3
 80004c2:	d043      	beq.n	800054c <HAL_GPIO_Init+0xdc>
 80004c4:	2b11      	cmp	r3, #17
 80004c6:	d01b      	beq.n	8000500 <HAL_GPIO_Init+0x90>
          break;
 80004c8:	e043      	b.n	8000552 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80004ca:	4a89      	ldr	r2, [pc, #548]	; (80006f0 <HAL_GPIO_Init+0x280>)
 80004cc:	4293      	cmp	r3, r2
 80004ce:	d026      	beq.n	800051e <HAL_GPIO_Init+0xae>
 80004d0:	4a87      	ldr	r2, [pc, #540]	; (80006f0 <HAL_GPIO_Init+0x280>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d806      	bhi.n	80004e4 <HAL_GPIO_Init+0x74>
 80004d6:	4a87      	ldr	r2, [pc, #540]	; (80006f4 <HAL_GPIO_Init+0x284>)
 80004d8:	4293      	cmp	r3, r2
 80004da:	d020      	beq.n	800051e <HAL_GPIO_Init+0xae>
 80004dc:	4a86      	ldr	r2, [pc, #536]	; (80006f8 <HAL_GPIO_Init+0x288>)
 80004de:	4293      	cmp	r3, r2
 80004e0:	d01d      	beq.n	800051e <HAL_GPIO_Init+0xae>
          break;
 80004e2:	e036      	b.n	8000552 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80004e4:	4a85      	ldr	r2, [pc, #532]	; (80006fc <HAL_GPIO_Init+0x28c>)
 80004e6:	4293      	cmp	r3, r2
 80004e8:	d019      	beq.n	800051e <HAL_GPIO_Init+0xae>
 80004ea:	4a85      	ldr	r2, [pc, #532]	; (8000700 <HAL_GPIO_Init+0x290>)
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d016      	beq.n	800051e <HAL_GPIO_Init+0xae>
 80004f0:	4a84      	ldr	r2, [pc, #528]	; (8000704 <HAL_GPIO_Init+0x294>)
 80004f2:	4293      	cmp	r3, r2
 80004f4:	d013      	beq.n	800051e <HAL_GPIO_Init+0xae>
          break;
 80004f6:	e02c      	b.n	8000552 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	68db      	ldr	r3, [r3, #12]
 80004fc:	623b      	str	r3, [r7, #32]
          break;
 80004fe:	e028      	b.n	8000552 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	68db      	ldr	r3, [r3, #12]
 8000504:	3304      	adds	r3, #4
 8000506:	623b      	str	r3, [r7, #32]
          break;
 8000508:	e023      	b.n	8000552 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800050a:	683b      	ldr	r3, [r7, #0]
 800050c:	68db      	ldr	r3, [r3, #12]
 800050e:	3308      	adds	r3, #8
 8000510:	623b      	str	r3, [r7, #32]
          break;
 8000512:	e01e      	b.n	8000552 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000514:	683b      	ldr	r3, [r7, #0]
 8000516:	68db      	ldr	r3, [r3, #12]
 8000518:	330c      	adds	r3, #12
 800051a:	623b      	str	r3, [r7, #32]
          break;
 800051c:	e019      	b.n	8000552 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	689b      	ldr	r3, [r3, #8]
 8000522:	2b00      	cmp	r3, #0
 8000524:	d102      	bne.n	800052c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000526:	2304      	movs	r3, #4
 8000528:	623b      	str	r3, [r7, #32]
          break;
 800052a:	e012      	b.n	8000552 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	689b      	ldr	r3, [r3, #8]
 8000530:	2b01      	cmp	r3, #1
 8000532:	d105      	bne.n	8000540 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000534:	2308      	movs	r3, #8
 8000536:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	69fa      	ldr	r2, [r7, #28]
 800053c:	611a      	str	r2, [r3, #16]
          break;
 800053e:	e008      	b.n	8000552 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000540:	2308      	movs	r3, #8
 8000542:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	69fa      	ldr	r2, [r7, #28]
 8000548:	615a      	str	r2, [r3, #20]
          break;
 800054a:	e002      	b.n	8000552 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800054c:	2300      	movs	r3, #0
 800054e:	623b      	str	r3, [r7, #32]
          break;
 8000550:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000552:	69bb      	ldr	r3, [r7, #24]
 8000554:	2bff      	cmp	r3, #255	; 0xff
 8000556:	d801      	bhi.n	800055c <HAL_GPIO_Init+0xec>
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	e001      	b.n	8000560 <HAL_GPIO_Init+0xf0>
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	3304      	adds	r3, #4
 8000560:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000562:	69bb      	ldr	r3, [r7, #24]
 8000564:	2bff      	cmp	r3, #255	; 0xff
 8000566:	d802      	bhi.n	800056e <HAL_GPIO_Init+0xfe>
 8000568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	e002      	b.n	8000574 <HAL_GPIO_Init+0x104>
 800056e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000570:	3b08      	subs	r3, #8
 8000572:	009b      	lsls	r3, r3, #2
 8000574:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000576:	697b      	ldr	r3, [r7, #20]
 8000578:	681a      	ldr	r2, [r3, #0]
 800057a:	210f      	movs	r1, #15
 800057c:	693b      	ldr	r3, [r7, #16]
 800057e:	fa01 f303 	lsl.w	r3, r1, r3
 8000582:	43db      	mvns	r3, r3
 8000584:	401a      	ands	r2, r3
 8000586:	6a39      	ldr	r1, [r7, #32]
 8000588:	693b      	ldr	r3, [r7, #16]
 800058a:	fa01 f303 	lsl.w	r3, r1, r3
 800058e:	431a      	orrs	r2, r3
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800059c:	2b00      	cmp	r3, #0
 800059e:	f000 8096 	beq.w	80006ce <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005a2:	4b59      	ldr	r3, [pc, #356]	; (8000708 <HAL_GPIO_Init+0x298>)
 80005a4:	699b      	ldr	r3, [r3, #24]
 80005a6:	4a58      	ldr	r2, [pc, #352]	; (8000708 <HAL_GPIO_Init+0x298>)
 80005a8:	f043 0301 	orr.w	r3, r3, #1
 80005ac:	6193      	str	r3, [r2, #24]
 80005ae:	4b56      	ldr	r3, [pc, #344]	; (8000708 <HAL_GPIO_Init+0x298>)
 80005b0:	699b      	ldr	r3, [r3, #24]
 80005b2:	f003 0301 	and.w	r3, r3, #1
 80005b6:	60bb      	str	r3, [r7, #8]
 80005b8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80005ba:	4a54      	ldr	r2, [pc, #336]	; (800070c <HAL_GPIO_Init+0x29c>)
 80005bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005be:	089b      	lsrs	r3, r3, #2
 80005c0:	3302      	adds	r3, #2
 80005c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005c6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005ca:	f003 0303 	and.w	r3, r3, #3
 80005ce:	009b      	lsls	r3, r3, #2
 80005d0:	220f      	movs	r2, #15
 80005d2:	fa02 f303 	lsl.w	r3, r2, r3
 80005d6:	43db      	mvns	r3, r3
 80005d8:	68fa      	ldr	r2, [r7, #12]
 80005da:	4013      	ands	r3, r2
 80005dc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	4a4b      	ldr	r2, [pc, #300]	; (8000710 <HAL_GPIO_Init+0x2a0>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d013      	beq.n	800060e <HAL_GPIO_Init+0x19e>
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	4a4a      	ldr	r2, [pc, #296]	; (8000714 <HAL_GPIO_Init+0x2a4>)
 80005ea:	4293      	cmp	r3, r2
 80005ec:	d00d      	beq.n	800060a <HAL_GPIO_Init+0x19a>
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	4a49      	ldr	r2, [pc, #292]	; (8000718 <HAL_GPIO_Init+0x2a8>)
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d007      	beq.n	8000606 <HAL_GPIO_Init+0x196>
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	4a48      	ldr	r2, [pc, #288]	; (800071c <HAL_GPIO_Init+0x2ac>)
 80005fa:	4293      	cmp	r3, r2
 80005fc:	d101      	bne.n	8000602 <HAL_GPIO_Init+0x192>
 80005fe:	2303      	movs	r3, #3
 8000600:	e006      	b.n	8000610 <HAL_GPIO_Init+0x1a0>
 8000602:	2304      	movs	r3, #4
 8000604:	e004      	b.n	8000610 <HAL_GPIO_Init+0x1a0>
 8000606:	2302      	movs	r3, #2
 8000608:	e002      	b.n	8000610 <HAL_GPIO_Init+0x1a0>
 800060a:	2301      	movs	r3, #1
 800060c:	e000      	b.n	8000610 <HAL_GPIO_Init+0x1a0>
 800060e:	2300      	movs	r3, #0
 8000610:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000612:	f002 0203 	and.w	r2, r2, #3
 8000616:	0092      	lsls	r2, r2, #2
 8000618:	4093      	lsls	r3, r2
 800061a:	68fa      	ldr	r2, [r7, #12]
 800061c:	4313      	orrs	r3, r2
 800061e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000620:	493a      	ldr	r1, [pc, #232]	; (800070c <HAL_GPIO_Init+0x29c>)
 8000622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000624:	089b      	lsrs	r3, r3, #2
 8000626:	3302      	adds	r3, #2
 8000628:	68fa      	ldr	r2, [r7, #12]
 800062a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	685b      	ldr	r3, [r3, #4]
 8000632:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000636:	2b00      	cmp	r3, #0
 8000638:	d006      	beq.n	8000648 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800063a:	4b39      	ldr	r3, [pc, #228]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 800063c:	681a      	ldr	r2, [r3, #0]
 800063e:	4938      	ldr	r1, [pc, #224]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 8000640:	69bb      	ldr	r3, [r7, #24]
 8000642:	4313      	orrs	r3, r2
 8000644:	600b      	str	r3, [r1, #0]
 8000646:	e006      	b.n	8000656 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000648:	4b35      	ldr	r3, [pc, #212]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 800064a:	681a      	ldr	r2, [r3, #0]
 800064c:	69bb      	ldr	r3, [r7, #24]
 800064e:	43db      	mvns	r3, r3
 8000650:	4933      	ldr	r1, [pc, #204]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 8000652:	4013      	ands	r3, r2
 8000654:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	685b      	ldr	r3, [r3, #4]
 800065a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800065e:	2b00      	cmp	r3, #0
 8000660:	d006      	beq.n	8000670 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000662:	4b2f      	ldr	r3, [pc, #188]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 8000664:	685a      	ldr	r2, [r3, #4]
 8000666:	492e      	ldr	r1, [pc, #184]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 8000668:	69bb      	ldr	r3, [r7, #24]
 800066a:	4313      	orrs	r3, r2
 800066c:	604b      	str	r3, [r1, #4]
 800066e:	e006      	b.n	800067e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000670:	4b2b      	ldr	r3, [pc, #172]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 8000672:	685a      	ldr	r2, [r3, #4]
 8000674:	69bb      	ldr	r3, [r7, #24]
 8000676:	43db      	mvns	r3, r3
 8000678:	4929      	ldr	r1, [pc, #164]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 800067a:	4013      	ands	r3, r2
 800067c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	685b      	ldr	r3, [r3, #4]
 8000682:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000686:	2b00      	cmp	r3, #0
 8000688:	d006      	beq.n	8000698 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800068a:	4b25      	ldr	r3, [pc, #148]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 800068c:	689a      	ldr	r2, [r3, #8]
 800068e:	4924      	ldr	r1, [pc, #144]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 8000690:	69bb      	ldr	r3, [r7, #24]
 8000692:	4313      	orrs	r3, r2
 8000694:	608b      	str	r3, [r1, #8]
 8000696:	e006      	b.n	80006a6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000698:	4b21      	ldr	r3, [pc, #132]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 800069a:	689a      	ldr	r2, [r3, #8]
 800069c:	69bb      	ldr	r3, [r7, #24]
 800069e:	43db      	mvns	r3, r3
 80006a0:	491f      	ldr	r1, [pc, #124]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 80006a2:	4013      	ands	r3, r2
 80006a4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	685b      	ldr	r3, [r3, #4]
 80006aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d006      	beq.n	80006c0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80006b2:	4b1b      	ldr	r3, [pc, #108]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 80006b4:	68da      	ldr	r2, [r3, #12]
 80006b6:	491a      	ldr	r1, [pc, #104]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 80006b8:	69bb      	ldr	r3, [r7, #24]
 80006ba:	4313      	orrs	r3, r2
 80006bc:	60cb      	str	r3, [r1, #12]
 80006be:	e006      	b.n	80006ce <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80006c0:	4b17      	ldr	r3, [pc, #92]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 80006c2:	68da      	ldr	r2, [r3, #12]
 80006c4:	69bb      	ldr	r3, [r7, #24]
 80006c6:	43db      	mvns	r3, r3
 80006c8:	4915      	ldr	r1, [pc, #84]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 80006ca:	4013      	ands	r3, r2
 80006cc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80006ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d0:	3301      	adds	r3, #1
 80006d2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	681a      	ldr	r2, [r3, #0]
 80006d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006da:	fa22 f303 	lsr.w	r3, r2, r3
 80006de:	2b00      	cmp	r3, #0
 80006e0:	f47f aed0 	bne.w	8000484 <HAL_GPIO_Init+0x14>
  }
}
 80006e4:	bf00      	nop
 80006e6:	372c      	adds	r7, #44	; 0x2c
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bc80      	pop	{r7}
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	10210000 	.word	0x10210000
 80006f4:	10110000 	.word	0x10110000
 80006f8:	10120000 	.word	0x10120000
 80006fc:	10310000 	.word	0x10310000
 8000700:	10320000 	.word	0x10320000
 8000704:	10220000 	.word	0x10220000
 8000708:	40021000 	.word	0x40021000
 800070c:	40010000 	.word	0x40010000
 8000710:	40010800 	.word	0x40010800
 8000714:	40010c00 	.word	0x40010c00
 8000718:	40011000 	.word	0x40011000
 800071c:	40011400 	.word	0x40011400
 8000720:	40010400 	.word	0x40010400

08000724 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	460b      	mov	r3, r1
 800072e:	807b      	strh	r3, [r7, #2]
 8000730:	4613      	mov	r3, r2
 8000732:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000734:	787b      	ldrb	r3, [r7, #1]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d003      	beq.n	8000742 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800073a:	887a      	ldrh	r2, [r7, #2]
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000740:	e003      	b.n	800074a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000742:	887b      	ldrh	r3, [r7, #2]
 8000744:	041a      	lsls	r2, r3, #16
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	611a      	str	r2, [r3, #16]
}
 800074a:	bf00      	nop
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr

08000754 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b086      	sub	sp, #24
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d101      	bne.n	8000766 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000762:	2301      	movs	r3, #1
 8000764:	e26c      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	f003 0301 	and.w	r3, r3, #1
 800076e:	2b00      	cmp	r3, #0
 8000770:	f000 8087 	beq.w	8000882 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000774:	4b92      	ldr	r3, [pc, #584]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	f003 030c 	and.w	r3, r3, #12
 800077c:	2b04      	cmp	r3, #4
 800077e:	d00c      	beq.n	800079a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000780:	4b8f      	ldr	r3, [pc, #572]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 8000782:	685b      	ldr	r3, [r3, #4]
 8000784:	f003 030c 	and.w	r3, r3, #12
 8000788:	2b08      	cmp	r3, #8
 800078a:	d112      	bne.n	80007b2 <HAL_RCC_OscConfig+0x5e>
 800078c:	4b8c      	ldr	r3, [pc, #560]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 800078e:	685b      	ldr	r3, [r3, #4]
 8000790:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000794:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000798:	d10b      	bne.n	80007b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800079a:	4b89      	ldr	r3, [pc, #548]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d06c      	beq.n	8000880 <HAL_RCC_OscConfig+0x12c>
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d168      	bne.n	8000880 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80007ae:	2301      	movs	r3, #1
 80007b0:	e246      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	685b      	ldr	r3, [r3, #4]
 80007b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007ba:	d106      	bne.n	80007ca <HAL_RCC_OscConfig+0x76>
 80007bc:	4b80      	ldr	r3, [pc, #512]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a7f      	ldr	r2, [pc, #508]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 80007c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007c6:	6013      	str	r3, [r2, #0]
 80007c8:	e02e      	b.n	8000828 <HAL_RCC_OscConfig+0xd4>
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	685b      	ldr	r3, [r3, #4]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d10c      	bne.n	80007ec <HAL_RCC_OscConfig+0x98>
 80007d2:	4b7b      	ldr	r3, [pc, #492]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	4a7a      	ldr	r2, [pc, #488]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 80007d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007dc:	6013      	str	r3, [r2, #0]
 80007de:	4b78      	ldr	r3, [pc, #480]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	4a77      	ldr	r2, [pc, #476]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 80007e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007e8:	6013      	str	r3, [r2, #0]
 80007ea:	e01d      	b.n	8000828 <HAL_RCC_OscConfig+0xd4>
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	685b      	ldr	r3, [r3, #4]
 80007f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80007f4:	d10c      	bne.n	8000810 <HAL_RCC_OscConfig+0xbc>
 80007f6:	4b72      	ldr	r3, [pc, #456]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a71      	ldr	r2, [pc, #452]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 80007fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000800:	6013      	str	r3, [r2, #0]
 8000802:	4b6f      	ldr	r3, [pc, #444]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	4a6e      	ldr	r2, [pc, #440]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 8000808:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800080c:	6013      	str	r3, [r2, #0]
 800080e:	e00b      	b.n	8000828 <HAL_RCC_OscConfig+0xd4>
 8000810:	4b6b      	ldr	r3, [pc, #428]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a6a      	ldr	r2, [pc, #424]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 8000816:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800081a:	6013      	str	r3, [r2, #0]
 800081c:	4b68      	ldr	r3, [pc, #416]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a67      	ldr	r2, [pc, #412]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 8000822:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000826:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	685b      	ldr	r3, [r3, #4]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d013      	beq.n	8000858 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000830:	f7ff fce4 	bl	80001fc <HAL_GetTick>
 8000834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000836:	e008      	b.n	800084a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000838:	f7ff fce0 	bl	80001fc <HAL_GetTick>
 800083c:	4602      	mov	r2, r0
 800083e:	693b      	ldr	r3, [r7, #16]
 8000840:	1ad3      	subs	r3, r2, r3
 8000842:	2b64      	cmp	r3, #100	; 0x64
 8000844:	d901      	bls.n	800084a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000846:	2303      	movs	r3, #3
 8000848:	e1fa      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800084a:	4b5d      	ldr	r3, [pc, #372]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000852:	2b00      	cmp	r3, #0
 8000854:	d0f0      	beq.n	8000838 <HAL_RCC_OscConfig+0xe4>
 8000856:	e014      	b.n	8000882 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000858:	f7ff fcd0 	bl	80001fc <HAL_GetTick>
 800085c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800085e:	e008      	b.n	8000872 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000860:	f7ff fccc 	bl	80001fc <HAL_GetTick>
 8000864:	4602      	mov	r2, r0
 8000866:	693b      	ldr	r3, [r7, #16]
 8000868:	1ad3      	subs	r3, r2, r3
 800086a:	2b64      	cmp	r3, #100	; 0x64
 800086c:	d901      	bls.n	8000872 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800086e:	2303      	movs	r3, #3
 8000870:	e1e6      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000872:	4b53      	ldr	r3, [pc, #332]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800087a:	2b00      	cmp	r3, #0
 800087c:	d1f0      	bne.n	8000860 <HAL_RCC_OscConfig+0x10c>
 800087e:	e000      	b.n	8000882 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000880:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	2b00      	cmp	r3, #0
 800088c:	d063      	beq.n	8000956 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800088e:	4b4c      	ldr	r3, [pc, #304]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	f003 030c 	and.w	r3, r3, #12
 8000896:	2b00      	cmp	r3, #0
 8000898:	d00b      	beq.n	80008b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800089a:	4b49      	ldr	r3, [pc, #292]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	f003 030c 	and.w	r3, r3, #12
 80008a2:	2b08      	cmp	r3, #8
 80008a4:	d11c      	bne.n	80008e0 <HAL_RCC_OscConfig+0x18c>
 80008a6:	4b46      	ldr	r3, [pc, #280]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 80008a8:	685b      	ldr	r3, [r3, #4]
 80008aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d116      	bne.n	80008e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008b2:	4b43      	ldr	r3, [pc, #268]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	f003 0302 	and.w	r3, r3, #2
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d005      	beq.n	80008ca <HAL_RCC_OscConfig+0x176>
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	691b      	ldr	r3, [r3, #16]
 80008c2:	2b01      	cmp	r3, #1
 80008c4:	d001      	beq.n	80008ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80008c6:	2301      	movs	r3, #1
 80008c8:	e1ba      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008ca:	4b3d      	ldr	r3, [pc, #244]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	695b      	ldr	r3, [r3, #20]
 80008d6:	00db      	lsls	r3, r3, #3
 80008d8:	4939      	ldr	r1, [pc, #228]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 80008da:	4313      	orrs	r3, r2
 80008dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008de:	e03a      	b.n	8000956 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	691b      	ldr	r3, [r3, #16]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d020      	beq.n	800092a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80008e8:	4b36      	ldr	r3, [pc, #216]	; (80009c4 <HAL_RCC_OscConfig+0x270>)
 80008ea:	2201      	movs	r2, #1
 80008ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008ee:	f7ff fc85 	bl	80001fc <HAL_GetTick>
 80008f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008f4:	e008      	b.n	8000908 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80008f6:	f7ff fc81 	bl	80001fc <HAL_GetTick>
 80008fa:	4602      	mov	r2, r0
 80008fc:	693b      	ldr	r3, [r7, #16]
 80008fe:	1ad3      	subs	r3, r2, r3
 8000900:	2b02      	cmp	r3, #2
 8000902:	d901      	bls.n	8000908 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000904:	2303      	movs	r3, #3
 8000906:	e19b      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000908:	4b2d      	ldr	r3, [pc, #180]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f003 0302 	and.w	r3, r3, #2
 8000910:	2b00      	cmp	r3, #0
 8000912:	d0f0      	beq.n	80008f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000914:	4b2a      	ldr	r3, [pc, #168]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	695b      	ldr	r3, [r3, #20]
 8000920:	00db      	lsls	r3, r3, #3
 8000922:	4927      	ldr	r1, [pc, #156]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 8000924:	4313      	orrs	r3, r2
 8000926:	600b      	str	r3, [r1, #0]
 8000928:	e015      	b.n	8000956 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800092a:	4b26      	ldr	r3, [pc, #152]	; (80009c4 <HAL_RCC_OscConfig+0x270>)
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000930:	f7ff fc64 	bl	80001fc <HAL_GetTick>
 8000934:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000936:	e008      	b.n	800094a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000938:	f7ff fc60 	bl	80001fc <HAL_GetTick>
 800093c:	4602      	mov	r2, r0
 800093e:	693b      	ldr	r3, [r7, #16]
 8000940:	1ad3      	subs	r3, r2, r3
 8000942:	2b02      	cmp	r3, #2
 8000944:	d901      	bls.n	800094a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000946:	2303      	movs	r3, #3
 8000948:	e17a      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800094a:	4b1d      	ldr	r3, [pc, #116]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f003 0302 	and.w	r3, r3, #2
 8000952:	2b00      	cmp	r3, #0
 8000954:	d1f0      	bne.n	8000938 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	f003 0308 	and.w	r3, r3, #8
 800095e:	2b00      	cmp	r3, #0
 8000960:	d03a      	beq.n	80009d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	699b      	ldr	r3, [r3, #24]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d019      	beq.n	800099e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800096a:	4b17      	ldr	r3, [pc, #92]	; (80009c8 <HAL_RCC_OscConfig+0x274>)
 800096c:	2201      	movs	r2, #1
 800096e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000970:	f7ff fc44 	bl	80001fc <HAL_GetTick>
 8000974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000976:	e008      	b.n	800098a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000978:	f7ff fc40 	bl	80001fc <HAL_GetTick>
 800097c:	4602      	mov	r2, r0
 800097e:	693b      	ldr	r3, [r7, #16]
 8000980:	1ad3      	subs	r3, r2, r3
 8000982:	2b02      	cmp	r3, #2
 8000984:	d901      	bls.n	800098a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000986:	2303      	movs	r3, #3
 8000988:	e15a      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800098a:	4b0d      	ldr	r3, [pc, #52]	; (80009c0 <HAL_RCC_OscConfig+0x26c>)
 800098c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800098e:	f003 0302 	and.w	r3, r3, #2
 8000992:	2b00      	cmp	r3, #0
 8000994:	d0f0      	beq.n	8000978 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000996:	2001      	movs	r0, #1
 8000998:	f000 faaa 	bl	8000ef0 <RCC_Delay>
 800099c:	e01c      	b.n	80009d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800099e:	4b0a      	ldr	r3, [pc, #40]	; (80009c8 <HAL_RCC_OscConfig+0x274>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009a4:	f7ff fc2a 	bl	80001fc <HAL_GetTick>
 80009a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009aa:	e00f      	b.n	80009cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009ac:	f7ff fc26 	bl	80001fc <HAL_GetTick>
 80009b0:	4602      	mov	r2, r0
 80009b2:	693b      	ldr	r3, [r7, #16]
 80009b4:	1ad3      	subs	r3, r2, r3
 80009b6:	2b02      	cmp	r3, #2
 80009b8:	d908      	bls.n	80009cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80009ba:	2303      	movs	r3, #3
 80009bc:	e140      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
 80009be:	bf00      	nop
 80009c0:	40021000 	.word	0x40021000
 80009c4:	42420000 	.word	0x42420000
 80009c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009cc:	4b9e      	ldr	r3, [pc, #632]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 80009ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009d0:	f003 0302 	and.w	r3, r3, #2
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d1e9      	bne.n	80009ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f003 0304 	and.w	r3, r3, #4
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	f000 80a6 	beq.w	8000b32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80009e6:	2300      	movs	r3, #0
 80009e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009ea:	4b97      	ldr	r3, [pc, #604]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 80009ec:	69db      	ldr	r3, [r3, #28]
 80009ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d10d      	bne.n	8000a12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80009f6:	4b94      	ldr	r3, [pc, #592]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 80009f8:	69db      	ldr	r3, [r3, #28]
 80009fa:	4a93      	ldr	r2, [pc, #588]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 80009fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a00:	61d3      	str	r3, [r2, #28]
 8000a02:	4b91      	ldr	r3, [pc, #580]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000a04:	69db      	ldr	r3, [r3, #28]
 8000a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a0a:	60bb      	str	r3, [r7, #8]
 8000a0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a12:	4b8e      	ldr	r3, [pc, #568]	; (8000c4c <HAL_RCC_OscConfig+0x4f8>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d118      	bne.n	8000a50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a1e:	4b8b      	ldr	r3, [pc, #556]	; (8000c4c <HAL_RCC_OscConfig+0x4f8>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4a8a      	ldr	r2, [pc, #552]	; (8000c4c <HAL_RCC_OscConfig+0x4f8>)
 8000a24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a2a:	f7ff fbe7 	bl	80001fc <HAL_GetTick>
 8000a2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a30:	e008      	b.n	8000a44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a32:	f7ff fbe3 	bl	80001fc <HAL_GetTick>
 8000a36:	4602      	mov	r2, r0
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	1ad3      	subs	r3, r2, r3
 8000a3c:	2b64      	cmp	r3, #100	; 0x64
 8000a3e:	d901      	bls.n	8000a44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000a40:	2303      	movs	r3, #3
 8000a42:	e0fd      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a44:	4b81      	ldr	r3, [pc, #516]	; (8000c4c <HAL_RCC_OscConfig+0x4f8>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d0f0      	beq.n	8000a32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	2b01      	cmp	r3, #1
 8000a56:	d106      	bne.n	8000a66 <HAL_RCC_OscConfig+0x312>
 8000a58:	4b7b      	ldr	r3, [pc, #492]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000a5a:	6a1b      	ldr	r3, [r3, #32]
 8000a5c:	4a7a      	ldr	r2, [pc, #488]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000a5e:	f043 0301 	orr.w	r3, r3, #1
 8000a62:	6213      	str	r3, [r2, #32]
 8000a64:	e02d      	b.n	8000ac2 <HAL_RCC_OscConfig+0x36e>
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	68db      	ldr	r3, [r3, #12]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d10c      	bne.n	8000a88 <HAL_RCC_OscConfig+0x334>
 8000a6e:	4b76      	ldr	r3, [pc, #472]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000a70:	6a1b      	ldr	r3, [r3, #32]
 8000a72:	4a75      	ldr	r2, [pc, #468]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000a74:	f023 0301 	bic.w	r3, r3, #1
 8000a78:	6213      	str	r3, [r2, #32]
 8000a7a:	4b73      	ldr	r3, [pc, #460]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000a7c:	6a1b      	ldr	r3, [r3, #32]
 8000a7e:	4a72      	ldr	r2, [pc, #456]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000a80:	f023 0304 	bic.w	r3, r3, #4
 8000a84:	6213      	str	r3, [r2, #32]
 8000a86:	e01c      	b.n	8000ac2 <HAL_RCC_OscConfig+0x36e>
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	2b05      	cmp	r3, #5
 8000a8e:	d10c      	bne.n	8000aaa <HAL_RCC_OscConfig+0x356>
 8000a90:	4b6d      	ldr	r3, [pc, #436]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000a92:	6a1b      	ldr	r3, [r3, #32]
 8000a94:	4a6c      	ldr	r2, [pc, #432]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000a96:	f043 0304 	orr.w	r3, r3, #4
 8000a9a:	6213      	str	r3, [r2, #32]
 8000a9c:	4b6a      	ldr	r3, [pc, #424]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000a9e:	6a1b      	ldr	r3, [r3, #32]
 8000aa0:	4a69      	ldr	r2, [pc, #420]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000aa2:	f043 0301 	orr.w	r3, r3, #1
 8000aa6:	6213      	str	r3, [r2, #32]
 8000aa8:	e00b      	b.n	8000ac2 <HAL_RCC_OscConfig+0x36e>
 8000aaa:	4b67      	ldr	r3, [pc, #412]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000aac:	6a1b      	ldr	r3, [r3, #32]
 8000aae:	4a66      	ldr	r2, [pc, #408]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000ab0:	f023 0301 	bic.w	r3, r3, #1
 8000ab4:	6213      	str	r3, [r2, #32]
 8000ab6:	4b64      	ldr	r3, [pc, #400]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000ab8:	6a1b      	ldr	r3, [r3, #32]
 8000aba:	4a63      	ldr	r2, [pc, #396]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000abc:	f023 0304 	bic.w	r3, r3, #4
 8000ac0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	68db      	ldr	r3, [r3, #12]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d015      	beq.n	8000af6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000aca:	f7ff fb97 	bl	80001fc <HAL_GetTick>
 8000ace:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ad0:	e00a      	b.n	8000ae8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ad2:	f7ff fb93 	bl	80001fc <HAL_GetTick>
 8000ad6:	4602      	mov	r2, r0
 8000ad8:	693b      	ldr	r3, [r7, #16]
 8000ada:	1ad3      	subs	r3, r2, r3
 8000adc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d901      	bls.n	8000ae8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ae4:	2303      	movs	r3, #3
 8000ae6:	e0ab      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ae8:	4b57      	ldr	r3, [pc, #348]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000aea:	6a1b      	ldr	r3, [r3, #32]
 8000aec:	f003 0302 	and.w	r3, r3, #2
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d0ee      	beq.n	8000ad2 <HAL_RCC_OscConfig+0x37e>
 8000af4:	e014      	b.n	8000b20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000af6:	f7ff fb81 	bl	80001fc <HAL_GetTick>
 8000afa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000afc:	e00a      	b.n	8000b14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000afe:	f7ff fb7d 	bl	80001fc <HAL_GetTick>
 8000b02:	4602      	mov	r2, r0
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	1ad3      	subs	r3, r2, r3
 8000b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d901      	bls.n	8000b14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000b10:	2303      	movs	r3, #3
 8000b12:	e095      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b14:	4b4c      	ldr	r3, [pc, #304]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000b16:	6a1b      	ldr	r3, [r3, #32]
 8000b18:	f003 0302 	and.w	r3, r3, #2
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d1ee      	bne.n	8000afe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000b20:	7dfb      	ldrb	r3, [r7, #23]
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d105      	bne.n	8000b32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b26:	4b48      	ldr	r3, [pc, #288]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000b28:	69db      	ldr	r3, [r3, #28]
 8000b2a:	4a47      	ldr	r2, [pc, #284]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000b2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000b30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	69db      	ldr	r3, [r3, #28]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	f000 8081 	beq.w	8000c3e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b3c:	4b42      	ldr	r3, [pc, #264]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f003 030c 	and.w	r3, r3, #12
 8000b44:	2b08      	cmp	r3, #8
 8000b46:	d061      	beq.n	8000c0c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	69db      	ldr	r3, [r3, #28]
 8000b4c:	2b02      	cmp	r3, #2
 8000b4e:	d146      	bne.n	8000bde <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b50:	4b3f      	ldr	r3, [pc, #252]	; (8000c50 <HAL_RCC_OscConfig+0x4fc>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b56:	f7ff fb51 	bl	80001fc <HAL_GetTick>
 8000b5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b5c:	e008      	b.n	8000b70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b5e:	f7ff fb4d 	bl	80001fc <HAL_GetTick>
 8000b62:	4602      	mov	r2, r0
 8000b64:	693b      	ldr	r3, [r7, #16]
 8000b66:	1ad3      	subs	r3, r2, r3
 8000b68:	2b02      	cmp	r3, #2
 8000b6a:	d901      	bls.n	8000b70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000b6c:	2303      	movs	r3, #3
 8000b6e:	e067      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b70:	4b35      	ldr	r3, [pc, #212]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d1f0      	bne.n	8000b5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6a1b      	ldr	r3, [r3, #32]
 8000b80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b84:	d108      	bne.n	8000b98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000b86:	4b30      	ldr	r3, [pc, #192]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	689b      	ldr	r3, [r3, #8]
 8000b92:	492d      	ldr	r1, [pc, #180]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000b94:	4313      	orrs	r3, r2
 8000b96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b98:	4b2b      	ldr	r3, [pc, #172]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6a19      	ldr	r1, [r3, #32]
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba8:	430b      	orrs	r3, r1
 8000baa:	4927      	ldr	r1, [pc, #156]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000bac:	4313      	orrs	r3, r2
 8000bae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000bb0:	4b27      	ldr	r3, [pc, #156]	; (8000c50 <HAL_RCC_OscConfig+0x4fc>)
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bb6:	f7ff fb21 	bl	80001fc <HAL_GetTick>
 8000bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bbc:	e008      	b.n	8000bd0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bbe:	f7ff fb1d 	bl	80001fc <HAL_GetTick>
 8000bc2:	4602      	mov	r2, r0
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	1ad3      	subs	r3, r2, r3
 8000bc8:	2b02      	cmp	r3, #2
 8000bca:	d901      	bls.n	8000bd0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000bcc:	2303      	movs	r3, #3
 8000bce:	e037      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bd0:	4b1d      	ldr	r3, [pc, #116]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d0f0      	beq.n	8000bbe <HAL_RCC_OscConfig+0x46a>
 8000bdc:	e02f      	b.n	8000c3e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bde:	4b1c      	ldr	r3, [pc, #112]	; (8000c50 <HAL_RCC_OscConfig+0x4fc>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be4:	f7ff fb0a 	bl	80001fc <HAL_GetTick>
 8000be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bea:	e008      	b.n	8000bfe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bec:	f7ff fb06 	bl	80001fc <HAL_GetTick>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	2b02      	cmp	r3, #2
 8000bf8:	d901      	bls.n	8000bfe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	e020      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bfe:	4b12      	ldr	r3, [pc, #72]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d1f0      	bne.n	8000bec <HAL_RCC_OscConfig+0x498>
 8000c0a:	e018      	b.n	8000c3e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	69db      	ldr	r3, [r3, #28]
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d101      	bne.n	8000c18 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000c14:	2301      	movs	r3, #1
 8000c16:	e013      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000c18:	4b0b      	ldr	r3, [pc, #44]	; (8000c48 <HAL_RCC_OscConfig+0x4f4>)
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	6a1b      	ldr	r3, [r3, #32]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d106      	bne.n	8000c3a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d001      	beq.n	8000c3e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e000      	b.n	8000c40 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000c3e:	2300      	movs	r3, #0
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	3718      	adds	r7, #24
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	40007000 	.word	0x40007000
 8000c50:	42420060 	.word	0x42420060

08000c54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d101      	bne.n	8000c68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c64:	2301      	movs	r3, #1
 8000c66:	e0d0      	b.n	8000e0a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000c68:	4b6a      	ldr	r3, [pc, #424]	; (8000e14 <HAL_RCC_ClockConfig+0x1c0>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f003 0307 	and.w	r3, r3, #7
 8000c70:	683a      	ldr	r2, [r7, #0]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d910      	bls.n	8000c98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c76:	4b67      	ldr	r3, [pc, #412]	; (8000e14 <HAL_RCC_ClockConfig+0x1c0>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f023 0207 	bic.w	r2, r3, #7
 8000c7e:	4965      	ldr	r1, [pc, #404]	; (8000e14 <HAL_RCC_ClockConfig+0x1c0>)
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	4313      	orrs	r3, r2
 8000c84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c86:	4b63      	ldr	r3, [pc, #396]	; (8000e14 <HAL_RCC_ClockConfig+0x1c0>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f003 0307 	and.w	r3, r3, #7
 8000c8e:	683a      	ldr	r2, [r7, #0]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d001      	beq.n	8000c98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000c94:	2301      	movs	r3, #1
 8000c96:	e0b8      	b.n	8000e0a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f003 0302 	and.w	r3, r3, #2
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d020      	beq.n	8000ce6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f003 0304 	and.w	r3, r3, #4
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d005      	beq.n	8000cbc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000cb0:	4b59      	ldr	r3, [pc, #356]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	4a58      	ldr	r2, [pc, #352]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000cb6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000cba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f003 0308 	and.w	r3, r3, #8
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d005      	beq.n	8000cd4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000cc8:	4b53      	ldr	r3, [pc, #332]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	4a52      	ldr	r2, [pc, #328]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000cce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000cd2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000cd4:	4b50      	ldr	r3, [pc, #320]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	689b      	ldr	r3, [r3, #8]
 8000ce0:	494d      	ldr	r1, [pc, #308]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d040      	beq.n	8000d74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	2b01      	cmp	r3, #1
 8000cf8:	d107      	bne.n	8000d0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cfa:	4b47      	ldr	r3, [pc, #284]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d115      	bne.n	8000d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	e07f      	b.n	8000e0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d107      	bne.n	8000d22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d12:	4b41      	ldr	r3, [pc, #260]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d109      	bne.n	8000d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	e073      	b.n	8000e0a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d22:	4b3d      	ldr	r3, [pc, #244]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f003 0302 	and.w	r3, r3, #2
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d101      	bne.n	8000d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e06b      	b.n	8000e0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d32:	4b39      	ldr	r3, [pc, #228]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f023 0203 	bic.w	r2, r3, #3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	4936      	ldr	r1, [pc, #216]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000d40:	4313      	orrs	r3, r2
 8000d42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d44:	f7ff fa5a 	bl	80001fc <HAL_GetTick>
 8000d48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d4a:	e00a      	b.n	8000d62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d4c:	f7ff fa56 	bl	80001fc <HAL_GetTick>
 8000d50:	4602      	mov	r2, r0
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d901      	bls.n	8000d62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	e053      	b.n	8000e0a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d62:	4b2d      	ldr	r3, [pc, #180]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	f003 020c 	and.w	r2, r3, #12
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	009b      	lsls	r3, r3, #2
 8000d70:	429a      	cmp	r2, r3
 8000d72:	d1eb      	bne.n	8000d4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000d74:	4b27      	ldr	r3, [pc, #156]	; (8000e14 <HAL_RCC_ClockConfig+0x1c0>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f003 0307 	and.w	r3, r3, #7
 8000d7c:	683a      	ldr	r2, [r7, #0]
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d210      	bcs.n	8000da4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d82:	4b24      	ldr	r3, [pc, #144]	; (8000e14 <HAL_RCC_ClockConfig+0x1c0>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f023 0207 	bic.w	r2, r3, #7
 8000d8a:	4922      	ldr	r1, [pc, #136]	; (8000e14 <HAL_RCC_ClockConfig+0x1c0>)
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d92:	4b20      	ldr	r3, [pc, #128]	; (8000e14 <HAL_RCC_ClockConfig+0x1c0>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f003 0307 	and.w	r3, r3, #7
 8000d9a:	683a      	ldr	r2, [r7, #0]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d001      	beq.n	8000da4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000da0:	2301      	movs	r3, #1
 8000da2:	e032      	b.n	8000e0a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f003 0304 	and.w	r3, r3, #4
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d008      	beq.n	8000dc2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000db0:	4b19      	ldr	r3, [pc, #100]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	4916      	ldr	r1, [pc, #88]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f003 0308 	and.w	r3, r3, #8
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d009      	beq.n	8000de2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000dce:	4b12      	ldr	r3, [pc, #72]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	691b      	ldr	r3, [r3, #16]
 8000dda:	00db      	lsls	r3, r3, #3
 8000ddc:	490e      	ldr	r1, [pc, #56]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000dde:	4313      	orrs	r3, r2
 8000de0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000de2:	f000 f821 	bl	8000e28 <HAL_RCC_GetSysClockFreq>
 8000de6:	4601      	mov	r1, r0
 8000de8:	4b0b      	ldr	r3, [pc, #44]	; (8000e18 <HAL_RCC_ClockConfig+0x1c4>)
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	091b      	lsrs	r3, r3, #4
 8000dee:	f003 030f 	and.w	r3, r3, #15
 8000df2:	4a0a      	ldr	r2, [pc, #40]	; (8000e1c <HAL_RCC_ClockConfig+0x1c8>)
 8000df4:	5cd3      	ldrb	r3, [r2, r3]
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	4a09      	ldr	r2, [pc, #36]	; (8000e20 <HAL_RCC_ClockConfig+0x1cc>)
 8000dfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000dfe:	4b09      	ldr	r3, [pc, #36]	; (8000e24 <HAL_RCC_ClockConfig+0x1d0>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff f9b8 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40022000 	.word	0x40022000
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	08004198 	.word	0x08004198
 8000e20:	20000008 	.word	0x20000008
 8000e24:	20000000 	.word	0x20000000

08000e28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e28:	b490      	push	{r4, r7}
 8000e2a:	b08a      	sub	sp, #40	; 0x28
 8000e2c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e2e:	4b2a      	ldr	r3, [pc, #168]	; (8000ed8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000e30:	1d3c      	adds	r4, r7, #4
 8000e32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e38:	4b28      	ldr	r3, [pc, #160]	; (8000edc <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e3a:	881b      	ldrh	r3, [r3, #0]
 8000e3c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61fb      	str	r3, [r7, #28]
 8000e42:	2300      	movs	r3, #0
 8000e44:	61bb      	str	r3, [r7, #24]
 8000e46:	2300      	movs	r3, #0
 8000e48:	627b      	str	r3, [r7, #36]	; 0x24
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000e52:	4b23      	ldr	r3, [pc, #140]	; (8000ee0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	f003 030c 	and.w	r3, r3, #12
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	d002      	beq.n	8000e68 <HAL_RCC_GetSysClockFreq+0x40>
 8000e62:	2b08      	cmp	r3, #8
 8000e64:	d003      	beq.n	8000e6e <HAL_RCC_GetSysClockFreq+0x46>
 8000e66:	e02d      	b.n	8000ec4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e68:	4b1e      	ldr	r3, [pc, #120]	; (8000ee4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e6a:	623b      	str	r3, [r7, #32]
      break;
 8000e6c:	e02d      	b.n	8000eca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	0c9b      	lsrs	r3, r3, #18
 8000e72:	f003 030f 	and.w	r3, r3, #15
 8000e76:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e7a:	4413      	add	r3, r2
 8000e7c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000e80:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d013      	beq.n	8000eb4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e8c:	4b14      	ldr	r3, [pc, #80]	; (8000ee0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	0c5b      	lsrs	r3, r3, #17
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e9a:	4413      	add	r3, r2
 8000e9c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000ea0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	4a0f      	ldr	r2, [pc, #60]	; (8000ee4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000ea6:	fb02 f203 	mul.w	r2, r2, r3
 8000eaa:	69bb      	ldr	r3, [r7, #24]
 8000eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eb0:	627b      	str	r3, [r7, #36]	; 0x24
 8000eb2:	e004      	b.n	8000ebe <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	4a0c      	ldr	r2, [pc, #48]	; (8000ee8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000eb8:	fb02 f303 	mul.w	r3, r2, r3
 8000ebc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec0:	623b      	str	r3, [r7, #32]
      break;
 8000ec2:	e002      	b.n	8000eca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000ec4:	4b09      	ldr	r3, [pc, #36]	; (8000eec <HAL_RCC_GetSysClockFreq+0xc4>)
 8000ec6:	623b      	str	r3, [r7, #32]
      break;
 8000ec8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000eca:	6a3b      	ldr	r3, [r7, #32]
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3728      	adds	r7, #40	; 0x28
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bc90      	pop	{r4, r7}
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	0800417c 	.word	0x0800417c
 8000edc:	0800418c 	.word	0x0800418c
 8000ee0:	40021000 	.word	0x40021000
 8000ee4:	00f42400 	.word	0x00f42400
 8000ee8:	003d0900 	.word	0x003d0900
 8000eec:	007a1200 	.word	0x007a1200

08000ef0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000ef8:	4b0a      	ldr	r3, [pc, #40]	; (8000f24 <RCC_Delay+0x34>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a0a      	ldr	r2, [pc, #40]	; (8000f28 <RCC_Delay+0x38>)
 8000efe:	fba2 2303 	umull	r2, r3, r2, r3
 8000f02:	0a5b      	lsrs	r3, r3, #9
 8000f04:	687a      	ldr	r2, [r7, #4]
 8000f06:	fb02 f303 	mul.w	r3, r2, r3
 8000f0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f0c:	bf00      	nop
  }
  while (Delay --);
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	1e5a      	subs	r2, r3, #1
 8000f12:	60fa      	str	r2, [r7, #12]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d1f9      	bne.n	8000f0c <RCC_Delay+0x1c>
}
 8000f18:	bf00      	nop
 8000f1a:	3714      	adds	r7, #20
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bc80      	pop	{r7}
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	20000008 	.word	0x20000008
 8000f28:	10624dd3 	.word	0x10624dd3

08000f2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d101      	bne.n	8000f3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e01d      	b.n	8000f7a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d106      	bne.n	8000f58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f001 fd04 	bl	8002960 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2202      	movs	r2, #2
 8000f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	3304      	adds	r3, #4
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4610      	mov	r0, r2
 8000f6c:	f000 fc14 	bl	8001798 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2201      	movs	r2, #1
 8000f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8000f78:	2300      	movs	r3, #0
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3708      	adds	r7, #8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}

08000f82 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8000f82:	b480      	push	{r7}
 8000f84:	b085      	sub	sp, #20
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	68da      	ldr	r2, [r3, #12]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f042 0201 	orr.w	r2, r2, #1
 8000f98:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	f003 0307 	and.w	r3, r3, #7
 8000fa4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	2b06      	cmp	r3, #6
 8000faa:	d007      	beq.n	8000fbc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f042 0201 	orr.w	r2, r2, #1
 8000fba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000fbc:	2300      	movs	r3, #0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3714      	adds	r7, #20
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr

08000fc8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d101      	bne.n	8000fda <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e01d      	b.n	8001016 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d106      	bne.n	8000ff4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f001 fd08 	bl	8002a04 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2202      	movs	r2, #2
 8000ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3304      	adds	r3, #4
 8001004:	4619      	mov	r1, r3
 8001006:	4610      	mov	r0, r2
 8001008:	f000 fbc6 	bl	8001798 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2201      	movs	r2, #1
 8001010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d101      	bne.n	8001030 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	e01d      	b.n	800106c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001036:	b2db      	uxtb	r3, r3
 8001038:	2b00      	cmp	r3, #0
 800103a:	d106      	bne.n	800104a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2200      	movs	r2, #0
 8001040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f000 f815 	bl	8001074 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2202      	movs	r2, #2
 800104e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	3304      	adds	r3, #4
 800105a:	4619      	mov	r1, r3
 800105c:	4610      	mov	r0, r2
 800105e:	f000 fb9b 	bl	8001798 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2201      	movs	r2, #1
 8001066:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800106a:	2300      	movs	r3, #0
}
 800106c:	4618      	mov	r0, r3
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	bc80      	pop	{r7}
 8001084:	4770      	bx	lr
	...

08001088 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	2201      	movs	r2, #1
 8001098:	6839      	ldr	r1, [r7, #0]
 800109a:	4618      	mov	r0, r3
 800109c:	f000 ff8f 	bl	8001fbe <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a10      	ldr	r2, [pc, #64]	; (80010e8 <HAL_TIM_PWM_Start+0x60>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d107      	bne.n	80010ba <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80010b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	f003 0307 	and.w	r3, r3, #7
 80010c4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	2b06      	cmp	r3, #6
 80010ca:	d007      	beq.n	80010dc <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f042 0201 	orr.w	r2, r2, #1
 80010da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40012c00 	.word	0x40012c00

080010ec <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d101      	bne.n	80010fe <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e01d      	b.n	800113a <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b00      	cmp	r3, #0
 8001108:	d106      	bne.n	8001118 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f000 f815 	bl	8001142 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2202      	movs	r2, #2
 800111c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	3304      	adds	r3, #4
 8001128:	4619      	mov	r1, r3
 800112a:	4610      	mov	r0, r2
 800112c:	f000 fb34 	bl	8001798 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2201      	movs	r2, #1
 8001134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8001142:	b480      	push	{r7}
 8001144:	b083      	sub	sp, #12
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800114a:	bf00      	nop
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	bc80      	pop	{r7}
 8001152:	4770      	bx	lr

08001154 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2201      	movs	r2, #1
 8001164:	6839      	ldr	r1, [r7, #0]
 8001166:	4618      	mov	r0, r3
 8001168:	f000 ff29 	bl	8001fbe <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	f003 0307 	and.w	r3, r3, #7
 8001176:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2b06      	cmp	r3, #6
 800117c:	d007      	beq.n	800118e <HAL_TIM_IC_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f042 0201 	orr.w	r2, r2, #1
 800118c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800118e:	2300      	movs	r3, #0
}
 8001190:	4618      	mov	r0, r3
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d101      	bne.n	80011b2 <HAL_TIM_OC_ConfigChannel+0x1a>
 80011ae:	2302      	movs	r3, #2
 80011b0:	e04e      	b.n	8001250 <HAL_TIM_OC_ConfigChannel+0xb8>
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	2201      	movs	r2, #1
 80011b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	2202      	movs	r2, #2
 80011be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2b0c      	cmp	r3, #12
 80011c6:	d839      	bhi.n	800123c <HAL_TIM_OC_ConfigChannel+0xa4>
 80011c8:	a201      	add	r2, pc, #4	; (adr r2, 80011d0 <HAL_TIM_OC_ConfigChannel+0x38>)
 80011ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ce:	bf00      	nop
 80011d0:	08001205 	.word	0x08001205
 80011d4:	0800123d 	.word	0x0800123d
 80011d8:	0800123d 	.word	0x0800123d
 80011dc:	0800123d 	.word	0x0800123d
 80011e0:	08001213 	.word	0x08001213
 80011e4:	0800123d 	.word	0x0800123d
 80011e8:	0800123d 	.word	0x0800123d
 80011ec:	0800123d 	.word	0x0800123d
 80011f0:	08001221 	.word	0x08001221
 80011f4:	0800123d 	.word	0x0800123d
 80011f8:	0800123d 	.word	0x0800123d
 80011fc:	0800123d 	.word	0x0800123d
 8001200:	0800122f 	.word	0x0800122f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	68b9      	ldr	r1, [r7, #8]
 800120a:	4618      	mov	r0, r3
 800120c:	f000 fb26 	bl	800185c <TIM_OC1_SetConfig>
      break;
 8001210:	e015      	b.n	800123e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	68b9      	ldr	r1, [r7, #8]
 8001218:	4618      	mov	r0, r3
 800121a:	f000 fb85 	bl	8001928 <TIM_OC2_SetConfig>
      break;
 800121e:	e00e      	b.n	800123e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	68b9      	ldr	r1, [r7, #8]
 8001226:	4618      	mov	r0, r3
 8001228:	f000 fbe8 	bl	80019fc <TIM_OC3_SetConfig>
      break;
 800122c:	e007      	b.n	800123e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	68b9      	ldr	r1, [r7, #8]
 8001234:	4618      	mov	r0, r3
 8001236:	f000 fc4b 	bl	8001ad0 <TIM_OC4_SetConfig>
      break;
 800123a:	e000      	b.n	800123e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800123c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	2201      	movs	r2, #1
 8001242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	2200      	movs	r2, #0
 800124a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800124e:	2300      	movs	r3, #0
}
 8001250:	4618      	mov	r0, r3
 8001252:	3710      	adds	r7, #16
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800126a:	2b01      	cmp	r3, #1
 800126c:	d101      	bne.n	8001272 <HAL_TIM_IC_ConfigChannel+0x1a>
 800126e:	2302      	movs	r3, #2
 8001270:	e08a      	b.n	8001388 <HAL_TIM_IC_ConfigChannel+0x130>
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	2201      	movs	r2, #1
 8001276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	2202      	movs	r2, #2
 800127e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d11b      	bne.n	80012c0 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	6818      	ldr	r0, [r3, #0]
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	6819      	ldr	r1, [r3, #0]
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	685a      	ldr	r2, [r3, #4]
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	f000 fcee 	bl	8001c78 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	699a      	ldr	r2, [r3, #24]
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f022 020c 	bic.w	r2, r2, #12
 80012aa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	6999      	ldr	r1, [r3, #24]
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	689a      	ldr	r2, [r3, #8]
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	430a      	orrs	r2, r1
 80012bc:	619a      	str	r2, [r3, #24]
 80012be:	e05a      	b.n	8001376 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2b04      	cmp	r3, #4
 80012c4:	d11c      	bne.n	8001300 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	6818      	ldr	r0, [r3, #0]
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	6819      	ldr	r1, [r3, #0]
 80012ce:	68bb      	ldr	r3, [r7, #8]
 80012d0:	685a      	ldr	r2, [r3, #4]
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	68db      	ldr	r3, [r3, #12]
 80012d6:	f000 fd57 	bl	8001d88 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	699a      	ldr	r2, [r3, #24]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80012e8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	6999      	ldr	r1, [r3, #24]
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	021a      	lsls	r2, r3, #8
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	430a      	orrs	r2, r1
 80012fc:	619a      	str	r2, [r3, #24]
 80012fe:	e03a      	b.n	8001376 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b08      	cmp	r3, #8
 8001304:	d11b      	bne.n	800133e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	6818      	ldr	r0, [r3, #0]
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	6819      	ldr	r1, [r3, #0]
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	685a      	ldr	r2, [r3, #4]
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	68db      	ldr	r3, [r3, #12]
 8001316:	f000 fda2 	bl	8001e5e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	69da      	ldr	r2, [r3, #28]
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f022 020c 	bic.w	r2, r2, #12
 8001328:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	69d9      	ldr	r1, [r3, #28]
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	689a      	ldr	r2, [r3, #8]
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	430a      	orrs	r2, r1
 800133a:	61da      	str	r2, [r3, #28]
 800133c:	e01b      	b.n	8001376 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	6818      	ldr	r0, [r3, #0]
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	6819      	ldr	r1, [r3, #0]
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	685a      	ldr	r2, [r3, #4]
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	68db      	ldr	r3, [r3, #12]
 800134e:	f000 fdc1 	bl	8001ed4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	69da      	ldr	r2, [r3, #28]
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001360:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	69d9      	ldr	r1, [r3, #28]
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	021a      	lsls	r2, r3, #8
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	430a      	orrs	r2, r1
 8001374:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	2201      	movs	r2, #1
 800137a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	2200      	movs	r2, #0
 8001382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001386:	2300      	movs	r3, #0
}
 8001388:	4618      	mov	r0, r3
 800138a:	3710      	adds	r7, #16
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d101      	bne.n	80013aa <HAL_TIM_PWM_ConfigChannel+0x1a>
 80013a6:	2302      	movs	r3, #2
 80013a8:	e0b4      	b.n	8001514 <HAL_TIM_PWM_ConfigChannel+0x184>
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	2201      	movs	r2, #1
 80013ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	2202      	movs	r2, #2
 80013b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2b0c      	cmp	r3, #12
 80013be:	f200 809f 	bhi.w	8001500 <HAL_TIM_PWM_ConfigChannel+0x170>
 80013c2:	a201      	add	r2, pc, #4	; (adr r2, 80013c8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80013c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c8:	080013fd 	.word	0x080013fd
 80013cc:	08001501 	.word	0x08001501
 80013d0:	08001501 	.word	0x08001501
 80013d4:	08001501 	.word	0x08001501
 80013d8:	0800143d 	.word	0x0800143d
 80013dc:	08001501 	.word	0x08001501
 80013e0:	08001501 	.word	0x08001501
 80013e4:	08001501 	.word	0x08001501
 80013e8:	0800147f 	.word	0x0800147f
 80013ec:	08001501 	.word	0x08001501
 80013f0:	08001501 	.word	0x08001501
 80013f4:	08001501 	.word	0x08001501
 80013f8:	080014bf 	.word	0x080014bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	68b9      	ldr	r1, [r7, #8]
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fa2a 	bl	800185c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	699a      	ldr	r2, [r3, #24]
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f042 0208 	orr.w	r2, r2, #8
 8001416:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	699a      	ldr	r2, [r3, #24]
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f022 0204 	bic.w	r2, r2, #4
 8001426:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	6999      	ldr	r1, [r3, #24]
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	691a      	ldr	r2, [r3, #16]
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	430a      	orrs	r2, r1
 8001438:	619a      	str	r2, [r3, #24]
      break;
 800143a:	e062      	b.n	8001502 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	68b9      	ldr	r1, [r7, #8]
 8001442:	4618      	mov	r0, r3
 8001444:	f000 fa70 	bl	8001928 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	699a      	ldr	r2, [r3, #24]
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001456:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	699a      	ldr	r2, [r3, #24]
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001466:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	6999      	ldr	r1, [r3, #24]
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	691b      	ldr	r3, [r3, #16]
 8001472:	021a      	lsls	r2, r3, #8
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	430a      	orrs	r2, r1
 800147a:	619a      	str	r2, [r3, #24]
      break;
 800147c:	e041      	b.n	8001502 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	68b9      	ldr	r1, [r7, #8]
 8001484:	4618      	mov	r0, r3
 8001486:	f000 fab9 	bl	80019fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	69da      	ldr	r2, [r3, #28]
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f042 0208 	orr.w	r2, r2, #8
 8001498:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	69da      	ldr	r2, [r3, #28]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f022 0204 	bic.w	r2, r2, #4
 80014a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	69d9      	ldr	r1, [r3, #28]
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	691a      	ldr	r2, [r3, #16]
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	430a      	orrs	r2, r1
 80014ba:	61da      	str	r2, [r3, #28]
      break;
 80014bc:	e021      	b.n	8001502 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	68b9      	ldr	r1, [r7, #8]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f000 fb03 	bl	8001ad0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	69da      	ldr	r2, [r3, #28]
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80014d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	69da      	ldr	r2, [r3, #28]
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80014e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	69d9      	ldr	r1, [r3, #28]
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	691b      	ldr	r3, [r3, #16]
 80014f4:	021a      	lsls	r2, r3, #8
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	430a      	orrs	r2, r1
 80014fc:	61da      	str	r2, [r3, #28]
      break;
 80014fe:	e000      	b.n	8001502 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8001500:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	2201      	movs	r2, #1
 8001506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	2200      	movs	r2, #0
 800150e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001512:	2300      	movs	r3, #0
}
 8001514:	4618      	mov	r0, r3
 8001516:	3710      	adds	r7, #16
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800152c:	2b01      	cmp	r3, #1
 800152e:	d101      	bne.n	8001534 <HAL_TIM_ConfigClockSource+0x18>
 8001530:	2302      	movs	r3, #2
 8001532:	e0a6      	b.n	8001682 <HAL_TIM_ConfigClockSource+0x166>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2201      	movs	r2, #1
 8001538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2202      	movs	r2, #2
 8001540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001552:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800155a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	68fa      	ldr	r2, [r7, #12]
 8001562:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b40      	cmp	r3, #64	; 0x40
 800156a:	d067      	beq.n	800163c <HAL_TIM_ConfigClockSource+0x120>
 800156c:	2b40      	cmp	r3, #64	; 0x40
 800156e:	d80b      	bhi.n	8001588 <HAL_TIM_ConfigClockSource+0x6c>
 8001570:	2b10      	cmp	r3, #16
 8001572:	d073      	beq.n	800165c <HAL_TIM_ConfigClockSource+0x140>
 8001574:	2b10      	cmp	r3, #16
 8001576:	d802      	bhi.n	800157e <HAL_TIM_ConfigClockSource+0x62>
 8001578:	2b00      	cmp	r3, #0
 800157a:	d06f      	beq.n	800165c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800157c:	e078      	b.n	8001670 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800157e:	2b20      	cmp	r3, #32
 8001580:	d06c      	beq.n	800165c <HAL_TIM_ConfigClockSource+0x140>
 8001582:	2b30      	cmp	r3, #48	; 0x30
 8001584:	d06a      	beq.n	800165c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8001586:	e073      	b.n	8001670 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001588:	2b70      	cmp	r3, #112	; 0x70
 800158a:	d00d      	beq.n	80015a8 <HAL_TIM_ConfigClockSource+0x8c>
 800158c:	2b70      	cmp	r3, #112	; 0x70
 800158e:	d804      	bhi.n	800159a <HAL_TIM_ConfigClockSource+0x7e>
 8001590:	2b50      	cmp	r3, #80	; 0x50
 8001592:	d033      	beq.n	80015fc <HAL_TIM_ConfigClockSource+0xe0>
 8001594:	2b60      	cmp	r3, #96	; 0x60
 8001596:	d041      	beq.n	800161c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8001598:	e06a      	b.n	8001670 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800159a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800159e:	d066      	beq.n	800166e <HAL_TIM_ConfigClockSource+0x152>
 80015a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80015a4:	d017      	beq.n	80015d6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80015a6:	e063      	b.n	8001670 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6818      	ldr	r0, [r3, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	6899      	ldr	r1, [r3, #8]
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685a      	ldr	r2, [r3, #4]
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	f000 fce2 	bl	8001f80 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80015ca:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	68fa      	ldr	r2, [r7, #12]
 80015d2:	609a      	str	r2, [r3, #8]
      break;
 80015d4:	e04c      	b.n	8001670 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6818      	ldr	r0, [r3, #0]
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	6899      	ldr	r1, [r3, #8]
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685a      	ldr	r2, [r3, #4]
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	68db      	ldr	r3, [r3, #12]
 80015e6:	f000 fccb 	bl	8001f80 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80015f8:	609a      	str	r2, [r3, #8]
      break;
 80015fa:	e039      	b.n	8001670 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6818      	ldr	r0, [r3, #0]
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	6859      	ldr	r1, [r3, #4]
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	461a      	mov	r2, r3
 800160a:	f000 fb8f 	bl	8001d2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2150      	movs	r1, #80	; 0x50
 8001614:	4618      	mov	r0, r3
 8001616:	f000 fc99 	bl	8001f4c <TIM_ITRx_SetConfig>
      break;
 800161a:	e029      	b.n	8001670 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6818      	ldr	r0, [r3, #0]
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	6859      	ldr	r1, [r3, #4]
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	461a      	mov	r2, r3
 800162a:	f000 fbe9 	bl	8001e00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2160      	movs	r1, #96	; 0x60
 8001634:	4618      	mov	r0, r3
 8001636:	f000 fc89 	bl	8001f4c <TIM_ITRx_SetConfig>
      break;
 800163a:	e019      	b.n	8001670 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6818      	ldr	r0, [r3, #0]
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	6859      	ldr	r1, [r3, #4]
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	461a      	mov	r2, r3
 800164a:	f000 fb6f 	bl	8001d2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	2140      	movs	r1, #64	; 0x40
 8001654:	4618      	mov	r0, r3
 8001656:	f000 fc79 	bl	8001f4c <TIM_ITRx_SetConfig>
      break;
 800165a:	e009      	b.n	8001670 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4619      	mov	r1, r3
 8001666:	4610      	mov	r0, r2
 8001668:	f000 fc70 	bl	8001f4c <TIM_ITRx_SetConfig>
      break;
 800166c:	e000      	b.n	8001670 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800166e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2201      	movs	r2, #1
 8001674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2200      	movs	r2, #0
 800167c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3710      	adds	r7, #16
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b082      	sub	sp, #8
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
 8001692:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800169a:	2b01      	cmp	r3, #1
 800169c:	d101      	bne.n	80016a2 <HAL_TIM_SlaveConfigSynchro+0x18>
 800169e:	2302      	movs	r3, #2
 80016a0:	e031      	b.n	8001706 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2201      	movs	r2, #1
 80016a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2202      	movs	r2, #2
 80016ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80016b2:	6839      	ldr	r1, [r7, #0]
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f000 fa59 	bl	8001b6c <TIM_SlaveTimer_SetConfig>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d009      	beq.n	80016d4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2201      	movs	r2, #1
 80016c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e018      	b.n	8001706 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	68da      	ldr	r2, [r3, #12]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80016e2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	68da      	ldr	r2, [r3, #12]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80016f2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2201      	movs	r2, #1
 80016f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2200      	movs	r2, #0
 8001700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
	...

08001710 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001710:	b480      	push	{r7}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800171a:	2300      	movs	r3, #0
 800171c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	2b0c      	cmp	r3, #12
 8001722:	d831      	bhi.n	8001788 <HAL_TIM_ReadCapturedValue+0x78>
 8001724:	a201      	add	r2, pc, #4	; (adr r2, 800172c <HAL_TIM_ReadCapturedValue+0x1c>)
 8001726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800172a:	bf00      	nop
 800172c:	08001761 	.word	0x08001761
 8001730:	08001789 	.word	0x08001789
 8001734:	08001789 	.word	0x08001789
 8001738:	08001789 	.word	0x08001789
 800173c:	0800176b 	.word	0x0800176b
 8001740:	08001789 	.word	0x08001789
 8001744:	08001789 	.word	0x08001789
 8001748:	08001789 	.word	0x08001789
 800174c:	08001775 	.word	0x08001775
 8001750:	08001789 	.word	0x08001789
 8001754:	08001789 	.word	0x08001789
 8001758:	08001789 	.word	0x08001789
 800175c:	0800177f 	.word	0x0800177f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001766:	60fb      	str	r3, [r7, #12]

      break;
 8001768:	e00f      	b.n	800178a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001770:	60fb      	str	r3, [r7, #12]

      break;
 8001772:	e00a      	b.n	800178a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800177a:	60fb      	str	r3, [r7, #12]

      break;
 800177c:	e005      	b.n	800178a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001784:	60fb      	str	r3, [r7, #12]

      break;
 8001786:	e000      	b.n	800178a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8001788:	bf00      	nop
  }

  return tmpreg;
 800178a:	68fb      	ldr	r3, [r7, #12]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3714      	adds	r7, #20
 8001790:	46bd      	mov	sp, r7
 8001792:	bc80      	pop	{r7}
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop

08001798 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4a29      	ldr	r2, [pc, #164]	; (8001850 <TIM_Base_SetConfig+0xb8>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d00b      	beq.n	80017c8 <TIM_Base_SetConfig+0x30>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017b6:	d007      	beq.n	80017c8 <TIM_Base_SetConfig+0x30>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a26      	ldr	r2, [pc, #152]	; (8001854 <TIM_Base_SetConfig+0xbc>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d003      	beq.n	80017c8 <TIM_Base_SetConfig+0x30>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4a25      	ldr	r2, [pc, #148]	; (8001858 <TIM_Base_SetConfig+0xc0>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d108      	bne.n	80017da <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	68fa      	ldr	r2, [r7, #12]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a1c      	ldr	r2, [pc, #112]	; (8001850 <TIM_Base_SetConfig+0xb8>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d00b      	beq.n	80017fa <TIM_Base_SetConfig+0x62>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017e8:	d007      	beq.n	80017fa <TIM_Base_SetConfig+0x62>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a19      	ldr	r2, [pc, #100]	; (8001854 <TIM_Base_SetConfig+0xbc>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d003      	beq.n	80017fa <TIM_Base_SetConfig+0x62>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a18      	ldr	r2, [pc, #96]	; (8001858 <TIM_Base_SetConfig+0xc0>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d108      	bne.n	800180c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001800:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	68db      	ldr	r3, [r3, #12]
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	4313      	orrs	r3, r2
 800180a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	695b      	ldr	r3, [r3, #20]
 8001816:	4313      	orrs	r3, r2
 8001818:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	68fa      	ldr	r2, [r7, #12]
 800181e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4a07      	ldr	r2, [pc, #28]	; (8001850 <TIM_Base_SetConfig+0xb8>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d103      	bne.n	8001840 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	691a      	ldr	r2, [r3, #16]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2201      	movs	r2, #1
 8001844:	615a      	str	r2, [r3, #20]
}
 8001846:	bf00      	nop
 8001848:	3714      	adds	r7, #20
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr
 8001850:	40012c00 	.word	0x40012c00
 8001854:	40000400 	.word	0x40000400
 8001858:	40000800 	.word	0x40000800

0800185c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800185c:	b480      	push	{r7}
 800185e:	b087      	sub	sp, #28
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6a1b      	ldr	r3, [r3, #32]
 800186a:	f023 0201 	bic.w	r2, r3, #1
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6a1b      	ldr	r3, [r3, #32]
 8001876:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	699b      	ldr	r3, [r3, #24]
 8001882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800188a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f023 0303 	bic.w	r3, r3, #3
 8001892:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	68fa      	ldr	r2, [r7, #12]
 800189a:	4313      	orrs	r3, r2
 800189c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	f023 0302 	bic.w	r3, r3, #2
 80018a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	697a      	ldr	r2, [r7, #20]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a1c      	ldr	r2, [pc, #112]	; (8001924 <TIM_OC1_SetConfig+0xc8>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d10c      	bne.n	80018d2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	f023 0308 	bic.w	r3, r3, #8
 80018be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	697a      	ldr	r2, [r7, #20]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	f023 0304 	bic.w	r3, r3, #4
 80018d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a13      	ldr	r2, [pc, #76]	; (8001924 <TIM_OC1_SetConfig+0xc8>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d111      	bne.n	80018fe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80018e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	695b      	ldr	r3, [r3, #20]
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	693a      	ldr	r2, [r7, #16]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	68fa      	ldr	r2, [r7, #12]
 8001908:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685a      	ldr	r2, [r3, #4]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	697a      	ldr	r2, [r7, #20]
 8001916:	621a      	str	r2, [r3, #32]
}
 8001918:	bf00      	nop
 800191a:	371c      	adds	r7, #28
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	40012c00 	.word	0x40012c00

08001928 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001928:	b480      	push	{r7}
 800192a:	b087      	sub	sp, #28
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a1b      	ldr	r3, [r3, #32]
 8001936:	f023 0210 	bic.w	r2, r3, #16
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a1b      	ldr	r3, [r3, #32]
 8001942:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800195e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	021b      	lsls	r3, r3, #8
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	4313      	orrs	r3, r2
 800196a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	f023 0320 	bic.w	r3, r3, #32
 8001972:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	011b      	lsls	r3, r3, #4
 800197a:	697a      	ldr	r2, [r7, #20]
 800197c:	4313      	orrs	r3, r2
 800197e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4a1d      	ldr	r2, [pc, #116]	; (80019f8 <TIM_OC2_SetConfig+0xd0>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d10d      	bne.n	80019a4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800198e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	011b      	lsls	r3, r3, #4
 8001996:	697a      	ldr	r2, [r7, #20]
 8001998:	4313      	orrs	r3, r2
 800199a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80019a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a14      	ldr	r2, [pc, #80]	; (80019f8 <TIM_OC2_SetConfig+0xd0>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d113      	bne.n	80019d4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80019b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80019ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	695b      	ldr	r3, [r3, #20]
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	68fa      	ldr	r2, [r7, #12]
 80019de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685a      	ldr	r2, [r3, #4]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	621a      	str	r2, [r3, #32]
}
 80019ee:	bf00      	nop
 80019f0:	371c      	adds	r7, #28
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bc80      	pop	{r7}
 80019f6:	4770      	bx	lr
 80019f8:	40012c00 	.word	0x40012c00

080019fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b087      	sub	sp, #28
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6a1b      	ldr	r3, [r3, #32]
 8001a0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6a1b      	ldr	r3, [r3, #32]
 8001a16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f023 0303 	bic.w	r3, r3, #3
 8001a32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	68fa      	ldr	r2, [r7, #12]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001a44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	021b      	lsls	r3, r3, #8
 8001a4c:	697a      	ldr	r2, [r7, #20]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a1d      	ldr	r2, [pc, #116]	; (8001acc <TIM_OC3_SetConfig+0xd0>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d10d      	bne.n	8001a76 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001a60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	021b      	lsls	r3, r3, #8
 8001a68:	697a      	ldr	r2, [r7, #20]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001a74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a14      	ldr	r2, [pc, #80]	; (8001acc <TIM_OC3_SetConfig+0xd0>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d113      	bne.n	8001aa6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	695b      	ldr	r3, [r3, #20]
 8001a92:	011b      	lsls	r3, r3, #4
 8001a94:	693a      	ldr	r2, [r7, #16]
 8001a96:	4313      	orrs	r3, r2
 8001a98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	699b      	ldr	r3, [r3, #24]
 8001a9e:	011b      	lsls	r3, r3, #4
 8001aa0:	693a      	ldr	r2, [r7, #16]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	693a      	ldr	r2, [r7, #16]
 8001aaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	68fa      	ldr	r2, [r7, #12]
 8001ab0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685a      	ldr	r2, [r3, #4]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	621a      	str	r2, [r3, #32]
}
 8001ac0:	bf00      	nop
 8001ac2:	371c      	adds	r7, #28
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bc80      	pop	{r7}
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	40012c00 	.word	0x40012c00

08001ad0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b087      	sub	sp, #28
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6a1b      	ldr	r3, [r3, #32]
 8001ade:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6a1b      	ldr	r3, [r3, #32]
 8001aea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	021b      	lsls	r3, r3, #8
 8001b0e:	68fa      	ldr	r2, [r7, #12]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001b1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	031b      	lsls	r3, r3, #12
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	4a0f      	ldr	r2, [pc, #60]	; (8001b68 <TIM_OC4_SetConfig+0x98>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d109      	bne.n	8001b44 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001b36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	695b      	ldr	r3, [r3, #20]
 8001b3c:	019b      	lsls	r3, r3, #6
 8001b3e:	697a      	ldr	r2, [r7, #20]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	697a      	ldr	r2, [r7, #20]
 8001b48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685a      	ldr	r2, [r3, #4]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	621a      	str	r2, [r3, #32]
}
 8001b5e:	bf00      	nop
 8001b60:	371c      	adds	r7, #28
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr
 8001b68:	40012c00 	.word	0x40012c00

08001b6c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b84:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	697a      	ldr	r2, [r7, #20]
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	f023 0307 	bic.w	r3, r3, #7
 8001b96:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	697a      	ldr	r2, [r7, #20]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	697a      	ldr	r2, [r7, #20]
 8001ba8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b30      	cmp	r3, #48	; 0x30
 8001bb0:	d05c      	beq.n	8001c6c <TIM_SlaveTimer_SetConfig+0x100>
 8001bb2:	2b30      	cmp	r3, #48	; 0x30
 8001bb4:	d806      	bhi.n	8001bc4 <TIM_SlaveTimer_SetConfig+0x58>
 8001bb6:	2b10      	cmp	r3, #16
 8001bb8:	d058      	beq.n	8001c6c <TIM_SlaveTimer_SetConfig+0x100>
 8001bba:	2b20      	cmp	r3, #32
 8001bbc:	d056      	beq.n	8001c6c <TIM_SlaveTimer_SetConfig+0x100>
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d054      	beq.n	8001c6c <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8001bc2:	e054      	b.n	8001c6e <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8001bc4:	2b50      	cmp	r3, #80	; 0x50
 8001bc6:	d03d      	beq.n	8001c44 <TIM_SlaveTimer_SetConfig+0xd8>
 8001bc8:	2b50      	cmp	r3, #80	; 0x50
 8001bca:	d802      	bhi.n	8001bd2 <TIM_SlaveTimer_SetConfig+0x66>
 8001bcc:	2b40      	cmp	r3, #64	; 0x40
 8001bce:	d010      	beq.n	8001bf2 <TIM_SlaveTimer_SetConfig+0x86>
      break;
 8001bd0:	e04d      	b.n	8001c6e <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8001bd2:	2b60      	cmp	r3, #96	; 0x60
 8001bd4:	d040      	beq.n	8001c58 <TIM_SlaveTimer_SetConfig+0xec>
 8001bd6:	2b70      	cmp	r3, #112	; 0x70
 8001bd8:	d000      	beq.n	8001bdc <TIM_SlaveTimer_SetConfig+0x70>
      break;
 8001bda:	e048      	b.n	8001c6e <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6818      	ldr	r0, [r3, #0]
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	68d9      	ldr	r1, [r3, #12]
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	689a      	ldr	r2, [r3, #8]
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	691b      	ldr	r3, [r3, #16]
 8001bec:	f000 f9c8 	bl	8001f80 <TIM_ETR_SetConfig>
      break;
 8001bf0:	e03d      	b.n	8001c6e <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2b05      	cmp	r3, #5
 8001bf8:	d101      	bne.n	8001bfe <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e038      	b.n	8001c70 <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	6a1b      	ldr	r3, [r3, #32]
 8001c04:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	6a1a      	ldr	r2, [r3, #32]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f022 0201 	bic.w	r2, r2, #1
 8001c14:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c24:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	691b      	ldr	r3, [r3, #16]
 8001c2a:	011b      	lsls	r3, r3, #4
 8001c2c:	68fa      	ldr	r2, [r7, #12]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	68fa      	ldr	r2, [r7, #12]
 8001c38:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	621a      	str	r2, [r3, #32]
      break;
 8001c42:	e014      	b.n	8001c6e <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6818      	ldr	r0, [r3, #0]
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	6899      	ldr	r1, [r3, #8]
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	691b      	ldr	r3, [r3, #16]
 8001c50:	461a      	mov	r2, r3
 8001c52:	f000 f86b 	bl	8001d2c <TIM_TI1_ConfigInputStage>
      break;
 8001c56:	e00a      	b.n	8001c6e <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6818      	ldr	r0, [r3, #0]
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	6899      	ldr	r1, [r3, #8]
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	691b      	ldr	r3, [r3, #16]
 8001c64:	461a      	mov	r2, r3
 8001c66:	f000 f8cb 	bl	8001e00 <TIM_TI2_ConfigInputStage>
      break;
 8001c6a:	e000      	b.n	8001c6e <TIM_SlaveTimer_SetConfig+0x102>
      break;
 8001c6c:	bf00      	nop
  }
  return HAL_OK;
 8001c6e:	2300      	movs	r3, #0
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3718      	adds	r7, #24
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b087      	sub	sp, #28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
 8001c84:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	f023 0201 	bic.w	r2, r3, #1
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	699b      	ldr	r3, [r3, #24]
 8001c96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6a1b      	ldr	r3, [r3, #32]
 8001c9c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	4a1f      	ldr	r2, [pc, #124]	; (8001d20 <TIM_TI1_SetConfig+0xa8>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d00b      	beq.n	8001cbe <TIM_TI1_SetConfig+0x46>
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cac:	d007      	beq.n	8001cbe <TIM_TI1_SetConfig+0x46>
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	4a1c      	ldr	r2, [pc, #112]	; (8001d24 <TIM_TI1_SetConfig+0xac>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d003      	beq.n	8001cbe <TIM_TI1_SetConfig+0x46>
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	4a1b      	ldr	r2, [pc, #108]	; (8001d28 <TIM_TI1_SetConfig+0xb0>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d101      	bne.n	8001cc2 <TIM_TI1_SetConfig+0x4a>
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e000      	b.n	8001cc4 <TIM_TI1_SetConfig+0x4c>
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d008      	beq.n	8001cda <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f023 0303 	bic.w	r3, r3, #3
 8001cce:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8001cd0:	697a      	ldr	r2, [r7, #20]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	617b      	str	r3, [r7, #20]
 8001cd8:	e003      	b.n	8001ce2 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	f043 0301 	orr.w	r3, r3, #1
 8001ce0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ce8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	011b      	lsls	r3, r3, #4
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	697a      	ldr	r2, [r7, #20]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	f023 030a 	bic.w	r3, r3, #10
 8001cfc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	f003 030a 	and.w	r3, r3, #10
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	697a      	ldr	r2, [r7, #20]
 8001d0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	621a      	str	r2, [r3, #32]
}
 8001d16:	bf00      	nop
 8001d18:	371c      	adds	r7, #28
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr
 8001d20:	40012c00 	.word	0x40012c00
 8001d24:	40000400 	.word	0x40000400
 8001d28:	40000800 	.word	0x40000800

08001d2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b087      	sub	sp, #28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	6a1b      	ldr	r3, [r3, #32]
 8001d3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6a1b      	ldr	r3, [r3, #32]
 8001d42:	f023 0201 	bic.w	r2, r3, #1
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	699b      	ldr	r3, [r3, #24]
 8001d4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001d56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	011b      	lsls	r3, r3, #4
 8001d5c:	693a      	ldr	r2, [r7, #16]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	f023 030a 	bic.w	r3, r3, #10
 8001d68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001d6a:	697a      	ldr	r2, [r7, #20]
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	697a      	ldr	r2, [r7, #20]
 8001d7c:	621a      	str	r2, [r3, #32]
}
 8001d7e:	bf00      	nop
 8001d80:	371c      	adds	r7, #28
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bc80      	pop	{r7}
 8001d86:	4770      	bx	lr

08001d88 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b087      	sub	sp, #28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
 8001d94:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	f023 0210 	bic.w	r2, r3, #16
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	699b      	ldr	r3, [r3, #24]
 8001da6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6a1b      	ldr	r3, [r3, #32]
 8001dac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001db4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	021b      	lsls	r3, r3, #8
 8001dba:	697a      	ldr	r2, [r7, #20]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001dc6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	031b      	lsls	r3, r3, #12
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	697a      	ldr	r2, [r7, #20]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001dda:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	011b      	lsls	r3, r3, #4
 8001de0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	697a      	ldr	r2, [r7, #20]
 8001dee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	621a      	str	r2, [r3, #32]
}
 8001df6:	bf00      	nop
 8001df8:	371c      	adds	r7, #28
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr

08001e00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b087      	sub	sp, #28
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	60f8      	str	r0, [r7, #12]
 8001e08:	60b9      	str	r1, [r7, #8]
 8001e0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	6a1b      	ldr	r3, [r3, #32]
 8001e10:	f023 0210 	bic.w	r2, r3, #16
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001e2a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	031b      	lsls	r3, r3, #12
 8001e30:	697a      	ldr	r2, [r7, #20]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001e3c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	011b      	lsls	r3, r3, #4
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	693a      	ldr	r2, [r7, #16]
 8001e52:	621a      	str	r2, [r3, #32]
}
 8001e54:	bf00      	nop
 8001e56:	371c      	adds	r7, #28
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bc80      	pop	{r7}
 8001e5c:	4770      	bx	lr

08001e5e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b087      	sub	sp, #28
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	60f8      	str	r0, [r7, #12]
 8001e66:	60b9      	str	r1, [r7, #8]
 8001e68:	607a      	str	r2, [r7, #4]
 8001e6a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	69db      	ldr	r3, [r3, #28]
 8001e7c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6a1b      	ldr	r3, [r3, #32]
 8001e82:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	f023 0303 	bic.w	r3, r3, #3
 8001e8a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8001e8c:	697a      	ldr	r2, [r7, #20]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e9a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	011b      	lsls	r3, r3, #4
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	697a      	ldr	r2, [r7, #20]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001eae:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	021b      	lsls	r3, r3, #8
 8001eb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	697a      	ldr	r2, [r7, #20]
 8001ec2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	693a      	ldr	r2, [r7, #16]
 8001ec8:	621a      	str	r2, [r3, #32]
}
 8001eca:	bf00      	nop
 8001ecc:	371c      	adds	r7, #28
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr

08001ed4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b087      	sub	sp, #28
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
 8001ee0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	6a1b      	ldr	r3, [r3, #32]
 8001ee6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	69db      	ldr	r3, [r3, #28]
 8001ef2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6a1b      	ldr	r3, [r3, #32]
 8001ef8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f00:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	021b      	lsls	r3, r3, #8
 8001f06:	697a      	ldr	r2, [r7, #20]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001f12:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	031b      	lsls	r3, r3, #12
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001f26:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	031b      	lsls	r3, r3, #12
 8001f2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	697a      	ldr	r2, [r7, #20]
 8001f3a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	621a      	str	r2, [r3, #32]
}
 8001f42:	bf00      	nop
 8001f44:	371c      	adds	r7, #28
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bc80      	pop	{r7}
 8001f4a:	4770      	bx	lr

08001f4c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b085      	sub	sp, #20
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f62:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001f64:	683a      	ldr	r2, [r7, #0]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	f043 0307 	orr.w	r3, r3, #7
 8001f6e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	609a      	str	r2, [r3, #8]
}
 8001f76:	bf00      	nop
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr

08001f80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b087      	sub	sp, #28
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	60b9      	str	r1, [r7, #8]
 8001f8a:	607a      	str	r2, [r7, #4]
 8001f8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	021a      	lsls	r2, r3, #8
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	431a      	orrs	r2, r3
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	697a      	ldr	r2, [r7, #20]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	697a      	ldr	r2, [r7, #20]
 8001fb2:	609a      	str	r2, [r3, #8]
}
 8001fb4:	bf00      	nop
 8001fb6:	371c      	adds	r7, #28
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bc80      	pop	{r7}
 8001fbc:	4770      	bx	lr

08001fbe <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	b087      	sub	sp, #28
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	60f8      	str	r0, [r7, #12]
 8001fc6:	60b9      	str	r1, [r7, #8]
 8001fc8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	f003 031f 	and.w	r3, r3, #31
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	6a1a      	ldr	r2, [r3, #32]
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	43db      	mvns	r3, r3
 8001fe0:	401a      	ands	r2, r3
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6a1a      	ldr	r2, [r3, #32]
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	f003 031f 	and.w	r3, r3, #31
 8001ff0:	6879      	ldr	r1, [r7, #4]
 8001ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff6:	431a      	orrs	r2, r3
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	621a      	str	r2, [r3, #32]
}
 8001ffc:	bf00      	nop
 8001ffe:	371c      	adds	r7, #28
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr

08002006 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002006:	b480      	push	{r7}
 8002008:	b085      	sub	sp, #20
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
 800200e:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002016:	2b01      	cmp	r3, #1
 8002018:	d101      	bne.n	800201e <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800201a:	2302      	movs	r3, #2
 800201c:	e032      	b.n	8002084 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2201      	movs	r2, #1
 8002022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2202      	movs	r2, #2
 800202a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002044:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	4313      	orrs	r3, r2
 800204e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002056:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	68ba      	ldr	r2, [r7, #8]
 800205e:	4313      	orrs	r3, r2
 8002060:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	68ba      	ldr	r2, [r7, #8]
 8002070:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2201      	movs	r2, #1
 8002076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	3714      	adds	r7, #20
 8002088:	46bd      	mov	sp, r7
 800208a:	bc80      	pop	{r7}
 800208c:	4770      	bx	lr
	...

08002090 <AH_BL>:
//	CLowOFF;
//}


void AH_BL(uint32_t Pulsewidth)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]

	TIM2->CCR1=Pulsewidth; 	//Phase A   PWM
 8002098:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6353      	str	r3, [r2, #52]	; 0x34
	TIM2->CCR2=0;		   	//Phase B   0
 80020a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020a4:	2200      	movs	r2, #0
 80020a6:	639a      	str	r2, [r3, #56]	; 0x38
	TIM2->CCR3=0;			//Phase c   0
 80020a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020ac:	2200      	movs	r2, #0
 80020ae:	63da      	str	r2, [r3, #60]	; 0x3c

	ALowOFF;
 80020b0:	4b0b      	ldr	r3, [pc, #44]	; (80020e0 <AH_BL+0x50>)
 80020b2:	691b      	ldr	r3, [r3, #16]
 80020b4:	4a0a      	ldr	r2, [pc, #40]	; (80020e0 <AH_BL+0x50>)
 80020b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80020ba:	6113      	str	r3, [r2, #16]
	BLowON;
 80020bc:	4b08      	ldr	r3, [pc, #32]	; (80020e0 <AH_BL+0x50>)
 80020be:	691b      	ldr	r3, [r3, #16]
 80020c0:	4a07      	ldr	r2, [pc, #28]	; (80020e0 <AH_BL+0x50>)
 80020c2:	f043 0310 	orr.w	r3, r3, #16
 80020c6:	6113      	str	r3, [r2, #16]
	CLowOFF;
 80020c8:	4b05      	ldr	r3, [pc, #20]	; (80020e0 <AH_BL+0x50>)
 80020ca:	691b      	ldr	r3, [r3, #16]
 80020cc:	4a04      	ldr	r2, [pc, #16]	; (80020e0 <AH_BL+0x50>)
 80020ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020d2:	6113      	str	r3, [r2, #16]
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	bc80      	pop	{r7}
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	40010800 	.word	0x40010800

080020e4 <AH_CL>:

//Phase A PWM, C low, B open
void AH_CL(uint32_t Pulsewidth)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
	TIM2->CCR1=Pulsewidth; 	//Phase A	PWM
 80020ec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6353      	str	r3, [r2, #52]	; 0x34
	TIM2->CCR2=0;		   	//Phase B   0
 80020f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020f8:	2200      	movs	r2, #0
 80020fa:	639a      	str	r2, [r3, #56]	; 0x38
	TIM2->CCR3=0;			//Phase c   0
 80020fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002100:	2200      	movs	r2, #0
 8002102:	63da      	str	r2, [r3, #60]	; 0x3c

	ALowOFF;
 8002104:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <AH_CL+0x50>)
 8002106:	691b      	ldr	r3, [r3, #16]
 8002108:	4a0a      	ldr	r2, [pc, #40]	; (8002134 <AH_CL+0x50>)
 800210a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800210e:	6113      	str	r3, [r2, #16]
	BLowOFF;
 8002110:	4b08      	ldr	r3, [pc, #32]	; (8002134 <AH_CL+0x50>)
 8002112:	691b      	ldr	r3, [r3, #16]
 8002114:	4a07      	ldr	r2, [pc, #28]	; (8002134 <AH_CL+0x50>)
 8002116:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800211a:	6113      	str	r3, [r2, #16]
	CLowON;
 800211c:	4b05      	ldr	r3, [pc, #20]	; (8002134 <AH_CL+0x50>)
 800211e:	691b      	ldr	r3, [r3, #16]
 8002120:	4a04      	ldr	r2, [pc, #16]	; (8002134 <AH_CL+0x50>)
 8002122:	f043 0320 	orr.w	r3, r3, #32
 8002126:	6113      	str	r3, [r2, #16]
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	bc80      	pop	{r7}
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	40010800 	.word	0x40010800

08002138 <BH_CL>:

//Phase B PWM, C low, A open
void BH_CL(uint32_t Pulsewidth)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
	TIM2->CCR1=0; 			//Phase A 	0
 8002140:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002144:	2200      	movs	r2, #0
 8002146:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2=Pulsewidth;	//Phase B   PWM
 8002148:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6393      	str	r3, [r2, #56]	; 0x38
	TIM2->CCR3=0;			//Phase c   0
 8002150:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002154:	2200      	movs	r2, #0
 8002156:	63da      	str	r2, [r3, #60]	; 0x3c

	ALowOFF;
 8002158:	4b0b      	ldr	r3, [pc, #44]	; (8002188 <BH_CL+0x50>)
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	4a0a      	ldr	r2, [pc, #40]	; (8002188 <BH_CL+0x50>)
 800215e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002162:	6113      	str	r3, [r2, #16]
	BLowOFF;
 8002164:	4b08      	ldr	r3, [pc, #32]	; (8002188 <BH_CL+0x50>)
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	4a07      	ldr	r2, [pc, #28]	; (8002188 <BH_CL+0x50>)
 800216a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800216e:	6113      	str	r3, [r2, #16]
	CLowON;
 8002170:	4b05      	ldr	r3, [pc, #20]	; (8002188 <BH_CL+0x50>)
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	4a04      	ldr	r2, [pc, #16]	; (8002188 <BH_CL+0x50>)
 8002176:	f043 0320 	orr.w	r3, r3, #32
 800217a:	6113      	str	r3, [r2, #16]
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	bc80      	pop	{r7}
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	40010800 	.word	0x40010800

0800218c <BH_AL>:

//Phase B PWM, A low, C open
void BH_AL(uint32_t Pulsewidth)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
	TIM2->CCR1=0; 			//Phase A 	0
 8002194:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002198:	2200      	movs	r2, #0
 800219a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2=Pulsewidth;	//Phase B   PWM
 800219c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6393      	str	r3, [r2, #56]	; 0x38
	TIM2->CCR3=0;			//Phase c   0
 80021a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80021a8:	2200      	movs	r2, #0
 80021aa:	63da      	str	r2, [r3, #60]	; 0x3c


	ALowON;
 80021ac:	4b0b      	ldr	r3, [pc, #44]	; (80021dc <BH_AL+0x50>)
 80021ae:	691b      	ldr	r3, [r3, #16]
 80021b0:	4a0a      	ldr	r2, [pc, #40]	; (80021dc <BH_AL+0x50>)
 80021b2:	f043 0308 	orr.w	r3, r3, #8
 80021b6:	6113      	str	r3, [r2, #16]
	BLowOFF;
 80021b8:	4b08      	ldr	r3, [pc, #32]	; (80021dc <BH_AL+0x50>)
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	4a07      	ldr	r2, [pc, #28]	; (80021dc <BH_AL+0x50>)
 80021be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80021c2:	6113      	str	r3, [r2, #16]
	CLowOFF;
 80021c4:	4b05      	ldr	r3, [pc, #20]	; (80021dc <BH_AL+0x50>)
 80021c6:	691b      	ldr	r3, [r3, #16]
 80021c8:	4a04      	ldr	r2, [pc, #16]	; (80021dc <BH_AL+0x50>)
 80021ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021ce:	6113      	str	r3, [r2, #16]
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bc80      	pop	{r7}
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	40010800 	.word	0x40010800

080021e0 <CH_AL>:

//Phase C PWM, A low, B open
void CH_AL(uint32_t Pulsewidth)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
	TIM2->CCR1=0; 			//Phase A 	0
 80021e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80021ec:	2200      	movs	r2, #0
 80021ee:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2=0;			//Phase B   0
 80021f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80021f4:	2200      	movs	r2, #0
 80021f6:	639a      	str	r2, [r3, #56]	; 0x38
	TIM2->CCR3=Pulsewidth;	//Phase c   PWM
 80021f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	63d3      	str	r3, [r2, #60]	; 0x3c

	ALowON;
 8002200:	4b0b      	ldr	r3, [pc, #44]	; (8002230 <CH_AL+0x50>)
 8002202:	691b      	ldr	r3, [r3, #16]
 8002204:	4a0a      	ldr	r2, [pc, #40]	; (8002230 <CH_AL+0x50>)
 8002206:	f043 0308 	orr.w	r3, r3, #8
 800220a:	6113      	str	r3, [r2, #16]
	BLowOFF;
 800220c:	4b08      	ldr	r3, [pc, #32]	; (8002230 <CH_AL+0x50>)
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	4a07      	ldr	r2, [pc, #28]	; (8002230 <CH_AL+0x50>)
 8002212:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002216:	6113      	str	r3, [r2, #16]
	CLowOFF;
 8002218:	4b05      	ldr	r3, [pc, #20]	; (8002230 <CH_AL+0x50>)
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	4a04      	ldr	r2, [pc, #16]	; (8002230 <CH_AL+0x50>)
 800221e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002222:	6113      	str	r3, [r2, #16]
}
 8002224:	bf00      	nop
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	bc80      	pop	{r7}
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	40010800 	.word	0x40010800

08002234 <CH_BL>:

//Phase C PWM, B low, C open
void CH_BL(uint32_t Pulsewidth)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
	TIM2->CCR1=0; 			//Phase A 	0
 800223c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002240:	2200      	movs	r2, #0
 8002242:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2=0;			//Phase B   0
 8002244:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002248:	2200      	movs	r2, #0
 800224a:	639a      	str	r2, [r3, #56]	; 0x38
	TIM2->CCR3=Pulsewidth;	//Phase c   PWM
 800224c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	63d3      	str	r3, [r2, #60]	; 0x3c

	ALowOFF;
 8002254:	4b0b      	ldr	r3, [pc, #44]	; (8002284 <CH_BL+0x50>)
 8002256:	691b      	ldr	r3, [r3, #16]
 8002258:	4a0a      	ldr	r2, [pc, #40]	; (8002284 <CH_BL+0x50>)
 800225a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800225e:	6113      	str	r3, [r2, #16]
	BLowON;
 8002260:	4b08      	ldr	r3, [pc, #32]	; (8002284 <CH_BL+0x50>)
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	4a07      	ldr	r2, [pc, #28]	; (8002284 <CH_BL+0x50>)
 8002266:	f043 0310 	orr.w	r3, r3, #16
 800226a:	6113      	str	r3, [r2, #16]
	CLowOFF;
 800226c:	4b05      	ldr	r3, [pc, #20]	; (8002284 <CH_BL+0x50>)
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	4a04      	ldr	r2, [pc, #16]	; (8002284 <CH_BL+0x50>)
 8002272:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002276:	6113      	str	r3, [r2, #16]
}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	bc80      	pop	{r7}
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	40010800 	.word	0x40010800

08002288 <AllPhaseOFF>:

void AllPhaseOFF()
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
	TIM2->CCR1=0;		 	//Phase A   0
 800228c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002290:	2200      	movs	r2, #0
 8002292:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2=0;		   	//Phase B   0
 8002294:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002298:	2200      	movs	r2, #0
 800229a:	639a      	str	r2, [r3, #56]	; 0x38
	TIM2->CCR3=0;			//Phase c   0
 800229c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80022a0:	2200      	movs	r2, #0
 80022a2:	63da      	str	r2, [r3, #60]	; 0x3c

	ALowOFF;
 80022a4:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <AllPhaseOFF+0x48>)
 80022a6:	691b      	ldr	r3, [r3, #16]
 80022a8:	4a09      	ldr	r2, [pc, #36]	; (80022d0 <AllPhaseOFF+0x48>)
 80022aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80022ae:	6113      	str	r3, [r2, #16]
	BLowOFF;
 80022b0:	4b07      	ldr	r3, [pc, #28]	; (80022d0 <AllPhaseOFF+0x48>)
 80022b2:	691b      	ldr	r3, [r3, #16]
 80022b4:	4a06      	ldr	r2, [pc, #24]	; (80022d0 <AllPhaseOFF+0x48>)
 80022b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022ba:	6113      	str	r3, [r2, #16]
	CLowOFF;
 80022bc:	4b04      	ldr	r3, [pc, #16]	; (80022d0 <AllPhaseOFF+0x48>)
 80022be:	691b      	ldr	r3, [r3, #16]
 80022c0:	4a03      	ldr	r2, [pc, #12]	; (80022d0 <AllPhaseOFF+0x48>)
 80022c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022c6:	6113      	str	r3, [r2, #16]
}
 80022c8:	bf00      	nop
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bc80      	pop	{r7}
 80022ce:	4770      	bx	lr
 80022d0:	40010800 	.word	0x40010800

080022d4 <set_next_step>:

void set_next_step(uint32_t state, uint32_t Pulsewidth)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
  switch(state)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2b05      	cmp	r3, #5
 80022e2:	d827      	bhi.n	8002334 <set_next_step+0x60>
 80022e4:	a201      	add	r2, pc, #4	; (adr r2, 80022ec <set_next_step+0x18>)
 80022e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ea:	bf00      	nop
 80022ec:	08002305 	.word	0x08002305
 80022f0:	0800230d 	.word	0x0800230d
 80022f4:	08002315 	.word	0x08002315
 80022f8:	0800231d 	.word	0x0800231d
 80022fc:	08002325 	.word	0x08002325
 8002300:	0800232d 	.word	0x0800232d
  {
    case 0:
      AH_BL(Pulsewidth);
 8002304:	6838      	ldr	r0, [r7, #0]
 8002306:	f7ff fec3 	bl	8002090 <AH_BL>
      break;
 800230a:	e013      	b.n	8002334 <set_next_step+0x60>
    case 1:
      AH_CL(Pulsewidth);
 800230c:	6838      	ldr	r0, [r7, #0]
 800230e:	f7ff fee9 	bl	80020e4 <AH_CL>
      break;
 8002312:	e00f      	b.n	8002334 <set_next_step+0x60>
    case 2:
      BH_CL(Pulsewidth);
 8002314:	6838      	ldr	r0, [r7, #0]
 8002316:	f7ff ff0f 	bl	8002138 <BH_CL>
      break;
 800231a:	e00b      	b.n	8002334 <set_next_step+0x60>
    case 3:
      BH_AL(Pulsewidth);
 800231c:	6838      	ldr	r0, [r7, #0]
 800231e:	f7ff ff35 	bl	800218c <BH_AL>
      break;
 8002322:	e007      	b.n	8002334 <set_next_step+0x60>
    case 4:
      CH_AL(Pulsewidth);
 8002324:	6838      	ldr	r0, [r7, #0]
 8002326:	f7ff ff5b 	bl	80021e0 <CH_AL>
      break;
 800232a:	e003      	b.n	8002334 <set_next_step+0x60>
    case 5:
      CH_BL(Pulsewidth);
 800232c:	6838      	ldr	r0, [r7, #0]
 800232e:	f7ff ff81 	bl	8002234 <CH_BL>
      break;
 8002332:	bf00      	nop
  }
}
 8002334:	bf00      	nop
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002344:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002348:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	2b00      	cmp	r3, #0
 8002352:	d013      	beq.n	800237c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002354:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002358:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800235c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002360:	2b00      	cmp	r3, #0
 8002362:	d00b      	beq.n	800237c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002364:	e000      	b.n	8002368 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002366:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002368:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d0f9      	beq.n	8002366 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002372:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	b2d2      	uxtb	r2, r2
 800237a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800237c:	687b      	ldr	r3, [r7, #4]
}
 800237e:	4618      	mov	r0, r3
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr

08002388 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	//enable DWT counter
	DWT->CYCCNT = 0;
 800238c:	4b23      	ldr	r3, [pc, #140]	; (800241c <main+0x94>)
 800238e:	2200      	movs	r2, #0
 8002390:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= 1;
 8002392:	4b22      	ldr	r3, [pc, #136]	; (800241c <main+0x94>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a21      	ldr	r2, [pc, #132]	; (800241c <main+0x94>)
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	6013      	str	r3, [r2, #0]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800239e:	f7fd fed5 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023a2:	f000 f847 	bl	8002434 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023a6:	f000 fa0d 	bl	80027c4 <MX_GPIO_Init>
  MX_TIM1_Init();
 80023aa:	f000 f889 	bl	80024c0 <MX_TIM1_Init>
  MX_TIM2_Init();
 80023ae:	f000 f927 	bl	8002600 <MX_TIM2_Init>
  MX_TIM3_Init();
 80023b2:	f000 f9b1 	bl	8002718 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  ALowOFF;
 80023b6:	4b1a      	ldr	r3, [pc, #104]	; (8002420 <main+0x98>)
 80023b8:	691b      	ldr	r3, [r3, #16]
 80023ba:	4a19      	ldr	r2, [pc, #100]	; (8002420 <main+0x98>)
 80023bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80023c0:	6113      	str	r3, [r2, #16]
  BLowOFF;
 80023c2:	4b17      	ldr	r3, [pc, #92]	; (8002420 <main+0x98>)
 80023c4:	691b      	ldr	r3, [r3, #16]
 80023c6:	4a16      	ldr	r2, [pc, #88]	; (8002420 <main+0x98>)
 80023c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023cc:	6113      	str	r3, [r2, #16]
  CLowOFF;
 80023ce:	4b14      	ldr	r3, [pc, #80]	; (8002420 <main+0x98>)
 80023d0:	691b      	ldr	r3, [r3, #16]
 80023d2:	4a13      	ldr	r2, [pc, #76]	; (8002420 <main+0x98>)
 80023d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023d8:	6113      	str	r3, [r2, #16]
  HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_1);
 80023da:	2100      	movs	r1, #0
 80023dc:	4811      	ldr	r0, [pc, #68]	; (8002424 <main+0x9c>)
 80023de:	f7fe feb9 	bl	8001154 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_2);
 80023e2:	2104      	movs	r1, #4
 80023e4:	480f      	ldr	r0, [pc, #60]	; (8002424 <main+0x9c>)
 80023e6:	f7fe feb5 	bl	8001154 <HAL_TIM_IC_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 80023ea:	480f      	ldr	r0, [pc, #60]	; (8002428 <main+0xa0>)
 80023ec:	f7fe fdc9 	bl	8000f82 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80023f0:	2100      	movs	r1, #0
 80023f2:	480e      	ldr	r0, [pc, #56]	; (800242c <main+0xa4>)
 80023f4:	f7fe fe48 	bl	8001088 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80023f8:	2104      	movs	r1, #4
 80023fa:	480c      	ldr	r0, [pc, #48]	; (800242c <main+0xa4>)
 80023fc:	f7fe fe44 	bl	8001088 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002400:	2108      	movs	r1, #8
 8002402:	480a      	ldr	r0, [pc, #40]	; (800242c <main+0xa4>)
 8002404:	f7fe fe40 	bl	8001088 <HAL_TIM_PWM_Start>
	  //Flush buffer using function or Flush buffer using /n
	  //printf("tester%u",watch1);
	  //fflush(stdout);
	  //ITMstringSend("Hello\n\r",7); //more direct approach

	  MainLoop++;
 8002408:	4b09      	ldr	r3, [pc, #36]	; (8002430 <main+0xa8>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	3301      	adds	r3, #1
 800240e:	4a08      	ldr	r2, [pc, #32]	; (8002430 <main+0xa8>)
 8002410:	6013      	str	r3, [r2, #0]
	  HAL_Delay(100);
 8002412:	2064      	movs	r0, #100	; 0x64
 8002414:	f7fd fefc 	bl	8000210 <HAL_Delay>
	  MainLoop++;
 8002418:	e7f6      	b.n	8002408 <main+0x80>
 800241a:	bf00      	nop
 800241c:	e0001000 	.word	0xe0001000
 8002420:	40010800 	.word	0x40010800
 8002424:	20000148 	.word	0x20000148
 8002428:	20000100 	.word	0x20000100
 800242c:	20001138 	.word	0x20001138
 8002430:	20000194 	.word	0x20000194

08002434 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b090      	sub	sp, #64	; 0x40
 8002438:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800243a:	f107 0318 	add.w	r3, r7, #24
 800243e:	2228      	movs	r2, #40	; 0x28
 8002440:	2100      	movs	r1, #0
 8002442:	4618      	mov	r0, r3
 8002444:	f000 ff98 	bl	8003378 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002448:	1d3b      	adds	r3, r7, #4
 800244a:	2200      	movs	r2, #0
 800244c:	601a      	str	r2, [r3, #0]
 800244e:	605a      	str	r2, [r3, #4]
 8002450:	609a      	str	r2, [r3, #8]
 8002452:	60da      	str	r2, [r3, #12]
 8002454:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002456:	2301      	movs	r3, #1
 8002458:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800245a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800245e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8002460:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002464:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002466:	2301      	movs	r3, #1
 8002468:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800246a:	2302      	movs	r3, #2
 800246c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800246e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002472:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002474:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002478:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800247a:	f107 0318 	add.w	r3, r7, #24
 800247e:	4618      	mov	r0, r3
 8002480:	f7fe f968 	bl	8000754 <HAL_RCC_OscConfig>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <SystemClock_Config+0x5a>
  {
    Error_Handler();
 800248a:	f000 fa30 	bl	80028ee <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800248e:	230f      	movs	r3, #15
 8002490:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002492:	2302      	movs	r3, #2
 8002494:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002496:	2300      	movs	r3, #0
 8002498:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800249a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800249e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024a0:	2300      	movs	r3, #0
 80024a2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80024a4:	1d3b      	adds	r3, r7, #4
 80024a6:	2102      	movs	r1, #2
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7fe fbd3 	bl	8000c54 <HAL_RCC_ClockConfig>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80024b4:	f000 fa1b 	bl	80028ee <Error_Handler>
  }
}
 80024b8:	bf00      	nop
 80024ba:	3740      	adds	r7, #64	; 0x40
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b090      	sub	sp, #64	; 0x40
 80024c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80024ca:	2200      	movs	r2, #0
 80024cc:	601a      	str	r2, [r3, #0]
 80024ce:	605a      	str	r2, [r3, #4]
 80024d0:	609a      	str	r2, [r3, #8]
 80024d2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80024d4:	f107 031c 	add.w	r3, r7, #28
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	605a      	str	r2, [r3, #4]
 80024de:	609a      	str	r2, [r3, #8]
 80024e0:	60da      	str	r2, [r3, #12]
 80024e2:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80024e4:	f107 030c 	add.w	r3, r7, #12
 80024e8:	2200      	movs	r2, #0
 80024ea:	601a      	str	r2, [r3, #0]
 80024ec:	605a      	str	r2, [r3, #4]
 80024ee:	609a      	str	r2, [r3, #8]
 80024f0:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024f2:	1d3b      	adds	r3, r7, #4
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]
 80024f8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80024fa:	4b3f      	ldr	r3, [pc, #252]	; (80025f8 <MX_TIM1_Init+0x138>)
 80024fc:	4a3f      	ldr	r2, [pc, #252]	; (80025fc <MX_TIM1_Init+0x13c>)
 80024fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8002500:	4b3d      	ldr	r3, [pc, #244]	; (80025f8 <MX_TIM1_Init+0x138>)
 8002502:	2247      	movs	r2, #71	; 0x47
 8002504:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002506:	4b3c      	ldr	r3, [pc, #240]	; (80025f8 <MX_TIM1_Init+0x138>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800250c:	4b3a      	ldr	r3, [pc, #232]	; (80025f8 <MX_TIM1_Init+0x138>)
 800250e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002512:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002514:	4b38      	ldr	r3, [pc, #224]	; (80025f8 <MX_TIM1_Init+0x138>)
 8002516:	2200      	movs	r2, #0
 8002518:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800251a:	4b37      	ldr	r3, [pc, #220]	; (80025f8 <MX_TIM1_Init+0x138>)
 800251c:	2200      	movs	r2, #0
 800251e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002520:	4b35      	ldr	r3, [pc, #212]	; (80025f8 <MX_TIM1_Init+0x138>)
 8002522:	2200      	movs	r2, #0
 8002524:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002526:	4834      	ldr	r0, [pc, #208]	; (80025f8 <MX_TIM1_Init+0x138>)
 8002528:	f7fe fd00 	bl	8000f2c <HAL_TIM_Base_Init>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8002532:	f000 f9dc 	bl	80028ee <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002536:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800253a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800253c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002540:	4619      	mov	r1, r3
 8002542:	482d      	ldr	r0, [pc, #180]	; (80025f8 <MX_TIM1_Init+0x138>)
 8002544:	f7fe ffea 	bl	800151c <HAL_TIM_ConfigClockSource>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800254e:	f000 f9ce 	bl	80028ee <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002552:	4829      	ldr	r0, [pc, #164]	; (80025f8 <MX_TIM1_Init+0x138>)
 8002554:	f7fe fdca 	bl	80010ec <HAL_TIM_IC_Init>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 800255e:	f000 f9c6 	bl	80028ee <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002562:	2304      	movs	r3, #4
 8002564:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8002566:	2350      	movs	r3, #80	; 0x50
 8002568:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800256a:	2300      	movs	r3, #0
 800256c:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800256e:	2300      	movs	r3, #0
 8002570:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8002576:	f107 031c 	add.w	r3, r7, #28
 800257a:	4619      	mov	r1, r3
 800257c:	481e      	ldr	r0, [pc, #120]	; (80025f8 <MX_TIM1_Init+0x138>)
 800257e:	f7ff f884 	bl	800168a <HAL_TIM_SlaveConfigSynchro>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8002588:	f000 f9b1 	bl	80028ee <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800258c:	2300      	movs	r3, #0
 800258e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002590:	2301      	movs	r3, #1
 8002592:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8002598:	2300      	movs	r3, #0
 800259a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800259c:	f107 030c 	add.w	r3, r7, #12
 80025a0:	2200      	movs	r2, #0
 80025a2:	4619      	mov	r1, r3
 80025a4:	4814      	ldr	r0, [pc, #80]	; (80025f8 <MX_TIM1_Init+0x138>)
 80025a6:	f7fe fe57 	bl	8001258 <HAL_TIM_IC_ConfigChannel>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80025b0:	f000 f99d 	bl	80028ee <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80025b4:	2302      	movs	r3, #2
 80025b6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80025b8:	2302      	movs	r3, #2
 80025ba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80025bc:	f107 030c 	add.w	r3, r7, #12
 80025c0:	2204      	movs	r2, #4
 80025c2:	4619      	mov	r1, r3
 80025c4:	480c      	ldr	r0, [pc, #48]	; (80025f8 <MX_TIM1_Init+0x138>)
 80025c6:	f7fe fe47 	bl	8001258 <HAL_TIM_IC_ConfigChannel>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 80025d0:	f000 f98d 	bl	80028ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025d4:	2300      	movs	r3, #0
 80025d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025d8:	2300      	movs	r3, #0
 80025da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80025dc:	1d3b      	adds	r3, r7, #4
 80025de:	4619      	mov	r1, r3
 80025e0:	4805      	ldr	r0, [pc, #20]	; (80025f8 <MX_TIM1_Init+0x138>)
 80025e2:	f7ff fd10 	bl	8002006 <HAL_TIMEx_MasterConfigSynchronization>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 80025ec:	f000 f97f 	bl	80028ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80025f0:	bf00      	nop
 80025f2:	3740      	adds	r7, #64	; 0x40
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	20000148 	.word	0x20000148
 80025fc:	40012c00 	.word	0x40012c00

08002600 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08e      	sub	sp, #56	; 0x38
 8002604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002606:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800260a:	2200      	movs	r2, #0
 800260c:	601a      	str	r2, [r3, #0]
 800260e:	605a      	str	r2, [r3, #4]
 8002610:	609a      	str	r2, [r3, #8]
 8002612:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002614:	f107 0320 	add.w	r3, r7, #32
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800261e:	1d3b      	adds	r3, r7, #4
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	60da      	str	r2, [r3, #12]
 800262a:	611a      	str	r2, [r3, #16]
 800262c:	615a      	str	r2, [r3, #20]
 800262e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002630:	4b38      	ldr	r3, [pc, #224]	; (8002714 <MX_TIM2_Init+0x114>)
 8002632:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002636:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3;
 8002638:	4b36      	ldr	r3, [pc, #216]	; (8002714 <MX_TIM2_Init+0x114>)
 800263a:	2203      	movs	r2, #3
 800263c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800263e:	4b35      	ldr	r3, [pc, #212]	; (8002714 <MX_TIM2_Init+0x114>)
 8002640:	2200      	movs	r2, #0
 8002642:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8002644:	4b33      	ldr	r3, [pc, #204]	; (8002714 <MX_TIM2_Init+0x114>)
 8002646:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800264a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800264c:	4b31      	ldr	r3, [pc, #196]	; (8002714 <MX_TIM2_Init+0x114>)
 800264e:	2200      	movs	r2, #0
 8002650:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002652:	4b30      	ldr	r3, [pc, #192]	; (8002714 <MX_TIM2_Init+0x114>)
 8002654:	2200      	movs	r2, #0
 8002656:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002658:	482e      	ldr	r0, [pc, #184]	; (8002714 <MX_TIM2_Init+0x114>)
 800265a:	f7fe fc67 	bl	8000f2c <HAL_TIM_Base_Init>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002664:	f000 f943 	bl	80028ee <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002668:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800266c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800266e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002672:	4619      	mov	r1, r3
 8002674:	4827      	ldr	r0, [pc, #156]	; (8002714 <MX_TIM2_Init+0x114>)
 8002676:	f7fe ff51 	bl	800151c <HAL_TIM_ConfigClockSource>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002680:	f000 f935 	bl	80028ee <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002684:	4823      	ldr	r0, [pc, #140]	; (8002714 <MX_TIM2_Init+0x114>)
 8002686:	f7fe fcca 	bl	800101e <HAL_TIM_PWM_Init>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002690:	f000 f92d 	bl	80028ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002694:	2300      	movs	r3, #0
 8002696:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002698:	2300      	movs	r3, #0
 800269a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800269c:	f107 0320 	add.w	r3, r7, #32
 80026a0:	4619      	mov	r1, r3
 80026a2:	481c      	ldr	r0, [pc, #112]	; (8002714 <MX_TIM2_Init+0x114>)
 80026a4:	f7ff fcaf 	bl	8002006 <HAL_TIMEx_MasterConfigSynchronization>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80026ae:	f000 f91e 	bl	80028ee <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026b2:	2360      	movs	r3, #96	; 0x60
 80026b4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80026b6:	2300      	movs	r3, #0
 80026b8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026ba:	2300      	movs	r3, #0
 80026bc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026be:	2300      	movs	r3, #0
 80026c0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026c2:	1d3b      	adds	r3, r7, #4
 80026c4:	2200      	movs	r2, #0
 80026c6:	4619      	mov	r1, r3
 80026c8:	4812      	ldr	r0, [pc, #72]	; (8002714 <MX_TIM2_Init+0x114>)
 80026ca:	f7fe fe61 	bl	8001390 <HAL_TIM_PWM_ConfigChannel>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d001      	beq.n	80026d8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80026d4:	f000 f90b 	bl	80028ee <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80026d8:	1d3b      	adds	r3, r7, #4
 80026da:	2204      	movs	r2, #4
 80026dc:	4619      	mov	r1, r3
 80026de:	480d      	ldr	r0, [pc, #52]	; (8002714 <MX_TIM2_Init+0x114>)
 80026e0:	f7fe fe56 	bl	8001390 <HAL_TIM_PWM_ConfigChannel>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80026ea:	f000 f900 	bl	80028ee <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80026ee:	1d3b      	adds	r3, r7, #4
 80026f0:	2208      	movs	r2, #8
 80026f2:	4619      	mov	r1, r3
 80026f4:	4807      	ldr	r0, [pc, #28]	; (8002714 <MX_TIM2_Init+0x114>)
 80026f6:	f7fe fe4b 	bl	8001390 <HAL_TIM_PWM_ConfigChannel>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8002700:	f000 f8f5 	bl	80028ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002704:	4803      	ldr	r0, [pc, #12]	; (8002714 <MX_TIM2_Init+0x114>)
 8002706:	f000 f9a3 	bl	8002a50 <HAL_TIM_MspPostInit>

}
 800270a:	bf00      	nop
 800270c:	3738      	adds	r7, #56	; 0x38
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	20001138 	.word	0x20001138

08002718 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b08a      	sub	sp, #40	; 0x28
 800271c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800271e:	f107 0320 	add.w	r3, r7, #32
 8002722:	2200      	movs	r2, #0
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002728:	1d3b      	adds	r3, r7, #4
 800272a:	2200      	movs	r2, #0
 800272c:	601a      	str	r2, [r3, #0]
 800272e:	605a      	str	r2, [r3, #4]
 8002730:	609a      	str	r2, [r3, #8]
 8002732:	60da      	str	r2, [r3, #12]
 8002734:	611a      	str	r2, [r3, #16]
 8002736:	615a      	str	r2, [r3, #20]
 8002738:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800273a:	4b20      	ldr	r3, [pc, #128]	; (80027bc <MX_TIM3_Init+0xa4>)
 800273c:	4a20      	ldr	r2, [pc, #128]	; (80027c0 <MX_TIM3_Init+0xa8>)
 800273e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002740:	4b1e      	ldr	r3, [pc, #120]	; (80027bc <MX_TIM3_Init+0xa4>)
 8002742:	2200      	movs	r2, #0
 8002744:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002746:	4b1d      	ldr	r3, [pc, #116]	; (80027bc <MX_TIM3_Init+0xa4>)
 8002748:	2200      	movs	r2, #0
 800274a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 719;
 800274c:	4b1b      	ldr	r3, [pc, #108]	; (80027bc <MX_TIM3_Init+0xa4>)
 800274e:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002752:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002754:	4b19      	ldr	r3, [pc, #100]	; (80027bc <MX_TIM3_Init+0xa4>)
 8002756:	2200      	movs	r2, #0
 8002758:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800275a:	4b18      	ldr	r3, [pc, #96]	; (80027bc <MX_TIM3_Init+0xa4>)
 800275c:	2200      	movs	r2, #0
 800275e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8002760:	4816      	ldr	r0, [pc, #88]	; (80027bc <MX_TIM3_Init+0xa4>)
 8002762:	f7fe fc31 	bl	8000fc8 <HAL_TIM_OC_Init>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800276c:	f000 f8bf 	bl	80028ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002770:	2300      	movs	r3, #0
 8002772:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002774:	2300      	movs	r3, #0
 8002776:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002778:	f107 0320 	add.w	r3, r7, #32
 800277c:	4619      	mov	r1, r3
 800277e:	480f      	ldr	r0, [pc, #60]	; (80027bc <MX_TIM3_Init+0xa4>)
 8002780:	f7ff fc41 	bl	8002006 <HAL_TIMEx_MasterConfigSynchronization>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800278a:	f000 f8b0 	bl	80028ee <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800278e:	2300      	movs	r3, #0
 8002790:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002792:	2300      	movs	r3, #0
 8002794:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002796:	2300      	movs	r3, #0
 8002798:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800279a:	2300      	movs	r3, #0
 800279c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800279e:	1d3b      	adds	r3, r7, #4
 80027a0:	2200      	movs	r2, #0
 80027a2:	4619      	mov	r1, r3
 80027a4:	4805      	ldr	r0, [pc, #20]	; (80027bc <MX_TIM3_Init+0xa4>)
 80027a6:	f7fe fcf7 	bl	8001198 <HAL_TIM_OC_ConfigChannel>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80027b0:	f000 f89d 	bl	80028ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80027b4:	bf00      	nop
 80027b6:	3728      	adds	r7, #40	; 0x28
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	20000100 	.word	0x20000100
 80027c0:	40000400 	.word	0x40000400

080027c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b088      	sub	sp, #32
 80027c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ca:	f107 0310 	add.w	r3, r7, #16
 80027ce:	2200      	movs	r2, #0
 80027d0:	601a      	str	r2, [r3, #0]
 80027d2:	605a      	str	r2, [r3, #4]
 80027d4:	609a      	str	r2, [r3, #8]
 80027d6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027d8:	4b3a      	ldr	r3, [pc, #232]	; (80028c4 <MX_GPIO_Init+0x100>)
 80027da:	699b      	ldr	r3, [r3, #24]
 80027dc:	4a39      	ldr	r2, [pc, #228]	; (80028c4 <MX_GPIO_Init+0x100>)
 80027de:	f043 0320 	orr.w	r3, r3, #32
 80027e2:	6193      	str	r3, [r2, #24]
 80027e4:	4b37      	ldr	r3, [pc, #220]	; (80028c4 <MX_GPIO_Init+0x100>)
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	f003 0320 	and.w	r3, r3, #32
 80027ec:	60fb      	str	r3, [r7, #12]
 80027ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f0:	4b34      	ldr	r3, [pc, #208]	; (80028c4 <MX_GPIO_Init+0x100>)
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	4a33      	ldr	r2, [pc, #204]	; (80028c4 <MX_GPIO_Init+0x100>)
 80027f6:	f043 0304 	orr.w	r3, r3, #4
 80027fa:	6193      	str	r3, [r2, #24]
 80027fc:	4b31      	ldr	r3, [pc, #196]	; (80028c4 <MX_GPIO_Init+0x100>)
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	f003 0304 	and.w	r3, r3, #4
 8002804:	60bb      	str	r3, [r7, #8]
 8002806:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002808:	4b2e      	ldr	r3, [pc, #184]	; (80028c4 <MX_GPIO_Init+0x100>)
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	4a2d      	ldr	r2, [pc, #180]	; (80028c4 <MX_GPIO_Init+0x100>)
 800280e:	f043 0308 	orr.w	r3, r3, #8
 8002812:	6193      	str	r3, [r2, #24]
 8002814:	4b2b      	ldr	r3, [pc, #172]	; (80028c4 <MX_GPIO_Init+0x100>)
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	f003 0308 	and.w	r3, r3, #8
 800281c:	607b      	str	r3, [r7, #4]
 800281e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ALow_Pin|BLow_Pin|CLow_Pin, GPIO_PIN_RESET);
 8002820:	2200      	movs	r2, #0
 8002822:	2138      	movs	r1, #56	; 0x38
 8002824:	4828      	ldr	r0, [pc, #160]	; (80028c8 <MX_GPIO_Init+0x104>)
 8002826:	f7fd ff7d 	bl	8000724 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800282a:	2200      	movs	r2, #0
 800282c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002830:	4826      	ldr	r0, [pc, #152]	; (80028cc <MX_GPIO_Init+0x108>)
 8002832:	f7fd ff77 	bl	8000724 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ALow_Pin BLow_Pin CLow_Pin */
  GPIO_InitStruct.Pin = ALow_Pin|BLow_Pin|CLow_Pin;
 8002836:	2338      	movs	r3, #56	; 0x38
 8002838:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800283a:	2301      	movs	r3, #1
 800283c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002842:	2303      	movs	r3, #3
 8002844:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002846:	f107 0310 	add.w	r3, r7, #16
 800284a:	4619      	mov	r1, r3
 800284c:	481e      	ldr	r0, [pc, #120]	; (80028c8 <MX_GPIO_Init+0x104>)
 800284e:	f7fd fe0f 	bl	8000470 <HAL_GPIO_Init>

  /*Configure GPIO pins : Azero_Pin Bzero_Pin Czero_Pin */
  GPIO_InitStruct.Pin = Azero_Pin|Bzero_Pin|Czero_Pin;
 8002852:	f240 4303 	movw	r3, #1027	; 0x403
 8002856:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002858:	4b1d      	ldr	r3, [pc, #116]	; (80028d0 <MX_GPIO_Init+0x10c>)
 800285a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285c:	2300      	movs	r3, #0
 800285e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002860:	f107 0310 	add.w	r3, r7, #16
 8002864:	4619      	mov	r1, r3
 8002866:	4819      	ldr	r0, [pc, #100]	; (80028cc <MX_GPIO_Init+0x108>)
 8002868:	f7fd fe02 	bl	8000470 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800286c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002870:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002872:	2301      	movs	r3, #1
 8002874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002876:	2300      	movs	r3, #0
 8002878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800287a:	2302      	movs	r3, #2
 800287c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800287e:	f107 0310 	add.w	r3, r7, #16
 8002882:	4619      	mov	r1, r3
 8002884:	4811      	ldr	r0, [pc, #68]	; (80028cc <MX_GPIO_Init+0x108>)
 8002886:	f7fd fdf3 	bl	8000470 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 800288a:	2200      	movs	r2, #0
 800288c:	2101      	movs	r1, #1
 800288e:	2006      	movs	r0, #6
 8002890:	f7fd fdb7 	bl	8000402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002894:	2006      	movs	r0, #6
 8002896:	f7fd fdd0 	bl	800043a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 800289a:	2200      	movs	r2, #0
 800289c:	2101      	movs	r1, #1
 800289e:	2007      	movs	r0, #7
 80028a0:	f7fd fdaf 	bl	8000402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80028a4:	2007      	movs	r0, #7
 80028a6:	f7fd fdc8 	bl	800043a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80028aa:	2200      	movs	r2, #0
 80028ac:	2101      	movs	r1, #1
 80028ae:	2028      	movs	r0, #40	; 0x28
 80028b0:	f7fd fda7 	bl	8000402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80028b4:	2028      	movs	r0, #40	; 0x28
 80028b6:	f7fd fdc0 	bl	800043a <HAL_NVIC_EnableIRQ>

}
 80028ba:	bf00      	nop
 80028bc:	3720      	adds	r7, #32
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40021000 	.word	0x40021000
 80028c8:	40010800 	.word	0x40010800
 80028cc:	40010c00 	.word	0x40010c00
 80028d0:	10310000 	.word	0x10310000

080028d4 <__io_putchar>:
  for(i=0 ; i<len ; i++)
    ITM_SendChar((*ptr++));
}

void __io_putchar(char value) //implementation of function from syscall.c to be used in _write function to be used in printf
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	71fb      	strb	r3, [r7, #7]
	ITM_SendChar(value);
 80028de:	79fb      	ldrb	r3, [r7, #7]
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff fd2b 	bl	800233c <ITM_SendChar>
}
 80028e6:	bf00      	nop
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028ee:	b480      	push	{r7}
 80028f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80028f2:	bf00      	nop
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bc80      	pop	{r7}
 80028f8:	4770      	bx	lr
	...

080028fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b085      	sub	sp, #20
 8002900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002902:	4b15      	ldr	r3, [pc, #84]	; (8002958 <HAL_MspInit+0x5c>)
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	4a14      	ldr	r2, [pc, #80]	; (8002958 <HAL_MspInit+0x5c>)
 8002908:	f043 0301 	orr.w	r3, r3, #1
 800290c:	6193      	str	r3, [r2, #24]
 800290e:	4b12      	ldr	r3, [pc, #72]	; (8002958 <HAL_MspInit+0x5c>)
 8002910:	699b      	ldr	r3, [r3, #24]
 8002912:	f003 0301 	and.w	r3, r3, #1
 8002916:	60bb      	str	r3, [r7, #8]
 8002918:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800291a:	4b0f      	ldr	r3, [pc, #60]	; (8002958 <HAL_MspInit+0x5c>)
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	4a0e      	ldr	r2, [pc, #56]	; (8002958 <HAL_MspInit+0x5c>)
 8002920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002924:	61d3      	str	r3, [r2, #28]
 8002926:	4b0c      	ldr	r3, [pc, #48]	; (8002958 <HAL_MspInit+0x5c>)
 8002928:	69db      	ldr	r3, [r3, #28]
 800292a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800292e:	607b      	str	r3, [r7, #4]
 8002930:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002932:	4b0a      	ldr	r3, [pc, #40]	; (800295c <HAL_MspInit+0x60>)
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800293e:	60fb      	str	r3, [r7, #12]
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	4a04      	ldr	r2, [pc, #16]	; (800295c <HAL_MspInit+0x60>)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800294e:	bf00      	nop
 8002950:	3714      	adds	r7, #20
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr
 8002958:	40021000 	.word	0x40021000
 800295c:	40010000 	.word	0x40010000

08002960 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b08a      	sub	sp, #40	; 0x28
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002968:	f107 0318 	add.w	r3, r7, #24
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]
 8002970:	605a      	str	r2, [r3, #4]
 8002972:	609a      	str	r2, [r3, #8]
 8002974:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a1f      	ldr	r2, [pc, #124]	; (80029f8 <HAL_TIM_Base_MspInit+0x98>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d125      	bne.n	80029cc <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002980:	4b1e      	ldr	r3, [pc, #120]	; (80029fc <HAL_TIM_Base_MspInit+0x9c>)
 8002982:	699b      	ldr	r3, [r3, #24]
 8002984:	4a1d      	ldr	r2, [pc, #116]	; (80029fc <HAL_TIM_Base_MspInit+0x9c>)
 8002986:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800298a:	6193      	str	r3, [r2, #24]
 800298c:	4b1b      	ldr	r3, [pc, #108]	; (80029fc <HAL_TIM_Base_MspInit+0x9c>)
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002994:	617b      	str	r3, [r7, #20]
 8002996:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002998:	4b18      	ldr	r3, [pc, #96]	; (80029fc <HAL_TIM_Base_MspInit+0x9c>)
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	4a17      	ldr	r2, [pc, #92]	; (80029fc <HAL_TIM_Base_MspInit+0x9c>)
 800299e:	f043 0304 	orr.w	r3, r3, #4
 80029a2:	6193      	str	r3, [r2, #24]
 80029a4:	4b15      	ldr	r3, [pc, #84]	; (80029fc <HAL_TIM_Base_MspInit+0x9c>)
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	613b      	str	r3, [r7, #16]
 80029ae:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80029b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029b6:	2300      	movs	r3, #0
 80029b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ba:	2300      	movs	r3, #0
 80029bc:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029be:	f107 0318 	add.w	r3, r7, #24
 80029c2:	4619      	mov	r1, r3
 80029c4:	480e      	ldr	r0, [pc, #56]	; (8002a00 <HAL_TIM_Base_MspInit+0xa0>)
 80029c6:	f7fd fd53 	bl	8000470 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80029ca:	e010      	b.n	80029ee <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029d4:	d10b      	bne.n	80029ee <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029d6:	4b09      	ldr	r3, [pc, #36]	; (80029fc <HAL_TIM_Base_MspInit+0x9c>)
 80029d8:	69db      	ldr	r3, [r3, #28]
 80029da:	4a08      	ldr	r2, [pc, #32]	; (80029fc <HAL_TIM_Base_MspInit+0x9c>)
 80029dc:	f043 0301 	orr.w	r3, r3, #1
 80029e0:	61d3      	str	r3, [r2, #28]
 80029e2:	4b06      	ldr	r3, [pc, #24]	; (80029fc <HAL_TIM_Base_MspInit+0x9c>)
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	60fb      	str	r3, [r7, #12]
 80029ec:	68fb      	ldr	r3, [r7, #12]
}
 80029ee:	bf00      	nop
 80029f0:	3728      	adds	r7, #40	; 0x28
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	40012c00 	.word	0x40012c00
 80029fc:	40021000 	.word	0x40021000
 8002a00:	40010800 	.word	0x40010800

08002a04 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM3)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a0d      	ldr	r2, [pc, #52]	; (8002a48 <HAL_TIM_OC_MspInit+0x44>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d113      	bne.n	8002a3e <HAL_TIM_OC_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a16:	4b0d      	ldr	r3, [pc, #52]	; (8002a4c <HAL_TIM_OC_MspInit+0x48>)
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	4a0c      	ldr	r2, [pc, #48]	; (8002a4c <HAL_TIM_OC_MspInit+0x48>)
 8002a1c:	f043 0302 	orr.w	r3, r3, #2
 8002a20:	61d3      	str	r3, [r2, #28]
 8002a22:	4b0a      	ldr	r3, [pc, #40]	; (8002a4c <HAL_TIM_OC_MspInit+0x48>)
 8002a24:	69db      	ldr	r3, [r3, #28]
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	60fb      	str	r3, [r7, #12]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2102      	movs	r1, #2
 8002a32:	201d      	movs	r0, #29
 8002a34:	f7fd fce5 	bl	8000402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002a38:	201d      	movs	r0, #29
 8002a3a:	f7fd fcfe 	bl	800043a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002a3e:	bf00      	nop
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40000400 	.word	0x40000400
 8002a4c:	40021000 	.word	0x40021000

08002a50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b088      	sub	sp, #32
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a58:	f107 0310 	add.w	r3, r7, #16
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	605a      	str	r2, [r3, #4]
 8002a62:	609a      	str	r2, [r3, #8]
 8002a64:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a6e:	d117      	bne.n	8002aa0 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a70:	4b0d      	ldr	r3, [pc, #52]	; (8002aa8 <HAL_TIM_MspPostInit+0x58>)
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	4a0c      	ldr	r2, [pc, #48]	; (8002aa8 <HAL_TIM_MspPostInit+0x58>)
 8002a76:	f043 0304 	orr.w	r3, r3, #4
 8002a7a:	6193      	str	r3, [r2, #24]
 8002a7c:	4b0a      	ldr	r3, [pc, #40]	; (8002aa8 <HAL_TIM_MspPostInit+0x58>)
 8002a7e:	699b      	ldr	r3, [r3, #24]
 8002a80:	f003 0304 	and.w	r3, r3, #4
 8002a84:	60fb      	str	r3, [r7, #12]
 8002a86:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3 
    */
    GPIO_InitStruct.Pin = AHigh_Pin|Bhigh_Pin|Chigh_Pin;
 8002a88:	2307      	movs	r3, #7
 8002a8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a90:	2302      	movs	r3, #2
 8002a92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a94:	f107 0310 	add.w	r3, r7, #16
 8002a98:	4619      	mov	r1, r3
 8002a9a:	4804      	ldr	r0, [pc, #16]	; (8002aac <HAL_TIM_MspPostInit+0x5c>)
 8002a9c:	f7fd fce8 	bl	8000470 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002aa0:	bf00      	nop
 8002aa2:	3720      	adds	r7, #32
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	40010800 	.word	0x40010800

08002ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002ab4:	bf00      	nop
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bc80      	pop	{r7}
 8002aba:	4770      	bx	lr

08002abc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ac0:	e7fe      	b.n	8002ac0 <HardFault_Handler+0x4>

08002ac2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ac6:	e7fe      	b.n	8002ac6 <MemManage_Handler+0x4>

08002ac8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002acc:	e7fe      	b.n	8002acc <BusFault_Handler+0x4>

08002ace <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ace:	b480      	push	{r7}
 8002ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ad2:	e7fe      	b.n	8002ad2 <UsageFault_Handler+0x4>

08002ad4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ad8:	bf00      	nop
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bc80      	pop	{r7}
 8002ade:	4770      	bx	lr

08002ae0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ae4:	bf00      	nop
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bc80      	pop	{r7}
 8002aea:	4770      	bx	lr

08002aec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002af0:	bf00      	nop
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bc80      	pop	{r7}
 8002af6:	4770      	bx	lr

08002af8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002afc:	f7fd fb6c 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  //GET INPUT PWM
  Pulsewidth_us=HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_2);//numbers 1000-2000 [us] +-3 possible
 8002b00:	2104      	movs	r1, #4
 8002b02:	4842      	ldr	r0, [pc, #264]	; (8002c0c <SysTick_Handler+0x114>)
 8002b04:	f7fe fe04 	bl	8001710 <HAL_TIM_ReadCapturedValue>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	4b41      	ldr	r3, [pc, #260]	; (8002c10 <SysTick_Handler+0x118>)
 8002b0c:	601a      	str	r2, [r3, #0]
  if(Pulsewidth_us<1000)Pulsewidth_us=1000;						//Saturate max Value
 8002b0e:	4b40      	ldr	r3, [pc, #256]	; (8002c10 <SysTick_Handler+0x118>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b16:	d204      	bcs.n	8002b22 <SysTick_Handler+0x2a>
 8002b18:	4b3d      	ldr	r3, [pc, #244]	; (8002c10 <SysTick_Handler+0x118>)
 8002b1a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b1e:	601a      	str	r2, [r3, #0]
 8002b20:	e008      	b.n	8002b34 <SysTick_Handler+0x3c>
  else if(Pulsewidth_us>2000)Pulsewidth_us=2000;				//Saturate min Value
 8002b22:	4b3b      	ldr	r3, [pc, #236]	; (8002c10 <SysTick_Handler+0x118>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002b2a:	d903      	bls.n	8002b34 <SysTick_Handler+0x3c>
 8002b2c:	4b38      	ldr	r3, [pc, #224]	; (8002c10 <SysTick_Handler+0x118>)
 8002b2e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002b32:	601a      	str	r2, [r3, #0]
  PulsewidthCalc_us=Pulsewidth_us-1000;							//numbers 0-1000 [us]
 8002b34:	4b36      	ldr	r3, [pc, #216]	; (8002c10 <SysTick_Handler+0x118>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002b3c:	4a35      	ldr	r2, [pc, #212]	; (8002c14 <SysTick_Handler+0x11c>)
 8002b3e:	6013      	str	r3, [r2, #0]

  //limit VALUE TO MAX PWM
  PulsewidthCalc_us_limited=PulsewidthCalc_us;
 8002b40:	4b34      	ldr	r3, [pc, #208]	; (8002c14 <SysTick_Handler+0x11c>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a34      	ldr	r2, [pc, #208]	; (8002c18 <SysTick_Handler+0x120>)
 8002b46:	6013      	str	r3, [r2, #0]
  if(PulsewidthCalc_us_limited>=PWM_MAX_LIMIT)PulsewidthCalc_us_limited=PWM_MAX_LIMIT;
 8002b48:	4b33      	ldr	r3, [pc, #204]	; (8002c18 <SysTick_Handler+0x120>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b50:	d303      	bcc.n	8002b5a <SysTick_Handler+0x62>
 8002b52:	4b31      	ldr	r3, [pc, #196]	; (8002c18 <SysTick_Handler+0x120>)
 8002b54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b58:	601a      	str	r2, [r3, #0]

  printf("MS=%u \n",MotorStatus);
 8002b5a:	4b30      	ldr	r3, [pc, #192]	; (8002c1c <SysTick_Handler+0x124>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4619      	mov	r1, r3
 8002b60:	482f      	ldr	r0, [pc, #188]	; (8002c20 <SysTick_Handler+0x128>)
 8002b62:	f000 fc11 	bl	8003388 <iprintf>
  /* USER CODE END SysTick_IRQn 1 */

  //LED control
  if(MotorStatus==0)LED_ON;
 8002b66:	4b2d      	ldr	r3, [pc, #180]	; (8002c1c <SysTick_Handler+0x124>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d106      	bne.n	8002b7c <SysTick_Handler+0x84>
 8002b6e:	4b2d      	ldr	r3, [pc, #180]	; (8002c24 <SysTick_Handler+0x12c>)
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	4a2c      	ldr	r2, [pc, #176]	; (8002c24 <SysTick_Handler+0x12c>)
 8002b74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b78:	6113      	str	r3, [r2, #16]
	  if(LEDblinkcount>250)LED_ON; //toggle half cycle ON /OFF
	  else LED_OFF;
  }


}
 8002b7a:	e045      	b.n	8002c08 <SysTick_Handler+0x110>
  else if(MotorStatus==1)//slow blink
 8002b7c:	4b27      	ldr	r3, [pc, #156]	; (8002c1c <SysTick_Handler+0x124>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d11f      	bne.n	8002bc4 <SysTick_Handler+0xcc>
	  LEDblinkcount++;
 8002b84:	4b28      	ldr	r3, [pc, #160]	; (8002c28 <SysTick_Handler+0x130>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	4a27      	ldr	r2, [pc, #156]	; (8002c28 <SysTick_Handler+0x130>)
 8002b8c:	6013      	str	r3, [r2, #0]
	  if(LEDblinkcount>1000)LEDblinkcount=0;
 8002b8e:	4b26      	ldr	r3, [pc, #152]	; (8002c28 <SysTick_Handler+0x130>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b96:	d902      	bls.n	8002b9e <SysTick_Handler+0xa6>
 8002b98:	4b23      	ldr	r3, [pc, #140]	; (8002c28 <SysTick_Handler+0x130>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	601a      	str	r2, [r3, #0]
	  if(LEDblinkcount>500)LED_ON; //toggle half cycle ON /OFF
 8002b9e:	4b22      	ldr	r3, [pc, #136]	; (8002c28 <SysTick_Handler+0x130>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002ba6:	d906      	bls.n	8002bb6 <SysTick_Handler+0xbe>
 8002ba8:	4b1e      	ldr	r3, [pc, #120]	; (8002c24 <SysTick_Handler+0x12c>)
 8002baa:	691b      	ldr	r3, [r3, #16]
 8002bac:	4a1d      	ldr	r2, [pc, #116]	; (8002c24 <SysTick_Handler+0x12c>)
 8002bae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bb2:	6113      	str	r3, [r2, #16]
}
 8002bb4:	e028      	b.n	8002c08 <SysTick_Handler+0x110>
	  else LED_OFF;
 8002bb6:	4b1b      	ldr	r3, [pc, #108]	; (8002c24 <SysTick_Handler+0x12c>)
 8002bb8:	691b      	ldr	r3, [r3, #16]
 8002bba:	4a1a      	ldr	r2, [pc, #104]	; (8002c24 <SysTick_Handler+0x12c>)
 8002bbc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002bc0:	6113      	str	r3, [r2, #16]
}
 8002bc2:	e021      	b.n	8002c08 <SysTick_Handler+0x110>
  else if(MotorStatus==2)//fast blink
 8002bc4:	4b15      	ldr	r3, [pc, #84]	; (8002c1c <SysTick_Handler+0x124>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d11d      	bne.n	8002c08 <SysTick_Handler+0x110>
	  LEDblinkcount++;
 8002bcc:	4b16      	ldr	r3, [pc, #88]	; (8002c28 <SysTick_Handler+0x130>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	4a15      	ldr	r2, [pc, #84]	; (8002c28 <SysTick_Handler+0x130>)
 8002bd4:	6013      	str	r3, [r2, #0]
	  if(LEDblinkcount>500)LEDblinkcount=0;
 8002bd6:	4b14      	ldr	r3, [pc, #80]	; (8002c28 <SysTick_Handler+0x130>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002bde:	d902      	bls.n	8002be6 <SysTick_Handler+0xee>
 8002be0:	4b11      	ldr	r3, [pc, #68]	; (8002c28 <SysTick_Handler+0x130>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]
	  if(LEDblinkcount>250)LED_ON; //toggle half cycle ON /OFF
 8002be6:	4b10      	ldr	r3, [pc, #64]	; (8002c28 <SysTick_Handler+0x130>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2bfa      	cmp	r3, #250	; 0xfa
 8002bec:	d906      	bls.n	8002bfc <SysTick_Handler+0x104>
 8002bee:	4b0d      	ldr	r3, [pc, #52]	; (8002c24 <SysTick_Handler+0x12c>)
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	4a0c      	ldr	r2, [pc, #48]	; (8002c24 <SysTick_Handler+0x12c>)
 8002bf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bf8:	6113      	str	r3, [r2, #16]
}
 8002bfa:	e005      	b.n	8002c08 <SysTick_Handler+0x110>
	  else LED_OFF;
 8002bfc:	4b09      	ldr	r3, [pc, #36]	; (8002c24 <SysTick_Handler+0x12c>)
 8002bfe:	691b      	ldr	r3, [r3, #16]
 8002c00:	4a08      	ldr	r2, [pc, #32]	; (8002c24 <SysTick_Handler+0x12c>)
 8002c02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c06:	6113      	str	r3, [r2, #16]
}
 8002c08:	bf00      	nop
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	20000148 	.word	0x20000148
 8002c10:	2000008c 	.word	0x2000008c
 8002c14:	20000090 	.word	0x20000090
 8002c18:	20000094 	.word	0x20000094
 8002c1c:	2000009c 	.word	0x2000009c
 8002c20:	08004190 	.word	0x08004190
 8002c24:	40010c00 	.word	0x40010c00
 8002c28:	200000a8 	.word	0x200000a8

08002c2c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  EXTI->PR |=(EXTI_PR_PR0); //clear IT flag
 8002c30:	4b2d      	ldr	r3, [pc, #180]	; (8002ce8 <EXTI0_IRQHandler+0xbc>)
 8002c32:	695b      	ldr	r3, [r3, #20]
 8002c34:	4a2c      	ldr	r2, [pc, #176]	; (8002ce8 <EXTI0_IRQHandler+0xbc>)
 8002c36:	f043 0301 	orr.w	r3, r3, #1
 8002c3a:	6153      	str	r3, [r2, #20]

  if(MotorStatus==2)
 8002c3c:	4b2b      	ldr	r3, [pc, #172]	; (8002cec <EXTI0_IRQHandler+0xc0>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d144      	bne.n	8002cce <EXTI0_IRQHandler+0xa2>
  {
	  if(ACROSSSTAT)
 8002c44:	4b2a      	ldr	r3, [pc, #168]	; (8002cf0 <EXTI0_IRQHandler+0xc4>)
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	f003 0301 	and.w	r3, r3, #1
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d01f      	beq.n	8002c90 <EXTI0_IRQHandler+0x64>
	  {
		  //AH CL
		  TIM2->CCR1=PulsewidthCalc_us_limited_smooth; 	//Phase A	PWM
 8002c50:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002c54:	4b27      	ldr	r3, [pc, #156]	; (8002cf4 <EXTI0_IRQHandler+0xc8>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	6353      	str	r3, [r2, #52]	; 0x34
		  TIM2->CCR2=0;		   							//Phase B   0
 8002c5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002c5e:	2200      	movs	r2, #0
 8002c60:	639a      	str	r2, [r3, #56]	; 0x38
		  TIM2->CCR3=0;									//Phase c   0
 8002c62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002c66:	2200      	movs	r2, #0
 8002c68:	63da      	str	r2, [r3, #60]	; 0x3c

		  ALowOFF;
 8002c6a:	4b23      	ldr	r3, [pc, #140]	; (8002cf8 <EXTI0_IRQHandler+0xcc>)
 8002c6c:	691b      	ldr	r3, [r3, #16]
 8002c6e:	4a22      	ldr	r2, [pc, #136]	; (8002cf8 <EXTI0_IRQHandler+0xcc>)
 8002c70:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002c74:	6113      	str	r3, [r2, #16]
		  BLowOFF;
 8002c76:	4b20      	ldr	r3, [pc, #128]	; (8002cf8 <EXTI0_IRQHandler+0xcc>)
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	4a1f      	ldr	r2, [pc, #124]	; (8002cf8 <EXTI0_IRQHandler+0xcc>)
 8002c7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c80:	6113      	str	r3, [r2, #16]
		  CLowON;
 8002c82:	4b1d      	ldr	r3, [pc, #116]	; (8002cf8 <EXTI0_IRQHandler+0xcc>)
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	4a1c      	ldr	r2, [pc, #112]	; (8002cf8 <EXTI0_IRQHandler+0xcc>)
 8002c88:	f043 0320 	orr.w	r3, r3, #32
 8002c8c:	6113      	str	r3, [r2, #16]
 8002c8e:	e01e      	b.n	8002cce <EXTI0_IRQHandler+0xa2>
	  }

	  else
	  {
		  //BH CL
		  TIM2->CCR1=0; 								//Phase A 	0
 8002c90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002c94:	2200      	movs	r2, #0
 8002c96:	635a      	str	r2, [r3, #52]	; 0x34
		  TIM2->CCR2=PulsewidthCalc_us_limited_smooth;	//Phase B   PWM
 8002c98:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002c9c:	4b15      	ldr	r3, [pc, #84]	; (8002cf4 <EXTI0_IRQHandler+0xc8>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	6393      	str	r3, [r2, #56]	; 0x38
		  TIM2->CCR3=0;									//Phase c   0
 8002ca2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	63da      	str	r2, [r3, #60]	; 0x3c

		  ALowOFF;
 8002caa:	4b13      	ldr	r3, [pc, #76]	; (8002cf8 <EXTI0_IRQHandler+0xcc>)
 8002cac:	691b      	ldr	r3, [r3, #16]
 8002cae:	4a12      	ldr	r2, [pc, #72]	; (8002cf8 <EXTI0_IRQHandler+0xcc>)
 8002cb0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002cb4:	6113      	str	r3, [r2, #16]
		  BLowOFF;
 8002cb6:	4b10      	ldr	r3, [pc, #64]	; (8002cf8 <EXTI0_IRQHandler+0xcc>)
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	4a0f      	ldr	r2, [pc, #60]	; (8002cf8 <EXTI0_IRQHandler+0xcc>)
 8002cbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002cc0:	6113      	str	r3, [r2, #16]
		  CLowON;
 8002cc2:	4b0d      	ldr	r3, [pc, #52]	; (8002cf8 <EXTI0_IRQHandler+0xcc>)
 8002cc4:	691b      	ldr	r3, [r3, #16]
 8002cc6:	4a0c      	ldr	r2, [pc, #48]	; (8002cf8 <EXTI0_IRQHandler+0xcc>)
 8002cc8:	f043 0320 	orr.w	r3, r3, #32
 8002ccc:	6113      	str	r3, [r2, #16]
	  }
  }

  //SetNextState(&MotorStatus, &PulsewidthCalc_us_limited_smooth); slow variant
  stallcounter=0;
 8002cce:	4b0b      	ldr	r3, [pc, #44]	; (8002cfc <EXTI0_IRQHandler+0xd0>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	601a      	str	r2, [r3, #0]
  ZeroCrossCount++;
 8002cd4:	4b0a      	ldr	r3, [pc, #40]	; (8002d00 <EXTI0_IRQHandler+0xd4>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	3301      	adds	r3, #1
 8002cda:	4a09      	ldr	r2, [pc, #36]	; (8002d00 <EXTI0_IRQHandler+0xd4>)
 8002cdc:	6013      	str	r3, [r2, #0]

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002cde:	bf00      	nop
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bc80      	pop	{r7}
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	40010400 	.word	0x40010400
 8002cec:	2000009c 	.word	0x2000009c
 8002cf0:	40010c00 	.word	0x40010c00
 8002cf4:	20000098 	.word	0x20000098
 8002cf8:	40010800 	.word	0x40010800
 8002cfc:	200000ac 	.word	0x200000ac
 8002d00:	200000a0 	.word	0x200000a0

08002d04 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  EXTI->PR |=(EXTI_PR_PR1); //clear IT flag
 8002d08:	4b2d      	ldr	r3, [pc, #180]	; (8002dc0 <EXTI1_IRQHandler+0xbc>)
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	4a2c      	ldr	r2, [pc, #176]	; (8002dc0 <EXTI1_IRQHandler+0xbc>)
 8002d0e:	f043 0302 	orr.w	r3, r3, #2
 8002d12:	6153      	str	r3, [r2, #20]

  if(MotorStatus==2)
 8002d14:	4b2b      	ldr	r3, [pc, #172]	; (8002dc4 <EXTI1_IRQHandler+0xc0>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d144      	bne.n	8002da6 <EXTI1_IRQHandler+0xa2>
  {
	  if(BCROSSSTAT)
 8002d1c:	4b2a      	ldr	r3, [pc, #168]	; (8002dc8 <EXTI1_IRQHandler+0xc4>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f003 0302 	and.w	r3, r3, #2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d01f      	beq.n	8002d68 <EXTI1_IRQHandler+0x64>
	  {
		  //BH AL
		  TIM2->CCR1=0; 								//Phase A 	0
 8002d28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	635a      	str	r2, [r3, #52]	; 0x34
	      TIM2->CCR2=PulsewidthCalc_us_limited_smooth;	//Phase B   PWM
 8002d30:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d34:	4b25      	ldr	r3, [pc, #148]	; (8002dcc <EXTI1_IRQHandler+0xc8>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	6393      	str	r3, [r2, #56]	; 0x38
		  TIM2->CCR3=0;									//Phase c   0
 8002d3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002d3e:	2200      	movs	r2, #0
 8002d40:	63da      	str	r2, [r3, #60]	; 0x3c

		  ALowON;
 8002d42:	4b23      	ldr	r3, [pc, #140]	; (8002dd0 <EXTI1_IRQHandler+0xcc>)
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	4a22      	ldr	r2, [pc, #136]	; (8002dd0 <EXTI1_IRQHandler+0xcc>)
 8002d48:	f043 0308 	orr.w	r3, r3, #8
 8002d4c:	6113      	str	r3, [r2, #16]
		  BLowOFF;
 8002d4e:	4b20      	ldr	r3, [pc, #128]	; (8002dd0 <EXTI1_IRQHandler+0xcc>)
 8002d50:	691b      	ldr	r3, [r3, #16]
 8002d52:	4a1f      	ldr	r2, [pc, #124]	; (8002dd0 <EXTI1_IRQHandler+0xcc>)
 8002d54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d58:	6113      	str	r3, [r2, #16]
		  CLowOFF;
 8002d5a:	4b1d      	ldr	r3, [pc, #116]	; (8002dd0 <EXTI1_IRQHandler+0xcc>)
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	4a1c      	ldr	r2, [pc, #112]	; (8002dd0 <EXTI1_IRQHandler+0xcc>)
 8002d60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d64:	6113      	str	r3, [r2, #16]
 8002d66:	e01e      	b.n	8002da6 <EXTI1_IRQHandler+0xa2>
	  }

	  else
	  {
		  //CH AL
		  TIM2->CCR1=0; 								//Phase A 	0
 8002d68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	635a      	str	r2, [r3, #52]	; 0x34
		  TIM2->CCR2=0;									//Phase B   0
 8002d70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002d74:	2200      	movs	r2, #0
 8002d76:	639a      	str	r2, [r3, #56]	; 0x38
		  TIM2->CCR3=PulsewidthCalc_us_limited_smooth;	//Phase c   PWM
 8002d78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d7c:	4b13      	ldr	r3, [pc, #76]	; (8002dcc <EXTI1_IRQHandler+0xc8>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	63d3      	str	r3, [r2, #60]	; 0x3c

		  ALowON;
 8002d82:	4b13      	ldr	r3, [pc, #76]	; (8002dd0 <EXTI1_IRQHandler+0xcc>)
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	4a12      	ldr	r2, [pc, #72]	; (8002dd0 <EXTI1_IRQHandler+0xcc>)
 8002d88:	f043 0308 	orr.w	r3, r3, #8
 8002d8c:	6113      	str	r3, [r2, #16]
		  BLowOFF;
 8002d8e:	4b10      	ldr	r3, [pc, #64]	; (8002dd0 <EXTI1_IRQHandler+0xcc>)
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	4a0f      	ldr	r2, [pc, #60]	; (8002dd0 <EXTI1_IRQHandler+0xcc>)
 8002d94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d98:	6113      	str	r3, [r2, #16]
		  CLowOFF;
 8002d9a:	4b0d      	ldr	r3, [pc, #52]	; (8002dd0 <EXTI1_IRQHandler+0xcc>)
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	4a0c      	ldr	r2, [pc, #48]	; (8002dd0 <EXTI1_IRQHandler+0xcc>)
 8002da0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002da4:	6113      	str	r3, [r2, #16]
	  }
  }

  //SetNextState(&MotorStatus, &PulsewidthCalc_us_limited_smooth); slow variant
  stallcounter=0;
 8002da6:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <EXTI1_IRQHandler+0xd0>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]
  ZeroCrossCount++;
 8002dac:	4b0a      	ldr	r3, [pc, #40]	; (8002dd8 <EXTI1_IRQHandler+0xd4>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	3301      	adds	r3, #1
 8002db2:	4a09      	ldr	r2, [pc, #36]	; (8002dd8 <EXTI1_IRQHandler+0xd4>)
 8002db4:	6013      	str	r3, [r2, #0]

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002db6:	bf00      	nop
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	40010400 	.word	0x40010400
 8002dc4:	2000009c 	.word	0x2000009c
 8002dc8:	40010c00 	.word	0x40010c00
 8002dcc:	20000098 	.word	0x20000098
 8002dd0:	40010800 	.word	0x40010800
 8002dd4:	200000ac 	.word	0x200000ac
 8002dd8:	200000a0 	.word	0x200000a0

08002ddc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  TIM3->SR &=~(TIM_SR_UIF); //clear UIF flag
 8002de2:	4b91      	ldr	r3, [pc, #580]	; (8003028 <TIM3_IRQHandler+0x24c>)
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	4a90      	ldr	r2, [pc, #576]	; (8003028 <TIM3_IRQHandler+0x24c>)
 8002de8:	f023 0301 	bic.w	r3, r3, #1
 8002dec:	6113      	str	r3, [r2, #16]
  static uint32_t ManualSpinstateDelay=0;
  static uint32_t ManualSpinDelayDecrease=0;
  static uint32_t MotorStateManual=0;
  static uint32_t SmoothLoopcount=0;
  static uint32_t MotorStatusTimeout=0;
  int32_t DeltaPWMsign=0;
 8002dee:	2300      	movs	r3, #0
 8002df0:	607b      	str	r3, [r7, #4]


  //MANUAL SPIN ROUTINE
  if(MotorStatus==0 && PulsewidthCalc_us >= MINSTARTTRESHOLD)
 8002df2:	4b8e      	ldr	r3, [pc, #568]	; (800302c <TIM3_IRQHandler+0x250>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d11c      	bne.n	8002e34 <TIM3_IRQHandler+0x58>
 8002dfa:	4b8d      	ldr	r3, [pc, #564]	; (8003030 <TIM3_IRQHandler+0x254>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2b31      	cmp	r3, #49	; 0x31
 8002e00:	d918      	bls.n	8002e34 <TIM3_IRQHandler+0x58>
  {
	  MotorStatus=1;
 8002e02:	4b8a      	ldr	r3, [pc, #552]	; (800302c <TIM3_IRQHandler+0x250>)
 8002e04:	2201      	movs	r2, #1
 8002e06:	601a      	str	r2, [r3, #0]
	  MotorStateManual=0;
 8002e08:	4b8a      	ldr	r3, [pc, #552]	; (8003034 <TIM3_IRQHandler+0x258>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	601a      	str	r2, [r3, #0]
	  ManualRPMstablecount=0;
 8002e0e:	4b8a      	ldr	r3, [pc, #552]	; (8003038 <TIM3_IRQHandler+0x25c>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]
	  AutoRPMnotstablecount=0;
 8002e14:	4b89      	ldr	r3, [pc, #548]	; (800303c <TIM3_IRQHandler+0x260>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	601a      	str	r2, [r3, #0]
	  ManualSpinstateDelay=MANUALSPINSTATEDELAY;
 8002e1a:	4b89      	ldr	r3, [pc, #548]	; (8003040 <TIM3_IRQHandler+0x264>)
 8002e1c:	f240 128d 	movw	r2, #397	; 0x18d
 8002e20:	601a      	str	r2, [r3, #0]
	  ManualSpinDelayDecrease=0;
 8002e22:	4b88      	ldr	r3, [pc, #544]	; (8003044 <TIM3_IRQHandler+0x268>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]
	  MotorStatusTimeout=0;
 8002e28:	4b87      	ldr	r3, [pc, #540]	; (8003048 <TIM3_IRQHandler+0x26c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	601a      	str	r2, [r3, #0]
	  stallcounter=0;//reset stall counter
 8002e2e:	4b87      	ldr	r3, [pc, #540]	; (800304c <TIM3_IRQHandler+0x270>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	601a      	str	r2, [r3, #0]
  }

  //Manually change state to achieve spin
  if(MotorStatus==1)
 8002e34:	4b7d      	ldr	r3, [pc, #500]	; (800302c <TIM3_IRQHandler+0x250>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d141      	bne.n	8002ec0 <TIM3_IRQHandler+0xe4>
  {
	  ManualSpinstateDelay--;
 8002e3c:	4b80      	ldr	r3, [pc, #512]	; (8003040 <TIM3_IRQHandler+0x264>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	3b01      	subs	r3, #1
 8002e42:	4a7f      	ldr	r2, [pc, #508]	; (8003040 <TIM3_IRQHandler+0x264>)
 8002e44:	6013      	str	r3, [r2, #0]

	  if(ManualSpinstateDelay==0)
 8002e46:	4b7e      	ldr	r3, [pc, #504]	; (8003040 <TIM3_IRQHandler+0x264>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d128      	bne.n	8002ea0 <TIM3_IRQHandler+0xc4>
	  {
		  set_next_step(MotorStateManual,MAUNALPWM);
 8002e4e:	4b79      	ldr	r3, [pc, #484]	; (8003034 <TIM3_IRQHandler+0x258>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2178      	movs	r1, #120	; 0x78
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff fa3d 	bl	80022d4 <set_next_step>
		  MotorStateManual++;
 8002e5a:	4b76      	ldr	r3, [pc, #472]	; (8003034 <TIM3_IRQHandler+0x258>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	3301      	adds	r3, #1
 8002e60:	4a74      	ldr	r2, [pc, #464]	; (8003034 <TIM3_IRQHandler+0x258>)
 8002e62:	6013      	str	r3, [r2, #0]
		  if(MotorStateManual==6){MotorStateManual=0;}
 8002e64:	4b73      	ldr	r3, [pc, #460]	; (8003034 <TIM3_IRQHandler+0x258>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2b06      	cmp	r3, #6
 8002e6a:	d102      	bne.n	8002e72 <TIM3_IRQHandler+0x96>
 8002e6c:	4b71      	ldr	r3, [pc, #452]	; (8003034 <TIM3_IRQHandler+0x258>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	601a      	str	r2, [r3, #0]

		  if( (MANUALSPINSTATEDELAY-ManualSpinDelayDecrease)< MANUALSPINSTATEDELAYMIN)
 8002e72:	4b74      	ldr	r3, [pc, #464]	; (8003044 <TIM3_IRQHandler+0x268>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f5c3 73c6 	rsb	r3, r3, #396	; 0x18c
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	2b63      	cmp	r3, #99	; 0x63
 8002e7e:	d803      	bhi.n	8002e88 <TIM3_IRQHandler+0xac>
		  {
			  ManualSpinstateDelay=MANUALSPINSTATEDELAYMIN; //min delay between states in manual mode in 10us increments
 8002e80:	4b6f      	ldr	r3, [pc, #444]	; (8003040 <TIM3_IRQHandler+0x264>)
 8002e82:	2264      	movs	r2, #100	; 0x64
 8002e84:	601a      	str	r2, [r3, #0]
 8002e86:	e00b      	b.n	8002ea0 <TIM3_IRQHandler+0xc4>

		  }
		  else
		  {
			  ManualSpinDelayDecrease+=MANAULDELAYDECREASE;
 8002e88:	4b6e      	ldr	r3, [pc, #440]	; (8003044 <TIM3_IRQHandler+0x268>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	4a6d      	ldr	r2, [pc, #436]	; (8003044 <TIM3_IRQHandler+0x268>)
 8002e90:	6013      	str	r3, [r2, #0]
			  ManualSpinstateDelay=MANUALSPINSTATEDELAY-ManualSpinDelayDecrease;
 8002e92:	4b6c      	ldr	r3, [pc, #432]	; (8003044 <TIM3_IRQHandler+0x268>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f5c3 73c6 	rsb	r3, r3, #396	; 0x18c
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	4a68      	ldr	r2, [pc, #416]	; (8003040 <TIM3_IRQHandler+0x264>)
 8002e9e:	6013      	str	r3, [r2, #0]
		  }
	  }
	  MotorStatusTimeout++;
 8002ea0:	4b69      	ldr	r3, [pc, #420]	; (8003048 <TIM3_IRQHandler+0x26c>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	4a68      	ldr	r2, [pc, #416]	; (8003048 <TIM3_IRQHandler+0x26c>)
 8002ea8:	6013      	str	r3, [r2, #0]
	  if(MotorStatusTimeout>=MOTORSTATUSONETIMEOUT)
 8002eaa:	4b67      	ldr	r3, [pc, #412]	; (8003048 <TIM3_IRQHandler+0x26c>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d904      	bls.n	8002ec0 <TIM3_IRQHandler+0xe4>
	  {
		  MotorStatus=0;
 8002eb6:	4b5d      	ldr	r3, [pc, #372]	; (800302c <TIM3_IRQHandler+0x250>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	601a      	str	r2, [r3, #0]
		  AllPhaseOFF();
 8002ebc:	f7ff f9e4 	bl	8002288 <AllPhaseOFF>
	  }

  }

  //Estimate if motor is with ENOUGH RPM FOR ENOUGH TIME TO SWITCH TO AUTO SPIN(MotorStatus=2)
  if(MotorStatus==1)
 8002ec0:	4b5a      	ldr	r3, [pc, #360]	; (800302c <TIM3_IRQHandler+0x250>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d10f      	bne.n	8002ee8 <TIM3_IRQHandler+0x10c>
  {
	  ManualRPMstablecount++;
 8002ec8:	4b5b      	ldr	r3, [pc, #364]	; (8003038 <TIM3_IRQHandler+0x25c>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	4a5a      	ldr	r2, [pc, #360]	; (8003038 <TIM3_IRQHandler+0x25c>)
 8002ed0:	6013      	str	r3, [r2, #0]
	  if(ManualRPMstablecount>CYCLESWITHMANUALRPM)
 8002ed2:	4b59      	ldr	r3, [pc, #356]	; (8003038 <TIM3_IRQHandler+0x25c>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002eda:	d905      	bls.n	8002ee8 <TIM3_IRQHandler+0x10c>
	  {
		  MotorStatus=2;
 8002edc:	4b53      	ldr	r3, [pc, #332]	; (800302c <TIM3_IRQHandler+0x250>)
 8002ede:	2202      	movs	r2, #2
 8002ee0:	601a      	str	r2, [r3, #0]
		  PulsewidthCalc_us_limited_smooth=MAUNALPWM;
 8002ee2:	4b5b      	ldr	r3, [pc, #364]	; (8003050 <TIM3_IRQHandler+0x274>)
 8002ee4:	2278      	movs	r2, #120	; 0x78
 8002ee6:	601a      	str	r2, [r3, #0]
	  }
  }


  //APPROACH SET PWM----------------------------------------------------------
  if(MotorStatus==2)
 8002ee8:	4b50      	ldr	r3, [pc, #320]	; (800302c <TIM3_IRQHandler+0x250>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d134      	bne.n	8002f5a <TIM3_IRQHandler+0x17e>
  {
	  DeltaPWMsign=PulsewidthCalc_us_limited-PulsewidthCalc_us_limited_smooth;
 8002ef0:	4b58      	ldr	r3, [pc, #352]	; (8003054 <TIM3_IRQHandler+0x278>)
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	4b56      	ldr	r3, [pc, #344]	; (8003050 <TIM3_IRQHandler+0x274>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	607b      	str	r3, [r7, #4]

	  SmoothLoopcount++;
 8002efc:	4b56      	ldr	r3, [pc, #344]	; (8003058 <TIM3_IRQHandler+0x27c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	3301      	adds	r3, #1
 8002f02:	4a55      	ldr	r2, [pc, #340]	; (8003058 <TIM3_IRQHandler+0x27c>)
 8002f04:	6013      	str	r3, [r2, #0]
	  if(SmoothLoopcount>=SMOOTHCYCLES)
 8002f06:	4b54      	ldr	r3, [pc, #336]	; (8003058 <TIM3_IRQHandler+0x27c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2b31      	cmp	r3, #49	; 0x31
 8002f0c:	d925      	bls.n	8002f5a <TIM3_IRQHandler+0x17e>
	  {
		  if( DeltaPWMsign < (int32_t)(0) ) //PWM decrease
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	da0d      	bge.n	8002f30 <TIM3_IRQHandler+0x154>
		  {
			  if(  (uint32_t)(DeltaPWMsign*(-1)) > PWMSTEP)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	425b      	negs	r3, r3
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d91b      	bls.n	8002f54 <TIM3_IRQHandler+0x178>
			  {
				  if(PulsewidthCalc_us_limited_smooth>PWMSTEP)
 8002f1c:	4b4c      	ldr	r3, [pc, #304]	; (8003050 <TIM3_IRQHandler+0x274>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d917      	bls.n	8002f54 <TIM3_IRQHandler+0x178>
				  {
					  PulsewidthCalc_us_limited_smooth-=PWMSTEP;
 8002f24:	4b4a      	ldr	r3, [pc, #296]	; (8003050 <TIM3_IRQHandler+0x274>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	4a49      	ldr	r2, [pc, #292]	; (8003050 <TIM3_IRQHandler+0x274>)
 8002f2c:	6013      	str	r3, [r2, #0]
 8002f2e:	e011      	b.n	8002f54 <TIM3_IRQHandler+0x178>
				  }
			  }
		  }
		  else
		  {
			  if(  (uint32_t)(DeltaPWMsign) > PWMSTEP )
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d90e      	bls.n	8002f54 <TIM3_IRQHandler+0x178>
			  {

				PulsewidthCalc_us_limited_smooth+=PWMSTEP; //PWM increase
 8002f36:	4b46      	ldr	r3, [pc, #280]	; (8003050 <TIM3_IRQHandler+0x274>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	4a44      	ldr	r2, [pc, #272]	; (8003050 <TIM3_IRQHandler+0x274>)
 8002f3e:	6013      	str	r3, [r2, #0]


				  if(PulsewidthCalc_us_limited_smooth>PulsewidthCalc_us_limited)
 8002f40:	4b43      	ldr	r3, [pc, #268]	; (8003050 <TIM3_IRQHandler+0x274>)
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	4b43      	ldr	r3, [pc, #268]	; (8003054 <TIM3_IRQHandler+0x278>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d903      	bls.n	8002f54 <TIM3_IRQHandler+0x178>
				  {
					  PulsewidthCalc_us_limited_smooth=PulsewidthCalc_us_limited;
 8002f4c:	4b41      	ldr	r3, [pc, #260]	; (8003054 <TIM3_IRQHandler+0x278>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a3f      	ldr	r2, [pc, #252]	; (8003050 <TIM3_IRQHandler+0x274>)
 8002f52:	6013      	str	r3, [r2, #0]
				  }
			  }
		  }
		  SmoothLoopcount=0;
 8002f54:	4b40      	ldr	r3, [pc, #256]	; (8003058 <TIM3_IRQHandler+0x27c>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	601a      	str	r2, [r3, #0]
	  }
  }//------------------------------------------------------------------------

  //Keep ZeroCross value at 0
  if(MotorStatus==0)
 8002f5a:	4b34      	ldr	r3, [pc, #208]	; (800302c <TIM3_IRQHandler+0x250>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d102      	bne.n	8002f68 <TIM3_IRQHandler+0x18c>
  {
	  ZeroCrossCount=0;
 8002f62:	4b3e      	ldr	r3, [pc, #248]	; (800305c <TIM3_IRQHandler+0x280>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	601a      	str	r2, [r3, #0]
  }

  //Measure RPM-----STAT 1----------------------------
  if(MotorStatus==2 || MotorStatus==1)
 8002f68:	4b30      	ldr	r3, [pc, #192]	; (800302c <TIM3_IRQHandler+0x250>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d003      	beq.n	8002f78 <TIM3_IRQHandler+0x19c>
 8002f70:	4b2e      	ldr	r3, [pc, #184]	; (800302c <TIM3_IRQHandler+0x250>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d11c      	bne.n	8002fb2 <TIM3_IRQHandler+0x1d6>
  {
	  timestep++;
 8002f78:	4b39      	ldr	r3, [pc, #228]	; (8003060 <TIM3_IRQHandler+0x284>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	4a38      	ldr	r2, [pc, #224]	; (8003060 <TIM3_IRQHandler+0x284>)
 8002f80:	6013      	str	r3, [r2, #0]
	  if(timestep==(MEASURETIMEMILISECOND*100) ) //100x10us (IT cycle) =1ms
 8002f82:	4b37      	ldr	r3, [pc, #220]	; (8003060 <TIM3_IRQHandler+0x284>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f8a:	d112      	bne.n	8002fb2 <TIM3_IRQHandler+0x1d6>
	  {
		MotorRPM=(ZeroCrossCount*RPMTORPS*ONESECONDTOMILISECOND)/(MEASURETIMEMILISECOND*ZEROCROSSPERTURN);
 8002f8c:	4b33      	ldr	r3, [pc, #204]	; (800305c <TIM3_IRQHandler+0x280>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f64e 2260 	movw	r2, #60000	; 0xea60
 8002f94:	fb02 f303 	mul.w	r3, r2, r3
 8002f98:	089b      	lsrs	r3, r3, #2
 8002f9a:	4a32      	ldr	r2, [pc, #200]	; (8003064 <TIM3_IRQHandler+0x288>)
 8002f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa0:	095b      	lsrs	r3, r3, #5
 8002fa2:	4a31      	ldr	r2, [pc, #196]	; (8003068 <TIM3_IRQHandler+0x28c>)
 8002fa4:	6013      	str	r3, [r2, #0]
		ZeroCrossCount=0;
 8002fa6:	4b2d      	ldr	r3, [pc, #180]	; (800305c <TIM3_IRQHandler+0x280>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	601a      	str	r2, [r3, #0]
		timestep=0;
 8002fac:	4b2c      	ldr	r3, [pc, #176]	; (8003060 <TIM3_IRQHandler+0x284>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	601a      	str	r2, [r3, #0]
	  }
  }

  //MOTOR STATUS ->0 PWM TOO LOW---------------------------------------
  if(MotorStatus!=0 && PulsewidthCalc_us < MINSTARTTRESHOLD)
 8002fb2:	4b1e      	ldr	r3, [pc, #120]	; (800302c <TIM3_IRQHandler+0x250>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d008      	beq.n	8002fcc <TIM3_IRQHandler+0x1f0>
 8002fba:	4b1d      	ldr	r3, [pc, #116]	; (8003030 <TIM3_IRQHandler+0x254>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	2b31      	cmp	r3, #49	; 0x31
 8002fc0:	d804      	bhi.n	8002fcc <TIM3_IRQHandler+0x1f0>
  {
	  MotorStatus=0;
 8002fc2:	4b1a      	ldr	r3, [pc, #104]	; (800302c <TIM3_IRQHandler+0x250>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]
	  AllPhaseOFF();
 8002fc8:	f7ff f95e 	bl	8002288 <AllPhaseOFF>
  }

  //MOTOR STATUS ->0 RPM TOO LOW+added fast stall protection
  if(MotorStatus==2)
 8002fcc:	4b17      	ldr	r3, [pc, #92]	; (800302c <TIM3_IRQHandler+0x250>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d124      	bne.n	800301e <TIM3_IRQHandler+0x242>
  {
	  stallcounter++;//State IT set counter to 0
 8002fd4:	4b1d      	ldr	r3, [pc, #116]	; (800304c <TIM3_IRQHandler+0x270>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	3301      	adds	r3, #1
 8002fda:	4a1c      	ldr	r2, [pc, #112]	; (800304c <TIM3_IRQHandler+0x270>)
 8002fdc:	6013      	str	r3, [r2, #0]

	  if(MotorRPM<MINRPMAUTORPMTHRESHOLD)
 8002fde:	4b22      	ldr	r3, [pc, #136]	; (8003068 <TIM3_IRQHandler+0x28c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002fe6:	d204      	bcs.n	8002ff2 <TIM3_IRQHandler+0x216>
	  {
		  AutoRPMnotstablecount++;
 8002fe8:	4b14      	ldr	r3, [pc, #80]	; (800303c <TIM3_IRQHandler+0x260>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	3301      	adds	r3, #1
 8002fee:	4a13      	ldr	r2, [pc, #76]	; (800303c <TIM3_IRQHandler+0x260>)
 8002ff0:	6013      	str	r3, [r2, #0]
	  }

	  if(AutoRPMnotstablecount>CYCLESWITHMINTRPM)
 8002ff2:	4b12      	ldr	r3, [pc, #72]	; (800303c <TIM3_IRQHandler+0x260>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d904      	bls.n	8003008 <TIM3_IRQHandler+0x22c>
	  {
		  MotorStatus=0;//Motor will restart if throttle is active
 8002ffe:	4b0b      	ldr	r3, [pc, #44]	; (800302c <TIM3_IRQHandler+0x250>)
 8003000:	2200      	movs	r2, #0
 8003002:	601a      	str	r2, [r3, #0]
		  AllPhaseOFF();
 8003004:	f7ff f940 	bl	8002288 <AllPhaseOFF>
	  }

	  if(stallcounter>=STALLCOUNT)
 8003008:	4b10      	ldr	r3, [pc, #64]	; (800304c <TIM3_IRQHandler+0x270>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f242 720f 	movw	r2, #9999	; 0x270f
 8003010:	4293      	cmp	r3, r2
 8003012:	d904      	bls.n	800301e <TIM3_IRQHandler+0x242>
	  {
		  MotorStatus=3; //Motor will not restart on it's own
 8003014:	4b05      	ldr	r3, [pc, #20]	; (800302c <TIM3_IRQHandler+0x250>)
 8003016:	2203      	movs	r2, #3
 8003018:	601a      	str	r2, [r3, #0]
		  AllPhaseOFF();
 800301a:	f7ff f935 	bl	8002288 <AllPhaseOFF>

  }
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
  /* USER CODE END TIM3_IRQn 1 */
}
 800301e:	bf00      	nop
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	40000400 	.word	0x40000400
 800302c:	2000009c 	.word	0x2000009c
 8003030:	20000090 	.word	0x20000090
 8003034:	200000b0 	.word	0x200000b0
 8003038:	200000b4 	.word	0x200000b4
 800303c:	200000b8 	.word	0x200000b8
 8003040:	200000bc 	.word	0x200000bc
 8003044:	200000c0 	.word	0x200000c0
 8003048:	200000c4 	.word	0x200000c4
 800304c:	200000ac 	.word	0x200000ac
 8003050:	20000098 	.word	0x20000098
 8003054:	20000094 	.word	0x20000094
 8003058:	200000c8 	.word	0x200000c8
 800305c:	200000a0 	.word	0x200000a0
 8003060:	200000cc 	.word	0x200000cc
 8003064:	4e04e04f 	.word	0x4e04e04f
 8003068:	200000a4 	.word	0x200000a4

0800306c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  EXTI->PR |=(EXTI_PR_PR10); //clear IT flag
 8003070:	4b2d      	ldr	r3, [pc, #180]	; (8003128 <EXTI15_10_IRQHandler+0xbc>)
 8003072:	695b      	ldr	r3, [r3, #20]
 8003074:	4a2c      	ldr	r2, [pc, #176]	; (8003128 <EXTI15_10_IRQHandler+0xbc>)
 8003076:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800307a:	6153      	str	r3, [r2, #20]


  if(MotorStatus==2)
 800307c:	4b2b      	ldr	r3, [pc, #172]	; (800312c <EXTI15_10_IRQHandler+0xc0>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2b02      	cmp	r3, #2
 8003082:	d144      	bne.n	800310e <EXTI15_10_IRQHandler+0xa2>
  {
	  if(CCROSSSTAT)
 8003084:	4b2a      	ldr	r3, [pc, #168]	; (8003130 <EXTI15_10_IRQHandler+0xc4>)
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800308c:	2b00      	cmp	r3, #0
 800308e:	d01f      	beq.n	80030d0 <EXTI15_10_IRQHandler+0x64>
	  {
		  //CH BL
		  TIM2->CCR1=0; 								//Phase A 	0
 8003090:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003094:	2200      	movs	r2, #0
 8003096:	635a      	str	r2, [r3, #52]	; 0x34
	      TIM2->CCR2=0;									//Phase B   0
 8003098:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800309c:	2200      	movs	r2, #0
 800309e:	639a      	str	r2, [r3, #56]	; 0x38
		  TIM2->CCR3=PulsewidthCalc_us_limited_smooth;	//Phase c   PWM
 80030a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80030a4:	4b23      	ldr	r3, [pc, #140]	; (8003134 <EXTI15_10_IRQHandler+0xc8>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	63d3      	str	r3, [r2, #60]	; 0x3c

		  ALowOFF;
 80030aa:	4b23      	ldr	r3, [pc, #140]	; (8003138 <EXTI15_10_IRQHandler+0xcc>)
 80030ac:	691b      	ldr	r3, [r3, #16]
 80030ae:	4a22      	ldr	r2, [pc, #136]	; (8003138 <EXTI15_10_IRQHandler+0xcc>)
 80030b0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80030b4:	6113      	str	r3, [r2, #16]
		  BLowON;
 80030b6:	4b20      	ldr	r3, [pc, #128]	; (8003138 <EXTI15_10_IRQHandler+0xcc>)
 80030b8:	691b      	ldr	r3, [r3, #16]
 80030ba:	4a1f      	ldr	r2, [pc, #124]	; (8003138 <EXTI15_10_IRQHandler+0xcc>)
 80030bc:	f043 0310 	orr.w	r3, r3, #16
 80030c0:	6113      	str	r3, [r2, #16]
		  CLowOFF;
 80030c2:	4b1d      	ldr	r3, [pc, #116]	; (8003138 <EXTI15_10_IRQHandler+0xcc>)
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	4a1c      	ldr	r2, [pc, #112]	; (8003138 <EXTI15_10_IRQHandler+0xcc>)
 80030c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80030cc:	6113      	str	r3, [r2, #16]
 80030ce:	e01e      	b.n	800310e <EXTI15_10_IRQHandler+0xa2>
	  }

	  else
	  {
		  //AH BL
		  TIM2->CCR1=PulsewidthCalc_us_limited_smooth; 	//Phase A 	PWM
 80030d0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80030d4:	4b17      	ldr	r3, [pc, #92]	; (8003134 <EXTI15_10_IRQHandler+0xc8>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	6353      	str	r3, [r2, #52]	; 0x34
		  TIM2->CCR2=0;									//Phase B   0
 80030da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030de:	2200      	movs	r2, #0
 80030e0:	639a      	str	r2, [r3, #56]	; 0x38
		  TIM2->CCR3=0;									//Phase c   0
 80030e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030e6:	2200      	movs	r2, #0
 80030e8:	63da      	str	r2, [r3, #60]	; 0x3c

		  ALowOFF;
 80030ea:	4b13      	ldr	r3, [pc, #76]	; (8003138 <EXTI15_10_IRQHandler+0xcc>)
 80030ec:	691b      	ldr	r3, [r3, #16]
 80030ee:	4a12      	ldr	r2, [pc, #72]	; (8003138 <EXTI15_10_IRQHandler+0xcc>)
 80030f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80030f4:	6113      	str	r3, [r2, #16]
		  BLowON;
 80030f6:	4b10      	ldr	r3, [pc, #64]	; (8003138 <EXTI15_10_IRQHandler+0xcc>)
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	4a0f      	ldr	r2, [pc, #60]	; (8003138 <EXTI15_10_IRQHandler+0xcc>)
 80030fc:	f043 0310 	orr.w	r3, r3, #16
 8003100:	6113      	str	r3, [r2, #16]
		  CLowOFF;
 8003102:	4b0d      	ldr	r3, [pc, #52]	; (8003138 <EXTI15_10_IRQHandler+0xcc>)
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	4a0c      	ldr	r2, [pc, #48]	; (8003138 <EXTI15_10_IRQHandler+0xcc>)
 8003108:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800310c:	6113      	str	r3, [r2, #16]
	  }
  }

  //SetNextState(&MotorStatus, &PulsewidthCalc_us_limited_smooth); slow variant
  stallcounter=0;
 800310e:	4b0b      	ldr	r3, [pc, #44]	; (800313c <EXTI15_10_IRQHandler+0xd0>)
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
  ZeroCrossCount++;
 8003114:	4b0a      	ldr	r3, [pc, #40]	; (8003140 <EXTI15_10_IRQHandler+0xd4>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	3301      	adds	r3, #1
 800311a:	4a09      	ldr	r2, [pc, #36]	; (8003140 <EXTI15_10_IRQHandler+0xd4>)
 800311c:	6013      	str	r3, [r2, #0]

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800311e:	bf00      	nop
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	40010400 	.word	0x40010400
 800312c:	2000009c 	.word	0x2000009c
 8003130:	40010c00 	.word	0x40010c00
 8003134:	20000098 	.word	0x20000098
 8003138:	40010800 	.word	0x40010800
 800313c:	200000ac 	.word	0x200000ac
 8003140:	200000a0 	.word	0x200000a0

08003144 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003150:	2300      	movs	r3, #0
 8003152:	617b      	str	r3, [r7, #20]
 8003154:	e00a      	b.n	800316c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003156:	f3af 8000 	nop.w
 800315a:	4601      	mov	r1, r0
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	1c5a      	adds	r2, r3, #1
 8003160:	60ba      	str	r2, [r7, #8]
 8003162:	b2ca      	uxtb	r2, r1
 8003164:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	3301      	adds	r3, #1
 800316a:	617b      	str	r3, [r7, #20]
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	429a      	cmp	r2, r3
 8003172:	dbf0      	blt.n	8003156 <_read+0x12>
	}

return len;
 8003174:	687b      	ldr	r3, [r7, #4]
}
 8003176:	4618      	mov	r0, r3
 8003178:	3718      	adds	r7, #24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}

0800317e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800317e:	b580      	push	{r7, lr}
 8003180:	b086      	sub	sp, #24
 8003182:	af00      	add	r7, sp, #0
 8003184:	60f8      	str	r0, [r7, #12]
 8003186:	60b9      	str	r1, [r7, #8]
 8003188:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800318a:	2300      	movs	r3, #0
 800318c:	617b      	str	r3, [r7, #20]
 800318e:	e009      	b.n	80031a4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	1c5a      	adds	r2, r3, #1
 8003194:	60ba      	str	r2, [r7, #8]
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	4618      	mov	r0, r3
 800319a:	f7ff fb9b 	bl	80028d4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	3301      	adds	r3, #1
 80031a2:	617b      	str	r3, [r7, #20]
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	dbf1      	blt.n	8003190 <_write+0x12>
		 //ITM_SendChar(*ptr++); //more direct way
	}
	return len;
 80031ac:	687b      	ldr	r3, [r7, #4]
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3718      	adds	r7, #24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <_close>:

int _close(int file)
{
 80031b6:	b480      	push	{r7}
 80031b8:	b083      	sub	sp, #12
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
	return -1;
 80031be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bc80      	pop	{r7}
 80031ca:	4770      	bx	lr

080031cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80031dc:	605a      	str	r2, [r3, #4]
	return 0;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bc80      	pop	{r7}
 80031e8:	4770      	bx	lr

080031ea <_isatty>:

int _isatty(int file)
{
 80031ea:	b480      	push	{r7}
 80031ec:	b083      	sub	sp, #12
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
	return 1;
 80031f2:	2301      	movs	r3, #1
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bc80      	pop	{r7}
 80031fc:	4770      	bx	lr

080031fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031fe:	b480      	push	{r7}
 8003200:	b085      	sub	sp, #20
 8003202:	af00      	add	r7, sp, #0
 8003204:	60f8      	str	r0, [r7, #12]
 8003206:	60b9      	str	r1, [r7, #8]
 8003208:	607a      	str	r2, [r7, #4]
	return 0;
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	3714      	adds	r7, #20
 8003210:	46bd      	mov	sp, r7
 8003212:	bc80      	pop	{r7}
 8003214:	4770      	bx	lr
	...

08003218 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003220:	4b11      	ldr	r3, [pc, #68]	; (8003268 <_sbrk+0x50>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d102      	bne.n	800322e <_sbrk+0x16>
		heap_end = &end;
 8003228:	4b0f      	ldr	r3, [pc, #60]	; (8003268 <_sbrk+0x50>)
 800322a:	4a10      	ldr	r2, [pc, #64]	; (800326c <_sbrk+0x54>)
 800322c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800322e:	4b0e      	ldr	r3, [pc, #56]	; (8003268 <_sbrk+0x50>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003234:	4b0c      	ldr	r3, [pc, #48]	; (8003268 <_sbrk+0x50>)
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4413      	add	r3, r2
 800323c:	466a      	mov	r2, sp
 800323e:	4293      	cmp	r3, r2
 8003240:	d907      	bls.n	8003252 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003242:	f000 f86f 	bl	8003324 <__errno>
 8003246:	4602      	mov	r2, r0
 8003248:	230c      	movs	r3, #12
 800324a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800324c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003250:	e006      	b.n	8003260 <_sbrk+0x48>
	}

	heap_end += incr;
 8003252:	4b05      	ldr	r3, [pc, #20]	; (8003268 <_sbrk+0x50>)
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4413      	add	r3, r2
 800325a:	4a03      	ldr	r2, [pc, #12]	; (8003268 <_sbrk+0x50>)
 800325c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800325e:	68fb      	ldr	r3, [r7, #12]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3710      	adds	r7, #16
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	200000d0 	.word	0x200000d0
 800326c:	20001190 	.word	0x20001190

08003270 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003274:	4b15      	ldr	r3, [pc, #84]	; (80032cc <SystemInit+0x5c>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a14      	ldr	r2, [pc, #80]	; (80032cc <SystemInit+0x5c>)
 800327a:	f043 0301 	orr.w	r3, r3, #1
 800327e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003280:	4b12      	ldr	r3, [pc, #72]	; (80032cc <SystemInit+0x5c>)
 8003282:	685a      	ldr	r2, [r3, #4]
 8003284:	4911      	ldr	r1, [pc, #68]	; (80032cc <SystemInit+0x5c>)
 8003286:	4b12      	ldr	r3, [pc, #72]	; (80032d0 <SystemInit+0x60>)
 8003288:	4013      	ands	r3, r2
 800328a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800328c:	4b0f      	ldr	r3, [pc, #60]	; (80032cc <SystemInit+0x5c>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a0e      	ldr	r2, [pc, #56]	; (80032cc <SystemInit+0x5c>)
 8003292:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003296:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800329a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800329c:	4b0b      	ldr	r3, [pc, #44]	; (80032cc <SystemInit+0x5c>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a0a      	ldr	r2, [pc, #40]	; (80032cc <SystemInit+0x5c>)
 80032a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032a6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80032a8:	4b08      	ldr	r3, [pc, #32]	; (80032cc <SystemInit+0x5c>)
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	4a07      	ldr	r2, [pc, #28]	; (80032cc <SystemInit+0x5c>)
 80032ae:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80032b2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80032b4:	4b05      	ldr	r3, [pc, #20]	; (80032cc <SystemInit+0x5c>)
 80032b6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80032ba:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80032bc:	4b05      	ldr	r3, [pc, #20]	; (80032d4 <SystemInit+0x64>)
 80032be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80032c2:	609a      	str	r2, [r3, #8]
#endif 
}
 80032c4:	bf00      	nop
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bc80      	pop	{r7}
 80032ca:	4770      	bx	lr
 80032cc:	40021000 	.word	0x40021000
 80032d0:	f8ff0000 	.word	0xf8ff0000
 80032d4:	e000ed00 	.word	0xe000ed00

080032d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80032d8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80032da:	e003      	b.n	80032e4 <LoopCopyDataInit>

080032dc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80032dc:	4b0b      	ldr	r3, [pc, #44]	; (800330c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80032de:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80032e0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80032e2:	3104      	adds	r1, #4

080032e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80032e4:	480a      	ldr	r0, [pc, #40]	; (8003310 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80032e6:	4b0b      	ldr	r3, [pc, #44]	; (8003314 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80032e8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80032ea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80032ec:	d3f6      	bcc.n	80032dc <CopyDataInit>
  ldr r2, =_sbss
 80032ee:	4a0a      	ldr	r2, [pc, #40]	; (8003318 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80032f0:	e002      	b.n	80032f8 <LoopFillZerobss>

080032f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80032f2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80032f4:	f842 3b04 	str.w	r3, [r2], #4

080032f8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80032f8:	4b08      	ldr	r3, [pc, #32]	; (800331c <LoopFillZerobss+0x24>)
  cmp r2, r3
 80032fa:	429a      	cmp	r2, r3
  bcc FillZerobss
 80032fc:	d3f9      	bcc.n	80032f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80032fe:	f7ff ffb7 	bl	8003270 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003302:	f000 f815 	bl	8003330 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003306:	f7ff f83f 	bl	8002388 <main>
  bx lr
 800330a:	4770      	bx	lr
  ldr r3, =_sidata
 800330c:	08004248 	.word	0x08004248
  ldr r0, =_sdata
 8003310:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003314:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8003318:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 800331c:	2000118c 	.word	0x2000118c

08003320 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003320:	e7fe      	b.n	8003320 <ADC1_2_IRQHandler>
	...

08003324 <__errno>:
 8003324:	4b01      	ldr	r3, [pc, #4]	; (800332c <__errno+0x8>)
 8003326:	6818      	ldr	r0, [r3, #0]
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	2000000c 	.word	0x2000000c

08003330 <__libc_init_array>:
 8003330:	b570      	push	{r4, r5, r6, lr}
 8003332:	2500      	movs	r5, #0
 8003334:	4e0c      	ldr	r6, [pc, #48]	; (8003368 <__libc_init_array+0x38>)
 8003336:	4c0d      	ldr	r4, [pc, #52]	; (800336c <__libc_init_array+0x3c>)
 8003338:	1ba4      	subs	r4, r4, r6
 800333a:	10a4      	asrs	r4, r4, #2
 800333c:	42a5      	cmp	r5, r4
 800333e:	d109      	bne.n	8003354 <__libc_init_array+0x24>
 8003340:	f000 ff10 	bl	8004164 <_init>
 8003344:	2500      	movs	r5, #0
 8003346:	4e0a      	ldr	r6, [pc, #40]	; (8003370 <__libc_init_array+0x40>)
 8003348:	4c0a      	ldr	r4, [pc, #40]	; (8003374 <__libc_init_array+0x44>)
 800334a:	1ba4      	subs	r4, r4, r6
 800334c:	10a4      	asrs	r4, r4, #2
 800334e:	42a5      	cmp	r5, r4
 8003350:	d105      	bne.n	800335e <__libc_init_array+0x2e>
 8003352:	bd70      	pop	{r4, r5, r6, pc}
 8003354:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003358:	4798      	blx	r3
 800335a:	3501      	adds	r5, #1
 800335c:	e7ee      	b.n	800333c <__libc_init_array+0xc>
 800335e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003362:	4798      	blx	r3
 8003364:	3501      	adds	r5, #1
 8003366:	e7f2      	b.n	800334e <__libc_init_array+0x1e>
 8003368:	08004240 	.word	0x08004240
 800336c:	08004240 	.word	0x08004240
 8003370:	08004240 	.word	0x08004240
 8003374:	08004244 	.word	0x08004244

08003378 <memset>:
 8003378:	4603      	mov	r3, r0
 800337a:	4402      	add	r2, r0
 800337c:	4293      	cmp	r3, r2
 800337e:	d100      	bne.n	8003382 <memset+0xa>
 8003380:	4770      	bx	lr
 8003382:	f803 1b01 	strb.w	r1, [r3], #1
 8003386:	e7f9      	b.n	800337c <memset+0x4>

08003388 <iprintf>:
 8003388:	b40f      	push	{r0, r1, r2, r3}
 800338a:	4b0a      	ldr	r3, [pc, #40]	; (80033b4 <iprintf+0x2c>)
 800338c:	b513      	push	{r0, r1, r4, lr}
 800338e:	681c      	ldr	r4, [r3, #0]
 8003390:	b124      	cbz	r4, 800339c <iprintf+0x14>
 8003392:	69a3      	ldr	r3, [r4, #24]
 8003394:	b913      	cbnz	r3, 800339c <iprintf+0x14>
 8003396:	4620      	mov	r0, r4
 8003398:	f000 f84e 	bl	8003438 <__sinit>
 800339c:	ab05      	add	r3, sp, #20
 800339e:	9a04      	ldr	r2, [sp, #16]
 80033a0:	68a1      	ldr	r1, [r4, #8]
 80033a2:	4620      	mov	r0, r4
 80033a4:	9301      	str	r3, [sp, #4]
 80033a6:	f000 f953 	bl	8003650 <_vfiprintf_r>
 80033aa:	b002      	add	sp, #8
 80033ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033b0:	b004      	add	sp, #16
 80033b2:	4770      	bx	lr
 80033b4:	2000000c 	.word	0x2000000c

080033b8 <std>:
 80033b8:	2300      	movs	r3, #0
 80033ba:	b510      	push	{r4, lr}
 80033bc:	4604      	mov	r4, r0
 80033be:	e9c0 3300 	strd	r3, r3, [r0]
 80033c2:	6083      	str	r3, [r0, #8]
 80033c4:	8181      	strh	r1, [r0, #12]
 80033c6:	6643      	str	r3, [r0, #100]	; 0x64
 80033c8:	81c2      	strh	r2, [r0, #14]
 80033ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80033ce:	6183      	str	r3, [r0, #24]
 80033d0:	4619      	mov	r1, r3
 80033d2:	2208      	movs	r2, #8
 80033d4:	305c      	adds	r0, #92	; 0x5c
 80033d6:	f7ff ffcf 	bl	8003378 <memset>
 80033da:	4b05      	ldr	r3, [pc, #20]	; (80033f0 <std+0x38>)
 80033dc:	6224      	str	r4, [r4, #32]
 80033de:	6263      	str	r3, [r4, #36]	; 0x24
 80033e0:	4b04      	ldr	r3, [pc, #16]	; (80033f4 <std+0x3c>)
 80033e2:	62a3      	str	r3, [r4, #40]	; 0x28
 80033e4:	4b04      	ldr	r3, [pc, #16]	; (80033f8 <std+0x40>)
 80033e6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80033e8:	4b04      	ldr	r3, [pc, #16]	; (80033fc <std+0x44>)
 80033ea:	6323      	str	r3, [r4, #48]	; 0x30
 80033ec:	bd10      	pop	{r4, pc}
 80033ee:	bf00      	nop
 80033f0:	08003bad 	.word	0x08003bad
 80033f4:	08003bcf 	.word	0x08003bcf
 80033f8:	08003c07 	.word	0x08003c07
 80033fc:	08003c2b 	.word	0x08003c2b

08003400 <_cleanup_r>:
 8003400:	4901      	ldr	r1, [pc, #4]	; (8003408 <_cleanup_r+0x8>)
 8003402:	f000 b885 	b.w	8003510 <_fwalk_reent>
 8003406:	bf00      	nop
 8003408:	08003f05 	.word	0x08003f05

0800340c <__sfmoreglue>:
 800340c:	b570      	push	{r4, r5, r6, lr}
 800340e:	2568      	movs	r5, #104	; 0x68
 8003410:	1e4a      	subs	r2, r1, #1
 8003412:	4355      	muls	r5, r2
 8003414:	460e      	mov	r6, r1
 8003416:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800341a:	f000 f897 	bl	800354c <_malloc_r>
 800341e:	4604      	mov	r4, r0
 8003420:	b140      	cbz	r0, 8003434 <__sfmoreglue+0x28>
 8003422:	2100      	movs	r1, #0
 8003424:	e9c0 1600 	strd	r1, r6, [r0]
 8003428:	300c      	adds	r0, #12
 800342a:	60a0      	str	r0, [r4, #8]
 800342c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003430:	f7ff ffa2 	bl	8003378 <memset>
 8003434:	4620      	mov	r0, r4
 8003436:	bd70      	pop	{r4, r5, r6, pc}

08003438 <__sinit>:
 8003438:	6983      	ldr	r3, [r0, #24]
 800343a:	b510      	push	{r4, lr}
 800343c:	4604      	mov	r4, r0
 800343e:	bb33      	cbnz	r3, 800348e <__sinit+0x56>
 8003440:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8003444:	6503      	str	r3, [r0, #80]	; 0x50
 8003446:	4b12      	ldr	r3, [pc, #72]	; (8003490 <__sinit+0x58>)
 8003448:	4a12      	ldr	r2, [pc, #72]	; (8003494 <__sinit+0x5c>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	6282      	str	r2, [r0, #40]	; 0x28
 800344e:	4298      	cmp	r0, r3
 8003450:	bf04      	itt	eq
 8003452:	2301      	moveq	r3, #1
 8003454:	6183      	streq	r3, [r0, #24]
 8003456:	f000 f81f 	bl	8003498 <__sfp>
 800345a:	6060      	str	r0, [r4, #4]
 800345c:	4620      	mov	r0, r4
 800345e:	f000 f81b 	bl	8003498 <__sfp>
 8003462:	60a0      	str	r0, [r4, #8]
 8003464:	4620      	mov	r0, r4
 8003466:	f000 f817 	bl	8003498 <__sfp>
 800346a:	2200      	movs	r2, #0
 800346c:	60e0      	str	r0, [r4, #12]
 800346e:	2104      	movs	r1, #4
 8003470:	6860      	ldr	r0, [r4, #4]
 8003472:	f7ff ffa1 	bl	80033b8 <std>
 8003476:	2201      	movs	r2, #1
 8003478:	2109      	movs	r1, #9
 800347a:	68a0      	ldr	r0, [r4, #8]
 800347c:	f7ff ff9c 	bl	80033b8 <std>
 8003480:	2202      	movs	r2, #2
 8003482:	2112      	movs	r1, #18
 8003484:	68e0      	ldr	r0, [r4, #12]
 8003486:	f7ff ff97 	bl	80033b8 <std>
 800348a:	2301      	movs	r3, #1
 800348c:	61a3      	str	r3, [r4, #24]
 800348e:	bd10      	pop	{r4, pc}
 8003490:	080041a8 	.word	0x080041a8
 8003494:	08003401 	.word	0x08003401

08003498 <__sfp>:
 8003498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800349a:	4b1b      	ldr	r3, [pc, #108]	; (8003508 <__sfp+0x70>)
 800349c:	4607      	mov	r7, r0
 800349e:	681e      	ldr	r6, [r3, #0]
 80034a0:	69b3      	ldr	r3, [r6, #24]
 80034a2:	b913      	cbnz	r3, 80034aa <__sfp+0x12>
 80034a4:	4630      	mov	r0, r6
 80034a6:	f7ff ffc7 	bl	8003438 <__sinit>
 80034aa:	3648      	adds	r6, #72	; 0x48
 80034ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80034b0:	3b01      	subs	r3, #1
 80034b2:	d503      	bpl.n	80034bc <__sfp+0x24>
 80034b4:	6833      	ldr	r3, [r6, #0]
 80034b6:	b133      	cbz	r3, 80034c6 <__sfp+0x2e>
 80034b8:	6836      	ldr	r6, [r6, #0]
 80034ba:	e7f7      	b.n	80034ac <__sfp+0x14>
 80034bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80034c0:	b16d      	cbz	r5, 80034de <__sfp+0x46>
 80034c2:	3468      	adds	r4, #104	; 0x68
 80034c4:	e7f4      	b.n	80034b0 <__sfp+0x18>
 80034c6:	2104      	movs	r1, #4
 80034c8:	4638      	mov	r0, r7
 80034ca:	f7ff ff9f 	bl	800340c <__sfmoreglue>
 80034ce:	6030      	str	r0, [r6, #0]
 80034d0:	2800      	cmp	r0, #0
 80034d2:	d1f1      	bne.n	80034b8 <__sfp+0x20>
 80034d4:	230c      	movs	r3, #12
 80034d6:	4604      	mov	r4, r0
 80034d8:	603b      	str	r3, [r7, #0]
 80034da:	4620      	mov	r0, r4
 80034dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034de:	4b0b      	ldr	r3, [pc, #44]	; (800350c <__sfp+0x74>)
 80034e0:	6665      	str	r5, [r4, #100]	; 0x64
 80034e2:	e9c4 5500 	strd	r5, r5, [r4]
 80034e6:	60a5      	str	r5, [r4, #8]
 80034e8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80034ec:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80034f0:	2208      	movs	r2, #8
 80034f2:	4629      	mov	r1, r5
 80034f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80034f8:	f7ff ff3e 	bl	8003378 <memset>
 80034fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003500:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003504:	e7e9      	b.n	80034da <__sfp+0x42>
 8003506:	bf00      	nop
 8003508:	080041a8 	.word	0x080041a8
 800350c:	ffff0001 	.word	0xffff0001

08003510 <_fwalk_reent>:
 8003510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003514:	4680      	mov	r8, r0
 8003516:	4689      	mov	r9, r1
 8003518:	2600      	movs	r6, #0
 800351a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800351e:	b914      	cbnz	r4, 8003526 <_fwalk_reent+0x16>
 8003520:	4630      	mov	r0, r6
 8003522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003526:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800352a:	3f01      	subs	r7, #1
 800352c:	d501      	bpl.n	8003532 <_fwalk_reent+0x22>
 800352e:	6824      	ldr	r4, [r4, #0]
 8003530:	e7f5      	b.n	800351e <_fwalk_reent+0xe>
 8003532:	89ab      	ldrh	r3, [r5, #12]
 8003534:	2b01      	cmp	r3, #1
 8003536:	d907      	bls.n	8003548 <_fwalk_reent+0x38>
 8003538:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800353c:	3301      	adds	r3, #1
 800353e:	d003      	beq.n	8003548 <_fwalk_reent+0x38>
 8003540:	4629      	mov	r1, r5
 8003542:	4640      	mov	r0, r8
 8003544:	47c8      	blx	r9
 8003546:	4306      	orrs	r6, r0
 8003548:	3568      	adds	r5, #104	; 0x68
 800354a:	e7ee      	b.n	800352a <_fwalk_reent+0x1a>

0800354c <_malloc_r>:
 800354c:	b570      	push	{r4, r5, r6, lr}
 800354e:	1ccd      	adds	r5, r1, #3
 8003550:	f025 0503 	bic.w	r5, r5, #3
 8003554:	3508      	adds	r5, #8
 8003556:	2d0c      	cmp	r5, #12
 8003558:	bf38      	it	cc
 800355a:	250c      	movcc	r5, #12
 800355c:	2d00      	cmp	r5, #0
 800355e:	4606      	mov	r6, r0
 8003560:	db01      	blt.n	8003566 <_malloc_r+0x1a>
 8003562:	42a9      	cmp	r1, r5
 8003564:	d903      	bls.n	800356e <_malloc_r+0x22>
 8003566:	230c      	movs	r3, #12
 8003568:	6033      	str	r3, [r6, #0]
 800356a:	2000      	movs	r0, #0
 800356c:	bd70      	pop	{r4, r5, r6, pc}
 800356e:	f000 fd77 	bl	8004060 <__malloc_lock>
 8003572:	4a21      	ldr	r2, [pc, #132]	; (80035f8 <_malloc_r+0xac>)
 8003574:	6814      	ldr	r4, [r2, #0]
 8003576:	4621      	mov	r1, r4
 8003578:	b991      	cbnz	r1, 80035a0 <_malloc_r+0x54>
 800357a:	4c20      	ldr	r4, [pc, #128]	; (80035fc <_malloc_r+0xb0>)
 800357c:	6823      	ldr	r3, [r4, #0]
 800357e:	b91b      	cbnz	r3, 8003588 <_malloc_r+0x3c>
 8003580:	4630      	mov	r0, r6
 8003582:	f000 fb03 	bl	8003b8c <_sbrk_r>
 8003586:	6020      	str	r0, [r4, #0]
 8003588:	4629      	mov	r1, r5
 800358a:	4630      	mov	r0, r6
 800358c:	f000 fafe 	bl	8003b8c <_sbrk_r>
 8003590:	1c43      	adds	r3, r0, #1
 8003592:	d124      	bne.n	80035de <_malloc_r+0x92>
 8003594:	230c      	movs	r3, #12
 8003596:	4630      	mov	r0, r6
 8003598:	6033      	str	r3, [r6, #0]
 800359a:	f000 fd62 	bl	8004062 <__malloc_unlock>
 800359e:	e7e4      	b.n	800356a <_malloc_r+0x1e>
 80035a0:	680b      	ldr	r3, [r1, #0]
 80035a2:	1b5b      	subs	r3, r3, r5
 80035a4:	d418      	bmi.n	80035d8 <_malloc_r+0x8c>
 80035a6:	2b0b      	cmp	r3, #11
 80035a8:	d90f      	bls.n	80035ca <_malloc_r+0x7e>
 80035aa:	600b      	str	r3, [r1, #0]
 80035ac:	18cc      	adds	r4, r1, r3
 80035ae:	50cd      	str	r5, [r1, r3]
 80035b0:	4630      	mov	r0, r6
 80035b2:	f000 fd56 	bl	8004062 <__malloc_unlock>
 80035b6:	f104 000b 	add.w	r0, r4, #11
 80035ba:	1d23      	adds	r3, r4, #4
 80035bc:	f020 0007 	bic.w	r0, r0, #7
 80035c0:	1ac3      	subs	r3, r0, r3
 80035c2:	d0d3      	beq.n	800356c <_malloc_r+0x20>
 80035c4:	425a      	negs	r2, r3
 80035c6:	50e2      	str	r2, [r4, r3]
 80035c8:	e7d0      	b.n	800356c <_malloc_r+0x20>
 80035ca:	684b      	ldr	r3, [r1, #4]
 80035cc:	428c      	cmp	r4, r1
 80035ce:	bf16      	itet	ne
 80035d0:	6063      	strne	r3, [r4, #4]
 80035d2:	6013      	streq	r3, [r2, #0]
 80035d4:	460c      	movne	r4, r1
 80035d6:	e7eb      	b.n	80035b0 <_malloc_r+0x64>
 80035d8:	460c      	mov	r4, r1
 80035da:	6849      	ldr	r1, [r1, #4]
 80035dc:	e7cc      	b.n	8003578 <_malloc_r+0x2c>
 80035de:	1cc4      	adds	r4, r0, #3
 80035e0:	f024 0403 	bic.w	r4, r4, #3
 80035e4:	42a0      	cmp	r0, r4
 80035e6:	d005      	beq.n	80035f4 <_malloc_r+0xa8>
 80035e8:	1a21      	subs	r1, r4, r0
 80035ea:	4630      	mov	r0, r6
 80035ec:	f000 face 	bl	8003b8c <_sbrk_r>
 80035f0:	3001      	adds	r0, #1
 80035f2:	d0cf      	beq.n	8003594 <_malloc_r+0x48>
 80035f4:	6025      	str	r5, [r4, #0]
 80035f6:	e7db      	b.n	80035b0 <_malloc_r+0x64>
 80035f8:	200000d4 	.word	0x200000d4
 80035fc:	200000d8 	.word	0x200000d8

08003600 <__sfputc_r>:
 8003600:	6893      	ldr	r3, [r2, #8]
 8003602:	b410      	push	{r4}
 8003604:	3b01      	subs	r3, #1
 8003606:	2b00      	cmp	r3, #0
 8003608:	6093      	str	r3, [r2, #8]
 800360a:	da07      	bge.n	800361c <__sfputc_r+0x1c>
 800360c:	6994      	ldr	r4, [r2, #24]
 800360e:	42a3      	cmp	r3, r4
 8003610:	db01      	blt.n	8003616 <__sfputc_r+0x16>
 8003612:	290a      	cmp	r1, #10
 8003614:	d102      	bne.n	800361c <__sfputc_r+0x1c>
 8003616:	bc10      	pop	{r4}
 8003618:	f000 bb0c 	b.w	8003c34 <__swbuf_r>
 800361c:	6813      	ldr	r3, [r2, #0]
 800361e:	1c58      	adds	r0, r3, #1
 8003620:	6010      	str	r0, [r2, #0]
 8003622:	7019      	strb	r1, [r3, #0]
 8003624:	4608      	mov	r0, r1
 8003626:	bc10      	pop	{r4}
 8003628:	4770      	bx	lr

0800362a <__sfputs_r>:
 800362a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800362c:	4606      	mov	r6, r0
 800362e:	460f      	mov	r7, r1
 8003630:	4614      	mov	r4, r2
 8003632:	18d5      	adds	r5, r2, r3
 8003634:	42ac      	cmp	r4, r5
 8003636:	d101      	bne.n	800363c <__sfputs_r+0x12>
 8003638:	2000      	movs	r0, #0
 800363a:	e007      	b.n	800364c <__sfputs_r+0x22>
 800363c:	463a      	mov	r2, r7
 800363e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003642:	4630      	mov	r0, r6
 8003644:	f7ff ffdc 	bl	8003600 <__sfputc_r>
 8003648:	1c43      	adds	r3, r0, #1
 800364a:	d1f3      	bne.n	8003634 <__sfputs_r+0xa>
 800364c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003650 <_vfiprintf_r>:
 8003650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003654:	460c      	mov	r4, r1
 8003656:	b09d      	sub	sp, #116	; 0x74
 8003658:	4617      	mov	r7, r2
 800365a:	461d      	mov	r5, r3
 800365c:	4606      	mov	r6, r0
 800365e:	b118      	cbz	r0, 8003668 <_vfiprintf_r+0x18>
 8003660:	6983      	ldr	r3, [r0, #24]
 8003662:	b90b      	cbnz	r3, 8003668 <_vfiprintf_r+0x18>
 8003664:	f7ff fee8 	bl	8003438 <__sinit>
 8003668:	4b7c      	ldr	r3, [pc, #496]	; (800385c <_vfiprintf_r+0x20c>)
 800366a:	429c      	cmp	r4, r3
 800366c:	d158      	bne.n	8003720 <_vfiprintf_r+0xd0>
 800366e:	6874      	ldr	r4, [r6, #4]
 8003670:	89a3      	ldrh	r3, [r4, #12]
 8003672:	0718      	lsls	r0, r3, #28
 8003674:	d55e      	bpl.n	8003734 <_vfiprintf_r+0xe4>
 8003676:	6923      	ldr	r3, [r4, #16]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d05b      	beq.n	8003734 <_vfiprintf_r+0xe4>
 800367c:	2300      	movs	r3, #0
 800367e:	9309      	str	r3, [sp, #36]	; 0x24
 8003680:	2320      	movs	r3, #32
 8003682:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003686:	2330      	movs	r3, #48	; 0x30
 8003688:	f04f 0b01 	mov.w	fp, #1
 800368c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003690:	9503      	str	r5, [sp, #12]
 8003692:	46b8      	mov	r8, r7
 8003694:	4645      	mov	r5, r8
 8003696:	f815 3b01 	ldrb.w	r3, [r5], #1
 800369a:	b10b      	cbz	r3, 80036a0 <_vfiprintf_r+0x50>
 800369c:	2b25      	cmp	r3, #37	; 0x25
 800369e:	d154      	bne.n	800374a <_vfiprintf_r+0xfa>
 80036a0:	ebb8 0a07 	subs.w	sl, r8, r7
 80036a4:	d00b      	beq.n	80036be <_vfiprintf_r+0x6e>
 80036a6:	4653      	mov	r3, sl
 80036a8:	463a      	mov	r2, r7
 80036aa:	4621      	mov	r1, r4
 80036ac:	4630      	mov	r0, r6
 80036ae:	f7ff ffbc 	bl	800362a <__sfputs_r>
 80036b2:	3001      	adds	r0, #1
 80036b4:	f000 80c2 	beq.w	800383c <_vfiprintf_r+0x1ec>
 80036b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036ba:	4453      	add	r3, sl
 80036bc:	9309      	str	r3, [sp, #36]	; 0x24
 80036be:	f898 3000 	ldrb.w	r3, [r8]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 80ba 	beq.w	800383c <_vfiprintf_r+0x1ec>
 80036c8:	2300      	movs	r3, #0
 80036ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036d2:	9304      	str	r3, [sp, #16]
 80036d4:	9307      	str	r3, [sp, #28]
 80036d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80036da:	931a      	str	r3, [sp, #104]	; 0x68
 80036dc:	46a8      	mov	r8, r5
 80036de:	2205      	movs	r2, #5
 80036e0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80036e4:	485e      	ldr	r0, [pc, #376]	; (8003860 <_vfiprintf_r+0x210>)
 80036e6:	f000 fcad 	bl	8004044 <memchr>
 80036ea:	9b04      	ldr	r3, [sp, #16]
 80036ec:	bb78      	cbnz	r0, 800374e <_vfiprintf_r+0xfe>
 80036ee:	06d9      	lsls	r1, r3, #27
 80036f0:	bf44      	itt	mi
 80036f2:	2220      	movmi	r2, #32
 80036f4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80036f8:	071a      	lsls	r2, r3, #28
 80036fa:	bf44      	itt	mi
 80036fc:	222b      	movmi	r2, #43	; 0x2b
 80036fe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003702:	782a      	ldrb	r2, [r5, #0]
 8003704:	2a2a      	cmp	r2, #42	; 0x2a
 8003706:	d02a      	beq.n	800375e <_vfiprintf_r+0x10e>
 8003708:	46a8      	mov	r8, r5
 800370a:	2000      	movs	r0, #0
 800370c:	250a      	movs	r5, #10
 800370e:	9a07      	ldr	r2, [sp, #28]
 8003710:	4641      	mov	r1, r8
 8003712:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003716:	3b30      	subs	r3, #48	; 0x30
 8003718:	2b09      	cmp	r3, #9
 800371a:	d969      	bls.n	80037f0 <_vfiprintf_r+0x1a0>
 800371c:	b360      	cbz	r0, 8003778 <_vfiprintf_r+0x128>
 800371e:	e024      	b.n	800376a <_vfiprintf_r+0x11a>
 8003720:	4b50      	ldr	r3, [pc, #320]	; (8003864 <_vfiprintf_r+0x214>)
 8003722:	429c      	cmp	r4, r3
 8003724:	d101      	bne.n	800372a <_vfiprintf_r+0xda>
 8003726:	68b4      	ldr	r4, [r6, #8]
 8003728:	e7a2      	b.n	8003670 <_vfiprintf_r+0x20>
 800372a:	4b4f      	ldr	r3, [pc, #316]	; (8003868 <_vfiprintf_r+0x218>)
 800372c:	429c      	cmp	r4, r3
 800372e:	bf08      	it	eq
 8003730:	68f4      	ldreq	r4, [r6, #12]
 8003732:	e79d      	b.n	8003670 <_vfiprintf_r+0x20>
 8003734:	4621      	mov	r1, r4
 8003736:	4630      	mov	r0, r6
 8003738:	f000 fae0 	bl	8003cfc <__swsetup_r>
 800373c:	2800      	cmp	r0, #0
 800373e:	d09d      	beq.n	800367c <_vfiprintf_r+0x2c>
 8003740:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003744:	b01d      	add	sp, #116	; 0x74
 8003746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800374a:	46a8      	mov	r8, r5
 800374c:	e7a2      	b.n	8003694 <_vfiprintf_r+0x44>
 800374e:	4a44      	ldr	r2, [pc, #272]	; (8003860 <_vfiprintf_r+0x210>)
 8003750:	4645      	mov	r5, r8
 8003752:	1a80      	subs	r0, r0, r2
 8003754:	fa0b f000 	lsl.w	r0, fp, r0
 8003758:	4318      	orrs	r0, r3
 800375a:	9004      	str	r0, [sp, #16]
 800375c:	e7be      	b.n	80036dc <_vfiprintf_r+0x8c>
 800375e:	9a03      	ldr	r2, [sp, #12]
 8003760:	1d11      	adds	r1, r2, #4
 8003762:	6812      	ldr	r2, [r2, #0]
 8003764:	9103      	str	r1, [sp, #12]
 8003766:	2a00      	cmp	r2, #0
 8003768:	db01      	blt.n	800376e <_vfiprintf_r+0x11e>
 800376a:	9207      	str	r2, [sp, #28]
 800376c:	e004      	b.n	8003778 <_vfiprintf_r+0x128>
 800376e:	4252      	negs	r2, r2
 8003770:	f043 0302 	orr.w	r3, r3, #2
 8003774:	9207      	str	r2, [sp, #28]
 8003776:	9304      	str	r3, [sp, #16]
 8003778:	f898 3000 	ldrb.w	r3, [r8]
 800377c:	2b2e      	cmp	r3, #46	; 0x2e
 800377e:	d10e      	bne.n	800379e <_vfiprintf_r+0x14e>
 8003780:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003784:	2b2a      	cmp	r3, #42	; 0x2a
 8003786:	d138      	bne.n	80037fa <_vfiprintf_r+0x1aa>
 8003788:	9b03      	ldr	r3, [sp, #12]
 800378a:	f108 0802 	add.w	r8, r8, #2
 800378e:	1d1a      	adds	r2, r3, #4
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	9203      	str	r2, [sp, #12]
 8003794:	2b00      	cmp	r3, #0
 8003796:	bfb8      	it	lt
 8003798:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800379c:	9305      	str	r3, [sp, #20]
 800379e:	4d33      	ldr	r5, [pc, #204]	; (800386c <_vfiprintf_r+0x21c>)
 80037a0:	2203      	movs	r2, #3
 80037a2:	f898 1000 	ldrb.w	r1, [r8]
 80037a6:	4628      	mov	r0, r5
 80037a8:	f000 fc4c 	bl	8004044 <memchr>
 80037ac:	b140      	cbz	r0, 80037c0 <_vfiprintf_r+0x170>
 80037ae:	2340      	movs	r3, #64	; 0x40
 80037b0:	1b40      	subs	r0, r0, r5
 80037b2:	fa03 f000 	lsl.w	r0, r3, r0
 80037b6:	9b04      	ldr	r3, [sp, #16]
 80037b8:	f108 0801 	add.w	r8, r8, #1
 80037bc:	4303      	orrs	r3, r0
 80037be:	9304      	str	r3, [sp, #16]
 80037c0:	f898 1000 	ldrb.w	r1, [r8]
 80037c4:	2206      	movs	r2, #6
 80037c6:	482a      	ldr	r0, [pc, #168]	; (8003870 <_vfiprintf_r+0x220>)
 80037c8:	f108 0701 	add.w	r7, r8, #1
 80037cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80037d0:	f000 fc38 	bl	8004044 <memchr>
 80037d4:	2800      	cmp	r0, #0
 80037d6:	d037      	beq.n	8003848 <_vfiprintf_r+0x1f8>
 80037d8:	4b26      	ldr	r3, [pc, #152]	; (8003874 <_vfiprintf_r+0x224>)
 80037da:	bb1b      	cbnz	r3, 8003824 <_vfiprintf_r+0x1d4>
 80037dc:	9b03      	ldr	r3, [sp, #12]
 80037de:	3307      	adds	r3, #7
 80037e0:	f023 0307 	bic.w	r3, r3, #7
 80037e4:	3308      	adds	r3, #8
 80037e6:	9303      	str	r3, [sp, #12]
 80037e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037ea:	444b      	add	r3, r9
 80037ec:	9309      	str	r3, [sp, #36]	; 0x24
 80037ee:	e750      	b.n	8003692 <_vfiprintf_r+0x42>
 80037f0:	fb05 3202 	mla	r2, r5, r2, r3
 80037f4:	2001      	movs	r0, #1
 80037f6:	4688      	mov	r8, r1
 80037f8:	e78a      	b.n	8003710 <_vfiprintf_r+0xc0>
 80037fa:	2300      	movs	r3, #0
 80037fc:	250a      	movs	r5, #10
 80037fe:	4619      	mov	r1, r3
 8003800:	f108 0801 	add.w	r8, r8, #1
 8003804:	9305      	str	r3, [sp, #20]
 8003806:	4640      	mov	r0, r8
 8003808:	f810 2b01 	ldrb.w	r2, [r0], #1
 800380c:	3a30      	subs	r2, #48	; 0x30
 800380e:	2a09      	cmp	r2, #9
 8003810:	d903      	bls.n	800381a <_vfiprintf_r+0x1ca>
 8003812:	2b00      	cmp	r3, #0
 8003814:	d0c3      	beq.n	800379e <_vfiprintf_r+0x14e>
 8003816:	9105      	str	r1, [sp, #20]
 8003818:	e7c1      	b.n	800379e <_vfiprintf_r+0x14e>
 800381a:	fb05 2101 	mla	r1, r5, r1, r2
 800381e:	2301      	movs	r3, #1
 8003820:	4680      	mov	r8, r0
 8003822:	e7f0      	b.n	8003806 <_vfiprintf_r+0x1b6>
 8003824:	ab03      	add	r3, sp, #12
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	4622      	mov	r2, r4
 800382a:	4b13      	ldr	r3, [pc, #76]	; (8003878 <_vfiprintf_r+0x228>)
 800382c:	a904      	add	r1, sp, #16
 800382e:	4630      	mov	r0, r6
 8003830:	f3af 8000 	nop.w
 8003834:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8003838:	4681      	mov	r9, r0
 800383a:	d1d5      	bne.n	80037e8 <_vfiprintf_r+0x198>
 800383c:	89a3      	ldrh	r3, [r4, #12]
 800383e:	065b      	lsls	r3, r3, #25
 8003840:	f53f af7e 	bmi.w	8003740 <_vfiprintf_r+0xf0>
 8003844:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003846:	e77d      	b.n	8003744 <_vfiprintf_r+0xf4>
 8003848:	ab03      	add	r3, sp, #12
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	4622      	mov	r2, r4
 800384e:	4b0a      	ldr	r3, [pc, #40]	; (8003878 <_vfiprintf_r+0x228>)
 8003850:	a904      	add	r1, sp, #16
 8003852:	4630      	mov	r0, r6
 8003854:	f000 f888 	bl	8003968 <_printf_i>
 8003858:	e7ec      	b.n	8003834 <_vfiprintf_r+0x1e4>
 800385a:	bf00      	nop
 800385c:	080041cc 	.word	0x080041cc
 8003860:	0800420c 	.word	0x0800420c
 8003864:	080041ec 	.word	0x080041ec
 8003868:	080041ac 	.word	0x080041ac
 800386c:	08004212 	.word	0x08004212
 8003870:	08004216 	.word	0x08004216
 8003874:	00000000 	.word	0x00000000
 8003878:	0800362b 	.word	0x0800362b

0800387c <_printf_common>:
 800387c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003880:	4691      	mov	r9, r2
 8003882:	461f      	mov	r7, r3
 8003884:	688a      	ldr	r2, [r1, #8]
 8003886:	690b      	ldr	r3, [r1, #16]
 8003888:	4606      	mov	r6, r0
 800388a:	4293      	cmp	r3, r2
 800388c:	bfb8      	it	lt
 800388e:	4613      	movlt	r3, r2
 8003890:	f8c9 3000 	str.w	r3, [r9]
 8003894:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003898:	460c      	mov	r4, r1
 800389a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800389e:	b112      	cbz	r2, 80038a6 <_printf_common+0x2a>
 80038a0:	3301      	adds	r3, #1
 80038a2:	f8c9 3000 	str.w	r3, [r9]
 80038a6:	6823      	ldr	r3, [r4, #0]
 80038a8:	0699      	lsls	r1, r3, #26
 80038aa:	bf42      	ittt	mi
 80038ac:	f8d9 3000 	ldrmi.w	r3, [r9]
 80038b0:	3302      	addmi	r3, #2
 80038b2:	f8c9 3000 	strmi.w	r3, [r9]
 80038b6:	6825      	ldr	r5, [r4, #0]
 80038b8:	f015 0506 	ands.w	r5, r5, #6
 80038bc:	d107      	bne.n	80038ce <_printf_common+0x52>
 80038be:	f104 0a19 	add.w	sl, r4, #25
 80038c2:	68e3      	ldr	r3, [r4, #12]
 80038c4:	f8d9 2000 	ldr.w	r2, [r9]
 80038c8:	1a9b      	subs	r3, r3, r2
 80038ca:	42ab      	cmp	r3, r5
 80038cc:	dc29      	bgt.n	8003922 <_printf_common+0xa6>
 80038ce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80038d2:	6822      	ldr	r2, [r4, #0]
 80038d4:	3300      	adds	r3, #0
 80038d6:	bf18      	it	ne
 80038d8:	2301      	movne	r3, #1
 80038da:	0692      	lsls	r2, r2, #26
 80038dc:	d42e      	bmi.n	800393c <_printf_common+0xc0>
 80038de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80038e2:	4639      	mov	r1, r7
 80038e4:	4630      	mov	r0, r6
 80038e6:	47c0      	blx	r8
 80038e8:	3001      	adds	r0, #1
 80038ea:	d021      	beq.n	8003930 <_printf_common+0xb4>
 80038ec:	6823      	ldr	r3, [r4, #0]
 80038ee:	68e5      	ldr	r5, [r4, #12]
 80038f0:	f003 0306 	and.w	r3, r3, #6
 80038f4:	2b04      	cmp	r3, #4
 80038f6:	bf18      	it	ne
 80038f8:	2500      	movne	r5, #0
 80038fa:	f8d9 2000 	ldr.w	r2, [r9]
 80038fe:	f04f 0900 	mov.w	r9, #0
 8003902:	bf08      	it	eq
 8003904:	1aad      	subeq	r5, r5, r2
 8003906:	68a3      	ldr	r3, [r4, #8]
 8003908:	6922      	ldr	r2, [r4, #16]
 800390a:	bf08      	it	eq
 800390c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003910:	4293      	cmp	r3, r2
 8003912:	bfc4      	itt	gt
 8003914:	1a9b      	subgt	r3, r3, r2
 8003916:	18ed      	addgt	r5, r5, r3
 8003918:	341a      	adds	r4, #26
 800391a:	454d      	cmp	r5, r9
 800391c:	d11a      	bne.n	8003954 <_printf_common+0xd8>
 800391e:	2000      	movs	r0, #0
 8003920:	e008      	b.n	8003934 <_printf_common+0xb8>
 8003922:	2301      	movs	r3, #1
 8003924:	4652      	mov	r2, sl
 8003926:	4639      	mov	r1, r7
 8003928:	4630      	mov	r0, r6
 800392a:	47c0      	blx	r8
 800392c:	3001      	adds	r0, #1
 800392e:	d103      	bne.n	8003938 <_printf_common+0xbc>
 8003930:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003938:	3501      	adds	r5, #1
 800393a:	e7c2      	b.n	80038c2 <_printf_common+0x46>
 800393c:	2030      	movs	r0, #48	; 0x30
 800393e:	18e1      	adds	r1, r4, r3
 8003940:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003944:	1c5a      	adds	r2, r3, #1
 8003946:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800394a:	4422      	add	r2, r4
 800394c:	3302      	adds	r3, #2
 800394e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003952:	e7c4      	b.n	80038de <_printf_common+0x62>
 8003954:	2301      	movs	r3, #1
 8003956:	4622      	mov	r2, r4
 8003958:	4639      	mov	r1, r7
 800395a:	4630      	mov	r0, r6
 800395c:	47c0      	blx	r8
 800395e:	3001      	adds	r0, #1
 8003960:	d0e6      	beq.n	8003930 <_printf_common+0xb4>
 8003962:	f109 0901 	add.w	r9, r9, #1
 8003966:	e7d8      	b.n	800391a <_printf_common+0x9e>

08003968 <_printf_i>:
 8003968:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800396c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003970:	460c      	mov	r4, r1
 8003972:	7e09      	ldrb	r1, [r1, #24]
 8003974:	b085      	sub	sp, #20
 8003976:	296e      	cmp	r1, #110	; 0x6e
 8003978:	4617      	mov	r7, r2
 800397a:	4606      	mov	r6, r0
 800397c:	4698      	mov	r8, r3
 800397e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003980:	f000 80b3 	beq.w	8003aea <_printf_i+0x182>
 8003984:	d822      	bhi.n	80039cc <_printf_i+0x64>
 8003986:	2963      	cmp	r1, #99	; 0x63
 8003988:	d036      	beq.n	80039f8 <_printf_i+0x90>
 800398a:	d80a      	bhi.n	80039a2 <_printf_i+0x3a>
 800398c:	2900      	cmp	r1, #0
 800398e:	f000 80b9 	beq.w	8003b04 <_printf_i+0x19c>
 8003992:	2958      	cmp	r1, #88	; 0x58
 8003994:	f000 8083 	beq.w	8003a9e <_printf_i+0x136>
 8003998:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800399c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80039a0:	e032      	b.n	8003a08 <_printf_i+0xa0>
 80039a2:	2964      	cmp	r1, #100	; 0x64
 80039a4:	d001      	beq.n	80039aa <_printf_i+0x42>
 80039a6:	2969      	cmp	r1, #105	; 0x69
 80039a8:	d1f6      	bne.n	8003998 <_printf_i+0x30>
 80039aa:	6820      	ldr	r0, [r4, #0]
 80039ac:	6813      	ldr	r3, [r2, #0]
 80039ae:	0605      	lsls	r5, r0, #24
 80039b0:	f103 0104 	add.w	r1, r3, #4
 80039b4:	d52a      	bpl.n	8003a0c <_printf_i+0xa4>
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6011      	str	r1, [r2, #0]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	da03      	bge.n	80039c6 <_printf_i+0x5e>
 80039be:	222d      	movs	r2, #45	; 0x2d
 80039c0:	425b      	negs	r3, r3
 80039c2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80039c6:	486f      	ldr	r0, [pc, #444]	; (8003b84 <_printf_i+0x21c>)
 80039c8:	220a      	movs	r2, #10
 80039ca:	e039      	b.n	8003a40 <_printf_i+0xd8>
 80039cc:	2973      	cmp	r1, #115	; 0x73
 80039ce:	f000 809d 	beq.w	8003b0c <_printf_i+0x1a4>
 80039d2:	d808      	bhi.n	80039e6 <_printf_i+0x7e>
 80039d4:	296f      	cmp	r1, #111	; 0x6f
 80039d6:	d020      	beq.n	8003a1a <_printf_i+0xb2>
 80039d8:	2970      	cmp	r1, #112	; 0x70
 80039da:	d1dd      	bne.n	8003998 <_printf_i+0x30>
 80039dc:	6823      	ldr	r3, [r4, #0]
 80039de:	f043 0320 	orr.w	r3, r3, #32
 80039e2:	6023      	str	r3, [r4, #0]
 80039e4:	e003      	b.n	80039ee <_printf_i+0x86>
 80039e6:	2975      	cmp	r1, #117	; 0x75
 80039e8:	d017      	beq.n	8003a1a <_printf_i+0xb2>
 80039ea:	2978      	cmp	r1, #120	; 0x78
 80039ec:	d1d4      	bne.n	8003998 <_printf_i+0x30>
 80039ee:	2378      	movs	r3, #120	; 0x78
 80039f0:	4865      	ldr	r0, [pc, #404]	; (8003b88 <_printf_i+0x220>)
 80039f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80039f6:	e055      	b.n	8003aa4 <_printf_i+0x13c>
 80039f8:	6813      	ldr	r3, [r2, #0]
 80039fa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80039fe:	1d19      	adds	r1, r3, #4
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	6011      	str	r1, [r2, #0]
 8003a04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e08c      	b.n	8003b26 <_printf_i+0x1be>
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003a12:	6011      	str	r1, [r2, #0]
 8003a14:	bf18      	it	ne
 8003a16:	b21b      	sxthne	r3, r3
 8003a18:	e7cf      	b.n	80039ba <_printf_i+0x52>
 8003a1a:	6813      	ldr	r3, [r2, #0]
 8003a1c:	6825      	ldr	r5, [r4, #0]
 8003a1e:	1d18      	adds	r0, r3, #4
 8003a20:	6010      	str	r0, [r2, #0]
 8003a22:	0628      	lsls	r0, r5, #24
 8003a24:	d501      	bpl.n	8003a2a <_printf_i+0xc2>
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	e002      	b.n	8003a30 <_printf_i+0xc8>
 8003a2a:	0668      	lsls	r0, r5, #25
 8003a2c:	d5fb      	bpl.n	8003a26 <_printf_i+0xbe>
 8003a2e:	881b      	ldrh	r3, [r3, #0]
 8003a30:	296f      	cmp	r1, #111	; 0x6f
 8003a32:	bf14      	ite	ne
 8003a34:	220a      	movne	r2, #10
 8003a36:	2208      	moveq	r2, #8
 8003a38:	4852      	ldr	r0, [pc, #328]	; (8003b84 <_printf_i+0x21c>)
 8003a3a:	2100      	movs	r1, #0
 8003a3c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003a40:	6865      	ldr	r5, [r4, #4]
 8003a42:	2d00      	cmp	r5, #0
 8003a44:	60a5      	str	r5, [r4, #8]
 8003a46:	f2c0 8095 	blt.w	8003b74 <_printf_i+0x20c>
 8003a4a:	6821      	ldr	r1, [r4, #0]
 8003a4c:	f021 0104 	bic.w	r1, r1, #4
 8003a50:	6021      	str	r1, [r4, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d13d      	bne.n	8003ad2 <_printf_i+0x16a>
 8003a56:	2d00      	cmp	r5, #0
 8003a58:	f040 808e 	bne.w	8003b78 <_printf_i+0x210>
 8003a5c:	4665      	mov	r5, ip
 8003a5e:	2a08      	cmp	r2, #8
 8003a60:	d10b      	bne.n	8003a7a <_printf_i+0x112>
 8003a62:	6823      	ldr	r3, [r4, #0]
 8003a64:	07db      	lsls	r3, r3, #31
 8003a66:	d508      	bpl.n	8003a7a <_printf_i+0x112>
 8003a68:	6923      	ldr	r3, [r4, #16]
 8003a6a:	6862      	ldr	r2, [r4, #4]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	bfde      	ittt	le
 8003a70:	2330      	movle	r3, #48	; 0x30
 8003a72:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003a76:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003a7a:	ebac 0305 	sub.w	r3, ip, r5
 8003a7e:	6123      	str	r3, [r4, #16]
 8003a80:	f8cd 8000 	str.w	r8, [sp]
 8003a84:	463b      	mov	r3, r7
 8003a86:	aa03      	add	r2, sp, #12
 8003a88:	4621      	mov	r1, r4
 8003a8a:	4630      	mov	r0, r6
 8003a8c:	f7ff fef6 	bl	800387c <_printf_common>
 8003a90:	3001      	adds	r0, #1
 8003a92:	d14d      	bne.n	8003b30 <_printf_i+0x1c8>
 8003a94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a98:	b005      	add	sp, #20
 8003a9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003a9e:	4839      	ldr	r0, [pc, #228]	; (8003b84 <_printf_i+0x21c>)
 8003aa0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003aa4:	6813      	ldr	r3, [r2, #0]
 8003aa6:	6821      	ldr	r1, [r4, #0]
 8003aa8:	1d1d      	adds	r5, r3, #4
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	6015      	str	r5, [r2, #0]
 8003aae:	060a      	lsls	r2, r1, #24
 8003ab0:	d50b      	bpl.n	8003aca <_printf_i+0x162>
 8003ab2:	07ca      	lsls	r2, r1, #31
 8003ab4:	bf44      	itt	mi
 8003ab6:	f041 0120 	orrmi.w	r1, r1, #32
 8003aba:	6021      	strmi	r1, [r4, #0]
 8003abc:	b91b      	cbnz	r3, 8003ac6 <_printf_i+0x15e>
 8003abe:	6822      	ldr	r2, [r4, #0]
 8003ac0:	f022 0220 	bic.w	r2, r2, #32
 8003ac4:	6022      	str	r2, [r4, #0]
 8003ac6:	2210      	movs	r2, #16
 8003ac8:	e7b7      	b.n	8003a3a <_printf_i+0xd2>
 8003aca:	064d      	lsls	r5, r1, #25
 8003acc:	bf48      	it	mi
 8003ace:	b29b      	uxthmi	r3, r3
 8003ad0:	e7ef      	b.n	8003ab2 <_printf_i+0x14a>
 8003ad2:	4665      	mov	r5, ip
 8003ad4:	fbb3 f1f2 	udiv	r1, r3, r2
 8003ad8:	fb02 3311 	mls	r3, r2, r1, r3
 8003adc:	5cc3      	ldrb	r3, [r0, r3]
 8003ade:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	2900      	cmp	r1, #0
 8003ae6:	d1f5      	bne.n	8003ad4 <_printf_i+0x16c>
 8003ae8:	e7b9      	b.n	8003a5e <_printf_i+0xf6>
 8003aea:	6813      	ldr	r3, [r2, #0]
 8003aec:	6825      	ldr	r5, [r4, #0]
 8003aee:	1d18      	adds	r0, r3, #4
 8003af0:	6961      	ldr	r1, [r4, #20]
 8003af2:	6010      	str	r0, [r2, #0]
 8003af4:	0628      	lsls	r0, r5, #24
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	d501      	bpl.n	8003afe <_printf_i+0x196>
 8003afa:	6019      	str	r1, [r3, #0]
 8003afc:	e002      	b.n	8003b04 <_printf_i+0x19c>
 8003afe:	066a      	lsls	r2, r5, #25
 8003b00:	d5fb      	bpl.n	8003afa <_printf_i+0x192>
 8003b02:	8019      	strh	r1, [r3, #0]
 8003b04:	2300      	movs	r3, #0
 8003b06:	4665      	mov	r5, ip
 8003b08:	6123      	str	r3, [r4, #16]
 8003b0a:	e7b9      	b.n	8003a80 <_printf_i+0x118>
 8003b0c:	6813      	ldr	r3, [r2, #0]
 8003b0e:	1d19      	adds	r1, r3, #4
 8003b10:	6011      	str	r1, [r2, #0]
 8003b12:	681d      	ldr	r5, [r3, #0]
 8003b14:	6862      	ldr	r2, [r4, #4]
 8003b16:	2100      	movs	r1, #0
 8003b18:	4628      	mov	r0, r5
 8003b1a:	f000 fa93 	bl	8004044 <memchr>
 8003b1e:	b108      	cbz	r0, 8003b24 <_printf_i+0x1bc>
 8003b20:	1b40      	subs	r0, r0, r5
 8003b22:	6060      	str	r0, [r4, #4]
 8003b24:	6863      	ldr	r3, [r4, #4]
 8003b26:	6123      	str	r3, [r4, #16]
 8003b28:	2300      	movs	r3, #0
 8003b2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b2e:	e7a7      	b.n	8003a80 <_printf_i+0x118>
 8003b30:	6923      	ldr	r3, [r4, #16]
 8003b32:	462a      	mov	r2, r5
 8003b34:	4639      	mov	r1, r7
 8003b36:	4630      	mov	r0, r6
 8003b38:	47c0      	blx	r8
 8003b3a:	3001      	adds	r0, #1
 8003b3c:	d0aa      	beq.n	8003a94 <_printf_i+0x12c>
 8003b3e:	6823      	ldr	r3, [r4, #0]
 8003b40:	079b      	lsls	r3, r3, #30
 8003b42:	d413      	bmi.n	8003b6c <_printf_i+0x204>
 8003b44:	68e0      	ldr	r0, [r4, #12]
 8003b46:	9b03      	ldr	r3, [sp, #12]
 8003b48:	4298      	cmp	r0, r3
 8003b4a:	bfb8      	it	lt
 8003b4c:	4618      	movlt	r0, r3
 8003b4e:	e7a3      	b.n	8003a98 <_printf_i+0x130>
 8003b50:	2301      	movs	r3, #1
 8003b52:	464a      	mov	r2, r9
 8003b54:	4639      	mov	r1, r7
 8003b56:	4630      	mov	r0, r6
 8003b58:	47c0      	blx	r8
 8003b5a:	3001      	adds	r0, #1
 8003b5c:	d09a      	beq.n	8003a94 <_printf_i+0x12c>
 8003b5e:	3501      	adds	r5, #1
 8003b60:	68e3      	ldr	r3, [r4, #12]
 8003b62:	9a03      	ldr	r2, [sp, #12]
 8003b64:	1a9b      	subs	r3, r3, r2
 8003b66:	42ab      	cmp	r3, r5
 8003b68:	dcf2      	bgt.n	8003b50 <_printf_i+0x1e8>
 8003b6a:	e7eb      	b.n	8003b44 <_printf_i+0x1dc>
 8003b6c:	2500      	movs	r5, #0
 8003b6e:	f104 0919 	add.w	r9, r4, #25
 8003b72:	e7f5      	b.n	8003b60 <_printf_i+0x1f8>
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1ac      	bne.n	8003ad2 <_printf_i+0x16a>
 8003b78:	7803      	ldrb	r3, [r0, #0]
 8003b7a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b7e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b82:	e76c      	b.n	8003a5e <_printf_i+0xf6>
 8003b84:	0800421d 	.word	0x0800421d
 8003b88:	0800422e 	.word	0x0800422e

08003b8c <_sbrk_r>:
 8003b8c:	b538      	push	{r3, r4, r5, lr}
 8003b8e:	2300      	movs	r3, #0
 8003b90:	4c05      	ldr	r4, [pc, #20]	; (8003ba8 <_sbrk_r+0x1c>)
 8003b92:	4605      	mov	r5, r0
 8003b94:	4608      	mov	r0, r1
 8003b96:	6023      	str	r3, [r4, #0]
 8003b98:	f7ff fb3e 	bl	8003218 <_sbrk>
 8003b9c:	1c43      	adds	r3, r0, #1
 8003b9e:	d102      	bne.n	8003ba6 <_sbrk_r+0x1a>
 8003ba0:	6823      	ldr	r3, [r4, #0]
 8003ba2:	b103      	cbz	r3, 8003ba6 <_sbrk_r+0x1a>
 8003ba4:	602b      	str	r3, [r5, #0]
 8003ba6:	bd38      	pop	{r3, r4, r5, pc}
 8003ba8:	20001188 	.word	0x20001188

08003bac <__sread>:
 8003bac:	b510      	push	{r4, lr}
 8003bae:	460c      	mov	r4, r1
 8003bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bb4:	f000 faa2 	bl	80040fc <_read_r>
 8003bb8:	2800      	cmp	r0, #0
 8003bba:	bfab      	itete	ge
 8003bbc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003bbe:	89a3      	ldrhlt	r3, [r4, #12]
 8003bc0:	181b      	addge	r3, r3, r0
 8003bc2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003bc6:	bfac      	ite	ge
 8003bc8:	6563      	strge	r3, [r4, #84]	; 0x54
 8003bca:	81a3      	strhlt	r3, [r4, #12]
 8003bcc:	bd10      	pop	{r4, pc}

08003bce <__swrite>:
 8003bce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bd2:	461f      	mov	r7, r3
 8003bd4:	898b      	ldrh	r3, [r1, #12]
 8003bd6:	4605      	mov	r5, r0
 8003bd8:	05db      	lsls	r3, r3, #23
 8003bda:	460c      	mov	r4, r1
 8003bdc:	4616      	mov	r6, r2
 8003bde:	d505      	bpl.n	8003bec <__swrite+0x1e>
 8003be0:	2302      	movs	r3, #2
 8003be2:	2200      	movs	r2, #0
 8003be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003be8:	f000 f9b6 	bl	8003f58 <_lseek_r>
 8003bec:	89a3      	ldrh	r3, [r4, #12]
 8003bee:	4632      	mov	r2, r6
 8003bf0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003bf4:	81a3      	strh	r3, [r4, #12]
 8003bf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003bfa:	463b      	mov	r3, r7
 8003bfc:	4628      	mov	r0, r5
 8003bfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c02:	f000 b869 	b.w	8003cd8 <_write_r>

08003c06 <__sseek>:
 8003c06:	b510      	push	{r4, lr}
 8003c08:	460c      	mov	r4, r1
 8003c0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c0e:	f000 f9a3 	bl	8003f58 <_lseek_r>
 8003c12:	1c43      	adds	r3, r0, #1
 8003c14:	89a3      	ldrh	r3, [r4, #12]
 8003c16:	bf15      	itete	ne
 8003c18:	6560      	strne	r0, [r4, #84]	; 0x54
 8003c1a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003c1e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003c22:	81a3      	strheq	r3, [r4, #12]
 8003c24:	bf18      	it	ne
 8003c26:	81a3      	strhne	r3, [r4, #12]
 8003c28:	bd10      	pop	{r4, pc}

08003c2a <__sclose>:
 8003c2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c2e:	f000 b8d3 	b.w	8003dd8 <_close_r>
	...

08003c34 <__swbuf_r>:
 8003c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c36:	460e      	mov	r6, r1
 8003c38:	4614      	mov	r4, r2
 8003c3a:	4605      	mov	r5, r0
 8003c3c:	b118      	cbz	r0, 8003c46 <__swbuf_r+0x12>
 8003c3e:	6983      	ldr	r3, [r0, #24]
 8003c40:	b90b      	cbnz	r3, 8003c46 <__swbuf_r+0x12>
 8003c42:	f7ff fbf9 	bl	8003438 <__sinit>
 8003c46:	4b21      	ldr	r3, [pc, #132]	; (8003ccc <__swbuf_r+0x98>)
 8003c48:	429c      	cmp	r4, r3
 8003c4a:	d12a      	bne.n	8003ca2 <__swbuf_r+0x6e>
 8003c4c:	686c      	ldr	r4, [r5, #4]
 8003c4e:	69a3      	ldr	r3, [r4, #24]
 8003c50:	60a3      	str	r3, [r4, #8]
 8003c52:	89a3      	ldrh	r3, [r4, #12]
 8003c54:	071a      	lsls	r2, r3, #28
 8003c56:	d52e      	bpl.n	8003cb6 <__swbuf_r+0x82>
 8003c58:	6923      	ldr	r3, [r4, #16]
 8003c5a:	b363      	cbz	r3, 8003cb6 <__swbuf_r+0x82>
 8003c5c:	6923      	ldr	r3, [r4, #16]
 8003c5e:	6820      	ldr	r0, [r4, #0]
 8003c60:	b2f6      	uxtb	r6, r6
 8003c62:	1ac0      	subs	r0, r0, r3
 8003c64:	6963      	ldr	r3, [r4, #20]
 8003c66:	4637      	mov	r7, r6
 8003c68:	4283      	cmp	r3, r0
 8003c6a:	dc04      	bgt.n	8003c76 <__swbuf_r+0x42>
 8003c6c:	4621      	mov	r1, r4
 8003c6e:	4628      	mov	r0, r5
 8003c70:	f000 f948 	bl	8003f04 <_fflush_r>
 8003c74:	bb28      	cbnz	r0, 8003cc2 <__swbuf_r+0x8e>
 8003c76:	68a3      	ldr	r3, [r4, #8]
 8003c78:	3001      	adds	r0, #1
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	60a3      	str	r3, [r4, #8]
 8003c7e:	6823      	ldr	r3, [r4, #0]
 8003c80:	1c5a      	adds	r2, r3, #1
 8003c82:	6022      	str	r2, [r4, #0]
 8003c84:	701e      	strb	r6, [r3, #0]
 8003c86:	6963      	ldr	r3, [r4, #20]
 8003c88:	4283      	cmp	r3, r0
 8003c8a:	d004      	beq.n	8003c96 <__swbuf_r+0x62>
 8003c8c:	89a3      	ldrh	r3, [r4, #12]
 8003c8e:	07db      	lsls	r3, r3, #31
 8003c90:	d519      	bpl.n	8003cc6 <__swbuf_r+0x92>
 8003c92:	2e0a      	cmp	r6, #10
 8003c94:	d117      	bne.n	8003cc6 <__swbuf_r+0x92>
 8003c96:	4621      	mov	r1, r4
 8003c98:	4628      	mov	r0, r5
 8003c9a:	f000 f933 	bl	8003f04 <_fflush_r>
 8003c9e:	b190      	cbz	r0, 8003cc6 <__swbuf_r+0x92>
 8003ca0:	e00f      	b.n	8003cc2 <__swbuf_r+0x8e>
 8003ca2:	4b0b      	ldr	r3, [pc, #44]	; (8003cd0 <__swbuf_r+0x9c>)
 8003ca4:	429c      	cmp	r4, r3
 8003ca6:	d101      	bne.n	8003cac <__swbuf_r+0x78>
 8003ca8:	68ac      	ldr	r4, [r5, #8]
 8003caa:	e7d0      	b.n	8003c4e <__swbuf_r+0x1a>
 8003cac:	4b09      	ldr	r3, [pc, #36]	; (8003cd4 <__swbuf_r+0xa0>)
 8003cae:	429c      	cmp	r4, r3
 8003cb0:	bf08      	it	eq
 8003cb2:	68ec      	ldreq	r4, [r5, #12]
 8003cb4:	e7cb      	b.n	8003c4e <__swbuf_r+0x1a>
 8003cb6:	4621      	mov	r1, r4
 8003cb8:	4628      	mov	r0, r5
 8003cba:	f000 f81f 	bl	8003cfc <__swsetup_r>
 8003cbe:	2800      	cmp	r0, #0
 8003cc0:	d0cc      	beq.n	8003c5c <__swbuf_r+0x28>
 8003cc2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003cc6:	4638      	mov	r0, r7
 8003cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	080041cc 	.word	0x080041cc
 8003cd0:	080041ec 	.word	0x080041ec
 8003cd4:	080041ac 	.word	0x080041ac

08003cd8 <_write_r>:
 8003cd8:	b538      	push	{r3, r4, r5, lr}
 8003cda:	4605      	mov	r5, r0
 8003cdc:	4608      	mov	r0, r1
 8003cde:	4611      	mov	r1, r2
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	4c05      	ldr	r4, [pc, #20]	; (8003cf8 <_write_r+0x20>)
 8003ce4:	6022      	str	r2, [r4, #0]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	f7ff fa49 	bl	800317e <_write>
 8003cec:	1c43      	adds	r3, r0, #1
 8003cee:	d102      	bne.n	8003cf6 <_write_r+0x1e>
 8003cf0:	6823      	ldr	r3, [r4, #0]
 8003cf2:	b103      	cbz	r3, 8003cf6 <_write_r+0x1e>
 8003cf4:	602b      	str	r3, [r5, #0]
 8003cf6:	bd38      	pop	{r3, r4, r5, pc}
 8003cf8:	20001188 	.word	0x20001188

08003cfc <__swsetup_r>:
 8003cfc:	4b32      	ldr	r3, [pc, #200]	; (8003dc8 <__swsetup_r+0xcc>)
 8003cfe:	b570      	push	{r4, r5, r6, lr}
 8003d00:	681d      	ldr	r5, [r3, #0]
 8003d02:	4606      	mov	r6, r0
 8003d04:	460c      	mov	r4, r1
 8003d06:	b125      	cbz	r5, 8003d12 <__swsetup_r+0x16>
 8003d08:	69ab      	ldr	r3, [r5, #24]
 8003d0a:	b913      	cbnz	r3, 8003d12 <__swsetup_r+0x16>
 8003d0c:	4628      	mov	r0, r5
 8003d0e:	f7ff fb93 	bl	8003438 <__sinit>
 8003d12:	4b2e      	ldr	r3, [pc, #184]	; (8003dcc <__swsetup_r+0xd0>)
 8003d14:	429c      	cmp	r4, r3
 8003d16:	d10f      	bne.n	8003d38 <__swsetup_r+0x3c>
 8003d18:	686c      	ldr	r4, [r5, #4]
 8003d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d1e:	b29a      	uxth	r2, r3
 8003d20:	0715      	lsls	r5, r2, #28
 8003d22:	d42c      	bmi.n	8003d7e <__swsetup_r+0x82>
 8003d24:	06d0      	lsls	r0, r2, #27
 8003d26:	d411      	bmi.n	8003d4c <__swsetup_r+0x50>
 8003d28:	2209      	movs	r2, #9
 8003d2a:	6032      	str	r2, [r6, #0]
 8003d2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d30:	81a3      	strh	r3, [r4, #12]
 8003d32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003d36:	e03e      	b.n	8003db6 <__swsetup_r+0xba>
 8003d38:	4b25      	ldr	r3, [pc, #148]	; (8003dd0 <__swsetup_r+0xd4>)
 8003d3a:	429c      	cmp	r4, r3
 8003d3c:	d101      	bne.n	8003d42 <__swsetup_r+0x46>
 8003d3e:	68ac      	ldr	r4, [r5, #8]
 8003d40:	e7eb      	b.n	8003d1a <__swsetup_r+0x1e>
 8003d42:	4b24      	ldr	r3, [pc, #144]	; (8003dd4 <__swsetup_r+0xd8>)
 8003d44:	429c      	cmp	r4, r3
 8003d46:	bf08      	it	eq
 8003d48:	68ec      	ldreq	r4, [r5, #12]
 8003d4a:	e7e6      	b.n	8003d1a <__swsetup_r+0x1e>
 8003d4c:	0751      	lsls	r1, r2, #29
 8003d4e:	d512      	bpl.n	8003d76 <__swsetup_r+0x7a>
 8003d50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d52:	b141      	cbz	r1, 8003d66 <__swsetup_r+0x6a>
 8003d54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d58:	4299      	cmp	r1, r3
 8003d5a:	d002      	beq.n	8003d62 <__swsetup_r+0x66>
 8003d5c:	4630      	mov	r0, r6
 8003d5e:	f000 f981 	bl	8004064 <_free_r>
 8003d62:	2300      	movs	r3, #0
 8003d64:	6363      	str	r3, [r4, #52]	; 0x34
 8003d66:	89a3      	ldrh	r3, [r4, #12]
 8003d68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003d6c:	81a3      	strh	r3, [r4, #12]
 8003d6e:	2300      	movs	r3, #0
 8003d70:	6063      	str	r3, [r4, #4]
 8003d72:	6923      	ldr	r3, [r4, #16]
 8003d74:	6023      	str	r3, [r4, #0]
 8003d76:	89a3      	ldrh	r3, [r4, #12]
 8003d78:	f043 0308 	orr.w	r3, r3, #8
 8003d7c:	81a3      	strh	r3, [r4, #12]
 8003d7e:	6923      	ldr	r3, [r4, #16]
 8003d80:	b94b      	cbnz	r3, 8003d96 <__swsetup_r+0x9a>
 8003d82:	89a3      	ldrh	r3, [r4, #12]
 8003d84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003d88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d8c:	d003      	beq.n	8003d96 <__swsetup_r+0x9a>
 8003d8e:	4621      	mov	r1, r4
 8003d90:	4630      	mov	r0, r6
 8003d92:	f000 f917 	bl	8003fc4 <__smakebuf_r>
 8003d96:	89a2      	ldrh	r2, [r4, #12]
 8003d98:	f012 0301 	ands.w	r3, r2, #1
 8003d9c:	d00c      	beq.n	8003db8 <__swsetup_r+0xbc>
 8003d9e:	2300      	movs	r3, #0
 8003da0:	60a3      	str	r3, [r4, #8]
 8003da2:	6963      	ldr	r3, [r4, #20]
 8003da4:	425b      	negs	r3, r3
 8003da6:	61a3      	str	r3, [r4, #24]
 8003da8:	6923      	ldr	r3, [r4, #16]
 8003daa:	b953      	cbnz	r3, 8003dc2 <__swsetup_r+0xc6>
 8003dac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003db0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003db4:	d1ba      	bne.n	8003d2c <__swsetup_r+0x30>
 8003db6:	bd70      	pop	{r4, r5, r6, pc}
 8003db8:	0792      	lsls	r2, r2, #30
 8003dba:	bf58      	it	pl
 8003dbc:	6963      	ldrpl	r3, [r4, #20]
 8003dbe:	60a3      	str	r3, [r4, #8]
 8003dc0:	e7f2      	b.n	8003da8 <__swsetup_r+0xac>
 8003dc2:	2000      	movs	r0, #0
 8003dc4:	e7f7      	b.n	8003db6 <__swsetup_r+0xba>
 8003dc6:	bf00      	nop
 8003dc8:	2000000c 	.word	0x2000000c
 8003dcc:	080041cc 	.word	0x080041cc
 8003dd0:	080041ec 	.word	0x080041ec
 8003dd4:	080041ac 	.word	0x080041ac

08003dd8 <_close_r>:
 8003dd8:	b538      	push	{r3, r4, r5, lr}
 8003dda:	2300      	movs	r3, #0
 8003ddc:	4c05      	ldr	r4, [pc, #20]	; (8003df4 <_close_r+0x1c>)
 8003dde:	4605      	mov	r5, r0
 8003de0:	4608      	mov	r0, r1
 8003de2:	6023      	str	r3, [r4, #0]
 8003de4:	f7ff f9e7 	bl	80031b6 <_close>
 8003de8:	1c43      	adds	r3, r0, #1
 8003dea:	d102      	bne.n	8003df2 <_close_r+0x1a>
 8003dec:	6823      	ldr	r3, [r4, #0]
 8003dee:	b103      	cbz	r3, 8003df2 <_close_r+0x1a>
 8003df0:	602b      	str	r3, [r5, #0]
 8003df2:	bd38      	pop	{r3, r4, r5, pc}
 8003df4:	20001188 	.word	0x20001188

08003df8 <__sflush_r>:
 8003df8:	898a      	ldrh	r2, [r1, #12]
 8003dfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dfe:	4605      	mov	r5, r0
 8003e00:	0710      	lsls	r0, r2, #28
 8003e02:	460c      	mov	r4, r1
 8003e04:	d458      	bmi.n	8003eb8 <__sflush_r+0xc0>
 8003e06:	684b      	ldr	r3, [r1, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	dc05      	bgt.n	8003e18 <__sflush_r+0x20>
 8003e0c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	dc02      	bgt.n	8003e18 <__sflush_r+0x20>
 8003e12:	2000      	movs	r0, #0
 8003e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003e1a:	2e00      	cmp	r6, #0
 8003e1c:	d0f9      	beq.n	8003e12 <__sflush_r+0x1a>
 8003e1e:	2300      	movs	r3, #0
 8003e20:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003e24:	682f      	ldr	r7, [r5, #0]
 8003e26:	6a21      	ldr	r1, [r4, #32]
 8003e28:	602b      	str	r3, [r5, #0]
 8003e2a:	d032      	beq.n	8003e92 <__sflush_r+0x9a>
 8003e2c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003e2e:	89a3      	ldrh	r3, [r4, #12]
 8003e30:	075a      	lsls	r2, r3, #29
 8003e32:	d505      	bpl.n	8003e40 <__sflush_r+0x48>
 8003e34:	6863      	ldr	r3, [r4, #4]
 8003e36:	1ac0      	subs	r0, r0, r3
 8003e38:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003e3a:	b10b      	cbz	r3, 8003e40 <__sflush_r+0x48>
 8003e3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e3e:	1ac0      	subs	r0, r0, r3
 8003e40:	2300      	movs	r3, #0
 8003e42:	4602      	mov	r2, r0
 8003e44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003e46:	6a21      	ldr	r1, [r4, #32]
 8003e48:	4628      	mov	r0, r5
 8003e4a:	47b0      	blx	r6
 8003e4c:	1c43      	adds	r3, r0, #1
 8003e4e:	89a3      	ldrh	r3, [r4, #12]
 8003e50:	d106      	bne.n	8003e60 <__sflush_r+0x68>
 8003e52:	6829      	ldr	r1, [r5, #0]
 8003e54:	291d      	cmp	r1, #29
 8003e56:	d848      	bhi.n	8003eea <__sflush_r+0xf2>
 8003e58:	4a29      	ldr	r2, [pc, #164]	; (8003f00 <__sflush_r+0x108>)
 8003e5a:	40ca      	lsrs	r2, r1
 8003e5c:	07d6      	lsls	r6, r2, #31
 8003e5e:	d544      	bpl.n	8003eea <__sflush_r+0xf2>
 8003e60:	2200      	movs	r2, #0
 8003e62:	6062      	str	r2, [r4, #4]
 8003e64:	6922      	ldr	r2, [r4, #16]
 8003e66:	04d9      	lsls	r1, r3, #19
 8003e68:	6022      	str	r2, [r4, #0]
 8003e6a:	d504      	bpl.n	8003e76 <__sflush_r+0x7e>
 8003e6c:	1c42      	adds	r2, r0, #1
 8003e6e:	d101      	bne.n	8003e74 <__sflush_r+0x7c>
 8003e70:	682b      	ldr	r3, [r5, #0]
 8003e72:	b903      	cbnz	r3, 8003e76 <__sflush_r+0x7e>
 8003e74:	6560      	str	r0, [r4, #84]	; 0x54
 8003e76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e78:	602f      	str	r7, [r5, #0]
 8003e7a:	2900      	cmp	r1, #0
 8003e7c:	d0c9      	beq.n	8003e12 <__sflush_r+0x1a>
 8003e7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e82:	4299      	cmp	r1, r3
 8003e84:	d002      	beq.n	8003e8c <__sflush_r+0x94>
 8003e86:	4628      	mov	r0, r5
 8003e88:	f000 f8ec 	bl	8004064 <_free_r>
 8003e8c:	2000      	movs	r0, #0
 8003e8e:	6360      	str	r0, [r4, #52]	; 0x34
 8003e90:	e7c0      	b.n	8003e14 <__sflush_r+0x1c>
 8003e92:	2301      	movs	r3, #1
 8003e94:	4628      	mov	r0, r5
 8003e96:	47b0      	blx	r6
 8003e98:	1c41      	adds	r1, r0, #1
 8003e9a:	d1c8      	bne.n	8003e2e <__sflush_r+0x36>
 8003e9c:	682b      	ldr	r3, [r5, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d0c5      	beq.n	8003e2e <__sflush_r+0x36>
 8003ea2:	2b1d      	cmp	r3, #29
 8003ea4:	d001      	beq.n	8003eaa <__sflush_r+0xb2>
 8003ea6:	2b16      	cmp	r3, #22
 8003ea8:	d101      	bne.n	8003eae <__sflush_r+0xb6>
 8003eaa:	602f      	str	r7, [r5, #0]
 8003eac:	e7b1      	b.n	8003e12 <__sflush_r+0x1a>
 8003eae:	89a3      	ldrh	r3, [r4, #12]
 8003eb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003eb4:	81a3      	strh	r3, [r4, #12]
 8003eb6:	e7ad      	b.n	8003e14 <__sflush_r+0x1c>
 8003eb8:	690f      	ldr	r7, [r1, #16]
 8003eba:	2f00      	cmp	r7, #0
 8003ebc:	d0a9      	beq.n	8003e12 <__sflush_r+0x1a>
 8003ebe:	0793      	lsls	r3, r2, #30
 8003ec0:	bf18      	it	ne
 8003ec2:	2300      	movne	r3, #0
 8003ec4:	680e      	ldr	r6, [r1, #0]
 8003ec6:	bf08      	it	eq
 8003ec8:	694b      	ldreq	r3, [r1, #20]
 8003eca:	eba6 0807 	sub.w	r8, r6, r7
 8003ece:	600f      	str	r7, [r1, #0]
 8003ed0:	608b      	str	r3, [r1, #8]
 8003ed2:	f1b8 0f00 	cmp.w	r8, #0
 8003ed6:	dd9c      	ble.n	8003e12 <__sflush_r+0x1a>
 8003ed8:	4643      	mov	r3, r8
 8003eda:	463a      	mov	r2, r7
 8003edc:	6a21      	ldr	r1, [r4, #32]
 8003ede:	4628      	mov	r0, r5
 8003ee0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003ee2:	47b0      	blx	r6
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	dc06      	bgt.n	8003ef6 <__sflush_r+0xfe>
 8003ee8:	89a3      	ldrh	r3, [r4, #12]
 8003eea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003eee:	81a3      	strh	r3, [r4, #12]
 8003ef0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ef4:	e78e      	b.n	8003e14 <__sflush_r+0x1c>
 8003ef6:	4407      	add	r7, r0
 8003ef8:	eba8 0800 	sub.w	r8, r8, r0
 8003efc:	e7e9      	b.n	8003ed2 <__sflush_r+0xda>
 8003efe:	bf00      	nop
 8003f00:	20400001 	.word	0x20400001

08003f04 <_fflush_r>:
 8003f04:	b538      	push	{r3, r4, r5, lr}
 8003f06:	690b      	ldr	r3, [r1, #16]
 8003f08:	4605      	mov	r5, r0
 8003f0a:	460c      	mov	r4, r1
 8003f0c:	b1db      	cbz	r3, 8003f46 <_fflush_r+0x42>
 8003f0e:	b118      	cbz	r0, 8003f18 <_fflush_r+0x14>
 8003f10:	6983      	ldr	r3, [r0, #24]
 8003f12:	b90b      	cbnz	r3, 8003f18 <_fflush_r+0x14>
 8003f14:	f7ff fa90 	bl	8003438 <__sinit>
 8003f18:	4b0c      	ldr	r3, [pc, #48]	; (8003f4c <_fflush_r+0x48>)
 8003f1a:	429c      	cmp	r4, r3
 8003f1c:	d109      	bne.n	8003f32 <_fflush_r+0x2e>
 8003f1e:	686c      	ldr	r4, [r5, #4]
 8003f20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f24:	b17b      	cbz	r3, 8003f46 <_fflush_r+0x42>
 8003f26:	4621      	mov	r1, r4
 8003f28:	4628      	mov	r0, r5
 8003f2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f2e:	f7ff bf63 	b.w	8003df8 <__sflush_r>
 8003f32:	4b07      	ldr	r3, [pc, #28]	; (8003f50 <_fflush_r+0x4c>)
 8003f34:	429c      	cmp	r4, r3
 8003f36:	d101      	bne.n	8003f3c <_fflush_r+0x38>
 8003f38:	68ac      	ldr	r4, [r5, #8]
 8003f3a:	e7f1      	b.n	8003f20 <_fflush_r+0x1c>
 8003f3c:	4b05      	ldr	r3, [pc, #20]	; (8003f54 <_fflush_r+0x50>)
 8003f3e:	429c      	cmp	r4, r3
 8003f40:	bf08      	it	eq
 8003f42:	68ec      	ldreq	r4, [r5, #12]
 8003f44:	e7ec      	b.n	8003f20 <_fflush_r+0x1c>
 8003f46:	2000      	movs	r0, #0
 8003f48:	bd38      	pop	{r3, r4, r5, pc}
 8003f4a:	bf00      	nop
 8003f4c:	080041cc 	.word	0x080041cc
 8003f50:	080041ec 	.word	0x080041ec
 8003f54:	080041ac 	.word	0x080041ac

08003f58 <_lseek_r>:
 8003f58:	b538      	push	{r3, r4, r5, lr}
 8003f5a:	4605      	mov	r5, r0
 8003f5c:	4608      	mov	r0, r1
 8003f5e:	4611      	mov	r1, r2
 8003f60:	2200      	movs	r2, #0
 8003f62:	4c05      	ldr	r4, [pc, #20]	; (8003f78 <_lseek_r+0x20>)
 8003f64:	6022      	str	r2, [r4, #0]
 8003f66:	461a      	mov	r2, r3
 8003f68:	f7ff f949 	bl	80031fe <_lseek>
 8003f6c:	1c43      	adds	r3, r0, #1
 8003f6e:	d102      	bne.n	8003f76 <_lseek_r+0x1e>
 8003f70:	6823      	ldr	r3, [r4, #0]
 8003f72:	b103      	cbz	r3, 8003f76 <_lseek_r+0x1e>
 8003f74:	602b      	str	r3, [r5, #0]
 8003f76:	bd38      	pop	{r3, r4, r5, pc}
 8003f78:	20001188 	.word	0x20001188

08003f7c <__swhatbuf_r>:
 8003f7c:	b570      	push	{r4, r5, r6, lr}
 8003f7e:	460e      	mov	r6, r1
 8003f80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f84:	b096      	sub	sp, #88	; 0x58
 8003f86:	2900      	cmp	r1, #0
 8003f88:	4614      	mov	r4, r2
 8003f8a:	461d      	mov	r5, r3
 8003f8c:	da07      	bge.n	8003f9e <__swhatbuf_r+0x22>
 8003f8e:	2300      	movs	r3, #0
 8003f90:	602b      	str	r3, [r5, #0]
 8003f92:	89b3      	ldrh	r3, [r6, #12]
 8003f94:	061a      	lsls	r2, r3, #24
 8003f96:	d410      	bmi.n	8003fba <__swhatbuf_r+0x3e>
 8003f98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f9c:	e00e      	b.n	8003fbc <__swhatbuf_r+0x40>
 8003f9e:	466a      	mov	r2, sp
 8003fa0:	f000 f8be 	bl	8004120 <_fstat_r>
 8003fa4:	2800      	cmp	r0, #0
 8003fa6:	dbf2      	blt.n	8003f8e <__swhatbuf_r+0x12>
 8003fa8:	9a01      	ldr	r2, [sp, #4]
 8003faa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003fae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003fb2:	425a      	negs	r2, r3
 8003fb4:	415a      	adcs	r2, r3
 8003fb6:	602a      	str	r2, [r5, #0]
 8003fb8:	e7ee      	b.n	8003f98 <__swhatbuf_r+0x1c>
 8003fba:	2340      	movs	r3, #64	; 0x40
 8003fbc:	2000      	movs	r0, #0
 8003fbe:	6023      	str	r3, [r4, #0]
 8003fc0:	b016      	add	sp, #88	; 0x58
 8003fc2:	bd70      	pop	{r4, r5, r6, pc}

08003fc4 <__smakebuf_r>:
 8003fc4:	898b      	ldrh	r3, [r1, #12]
 8003fc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003fc8:	079d      	lsls	r5, r3, #30
 8003fca:	4606      	mov	r6, r0
 8003fcc:	460c      	mov	r4, r1
 8003fce:	d507      	bpl.n	8003fe0 <__smakebuf_r+0x1c>
 8003fd0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003fd4:	6023      	str	r3, [r4, #0]
 8003fd6:	6123      	str	r3, [r4, #16]
 8003fd8:	2301      	movs	r3, #1
 8003fda:	6163      	str	r3, [r4, #20]
 8003fdc:	b002      	add	sp, #8
 8003fde:	bd70      	pop	{r4, r5, r6, pc}
 8003fe0:	ab01      	add	r3, sp, #4
 8003fe2:	466a      	mov	r2, sp
 8003fe4:	f7ff ffca 	bl	8003f7c <__swhatbuf_r>
 8003fe8:	9900      	ldr	r1, [sp, #0]
 8003fea:	4605      	mov	r5, r0
 8003fec:	4630      	mov	r0, r6
 8003fee:	f7ff faad 	bl	800354c <_malloc_r>
 8003ff2:	b948      	cbnz	r0, 8004008 <__smakebuf_r+0x44>
 8003ff4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ff8:	059a      	lsls	r2, r3, #22
 8003ffa:	d4ef      	bmi.n	8003fdc <__smakebuf_r+0x18>
 8003ffc:	f023 0303 	bic.w	r3, r3, #3
 8004000:	f043 0302 	orr.w	r3, r3, #2
 8004004:	81a3      	strh	r3, [r4, #12]
 8004006:	e7e3      	b.n	8003fd0 <__smakebuf_r+0xc>
 8004008:	4b0d      	ldr	r3, [pc, #52]	; (8004040 <__smakebuf_r+0x7c>)
 800400a:	62b3      	str	r3, [r6, #40]	; 0x28
 800400c:	89a3      	ldrh	r3, [r4, #12]
 800400e:	6020      	str	r0, [r4, #0]
 8004010:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004014:	81a3      	strh	r3, [r4, #12]
 8004016:	9b00      	ldr	r3, [sp, #0]
 8004018:	6120      	str	r0, [r4, #16]
 800401a:	6163      	str	r3, [r4, #20]
 800401c:	9b01      	ldr	r3, [sp, #4]
 800401e:	b15b      	cbz	r3, 8004038 <__smakebuf_r+0x74>
 8004020:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004024:	4630      	mov	r0, r6
 8004026:	f000 f88d 	bl	8004144 <_isatty_r>
 800402a:	b128      	cbz	r0, 8004038 <__smakebuf_r+0x74>
 800402c:	89a3      	ldrh	r3, [r4, #12]
 800402e:	f023 0303 	bic.w	r3, r3, #3
 8004032:	f043 0301 	orr.w	r3, r3, #1
 8004036:	81a3      	strh	r3, [r4, #12]
 8004038:	89a3      	ldrh	r3, [r4, #12]
 800403a:	431d      	orrs	r5, r3
 800403c:	81a5      	strh	r5, [r4, #12]
 800403e:	e7cd      	b.n	8003fdc <__smakebuf_r+0x18>
 8004040:	08003401 	.word	0x08003401

08004044 <memchr>:
 8004044:	b510      	push	{r4, lr}
 8004046:	b2c9      	uxtb	r1, r1
 8004048:	4402      	add	r2, r0
 800404a:	4290      	cmp	r0, r2
 800404c:	4603      	mov	r3, r0
 800404e:	d101      	bne.n	8004054 <memchr+0x10>
 8004050:	2300      	movs	r3, #0
 8004052:	e003      	b.n	800405c <memchr+0x18>
 8004054:	781c      	ldrb	r4, [r3, #0]
 8004056:	3001      	adds	r0, #1
 8004058:	428c      	cmp	r4, r1
 800405a:	d1f6      	bne.n	800404a <memchr+0x6>
 800405c:	4618      	mov	r0, r3
 800405e:	bd10      	pop	{r4, pc}

08004060 <__malloc_lock>:
 8004060:	4770      	bx	lr

08004062 <__malloc_unlock>:
 8004062:	4770      	bx	lr

08004064 <_free_r>:
 8004064:	b538      	push	{r3, r4, r5, lr}
 8004066:	4605      	mov	r5, r0
 8004068:	2900      	cmp	r1, #0
 800406a:	d043      	beq.n	80040f4 <_free_r+0x90>
 800406c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004070:	1f0c      	subs	r4, r1, #4
 8004072:	2b00      	cmp	r3, #0
 8004074:	bfb8      	it	lt
 8004076:	18e4      	addlt	r4, r4, r3
 8004078:	f7ff fff2 	bl	8004060 <__malloc_lock>
 800407c:	4a1e      	ldr	r2, [pc, #120]	; (80040f8 <_free_r+0x94>)
 800407e:	6813      	ldr	r3, [r2, #0]
 8004080:	4610      	mov	r0, r2
 8004082:	b933      	cbnz	r3, 8004092 <_free_r+0x2e>
 8004084:	6063      	str	r3, [r4, #4]
 8004086:	6014      	str	r4, [r2, #0]
 8004088:	4628      	mov	r0, r5
 800408a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800408e:	f7ff bfe8 	b.w	8004062 <__malloc_unlock>
 8004092:	42a3      	cmp	r3, r4
 8004094:	d90b      	bls.n	80040ae <_free_r+0x4a>
 8004096:	6821      	ldr	r1, [r4, #0]
 8004098:	1862      	adds	r2, r4, r1
 800409a:	4293      	cmp	r3, r2
 800409c:	bf01      	itttt	eq
 800409e:	681a      	ldreq	r2, [r3, #0]
 80040a0:	685b      	ldreq	r3, [r3, #4]
 80040a2:	1852      	addeq	r2, r2, r1
 80040a4:	6022      	streq	r2, [r4, #0]
 80040a6:	6063      	str	r3, [r4, #4]
 80040a8:	6004      	str	r4, [r0, #0]
 80040aa:	e7ed      	b.n	8004088 <_free_r+0x24>
 80040ac:	4613      	mov	r3, r2
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	b10a      	cbz	r2, 80040b6 <_free_r+0x52>
 80040b2:	42a2      	cmp	r2, r4
 80040b4:	d9fa      	bls.n	80040ac <_free_r+0x48>
 80040b6:	6819      	ldr	r1, [r3, #0]
 80040b8:	1858      	adds	r0, r3, r1
 80040ba:	42a0      	cmp	r0, r4
 80040bc:	d10b      	bne.n	80040d6 <_free_r+0x72>
 80040be:	6820      	ldr	r0, [r4, #0]
 80040c0:	4401      	add	r1, r0
 80040c2:	1858      	adds	r0, r3, r1
 80040c4:	4282      	cmp	r2, r0
 80040c6:	6019      	str	r1, [r3, #0]
 80040c8:	d1de      	bne.n	8004088 <_free_r+0x24>
 80040ca:	6810      	ldr	r0, [r2, #0]
 80040cc:	6852      	ldr	r2, [r2, #4]
 80040ce:	4401      	add	r1, r0
 80040d0:	6019      	str	r1, [r3, #0]
 80040d2:	605a      	str	r2, [r3, #4]
 80040d4:	e7d8      	b.n	8004088 <_free_r+0x24>
 80040d6:	d902      	bls.n	80040de <_free_r+0x7a>
 80040d8:	230c      	movs	r3, #12
 80040da:	602b      	str	r3, [r5, #0]
 80040dc:	e7d4      	b.n	8004088 <_free_r+0x24>
 80040de:	6820      	ldr	r0, [r4, #0]
 80040e0:	1821      	adds	r1, r4, r0
 80040e2:	428a      	cmp	r2, r1
 80040e4:	bf01      	itttt	eq
 80040e6:	6811      	ldreq	r1, [r2, #0]
 80040e8:	6852      	ldreq	r2, [r2, #4]
 80040ea:	1809      	addeq	r1, r1, r0
 80040ec:	6021      	streq	r1, [r4, #0]
 80040ee:	6062      	str	r2, [r4, #4]
 80040f0:	605c      	str	r4, [r3, #4]
 80040f2:	e7c9      	b.n	8004088 <_free_r+0x24>
 80040f4:	bd38      	pop	{r3, r4, r5, pc}
 80040f6:	bf00      	nop
 80040f8:	200000d4 	.word	0x200000d4

080040fc <_read_r>:
 80040fc:	b538      	push	{r3, r4, r5, lr}
 80040fe:	4605      	mov	r5, r0
 8004100:	4608      	mov	r0, r1
 8004102:	4611      	mov	r1, r2
 8004104:	2200      	movs	r2, #0
 8004106:	4c05      	ldr	r4, [pc, #20]	; (800411c <_read_r+0x20>)
 8004108:	6022      	str	r2, [r4, #0]
 800410a:	461a      	mov	r2, r3
 800410c:	f7ff f81a 	bl	8003144 <_read>
 8004110:	1c43      	adds	r3, r0, #1
 8004112:	d102      	bne.n	800411a <_read_r+0x1e>
 8004114:	6823      	ldr	r3, [r4, #0]
 8004116:	b103      	cbz	r3, 800411a <_read_r+0x1e>
 8004118:	602b      	str	r3, [r5, #0]
 800411a:	bd38      	pop	{r3, r4, r5, pc}
 800411c:	20001188 	.word	0x20001188

08004120 <_fstat_r>:
 8004120:	b538      	push	{r3, r4, r5, lr}
 8004122:	2300      	movs	r3, #0
 8004124:	4c06      	ldr	r4, [pc, #24]	; (8004140 <_fstat_r+0x20>)
 8004126:	4605      	mov	r5, r0
 8004128:	4608      	mov	r0, r1
 800412a:	4611      	mov	r1, r2
 800412c:	6023      	str	r3, [r4, #0]
 800412e:	f7ff f84d 	bl	80031cc <_fstat>
 8004132:	1c43      	adds	r3, r0, #1
 8004134:	d102      	bne.n	800413c <_fstat_r+0x1c>
 8004136:	6823      	ldr	r3, [r4, #0]
 8004138:	b103      	cbz	r3, 800413c <_fstat_r+0x1c>
 800413a:	602b      	str	r3, [r5, #0]
 800413c:	bd38      	pop	{r3, r4, r5, pc}
 800413e:	bf00      	nop
 8004140:	20001188 	.word	0x20001188

08004144 <_isatty_r>:
 8004144:	b538      	push	{r3, r4, r5, lr}
 8004146:	2300      	movs	r3, #0
 8004148:	4c05      	ldr	r4, [pc, #20]	; (8004160 <_isatty_r+0x1c>)
 800414a:	4605      	mov	r5, r0
 800414c:	4608      	mov	r0, r1
 800414e:	6023      	str	r3, [r4, #0]
 8004150:	f7ff f84b 	bl	80031ea <_isatty>
 8004154:	1c43      	adds	r3, r0, #1
 8004156:	d102      	bne.n	800415e <_isatty_r+0x1a>
 8004158:	6823      	ldr	r3, [r4, #0]
 800415a:	b103      	cbz	r3, 800415e <_isatty_r+0x1a>
 800415c:	602b      	str	r3, [r5, #0]
 800415e:	bd38      	pop	{r3, r4, r5, pc}
 8004160:	20001188 	.word	0x20001188

08004164 <_init>:
 8004164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004166:	bf00      	nop
 8004168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800416a:	bc08      	pop	{r3}
 800416c:	469e      	mov	lr, r3
 800416e:	4770      	bx	lr

08004170 <_fini>:
 8004170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004172:	bf00      	nop
 8004174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004176:	bc08      	pop	{r3}
 8004178:	469e      	mov	lr, r3
 800417a:	4770      	bx	lr
