{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590826564636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590826564646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 30 03:16:04 2020 " "Processing started: Sat May 30 03:16:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590826564646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826564646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off m68hc11 -c m68hc11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off m68hc11 -c m68hc11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826564647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590826566092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590826566092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulostarjeta/sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulostarjeta/sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "modulosTarjeta/sensa_boton.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/modulosTarjeta/sensa_boton.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586930 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "modulosTarjeta/sensa_boton.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/modulosTarjeta/sensa_boton.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826586930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulostarjeta/decodisplays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulostarjeta/decodisplays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoDisplays-Behavioral " "Found design unit 1: decoDisplays-Behavioral" {  } { { "modulosTarjeta/decoDisplays.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/modulosTarjeta/decoDisplays.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586939 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoDisplays " "Found entity 1: decoDisplays" {  } { { "modulosTarjeta/decoDisplays.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/modulosTarjeta/decoDisplays.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826586939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulostarjeta/bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulostarjeta/bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_BCD-Behavioral " "Found design unit 1: bin_BCD-Behavioral" {  } { { "modulosTarjeta/bin_BCD.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/modulosTarjeta/bin_BCD.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586950 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_BCD " "Found entity 1: bin_BCD" {  } { { "modulosTarjeta/bin_BCD.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/modulosTarjeta/bin_BCD.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826586950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "RAM/ram.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/RAM/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586958 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "RAM/ram.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/RAM/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826586958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupciones/ctrl_interrupciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupciones/ctrl_interrupciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_interrupciones-Behavioral " "Found design unit 1: ctrl_interrupciones-Behavioral" {  } { { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Interrupciones/ctrl_interrupciones.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586967 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_interrupciones " "Found entity 1: ctrl_interrupciones" {  } { { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Interrupciones/ctrl_interrupciones.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826586967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/flags.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flags/flags.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "flags/Flags.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/Flags.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826586974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-Behavioral " "Found design unit 1: registro-Behavioral" {  } { { "flags/registro.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/registro.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586983 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "flags/registro.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826586983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-Behavioral " "Found design unit 1: mux3-Behavioral" {  } { { "flags/mux3.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/mux3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586993 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "flags/mux3.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/mux3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826586993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826586993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "flags/mux2.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587004 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "flags/mux2.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-Behavioral " "Found design unit 1: mux1-Behavioral" {  } { { "flags/mux1.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/mux1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587014 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "flags/mux1.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "flags/divisor_datos.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/divisor_datos.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587027 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "flags/divisor_datos.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/concatenador_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/concatenador_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_datos-Behavioral " "Found design unit 1: concatenador_datos-Behavioral" {  } { { "flags/concatenador_datos.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/concatenador_datos.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587035 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_datos " "Found entity 1: concatenador_datos" {  } { { "flags/concatenador_datos.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/concatenador_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador/contador_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_ID-Behavioral " "Found design unit 1: contador_ID-Behavioral" {  } { { "Contador/contador_id.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador_id.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587046 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_ID " "Found entity 1: contador_ID" {  } { { "Contador/contador_id.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador_id.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-Behavioral " "Found design unit 1: contador-Behavioral" {  } { { "Contador/contador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587054 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Contador/contador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador/acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acumulador/acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acumulador-Behavioral " "Found design unit 1: acumulador-Behavioral" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587067 ""} { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa/upa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upa/upa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upa-Behavioral " "Found design unit 1: upa-Behavioral" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587079 ""} { "Info" "ISGN_ENTITY_NAME" "1 upa " "Found entity 1: upa" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/secuenciador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file secuenciador/secuenciador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 secuenciador " "Found entity 1: secuenciador" {  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/secuenciador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "Secuenciador/memory.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587098 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Secuenciador/memory.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/registro_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/registro_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sec-Behavioral " "Found design unit 1: registro_sec-Behavioral" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587106 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sec " "Found entity 1: registro_sec" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/logica_seleccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/logica_seleccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_seleccion-Behavioral " "Found design unit 1: logica_seleccion-Behavioral" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/logica_seleccion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587116 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_seleccion " "Found entity 1: logica_seleccion" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/logica_seleccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/registro_microinst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/registro_microinst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_MicroInst-Behavioral " "Found design unit 1: registro_MicroInst-Behavioral" {  } { { "Secuenciador/registro_MicroInst.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_MicroInst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587129 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_MicroInst " "Found entity 1: registro_MicroInst" {  } { { "Secuenciador/registro_MicroInst.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_MicroInst.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_instruccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_instruccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_instruccion-Behavioral " "Found design unit 1: registro_instruccion-Behavioral" {  } { { "registro_instruccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_instruccion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587138 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_instruccion " "Found entity 1: registro_instruccion" {  } { { "registro_instruccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_instruccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferdatabus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bufferdatabus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferDataBus-Behavioral " "Found design unit 1: bufferDataBus-Behavioral" {  } { { "bufferDataBus.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/bufferDataBus.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587147 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferDataBus " "Found entity 1: bufferDataBus" {  } { { "bufferDataBus.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/bufferDataBus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_direccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_direccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_direccion-Behavioral " "Found design unit 1: registro_direccion-Behavioral" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587156 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_direccion " "Found entity 1: registro_direccion" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenador_entradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenador_entradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_entradas-Behavioral " "Found design unit 1: concatenador_entradas-Behavioral" {  } { { "concatenador_entradas.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/concatenador_entradas.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587165 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_entradas " "Found entity 1: concatenador_entradas" {  } { { "concatenador_entradas.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/concatenador_entradas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enay_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enay_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enaY_gen-Behavioral " "Found design unit 1: enaY_gen-Behavioral" {  } { { "enaY_gen.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/enaY_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587174 ""} { "Info" "ISGN_ENTITY_NAME" "1 enaY_gen " "Found entity 1: enaY_gen" {  } { { "enaY_gen.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/enaY_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68hc11.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m68hc11.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 m68hc11 " "Found entity 1: m68hc11" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_interrupcion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_interrupcion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_interrupcion-Behavioral " "Found design unit 1: registro_interrupcion-Behavioral" {  } { { "registro_interrupcion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_interrupcion.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587237 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_interrupcion " "Found entity 1: registro_interrupcion" {  } { { "registro_interrupcion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_interrupcion.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_display-Behavioral " "Found design unit 1: mux_display-Behavioral" {  } { { "mux_display.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/mux_display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587246 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_display " "Found entity 1: mux_display" {  } { { "mux_display.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/mux_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826587246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826587246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "m68hc11 " "Elaborating entity \"m68hc11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590826587816 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Yupa2\[7..0\] Yupa " "Bus \"Yupa2\[7..0\]\" found using same base name as \"Yupa\", which might lead to a name conflict." {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590826587858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags Flags:inst5 " "Elaborating entity \"Flags\" for hierarchy \"Flags:inst5\"" {  } { { "m68hc11.bdf" "inst5" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 776 2248 2440 1384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826587863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro Flags:inst5\|registro:inst4 " "Elaborating entity \"registro\" for hierarchy \"Flags:inst5\|registro:inst4\"" {  } { { "flags/Flags.bdf" "inst4" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/Flags.bdf" { { 520 640 832 632 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826587866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos Flags:inst5\|divisor_datos:inst15 " "Elaborating entity \"divisor_datos\" for hierarchy \"Flags:inst5\|divisor_datos:inst15\"" {  } { { "flags/Flags.bdf" "inst15" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/Flags.bdf" { { 152 -368 -216 360 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826587872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 Flags:inst5\|mux1:inst13 " "Elaborating entity \"mux1\" for hierarchy \"Flags:inst5\|mux1:inst13\"" {  } { { "flags/Flags.bdf" "inst13" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/Flags.bdf" { { 120 232 368 232 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826587881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Flags:inst5\|mux2:inst9 " "Elaborating entity \"mux2\" for hierarchy \"Flags:inst5\|mux2:inst9\"" {  } { { "flags/Flags.bdf" "inst9" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/Flags.bdf" { { 232 224 368 376 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826587887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 Flags:inst5\|mux3:inst10 " "Elaborating entity \"mux3\" for hierarchy \"Flags:inst5\|mux3:inst10\"" {  } { { "flags/Flags.bdf" "inst10" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/Flags.bdf" { { 376 224 368 616 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826587893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador_datos Flags:inst5\|concatenador_datos:inst14 " "Elaborating entity \"concatenador_datos\" for hierarchy \"Flags:inst5\|concatenador_datos:inst14\"" {  } { { "flags/Flags.bdf" "inst14" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/Flags.bdf" { { 72 1152 1304 248 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826587904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secuenciador secuenciador:inst7 " "Elaborating entity \"secuenciador\" for hierarchy \"secuenciador:inst7\"" {  } { { "m68hc11.bdf" "inst7" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 152 936 1176 1208 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826587911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sec secuenciador:inst7\|registro_sec:inst2 " "Elaborating entity \"registro_sec\" for hierarchy \"secuenciador:inst7\|registro_sec:inst2\"" {  } { { "Secuenciador/secuenciador.bdf" "inst2" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/secuenciador.bdf" { { 192 912 1152 1264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826587916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory secuenciador:inst7\|memory:inst1 " "Elaborating entity \"memory\" for hierarchy \"secuenciador:inst7\|memory:inst1\"" {  } { { "Secuenciador/secuenciador.bdf" "inst1" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/secuenciador.bdf" { { 224 624 800 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826587923 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem memory.vhd(14) " "VHDL Signal Declaration warning at memory.vhd(14): used implicit default value for signal \"mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Secuenciador/memory.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/memory.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1590826587926 "|m68hc11|secuenciador:inst7|memory:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX secuenciador:inst7\|BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"secuenciador:inst7\|BUSMUX:inst5\"" {  } { { "Secuenciador/secuenciador.bdf" "inst5" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826587989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secuenciador:inst7\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"secuenciador:inst7\|BUSMUX:inst5\"" {  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826587992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secuenciador:inst7\|BUSMUX:inst5 " "Instantiated megafunction \"secuenciador:inst7\|BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826587992 ""}  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590826587992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux secuenciador:inst7\|BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"secuenciador:inst7\|BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588096 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "secuenciador:inst7\|BUSMUX:inst5\|lpm_mux:\$00000 secuenciador:inst7\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"secuenciador:inst7\|BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"secuenciador:inst7\|BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_f7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826588203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_f7c secuenciador:inst7\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated " "Elaborating entity \"mux_f7c\" for hierarchy \"secuenciador:inst7\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_seleccion secuenciador:inst7\|logica_seleccion:inst3 " "Elaborating entity \"logica_seleccion\" for hierarchy \"secuenciador:inst7\|logica_seleccion:inst3\"" {  } { { "Secuenciador/secuenciador.bdf" "inst3" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/secuenciador.bdf" { { 408 656 840 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX secuenciador:inst7\|MUX:inst6 " "Elaborating entity \"MUX\" for hierarchy \"secuenciador:inst7\|MUX:inst6\"" {  } { { "Secuenciador/secuenciador.bdf" "inst6" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secuenciador:inst7\|MUX:inst6 " "Elaborated megafunction instantiation \"secuenciador:inst7\|MUX:inst6\"" {  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secuenciador:inst7\|MUX:inst6 " "Instantiated megafunction \"secuenciador:inst7\|MUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826588286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 5 " "Parameter \"WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826588286 ""}  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590826588286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux secuenciador:inst7\|MUX:inst6\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"secuenciador:inst7\|MUX:inst6\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588302 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "secuenciador:inst7\|MUX:inst6\|lpm_mux:\$00001 secuenciador:inst7\|MUX:inst6 " "Elaborated megafunction instantiation \"secuenciador:inst7\|MUX:inst6\|lpm_mux:\$00001\", which is child of megafunction instantiation \"secuenciador:inst7\|MUX:inst6\"" {  } { { "mux.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k7c " "Found entity 1: mux_k7c" {  } { { "db/mux_k7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_k7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826588398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k7c secuenciador:inst7\|MUX:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated " "Elaborating entity \"mux_k7c\" for hierarchy \"secuenciador:inst7\|MUX:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_MicroInst secuenciador:inst7\|registro_MicroInst:inst4 " "Elaborating entity \"registro_MicroInst\" for hierarchy \"secuenciador:inst7\|registro_MicroInst:inst4\"" {  } { { "Secuenciador/secuenciador.bdf" "inst4" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/secuenciador.bdf" { { -40 144 384 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst14 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst14\"" {  } { { "m68hc11.bdf" "inst14" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { -88 608 808 -8 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_instruccion registro_instruccion:inst8 " "Elaborating entity \"registro_instruccion\" for hierarchy \"registro_instruccion:inst8\"" {  } { { "m68hc11.bdf" "inst8" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 216 432 688 328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:ACCA " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:ACCA\"" {  } { { "m68hc11.bdf" "ACCA" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 152 2728 2912 296 "ACCA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferDataBus bufferDataBus:bufferAlta " "Elaborating entity \"bufferDataBus\" for hierarchy \"bufferDataBus:bufferAlta\"" {  } { { "m68hc11.bdf" "bufferAlta" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { -80 3256 3424 0 "bufferAlta" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst6 " "Elaborating entity \"ram\" for hierarchy \"ram:inst6\"" {  } { { "m68hc11.bdf" "inst6" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 392 3424 3536 584 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_direccion registro_direccion:inst " "Elaborating entity \"registro_direccion\" for hierarchy \"registro_direccion:inst\"" {  } { { "m68hc11.bdf" "inst" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1592 3424 3536 1832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:AUX " "Elaborating entity \"contador\" for hierarchy \"contador:AUX\"" {  } { { "m68hc11.bdf" "AUX" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1616 2504 2704 1792 "AUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_ID contador_ID:X " "Elaborating entity \"contador_ID\" for hierarchy \"contador_ID:X\"" {  } { { "m68hc11.bdf" "X" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1616 2200 2400 1792 "X" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enaY_gen enaY_gen:inst10 " "Elaborating entity \"enaY_gen\" for hierarchy \"enaY_gen:inst10\"" {  } { { "m68hc11.bdf" "inst10" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1616 1432 1616 1696 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588580 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp enaY_gen.vhd(28) " "VHDL Process Statement warning at enaY_gen.vhd(28): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "enaY_gen.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/enaY_gen.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1590826588582 "|m68hc11|enaY_gen:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp enaY_gen.vhd(31) " "Inferred latch for \"temp\" at enaY_gen.vhd(31)" {  } { { "enaY_gen.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/enaY_gen.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588582 "|m68hc11|enaY_gen:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_interrupcion registro_interrupcion:REG_INT_I " "Elaborating entity \"registro_interrupcion\" for hierarchy \"registro_interrupcion:REG_INT_I\"" {  } { { "m68hc11.bdf" "REG_INT_I" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1272 952 1136 1384 "REG_INT_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upa upa:inst1 " "Elaborating entity \"upa\" for hierarchy \"upa:inst1\"" {  } { { "m68hc11.bdf" "inst1" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588600 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R upa.vhd(53) " "VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1590826588604 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S upa.vhd(53) " "VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1590826588605 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] upa.vhd(53) " "Inferred latch for \"S\[0\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588605 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] upa.vhd(53) " "Inferred latch for \"S\[1\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588605 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] upa.vhd(53) " "Inferred latch for \"S\[2\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588605 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] upa.vhd(53) " "Inferred latch for \"S\[3\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588605 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] upa.vhd(53) " "Inferred latch for \"S\[4\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588605 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] upa.vhd(53) " "Inferred latch for \"S\[5\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588605 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] upa.vhd(53) " "Inferred latch for \"S\[6\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588605 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] upa.vhd(53) " "Inferred latch for \"S\[7\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588606 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] upa.vhd(53) " "Inferred latch for \"R\[0\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588606 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] upa.vhd(53) " "Inferred latch for \"R\[1\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588606 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] upa.vhd(53) " "Inferred latch for \"R\[2\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588606 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] upa.vhd(53) " "Inferred latch for \"R\[3\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588606 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] upa.vhd(53) " "Inferred latch for \"R\[4\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588606 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] upa.vhd(53) " "Inferred latch for \"R\[5\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588606 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] upa.vhd(53) " "Inferred latch for \"R\[6\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588606 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] upa.vhd(53) " "Inferred latch for \"R\[7\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588606 "|m68hc11|upa:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst13 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst13\"" {  } { { "m68hc11.bdf" "inst13" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 576 2120 2232 664 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst13 " "Elaborated megafunction instantiation \"BUSMUX:inst13\"" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 576 2120 2232 664 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst13 " "Instantiated megafunction \"BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826588618 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 576 2120 2232 664 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590826588618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst13\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst13\|lpm_mux:\$00000 BUSMUX:inst13 " "Elaborated megafunction instantiation \"BUSMUX:inst13\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst13\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 576 2120 2232 664 "inst13" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t5c " "Found entity 1: mux_t5c" {  } { { "db/mux_t5c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_t5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826588727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t5c BUSMUX:inst13\|lpm_mux:\$00000\|mux_t5c:auto_generated " "Elaborating entity \"mux_t5c\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\|mux_t5c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst12 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst12\"" {  } { { "m68hc11.bdf" "inst12" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst12 " "Elaborated megafunction instantiation \"BUSMUX:inst12\"" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst12 " "Instantiated megafunction \"BUSMUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826588758 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590826588758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst12\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst12\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst12\|lpm_mux:\$00000 BUSMUX:inst12 " "Elaborated megafunction instantiation \"BUSMUX:inst12\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst12\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_46c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_46c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_46c " "Found entity 1: mux_46c" {  } { { "db/mux_46c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_46c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826588895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826588895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_46c BUSMUX:inst12\|lpm_mux:\$00000\|mux_46c:auto_generated " "Elaborating entity \"mux_46c\" for hierarchy \"BUSMUX:inst12\|lpm_mux:\$00000\|mux_46c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_interrupciones ctrl_interrupciones:inst3 " "Elaborating entity \"ctrl_interrupciones\" for hierarchy \"ctrl_interrupciones:inst3\"" {  } { { "m68hc11.bdf" "inst3" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 264 2096 2272 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador_entradas concatenador_entradas:inst2 " "Elaborating entity \"concatenador_entradas\" for hierarchy \"concatenador_entradas:inst2\"" {  } { { "m68hc11.bdf" "inst2" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 368 624 784 928 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_display mux_display:inst15 " "Elaborating entity \"mux_display\" for hierarchy \"mux_display:inst15\"" {  } { { "m68hc11.bdf" "inst15" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 904 4456 4632 1496 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoDisplays decoDisplays:inst17 " "Elaborating entity \"decoDisplays\" for hierarchy \"decoDisplays:inst17\"" {  } { { "m68hc11.bdf" "inst17" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 560 4120 4312 704 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_BCD bin_BCD:inst23 " "Elaborating entity \"bin_BCD\" for hierarchy \"bin_BCD:inst23\"" {  } { { "m68hc11.bdf" "inst23" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 984 3904 4088 1128 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoDisplays decoDisplays:inst22 " "Elaborating entity \"decoDisplays\" for hierarchy \"decoDisplays:inst22\"" {  } { { "m68hc11.bdf" "inst22" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1144 4120 4312 1288 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoDisplays decoDisplays:inst20 " "Elaborating entity \"decoDisplays\" for hierarchy \"decoDisplays:inst20\"" {  } { { "m68hc11.bdf" "inst20" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1528 4120 4312 1672 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_BCD bin_BCD:inst28 " "Elaborating entity \"bin_BCD\" for hierarchy \"bin_BCD:inst28\"" {  } { { "m68hc11.bdf" "inst28" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1528 3904 4088 1672 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826588977 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[15\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[15\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[14\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[14\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[13\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[13\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[12\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[12\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[11\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[11\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[10\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[10\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[9\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[9\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[8\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[8\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[7\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[7\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[6\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[6\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[5\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[5\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[4\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[4\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[3\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[3\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[2\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[2\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[1\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[1\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[0\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[0\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Flags:inst5\|mux3:inst10\|output\" " "Converted tri-state node feeding \"Flags:inst5\|mux3:inst10\|output\" into a selector" {  } { { "flags/mux3.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/mux3.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Flags:inst5\|mux3:inst11\|output\" " "Converted tri-state node feeding \"Flags:inst5\|mux3:inst11\|output\" into a selector" {  } { { "flags/mux3.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/flags/mux3.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[0\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[0\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[1\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[1\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[2\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[2\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[3\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[3\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[4\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[4\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[5\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[5\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[6\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[6\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[7\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[7\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[0\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[0\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[1\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[1\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[2\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[2\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[3\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[3\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[4\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[4\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[5\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[5\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[6\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[6\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[7\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[7\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590826590075 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1590826590075 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ram:inst6\|mem_rtl_0 " "Inferred RAM node \"ram:inst6\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1590826590731 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "secuenciador:inst7\|memory:inst1\|mem " "RAM logic \"secuenciador:inst7\|memory:inst1\|mem\" is uninferred due to asynchronous read logic" {  } { { "Secuenciador/memory.vhd" "mem" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/memory.vhd" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1590826590827 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1590826590827 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE mem_content.mif " "Parameter INIT_FILE set to mem_content.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590826599447 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1590826599447 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1590826599447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst6\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram:inst6\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826599633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst6\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram:inst6\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE mem_content.mif " "Parameter \"INIT_FILE\" = \"mem_content.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590826599633 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590826599633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3g1 " "Found entity 1: altsyncram_s3g1" {  } { { "db/altsyncram_s3g1.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/altsyncram_s3g1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826599757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826599757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/decode_h7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826599861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826599861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/decode_aj9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826599961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826599961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_12b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_12b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_12b " "Found entity 1: mux_12b" {  } { { "db/mux_12b.tdf" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/db/mux_12b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590826600069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826600069 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:AUX\|R15 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador:AUX\|R15\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601271 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:AP\|R15 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador:AP\|R15\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601271 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:AP\|R0 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador:AP\|R0\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601271 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:AUX\|R0 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador:AUX\|R0\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601271 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador_ID:X\|R15 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador_ID:X\|R15\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador_id.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador_id.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601271 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador_ID:Y\|R0 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador_ID:Y\|R0\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador_id.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador_id.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601271 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador_ID:Y\|R15 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador_ID:Y\|R15\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador_id.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador_id.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601271 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador_ID:X\|R0 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador_ID:X\|R0\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador_id.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador_id.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601271 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:PC\|R15 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador:PC\|R15\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601271 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:PC\|R0 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador:PC\|R0\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Contador/contador.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601271 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1590826601271 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[0\] registro_instruccion:inst8\|instruct_int\[0\] " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[0\]\" to the node \"registro_instruccion:inst8\|instruct_int\[0\]\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[1\] registro_instruccion:inst8\|instruct_int\[1\] " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[1\]\" to the node \"registro_instruccion:inst8\|instruct_int\[1\]\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[2\] registro_instruccion:inst8\|instruct_int\[2\] " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[2\]\" to the node \"registro_instruccion:inst8\|instruct_int\[2\]\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[3\] registro_instruccion:inst8\|instruct_int\[3\] " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[3\]\" to the node \"registro_instruccion:inst8\|instruct_int\[3\]\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[4\] Flags:inst5\|registro:inst4\|valor_interno " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[4\]\" to the node \"Flags:inst5\|registro:inst4\|valor_interno\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[5\] registro_instruccion:inst8\|instruct_int\[5\] " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[5\]\" to the node \"registro_instruccion:inst8\|instruct_int\[5\]\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[6\] Flags:inst5\|registro:inst6\|valor_interno " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[6\]\" to the node \"Flags:inst5\|registro:inst6\|valor_interno\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[7\] Flags:inst5\|registro:inst7\|valor_interno " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[7\]\" to the node \"Flags:inst5\|registro:inst7\|valor_interno\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[7\] upa:inst1\|Mux43 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[7\]\" to the node \"upa:inst1\|Mux43\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[6\] upa:inst1\|Mux42 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[6\]\" to the node \"upa:inst1\|Mux42\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[5\] upa:inst1\|Mux41 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[5\]\" to the node \"upa:inst1\|Mux41\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[4\] upa:inst1\|Mux40 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[4\]\" to the node \"upa:inst1\|Mux40\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[3\] upa:inst1\|Mux39 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[3\]\" to the node \"upa:inst1\|Mux39\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[2\] upa:inst1\|Mux38 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[2\]\" to the node \"upa:inst1\|Mux38\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[1\] upa:inst1\|Mux37 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[1\]\" to the node \"upa:inst1\|Mux37\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[0\] upa:inst1\|Mux36 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[0\]\" to the node \"upa:inst1\|Mux36\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:bufferBaja\|PortR\[7\] ram:inst6\|mem_rtl_0_bypass\[47\] " "Converted the fan-out from the tri-state buffer \"bufferDataBus:bufferBaja\|PortR\[7\]\" to the node \"ram:inst6\|mem_rtl_0_bypass\[47\]\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:bufferBaja\|PortR\[6\] ram:inst6\|mem_rtl_0_bypass\[45\] " "Converted the fan-out from the tri-state buffer \"bufferDataBus:bufferBaja\|PortR\[6\]\" to the node \"ram:inst6\|mem_rtl_0_bypass\[45\]\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:bufferBaja\|PortR\[5\] ram:inst6\|mem_rtl_0_bypass\[43\] " "Converted the fan-out from the tri-state buffer \"bufferDataBus:bufferBaja\|PortR\[5\]\" to the node \"ram:inst6\|mem_rtl_0_bypass\[43\]\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:bufferBaja\|PortR\[4\] ram:inst6\|mem_rtl_0_bypass\[41\] " "Converted the fan-out from the tri-state buffer \"bufferDataBus:bufferBaja\|PortR\[4\]\" to the node \"ram:inst6\|mem_rtl_0_bypass\[41\]\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:bufferBaja\|PortR\[3\] ram:inst6\|mem_rtl_0_bypass\[39\] " "Converted the fan-out from the tri-state buffer \"bufferDataBus:bufferBaja\|PortR\[3\]\" to the node \"ram:inst6\|mem_rtl_0_bypass\[39\]\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:bufferBaja\|PortR\[2\] ram:inst6\|mem_rtl_0_bypass\[37\] " "Converted the fan-out from the tri-state buffer \"bufferDataBus:bufferBaja\|PortR\[2\]\" to the node \"ram:inst6\|mem_rtl_0_bypass\[37\]\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:bufferBaja\|PortR\[1\] ram:inst6\|mem_rtl_0_bypass\[35\] " "Converted the fan-out from the tri-state buffer \"bufferDataBus:bufferBaja\|PortR\[1\]\" to the node \"ram:inst6\|mem_rtl_0_bypass\[35\]\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:bufferBaja\|PortR\[0\] ram:inst6\|mem_rtl_0_bypass\[33\] " "Converted the fan-out from the tri-state buffer \"bufferDataBus:bufferBaja\|PortR\[0\]\" to the node \"ram:inst6\|mem_rtl_0_bypass\[33\]\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590826601289 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1590826601289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enaY_gen:inst10\|temp " "Latch enaY_gen:inst10\|temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|enaY " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|enaY" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601297 ""}  } { { "enaY_gen.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/enaY_gen.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[7\] " "Latch upa:inst1\|S\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601297 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[7\] " "Latch upa:inst1\|R\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601297 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[6\] " "Latch upa:inst1\|R\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601298 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[6\] " "Latch upa:inst1\|S\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601298 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[5\] " "Latch upa:inst1\|R\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601298 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[5\] " "Latch upa:inst1\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601298 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[4\] " "Latch upa:inst1\|R\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601298 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[4\] " "Latch upa:inst1\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601299 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[3\] " "Latch upa:inst1\|R\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601299 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[3\] " "Latch upa:inst1\|S\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601299 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[2\] " "Latch upa:inst1\|R\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601299 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[2\] " "Latch upa:inst1\|S\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601299 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[1\] " "Latch upa:inst1\|R\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601299 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[1\] " "Latch upa:inst1\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601299 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[0\] " "Latch upa:inst1\|R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601300 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[0\] " "Latch upa:inst1\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1590826601300 ""}  } { { "UPA/upa.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1590826601300 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Interrupciones/ctrl_interrupciones.vhd" 24 -1 0 } } { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Interrupciones/ctrl_interrupciones.vhd" 23 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 16 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 14 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 31 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 27 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 39 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 28 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 29 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 20 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 12 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 36 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 37 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 23 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 24 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 67 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 69 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 68 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 70 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 41 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 40 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 19 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Secuenciador/registro_sec.vhd" 65 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1590826601322 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1590826601323 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led9 GND " "Pin \"led9\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1832 3936 4112 1848 "led9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|led9"} { "Warning" "WMLS_MLS_STUCK_PIN" "led8 GND " "Pin \"led8\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1848 3936 4112 1864 "led8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|led8"} { "Warning" "WMLS_MLS_STUCK_PIN" "led7 GND " "Pin \"led7\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1864 3936 4112 1880 "led7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|led7"} { "Warning" "WMLS_MLS_STUCK_PIN" "led6 GND " "Pin \"led6\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1880 3936 4112 1896 "led6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|led6"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5 GND " "Pin \"led5\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1896 3936 4112 1912 "led5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|led5"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4 GND " "Pin \"led4\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1912 3936 4112 1928 "led4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|led4"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3 GND " "Pin \"led3\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1928 3936 4112 1944 "led3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2 GND " "Pin \"led2\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1944 3936 4112 1960 "led2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1960 3936 4112 1976 "led1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "O0\[7\] VCC " "Pin \"O0\[7\]\" is stuck at VCC" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 1008 4632 4808 1024 "O0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|O0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O1\[7\] VCC " "Pin \"O1\[7\]\" is stuck at VCC" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 992 4632 4808 1008 "O1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|O1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O2\[7\] VCC " "Pin \"O2\[7\]\" is stuck at VCC" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 976 4632 4808 992 "O2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|O2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O3\[7\] VCC " "Pin \"O3\[7\]\" is stuck at VCC" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 960 4632 4808 976 "O3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|O3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O4\[7\] VCC " "Pin \"O4\[7\]\" is stuck at VCC" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 944 4632 4808 960 "O4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|O4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O5\[7\] VCC " "Pin \"O5\[7\]\" is stuck at VCC" {  } { { "m68hc11.bdf" "" { Schematic "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/m68hc11.bdf" { { 928 4632 4808 944 "O5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590826613350 "|m68hc11|O5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1590826613350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590826613776 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ctrl_interrupciones:inst3\|IRQ_flag High " "Register ctrl_interrupciones:inst3\|IRQ_flag will power up to High" {  } { { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Interrupciones/ctrl_interrupciones.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1590826614196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ctrl_interrupciones:inst3\|XIRQ_flag High " "Register ctrl_interrupciones:inst3\|XIRQ_flag will power up to High" {  } { { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Interrupciones/ctrl_interrupciones.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1590826614196 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1590826614196 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1590826625009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590826625788 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590826625788 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3351 " "Implemented 3351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590826626454 ""} { "Info" "ICUT_CUT_TM_OPINS" "255 " "Implemented 255 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590826626454 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3024 " "Implemented 3024 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590826626454 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1590826626454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590826626454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590826626951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 30 03:17:06 2020 " "Processing ended: Sat May 30 03:17:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590826626951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590826626951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590826626951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590826626951 ""}
