Adl-Tabatbai, A.-R., Shpeisman, T., and Gottsclich, J. 2011. Draft specification of transactional language constructs for c&plus;&plus;. http://www.open-std.org/Jtc1/sc22/wg14/www/docs/n1613.pdf.
Anant Agarwal , Stephen D. Pudar, Column-associative caches: a technique for reducing the miss rate of direct-mapped caches, Proceedings of the 20th annual international symposium on computer architecture, p.179-190, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165153]
C. Scott Ananian , Krste Asanovic , Bradley C. Kuszmaul , Charles E. Leiserson , Sean Lie, Unbounded Transactional Memory, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.316-327, February 12-16, 2005[doi>10.1109/HPCA.2005.41]
Mohammad Ansari , Christos Kotselidis , Ian Watson , Chris Kirkham , Mikel Luján , Kim Jarvis, Lee-TM: A Non-trivial Benchmark Suite for Transactional Memory, Proceedings of the 8th international conference on Algorithms and Architectures for Parallel Processing, p.196-207, June 09-11, 2008, Agia Napa, Cyprus[doi>10.1007/978-3-540-69501-1_21]
Adria Armejach , Azam Seyedi , Ruben Titos-Gil , Ibrahim Hur , Adrín Cristal , Osman S. Unsal , Mateo Valero, Using a Reconfigurable L1 Data Cache for Efficient Version Management in Hardware Transactional Memory, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.361-371, October 10-14, 2011[doi>10.1109/PACT.2011.67]
Utku Aydonat , Tarek S. Abdelrahman, Hardware Support for Relaxed Concurrency Control in Transactional Memory, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.15-26, December 04-08, 2010[doi>10.1109/MICRO.2010.25]
Geoffrey Blake , Ronald G. Dreslinski , Trevor Mudge, Proactive transaction scheduling for contention management, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669133]
Geoffrey Blake , Ronald G. Dreslinski , Trevor Mudge, Bloom Filter Guided Transaction Scheduling, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.75-86, February 12-16, 2011
Colin Blundell , Joe Devietti , E. Christopher Lewis , Milo M. K. Martin, Making the fast case common and the uncommon case simple in unbounded transactional memory, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250667]
Jayaram Bobba , Neelam Goyal , Mark D. Hill , Michael M. Swift , David A. Wood, TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.127-138, June 21-25, 2008[doi>10.1109/ISCA.2008.24]
Jayaram Bobba , Kevin E. Moore , Haris Volos , Luke Yen , Mark D. Hill , Michael M. Swift , David A. Wood, Performance pathologies in hardware transactional memory, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250674]
B. Calder , D. Grunwald , J. Emer, Predictive sequential associative cache, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.244, February 03-07, 1996
Brian D. Carlstrom , Austen McDonald , Michael Carbin , Christos Kozyrakis , Kunle Olukotun, Transactional collection classes, Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming, March 14-17, 2007, San Jose, California, USA[doi>10.1145/1229428.1229441]
Luis Ceze , James Tuck , Josep Torrellas , Calin Cascaval, Bulk Disambiguation of Speculative Threads in Multiprocessors, Proceedings of the 33rd annual international symposium on Computer Architecture, p.227-238, June 17-21, 2006[doi>10.1109/ISCA.2006.13]
Hassan Chafi , Jared Casper , Brian D. Carlstrom , Austen McDonald , Chi Cao Minh , Woongki Baek , Christos Kozyrakis , Kunle Olukotun, A Scalable, Non-blocking Approach to Transactional Memory, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.97-108, February 10-14, 2007[doi>10.1109/HPCA.2007.346189]
David Chaiken , Craig Fields , Kiyoshi Kurihara , Anant Agarwal, Directory-Based Cache Coherence in Large-Scale Multiprocessors, Computer, v.23 n.6, p.49-58, June 1990[doi>10.1109/2.55500]
Chaudhry, S. 2008. Rock: A third generation 65nm, 16-core, 32 thread &plus; 32 scout-threads cmt sparc processor. In 20<sup>th</sup> HotChips Conference.
Weihaw Chuang , Satish Narayanasamy , Ganesh Venkatesh , Jack Sampson , Michael Van Biesbrouck , Gilles Pokam , Brad Calder , Osvaldo Colavin, Unbounded page-based transactional memory, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168901]
Chung, J., Chafi, H., Minh, C.C., McDonald, A., Carlstrom, B. D., et al. 2006a. The common case transactional behavior of multithreaded programs. In Proceedings of the 12<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'06). 266--277.
JaeWoong Chung , Chi Cao Minh , Austen McDonald , Travis Skare , Hassan Chafi , Brian D. Carlstrom , Christos Kozyrakis , Kunle Olukotun, Tradeoffs in transactional memory virtualization, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168903]
Click, C. 2009. Azul's experiences with hardware transactional memory. In Transactional Memory Workshop.
Christopher B. Colohan , Anastassia Ailamaki , J. Gregory Steffan , Todd C. Mowry, Tolerating Dependences Between Large Speculative Threads Via Sub-Threads, Proceedings of the 33rd annual international symposium on Computer Architecture, p.216-226, June 17-21, 2006[doi>10.1109/ISCA.2006.43]
Dave Dice , Yossi Lev , Mark Moir , Daniel Nussbaum, Early experience with a commercial hardware transactional memory implementation, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508263]
Dragojevic, A. and Guerraoui, R. 2010. Predicting the scalability of an stm a pragmatic approach. In Proceedings of the 5<sup>th</sup> ACM SIGPLAN Workshop on Transactional Computing (TRANSACT).
Li Fan , Pei Cao , Jussara Almeida , Andrei Z. Broder, Summary cache: a scalable wide-area web cache sharing protocol, IEEE/ACM Transactions on Networking (TON), v.8 n.3, p.281-293, June 2000[doi>10.1109/90.851975]
María Jesús Garzarán , Milos Prvulovic , José María Llabería , Víctor Viñals , Lawrence Rauchwerger , Josep Torrellas, Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.191, February 08-12, 2003
S. Gopal , T. Vijaykumar , J. Smith , G. Sohi, Speculative Versioning Cache, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.195, January 31-February 04, 1998
Guerraoui, R. and Kapalka, M. 2010. Principles of Transactional Memory. Morgan and Claypool.
Lance Hammond , Vicky Wong , Mike Chen , Brian D. Carlstrom , John D. Davis , Ben Hertzberg , Manohar K. Prabhu , Honggo Wijaya , Christos Kozyrakis , Kunle Olukotun, Transactional Memory Coherence and Consistency, Proceedings of the 31st annual international symposium on Computer architecture, p.102, June 19-23, 2004, München, Germany
Haring, R. 2011. The IBM blue gene/q compute chip&plus;simd floating-point unit. In Proceedings of the 23<sup>rd</sup> IEEE International Symposium on High Performance Chips (HotChips'11).
Tim Harris , James Larus , Ravi Rajwar, Transactional Memory, 2nd Edition, Morgan and Claypool Publishers, 2010
Maurice Herlihy , J. Eliot B. Moss, Transactional memory: architectural support for lock-free data structures, Proceedings of the 20th annual international symposium on computer architecture, p.289-300, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165164]
Intel. 2012. Intel architecture instruction set extensions programming reference. http://software.intel.com/sites/default/files/m/a/b/3/4/d/41604-319433-012a.pdf.
Kestor, G., Stipic, S., Unsal, O., Cristal, A., Valero, M. 2009. RMS-TM: A transactional memory benchmark for recognition, mining and synthesis applications. In the 4<sup>th</sup> Workshop on Transactional Computing (TRANSACT'09).
Behram Khan , Matthew Horsnell , Ian Rogers , Mikel Luján , Andrew Dinn , Ian Watson, An Object-Aware Hardware Transactional Memory System, Proceedings of the 2008 10th IEEE International Conference on High Performance Computing and Communications, p.93-102, September 25-27, 2008[doi>10.1109/HPCC.2008.110]
Marc Lupon , Grigorios Magklis , Antonio González, Version management alternatives for hardware transactional memory, Proceedings of the 9th workshop on MEmory performance: DEaling with Applications, systems and architecture, p.69-76, October 26-26, 2008, Toronto, Canada[doi>10.1145/1509084.1509094]
Marc Lupon , Grigorios Magklis , Antonio Gonzalez, FASTM: A Log-based Hardware Transactional Memory with Fast Abort Recovery, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.293-302, September 12-16, 2009[doi>10.1109/PACT.2009.19]
Marc Lupon , Grigorios Magklis , Antonio Gonzalez, A Dynamically Adaptable Hardware Transactional Memory, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.27-38, December 04-08, 2010[doi>10.1109/MICRO.2010.23]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Austen McDonald , JaeWoong Chung , Brian D. Carlstrom , Chi Cao Minh , Hassan Chafi , Christos Kozyrakis , Kunle Olukotun, Architectural Semantics for Practical Transactional Memory, Proceedings of the 33rd annual international symposium on Computer Architecture, p.53-65, June 17-21, 2006[doi>10.1109/ISCA.2006.9]
Minh, C., Chung, J., Kozyrakis, C., and Olukotun, K. 2008. STAMP: Stanford transactional applications for multi-processing. In Proceedings of the 4<sup>th</sup> IEEE International Symposium on Workload Characteristics (IISWC'08). 35--46.
Chi Cao Minh , Martin Trautmann , JaeWoong Chung , Austen McDonald , Nathan Bronson , Jared Casper , Christos Kozyrakis , Kunle Olukotun, An effective hybrid transactional memory system with strong isolation guarantees, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250673]
Moore, K., Bobba, J., Moravan, M. J., Hill, M. D., and Wood, D. A. 2006. LogTM: Log-Based transactional memory. In Proceedings of the 12<sup>th</sup> IEEE Symposium on High Performance Computer Architecture (HPCA'06). 254-265.
Michael D. Powell , Amit Agarwal , T. N. Vijaykumar , Babak Falsafi , Kaushik Roy, Reducing set-associative cache energy via way-prediction and selective direct-mapping, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Ravi Rajwar , James R. Goodman, Transactional lock-free execution of lock-based programs, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605399]
Ravi Rajwar , Maurice Herlihy , Konrad Lai, Virtualizing Transactional Memory, Proceedings of the 32nd annual international symposium on Computer Architecture, p.494-505, June 04-08, 2005[doi>10.1109/ISCA.2005.54]
Hany E. Ramadan , Christopher J. Rossbach , Emmett Witchel, Dependence-aware transactional memory for increased concurrency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.246-257, November 08-12, 2008[doi>10.1109/MICRO.2008.4771795]
Christopher J. Rossbach , Owen S. Hofmann , Emmett Witchel, Is transactional programming actually easier?, Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, January 09-14, 2010, Bangalore, India[doi>10.1145/1693453.1693462]
Arrvindh Shriraman , Sandhya Dwarkadas , Michael L. Scott, Flexible Decoupled Transactional Memory Support, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.139-150, June 21-25, 2008[doi>10.1109/ISCA.2008.17]
Arrvindh Shriraman , Michael F. Spear , Hemayet Hossain , Virendra J. Marathe , Sandhya Dwarkadas , Michael L. Scott, An integrated hardware-software approach to flexible transactional memory, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250676]
Ruben Titos , Manuel E. Acacio , Jose M. Garcia, Speculation-based conflict resolution in hardware transactional memory, Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed; Processing, p.1-12, May 23-29, 2009[doi>10.1109/IPDPS.2009.5161021]
Rubén Titos-Gil , Anurag Negi , Manuel E. Acacio , José M. García , Per Stenstrom, ZEBRA: a data-centric, hybrid-policy hardware transactional memory design, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995906]
Saša Tomić , Cristian Perfumo , Chinmay Kulkarni , Adrià Armejach , Adrián Cristal , Osman Unsal , Tim Harris , Mateo Valero, EazyHTM: eager-lazy hardware transactional memory, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669132]
Tremblay, N. and Chaudhry, S. 2008. A third-generation 65nm 16-core 32-thread &plus; 32-scout-thread cmt sparc processor. In Digest of Technical Papers of IEEE International Solid-State Circuits Conference (ISSCC'08). 82--83.
Zhichao Yan , Hong Jiang , Dan Feng , Lei Tian , Yujuan Tan, SUV: A Novel Single-Update Version-Management Scheme for Hardware Transactional Memory Systems, Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium, p.131-143, May 21-25, 2012[doi>10.1109/IPDPS.2012.22]
Luke Yen , Jayaram Bobba , Michael R. Marty , Kevin E. Moore , Haris Volos , Mark D. Hill , Michael M. Swift , David A. Wood, LogTM-SE: Decoupling Hardware Transactional Memory from Caches, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.261-272, February 10-14, 2007[doi>10.1109/HPCA.2007.346204]
Lihang Zhao , Woojin Choi , Jeff Draper, SEL-TM: Selective Eager-Lazy Management for Improved Concurrency in Transactional Memory, Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium, p.95-106, May 21-25, 2012[doi>10.1109/IPDPS.2012.19]
