<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;14.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_234f42f82b76b03f6101df18c668b2d0.html">Utils</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">AMDGPUBaseInfo.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConv_8h_source.html">llvm/IR/CallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Alignment_8h_source.html">llvm/Support/Alignment.h</a>&quot;</code><br />
<code>#include &quot;AMDGPUGenSearchableTables.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUBaseInfo.h:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUBaseInfo_8h__incl.png" border="0" usemap="#alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8h" alt=""/></div>
<map name="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8h" id="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8h">
<area shape="rect" title=" " alt="" coords="2398,5,2566,46"/>
<area shape="rect" href="SIDefines_8h.html" title=" " alt="" coords="1385,94,1475,120"/>
<area shape="poly" title=" " alt="" coords="2397,36,1490,104,1490,98,2397,31"/>
<area shape="rect" href="CallingConv_8h.html" title=" " alt="" coords="2354,94,2501,120"/>
<area shape="poly" title=" " alt="" coords="2471,48,2446,83,2442,80,2466,45"/>
<area shape="rect" href="Alignment_8h.html" title=" " alt="" coords="1966,389,2134,414"/>
<area shape="poly" title=" " alt="" coords="2496,45,2525,103,2536,141,2540,179,2540,256,2538,271,2529,286,2498,311,2453,332,2397,350,2270,377,2148,394,2148,388,2269,372,2396,345,2451,327,2496,306,2525,282,2533,269,2535,255,2535,179,2531,142,2520,105,2492,48"/>
<area shape="rect" title=" " alt="" coords="2576,94,2804,120"/>
<area shape="poly" title=" " alt="" coords="2535,44,2645,86,2643,91,2533,49"/>
<area shape="rect" href="MCInstrDesc_8h.html" title=" " alt="" coords="494,168,657,193"/>
<area shape="poly" title=" " alt="" coords="1385,115,672,174,672,168,1384,109"/>
<area shape="rect" href="MCRegisterInfo_8h.html" title=" " alt="" coords="487,241,664,267"/>
<area shape="poly" title=" " alt="" coords="578,194,578,226,573,226,573,194"/>
<area shape="rect" href="llvm_2Support_2DataTypes_8h.html" title=" " alt="" coords="6,610,179,635"/>
<area shape="poly" title=" " alt="" coords="493,189,355,202,277,213,201,227,132,245,76,268,55,281,39,295,29,310,26,327,26,476,31,511,43,543,76,597,71,599,38,546,26,512,21,477,21,326,24,308,35,292,52,277,74,263,130,240,200,222,276,207,355,197,493,184"/>
<area shape="rect" href="DenseMap_8h.html" title="This file defines the DenseMap class." alt="" coords="2410,462,2564,488"/>
<area shape="poly" title=" " alt="" coords="664,253,863,256,1138,264,1452,282,1613,295,1770,312,1877,327,1959,343,2146,386,2429,455,2427,461,2145,391,1958,348,1876,333,1770,318,1612,301,1452,287,1138,270,863,261,664,258"/>
<area shape="rect" title=" " alt="" coords="1724,610,1789,635"/>
<area shape="poly" title=" " alt="" coords="664,254,777,258,918,267,1071,285,1224,312,1341,338,1432,362,1474,377,1518,398,1619,460,1659,493,1693,529,1744,596,1739,599,1689,533,1655,496,1616,465,1516,403,1472,382,1430,367,1340,343,1223,318,1070,290,917,273,777,263,664,259"/>
<area shape="rect" title=" " alt="" coords="1452,683,1512,709"/>
<area shape="poly" title=" " alt="" coords="576,268,571,321,572,400,578,443,590,485,608,525,634,560,660,580,694,598,736,614,784,629,895,652,1017,668,1142,680,1260,687,1437,692,1437,697,1260,692,1142,685,1017,674,894,657,783,634,734,619,692,603,657,585,631,564,604,528,585,487,573,444,567,400,565,321,571,267"/>
<area shape="rect" title=" " alt="" coords="730,683,783,709"/>
<area shape="poly" title=" " alt="" coords="491,270,433,286,378,312,355,329,338,349,326,373,322,400,322,550,324,571,331,586,343,597,357,605,439,633,513,658,589,675,659,685,715,690,715,696,658,690,588,680,511,663,437,638,355,610,339,601,327,589,319,572,317,550,317,400,321,371,333,346,352,325,375,308,431,281,490,265"/>
<area shape="rect" title=" " alt="" coords="458,536,519,562"/>
<area shape="poly" title=" " alt="" coords="574,268,559,316,498,522,493,521,554,314,569,267"/>
<area shape="rect" href="iterator_8h.html" title=" " alt="" coords="357,462,487,488"/>
<area shape="poly" title=" " alt="" coords="559,270,533,290,508,317,484,351,463,387,434,450,429,447,459,384,480,348,504,313,530,286,556,266"/>
<area shape="rect" href="iterator__range_8h.html" title="This provides a very simple, boring adaptor for a begin and end iterator into a range type." alt="" coords="111,536,282,562"/>
<area shape="poly" title=" " alt="" coords="487,269,379,288,333,302,302,317,280,339,260,364,231,421,213,477,203,522,198,521,208,475,226,419,256,362,276,335,299,313,331,297,377,283,486,263"/>
<area shape="rect" href="LaneBitmask_8h.html" title="A common definition of LaneBitmask for use in TableGen and CodeGen." alt="" coords="1049,315,1211,341"/>
<area shape="poly" title=" " alt="" coords="665,264,1035,312,1034,317,664,270"/>
<area shape="rect" href="MCRegister_8h.html" title=" " alt="" coords="1415,462,1570,488"/>
<area shape="poly" title=" " alt="" coords="604,265,782,335,905,376,1032,412,1129,432,1228,447,1401,465,1400,470,1227,452,1128,437,1031,417,903,382,780,340,602,270"/>
<area shape="rect" href="DenseMapInfo_8h.html" title="This file defines DenseMapInfo traits for DenseMap." alt="" coords="1172,536,1349,562"/>
<area shape="poly" title=" " alt="" coords="2410,483,1984,505,1411,539,1364,542,1364,537,1411,533,1984,499,2409,478"/>
<area shape="poly" title=" " alt="" coords="2436,491,2366,511,2291,538,2269,552,2247,564,2062,589,1804,619,1803,613,2061,584,2245,559,2267,547,2289,534,2364,506,2435,486"/>
<area shape="rect" title=" " alt="" coords="1052,683,1117,709"/>
<area shape="poly" title=" " alt="" coords="2409,482,1690,507,1327,524,1210,532,1162,538,1133,566,1112,601,1099,638,1091,669,1086,668,1094,636,1108,599,1129,563,1159,534,1210,526,1327,518,1690,502,2409,476"/>
<area shape="poly" title=" " alt="" coords="2410,481,1686,504,1314,521,1188,530,1128,539,1108,548,1092,560,1069,585,1046,612,1010,638,954,660,897,677,798,694,797,688,896,671,953,655,1007,633,1042,608,1065,582,1088,556,1105,544,1126,533,1188,524,1313,516,1686,499,2410,476"/>
<area shape="rect" href="EpochTracker_8h.html" title="This file defines the DebugEpochBase and DebugEpochBase::HandleBase classes." alt="" coords="2511,536,2682,562"/>
<area shape="poly" title=" " alt="" coords="2507,486,2567,525,2565,530,2504,491"/>
<area shape="rect" href="AlignOf_8h.html" title=" " alt="" coords="3156,536,3309,562"/>
<area shape="poly" title=" " alt="" coords="2565,483,2583,485,2861,509,3138,533,3142,534,3141,539,3138,539,2860,515,2583,491,2564,489"/>
<area shape="rect" title=" " alt="" coords="2149,683,2231,709"/>
<area shape="poly" title=" " alt="" coords="2565,485,2571,485,2713,490,2905,494,2993,500,3062,512,3085,521,3100,532,3105,547,3095,564,2986,584,2741,620,2246,690,2245,684,2740,615,2985,578,3092,560,3099,546,3096,535,3083,525,3060,517,2993,506,2905,499,2713,495,2571,491,2565,490"/>
<area shape="rect" href="Compiler_8h.html" title=" " alt="" coords="3427,683,3587,709"/>
<area shape="poly" title=" " alt="" coords="2565,475,2849,479,3222,490,3554,507,3663,519,3697,526,3714,534,3728,558,3726,581,3712,602,3689,622,3627,656,3562,681,3560,676,3625,651,3686,617,3708,598,3721,579,3723,559,3711,538,3695,531,3662,524,3553,512,3222,495,2849,485,2565,480"/>
<area shape="rect" href="MathExtras_8h.html" title=" " alt="" coords="3332,536,3509,562"/>
<area shape="poly" title=" " alt="" coords="2565,483,2583,485,2788,501,2949,510,3111,518,3318,533,3318,538,3110,523,2949,515,2788,507,2583,491,2564,489"/>
<area shape="rect" title=" " alt="" coords="2425,610,2485,635"/>
<area shape="poly" title=" " alt="" coords="2487,489,2464,596,2458,595,2482,488"/>
<area shape="rect" href="MemAlloc_8h.html" title="This file defines counterparts of C library allocation functions defined in the namespace &#39;std&#39;." alt="" coords="3533,536,3700,562"/>
<area shape="poly" title=" " alt="" coords="2565,477,2968,495,3239,512,3518,533,3517,538,3238,517,2968,501,2564,482"/>
<area shape="rect" href="ReverseIteration_8h.html" title=" " alt="" coords="2706,536,2911,562"/>
<area shape="poly" title=" " alt="" coords="2543,486,2740,530,2739,535,2541,491"/>
<area shape="rect" href="type__traits_8h.html" title=" " alt="" coords="2211,610,2382,635"/>
<area shape="poly" title=" " alt="" coords="2565,483,2789,511,2883,525,2925,534,2932,549,2925,563,2913,571,2893,578,2836,589,2675,602,2413,612,2397,614,2396,609,2412,607,2675,597,2835,584,2892,573,2911,567,2921,560,2926,549,2921,538,2882,530,2788,517,2564,488"/>
<area shape="rect" title=" " alt="" coords="1873,610,1947,635"/>
<area shape="poly" title=" " alt="" coords="2466,491,2390,527,2341,547,2291,564,2201,585,2130,594,2059,600,1968,612,1962,613,1961,608,1967,607,2058,595,2129,589,2200,580,2289,559,2339,542,2388,523,2464,486"/>
<area shape="rect" title=" " alt="" coords="2986,536,3082,562"/>
<area shape="poly" title=" " alt="" coords="2565,483,2968,533,2971,534,2971,539,2967,539,2564,489"/>
<area shape="poly" title=" " alt="" coords="2410,481,1539,505,1017,522,633,539,534,546,534,541,632,533,1017,517,1539,500,2409,476"/>
<area shape="rect" title=" " alt="" coords="2189,536,2234,562"/>
<area shape="poly" title=" " alt="" coords="2439,491,2253,539,2249,540,2247,535,2252,533,2437,486"/>
<area shape="poly" title=" " alt="" coords="1346,560,1710,612,1709,617,1345,565"/>
<area shape="poly" title=" " alt="" coords="1258,563,1238,599,1206,637,1170,663,1132,681,1130,676,1167,658,1203,633,1234,596,1253,561"/>
<area shape="poly" title=" " alt="" coords="1280,560,1453,673,1450,677,1278,564"/>
<area shape="rect" title=" " alt="" coords="1275,610,1324,635"/>
<area shape="poly" title=" " alt="" coords="1269,561,1288,595,1283,598,1265,563"/>
<area shape="poly" title=" " alt="" coords="1237,565,1156,600,1053,638,914,672,798,692,797,687,912,667,1052,633,1154,595,1234,560"/>
<area shape="poly" title=" " alt="" coords="2589,564,2553,602,2527,622,2499,638,2438,651,2334,662,2048,680,1744,691,1527,697,1527,691,1743,686,2047,674,2334,657,2437,646,2497,633,2525,618,2549,598,2585,560"/>
<area shape="poly" title=" " alt="" coords="3191,565,3051,601,2873,638,2694,662,2517,679,2246,695,2246,690,2517,673,2693,657,2872,633,3049,596,3190,560"/>
<area shape="rect" title=" " alt="" coords="3354,757,3519,783"/>
<area shape="poly" title=" " alt="" coords="3497,711,3461,748,3457,744,3494,707"/>
<area shape="rect" title=" " alt="" coords="3544,757,3612,783"/>
<area shape="poly" title=" " alt="" coords="3521,707,3557,744,3554,748,3517,711"/>
<area shape="poly" title=" " alt="" coords="3332,563,3321,564,3099,578,2910,585,2591,589,2271,592,2083,599,1861,612,1804,618,1803,613,1860,607,2082,594,2271,587,2591,584,2910,580,3098,573,3320,559,3332,558"/>
<area shape="poly" title=" " alt="" coords="3340,565,3030,612,2952,627,2873,638,2671,656,2464,670,2067,688,1736,696,1527,698,1527,692,1736,690,2067,683,2464,665,2670,651,2872,633,2951,621,3029,607,3339,560"/>
<area shape="poly" title=" " alt="" coords="3337,565,3226,585,3104,612,3068,626,3030,638,2960,649,2867,659,2643,676,2246,695,2246,690,2642,671,2866,654,2959,644,3029,633,3066,621,3102,607,3225,579,3336,560"/>
<area shape="poly" title=" " alt="" coords="3439,560,3462,581,3484,608,3498,639,3506,668,3500,669,3493,640,3480,611,3458,585,3435,564"/>
<area shape="rect" title=" " alt="" coords="3328,610,3388,635"/>
<area shape="poly" title=" " alt="" coords="3412,564,3380,600,3376,597,3408,560"/>
<area shape="rect" title=" " alt="" coords="3412,610,3469,635"/>
<area shape="poly" title=" " alt="" coords="3426,561,3436,595,3431,596,3421,563"/>
<area shape="poly" title=" " alt="" coords="3332,563,3321,564,2841,601,2500,621,2500,616,2841,596,3320,559,3332,558"/>
<area shape="rect" title=" " alt="" coords="2808,610,2860,635"/>
<area shape="poly" title=" " alt="" coords="3332,564,2875,619,2874,614,3332,558"/>
<area shape="poly" title=" " alt="" coords="3610,564,3527,673,3523,670,3605,560"/>
<area shape="rect" href="llvm_2Support_2ErrorHandling_8h.html" title=" " alt="" coords="3116,610,3304,635"/>
<area shape="poly" title=" " alt="" coords="3548,565,3294,609,3293,604,3547,560"/>
<area shape="poly" title=" " alt="" coords="3261,633,3443,677,3442,682,3260,639"/>
<area shape="poly" title=" " alt="" coords="2211,637,2199,638,798,696,798,690,2199,633,2211,632"/>
<area shape="poly" title=" " alt="" coords="2280,638,2222,677,2219,672,2277,634"/>
<area shape="poly" title=" " alt="" coords="2382,630,2413,633,2980,668,3412,688,3412,694,2979,674,2412,638,2382,635"/>
<area shape="poly" title=" " alt="" coords="424,488,429,524,436,543,448,560,466,575,491,589,555,614,635,635,723,652,901,676,1038,689,1037,694,900,682,722,657,634,640,554,619,489,594,463,579,444,563,431,545,424,525,419,488"/>
<area shape="poly" title=" " alt="" coords="416,489,401,523,399,543,404,560,433,597,469,626,510,649,555,665,600,677,643,685,716,692,715,697,642,690,599,683,553,671,508,653,466,630,429,601,399,563,394,543,396,522,411,487"/>
<area shape="poly" title=" " alt="" coords="487,475,678,479,931,488,1181,506,1284,518,1361,533,1387,546,1412,559,1481,577,1537,583,1593,589,1663,607,1688,620,1713,633,1829,661,1945,678,2051,687,2135,691,2134,697,2051,693,1945,683,1828,666,1712,638,1686,625,1661,612,1592,594,1536,588,1480,582,1410,564,1385,551,1360,539,1283,523,1180,511,931,493,678,484,487,480"/>
<area shape="poly" title=" " alt="" coords="435,486,469,523,466,527,431,490"/>
<area shape="poly" title=" " alt="" coords="384,491,250,534,248,528,383,486"/>
<area shape="poly" title=" " alt="" coords="208,560,247,597,273,617,302,633,336,644,384,654,500,671,716,690,715,695,499,676,383,660,335,649,299,638,270,622,243,601,205,564"/>
<area shape="poly" title=" " alt="" coords="1211,327,1802,331,2222,338,2667,350,3091,367,3449,393,3589,409,3697,427,3766,448,3784,460,3791,473,3791,550,3786,581,3773,607,3753,629,3727,647,3667,673,3603,688,3602,683,3665,668,3725,642,3749,625,3769,604,3781,579,3786,550,3786,474,3780,464,3763,453,3695,432,3588,414,3448,398,3090,373,2667,355,2222,343,1802,336,1211,332"/>
<area shape="poly" title=" " alt="" coords="1211,329,1613,348,1878,365,2146,386,2487,421,2821,462,3325,531,3324,536,2821,467,2486,427,2146,391,1877,370,1613,354,1211,335"/>
<area shape="rect" href="Format_8h.html" title=" " alt="" coords="644,536,794,562"/>
<area shape="poly" title=" " alt="" coords="1090,344,963,390,887,424,814,465,774,495,741,527,738,523,770,491,811,460,884,419,961,385,1088,339"/>
<area shape="rect" href="Printable_8h.html" title=" " alt="" coords="612,389,773,414"/>
<area shape="poly" title=" " alt="" coords="1056,344,782,388,781,383,1055,339"/>
<area shape="rect" href="raw__ostream_8h.html" title=" " alt="" coords="1043,389,1227,414"/>
<area shape="poly" title=" " alt="" coords="1133,341,1136,373,1131,374,1128,341"/>
<area shape="poly" title=" " alt="" coords="795,551,1167,570,1413,587,1662,607,1710,612,1709,618,1662,612,1413,592,1167,576,794,556"/>
<area shape="poly" title=" " alt="" coords="795,557,1260,614,1259,619,795,562"/>
<area shape="poly" title=" " alt="" coords="725,561,752,668,747,669,720,563"/>
<area shape="poly" title=" " alt="" coords="644,561,194,612,193,607,643,556"/>
<area shape="rect" href="llvm-c_2DataTypes_8h.html" title=" " alt="" coords="25,683,160,709"/>
<area shape="poly" title=" " alt="" coords="95,636,95,668,90,668,90,636"/>
<area shape="rect" title=" " alt="" coords="5,757,84,783"/>
<area shape="poly" title=" " alt="" coords="87,711,63,746,58,743,82,708"/>
<area shape="rect" title=" " alt="" coords="108,757,173,783"/>
<area shape="poly" title=" " alt="" coords="103,708,127,743,122,746,98,711"/>
<area shape="poly" title=" " alt="" coords="684,416,664,443,643,479,631,520,630,540,635,561,653,595,677,625,729,672,725,676,674,629,649,598,630,563,625,541,625,519,638,477,659,440,680,413"/>
<area shape="poly" title=" " alt="" coords="1228,406,1425,424,1517,440,1555,449,1583,460,1616,482,1637,505,1656,531,1684,560,1731,598,1727,602,1680,564,1652,534,1633,508,1613,486,1581,465,1553,454,1516,445,1424,430,1228,411"/>
<area shape="poly" title=" " alt="" coords="1044,413,992,431,969,445,949,464,920,507,912,527,907,548,907,568,911,589,933,634,955,656,981,671,1010,682,1039,688,1038,693,1009,687,979,676,951,660,929,637,906,591,902,569,902,547,907,526,916,504,945,461,965,441,989,426,1042,408"/>
<area shape="poly" title=" " alt="" coords="1137,415,1138,480,1146,522,1163,560,1188,593,1220,619,1256,641,1294,657,1371,679,1437,689,1436,695,1370,684,1292,662,1253,645,1217,623,1184,596,1158,563,1141,523,1133,481,1131,415"/>
<area shape="poly" title=" " alt="" coords="1228,406,1442,426,1545,441,1619,460,1660,479,1692,500,1742,546,1790,591,1821,613,1862,633,1933,657,2006,674,2076,684,2134,690,2133,695,2075,689,2005,679,1931,662,1859,638,1819,617,1787,595,1738,549,1689,504,1657,484,1617,465,1544,446,1442,431,1228,411"/>
<area shape="poly" title=" " alt="" coords="1228,403,1643,423,1864,439,2025,460,2089,475,2138,491,2247,534,2415,601,2413,606,2245,538,2136,496,2088,480,2024,465,1864,445,1643,428,1228,409"/>
<area shape="poly" title=" " alt="" coords="1043,410,676,432,484,447,345,465,269,473,207,476,179,482,153,492,127,510,101,538,94,550,90,565,90,595,85,595,85,564,89,548,97,534,124,506,151,488,178,477,206,471,269,467,344,460,484,442,676,426,1042,405"/>
<area shape="rect" href="Optional_8h.html" title="This file provides Optional, a template class modeled in the spirit of OCaml&#39;s &#39;opt&#39; variant." alt="" coords="1874,462,2013,488"/>
<area shape="poly" title=" " alt="" coords="1228,408,1859,464,1859,469,1228,414"/>
<area shape="rect" title=" " alt="" coords="943,610,997,635"/>
<area shape="poly" title=" " alt="" coords="1044,416,1000,434,982,447,967,464,953,496,950,531,955,565,963,595,958,596,950,566,945,531,948,494,962,461,978,443,998,429,1042,411"/>
<area shape="poly" title=" " alt="" coords="1930,490,1785,603,1782,598,1926,486"/>
<area shape="poly" title=" " alt="" coords="1873,482,1399,503,1155,520,1067,529,1016,539,946,568,881,605,825,643,783,676,780,672,822,639,878,600,944,563,1014,533,1067,524,1155,515,1398,498,1873,476"/>
<area shape="poly" title=" " alt="" coords="2007,486,2441,569,2796,633,2965,653,3135,668,3413,687,3412,693,3135,674,2965,658,2795,638,2440,574,2006,491"/>
<area shape="poly" title=" " alt="" coords="1974,486,2254,601,2252,606,1972,491"/>
<area shape="poly" title=" " alt="" coords="1991,486,2171,533,2175,535,2174,540,2169,539,1989,491"/>
<area shape="rect" href="Hashing_8h.html" title=" " alt="" coords="1423,536,1562,562"/>
<area shape="poly" title=" " alt="" coords="1874,490,1577,537,1577,532,1873,485"/>
<area shape="rect" href="None_8h.html" title="This file provides None, an enumerator for use in implicit constructors of various (usually templated..." alt="" coords="1890,536,2012,562"/>
<area shape="poly" title=" " alt="" coords="1947,488,1951,521,1946,521,1942,489"/>
<area shape="rect" href="STLForwardCompat_8h.html" title="This file contains library features backported from future STL versions." alt="" coords="1979,610,2187,635"/>
<area shape="poly" title=" " alt="" coords="1965,486,1995,507,2026,534,2052,565,2072,595,2067,598,2048,568,2023,538,1992,511,1962,491"/>
<area shape="poly" title=" " alt="" coords="1538,560,1711,606,1710,611,1537,565"/>
<area shape="poly" title=" " alt="" coords="1461,565,1339,609,1337,604,1459,560"/>
<area shape="poly" title=" " alt="" coords="1477,565,1418,602,1378,622,1337,638,1290,649,1226,659,1072,676,798,695,797,690,1072,671,1225,654,1289,644,1336,633,1376,617,1415,597,1474,560"/>
<area shape="poly" title=" " alt="" coords="1563,551,1987,575,2222,591,2394,607,2411,609,2410,615,2394,612,2222,596,1986,580,1562,556"/>
<area shape="poly" title=" " alt="" coords="1563,550,3101,614,3101,619,1562,556"/>
<area shape="poly" title=" " alt="" coords="1563,553,1836,574,2197,607,2196,612,1836,579,1563,558"/>
<area shape="poly" title=" " alt="" coords="1563,560,1858,610,1857,615,1562,565"/>
<area shape="poly" title=" " alt="" coords="1423,559,1361,564,1025,584,695,601,193,620,193,615,695,595,1025,579,1360,559,1422,554"/>
<area shape="rect" href="SwapByteOrder_8h.html" title=" " alt="" coords="1450,610,1650,635"/>
<area shape="poly" title=" " alt="" coords="1504,560,1533,596,1529,600,1500,564"/>
<area shape="poly" title=" " alt="" coords="1423,562,1012,618,1011,613,1422,557"/>
<area shape="poly" title=" " alt="" coords="1471,639,1132,690,1131,685,1470,633"/>
<area shape="poly" title=" " alt="" coords="1541,637,1505,674,1501,671,1537,634"/>
<area shape="poly" title=" " alt="" coords="1651,632,2134,686,2133,691,1650,638"/>
<area shape="poly" title=" " alt="" coords="2103,634,2161,672,2158,677,2100,638"/>
<area shape="poly" title=" " alt="" coords="1454,491,1315,534,1313,529,1452,486"/>
<area shape="poly" title=" " alt="" coords="1512,486,1632,559,1717,601,1714,605,1630,564,1509,491"/>
<area shape="poly" title=" " alt="" coords="1537,486,1688,523,1782,543,1878,559,2075,578,2343,595,2793,617,2792,622,2343,600,2074,583,1877,564,1781,548,1686,528,1536,491"/>
<area shape="poly" title=" " alt="" coords="1495,488,1495,521,1490,521,1490,488"/>
<area shape="poly" title=" " alt="" coords="2055,414,2058,444,2057,484,2048,526,2039,546,2026,564,1995,577,1936,592,1804,616,1803,611,1935,587,1993,572,2023,560,2035,543,2043,524,2052,483,2052,444,2049,415"/>
<area shape="poly" title=" " alt="" coords="2134,402,2226,407,2338,416,2458,434,2577,460,2606,473,2635,485,2735,507,2821,520,2899,526,2971,527,3124,525,3213,527,3318,533,3318,539,3213,532,3124,530,2971,532,2898,531,2821,525,2734,513,2633,491,2604,478,2576,465,2457,439,2337,422,2226,412,2134,407"/>
<area shape="poly" title=" " alt="" coords="2033,417,1975,456,1972,451,2030,413"/>
<area shape="poly" title=" " alt="" coords="1966,406,1746,412,1609,420,1465,432,1325,449,1197,472,1091,501,1049,519,1017,538,1004,550,994,565,979,596,975,594,989,562,1000,547,1014,534,1047,514,1089,496,1196,466,1324,443,1464,427,1608,415,1746,407,1966,401"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUBaseInfo_8h__dep__incl.png" border="0" usemap="#alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8hdep" alt=""/></div>
<map name="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8hdep" id="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8hdep">
<area shape="rect" title=" " alt="" coords="2879,5,3047,46"/>
<area shape="rect" href="AMDGPUAlwaysInlinePass_8cpp.html" title="This pass marks all internal functions as always_inline and creates duplicates of all other functions..." alt="" coords="411,94,654,135"/>
<area shape="poly" title=" " alt="" coords="2865,31,1786,52,1140,71,870,83,666,97,655,98,654,92,666,91,870,78,1140,66,1786,47,2864,26"/>
<area shape="rect" href="AMDGPUAnnotateUniformValues_8cpp.html" title="This pass adds amdgpu.uniform metadata to IR values so this information can be used during instructio..." alt="" coords="678,94,931,135"/>
<area shape="poly" title=" " alt="" coords="2864,30,2545,32,2072,41,1517,61,1231,77,950,97,931,98,931,93,950,91,1231,71,1517,56,2072,35,2545,26,2864,24"/>
<area shape="rect" href="AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="2296,271,2524,312"/>
<area shape="poly" title=" " alt="" coords="2904,55,2870,74,2838,96,2808,130,2790,163,2770,195,2756,211,2735,226,2706,236,2655,248,2524,273,2523,268,2654,243,2705,231,2733,221,2752,207,2766,192,2785,160,2803,127,2835,92,2867,69,2901,50"/>
<area shape="rect" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="1057,183,1283,223"/>
<area shape="poly" title=" " alt="" coords="2865,32,2582,39,2209,52,1840,71,1687,83,1572,97,1476,115,1382,138,1228,185,1227,179,1381,133,1475,110,1571,91,1687,78,1840,66,2208,46,2582,34,2864,26"/>
<area shape="rect" href="AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="251,271,513,312"/>
<area shape="poly" title=" " alt="" coords="2864,31,2507,36,2015,47,1521,67,1316,80,1161,97,1014,126,816,175,452,273,451,268,814,170,1013,121,1160,91,1316,75,1521,61,2014,42,2507,30,2864,25"/>
<area shape="rect" href="AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="537,271,789,312"/>
<area shape="poly" title=" " alt="" coords="2864,31,2548,38,2122,50,1698,69,1522,82,1389,97,1289,111,1212,125,1138,147,1046,185,1029,195,1018,205,1006,216,988,226,901,250,784,273,783,268,900,245,986,221,1003,211,1014,201,1026,191,1043,180,1136,142,1211,120,1289,106,1388,91,1522,77,1698,64,2122,44,2548,32,2864,26"/>
<area shape="rect" href="AMDGPULowerModuleLDSPass_8cpp.html" title=" " alt="" coords="3000,94,3236,135"/>
<area shape="poly" title=" " alt="" coords="3012,51,3084,91,3082,96,3009,56"/>
<area shape="rect" href="AMDGPUMachineFunction_8h.html" title=" " alt="" coords="2473,94,2723,135"/>
<area shape="poly" title=" " alt="" coords="2866,53,2681,96,2680,91,2865,47"/>
<area shape="rect" href="AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="2988,279,3269,305"/>
<area shape="poly" title=" " alt="" coords="2957,61,2954,97,2956,116,2962,134,2975,158,2992,182,3032,222,3073,254,3108,276,3105,281,3070,259,3028,226,2988,185,2970,161,2957,136,2951,117,2949,97,2952,60"/>
<area shape="rect" href="SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="2548,271,2736,312"/>
<area shape="poly" title=" " alt="" coords="2922,57,2874,96,2847,131,2830,162,2812,193,2781,225,2740,253,2698,273,2696,268,2738,248,2777,221,2807,189,2825,159,2842,128,2871,92,2918,53"/>
<area shape="rect" href="SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="2760,271,2964,312"/>
<area shape="poly" title=" " alt="" coords="2927,58,2910,75,2896,95,2878,142,2868,191,2864,271,2858,271,2863,190,2873,140,2891,93,2906,72,2923,54"/>
<area shape="rect" href="AMDGPUPerfHintAnalysis_8cpp.html" title="Analyzes if a function potentially memory bound and if a kernel kernel may benefit from limiting numb..." alt="" coords="3259,94,3483,135"/>
<area shape="poly" title=" " alt="" coords="3062,45,3279,91,3278,96,3061,50"/>
<area shape="rect" href="AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="3508,94,3757,135"/>
<area shape="poly" title=" " alt="" coords="3062,36,3496,91,3508,93,3507,98,3495,97,3062,42"/>
<area shape="rect" href="AMDGPUPropagateAttributes_8cpp.html" title="This pass propagates attributes from kernels to the non&#45;entry functions." alt="" coords="3782,94,4041,135"/>
<area shape="poly" title=" " alt="" coords="3062,31,3378,55,3770,91,3781,93,3781,98,3770,97,3377,60,3062,36"/>
<area shape="rect" href="AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="4064,94,4313,135"/>
<area shape="poly" title=" " alt="" coords="3062,28,3493,49,3771,67,4053,91,4064,93,4063,98,4052,97,3771,72,3493,54,3062,33"/>
<area shape="rect" href="AMDGPURewriteOutArguments_8cpp.html" title=" " alt="" coords="4337,94,4582,135"/>
<area shape="poly" title=" " alt="" coords="3063,26,3601,44,3960,63,4325,91,4336,93,4336,98,4324,97,3960,68,3601,49,3062,31"/>
<area shape="rect" href="AMDGPUTargetObjectFile_8cpp.html" title=" " alt="" coords="4606,94,4843,135"/>
<area shape="poly" title=" " alt="" coords="3062,25,3328,29,3707,39,4146,59,4372,73,4594,91,4606,93,4606,98,4594,97,4372,78,4146,64,3706,44,3327,34,3062,30"/>
<area shape="rect" href="AMDGPUAsmParser_8cpp.html" title=" " alt="" coords="1307,183,1513,223"/>
<area shape="poly" title=" " alt="" coords="2864,31,2607,37,2274,49,1948,68,1814,81,1712,97,1639,115,1568,138,1453,185,1451,180,1566,133,1638,110,1711,91,1813,76,1948,63,2274,44,2607,32,2864,26"/>
<area shape="rect" href="AMDGPUDisassembler_8cpp.html" title="This file contains definition for AMDGPU ISA disassembler." alt="" coords="4867,94,5089,135"/>
<area shape="poly" title=" " alt="" coords="3062,24,3365,25,3808,33,4326,53,4594,70,4855,91,4867,93,4867,98,4855,97,4593,75,4326,59,3808,38,3365,30,3062,29"/>
<area shape="rect" href="AMDGPUAsmBackend_8cpp.html" title=" " alt="" coords="5113,94,5331,135"/>
<area shape="poly" title=" " alt="" coords="3062,26,4067,47,4663,66,4912,78,5101,91,5112,93,5112,98,5100,97,4912,83,4663,71,4067,52,3062,31"/>
<area shape="rect" href="AMDGPUInstPrinter_8cpp.html" title=" " alt="" coords="5356,94,5555,135"/>
<area shape="poly" title=" " alt="" coords="3062,25,3520,31,4179,43,4851,63,5131,76,5343,91,5355,93,5355,98,5343,97,5131,81,4850,68,4179,48,3520,36,3062,31"/>
<area shape="rect" href="AMDGPUTargetStreamer_8cpp.html" title=" " alt="" coords="2169,183,2397,223"/>
<area shape="poly" title=" " alt="" coords="2864,31,2777,36,2674,47,2566,67,2461,97,2418,115,2376,139,2309,184,2306,180,2373,134,2415,111,2460,91,2565,62,2674,42,2776,31,2864,26"/>
<area shape="rect" href="AMDGPUTargetStreamer_8h.html" title=" " alt="" coords="1999,94,2213,135"/>
<area shape="poly" title=" " alt="" coords="2865,40,2214,105,2213,100,2864,34"/>
<area shape="rect" href="SIMCCodeEmitter_8cpp.html" title="The SI code emitter produces machine code that can be executed directly on the GPU device." alt="" coords="5579,94,5777,135"/>
<area shape="poly" title=" " alt="" coords="3062,25,3557,30,4282,41,5023,61,5333,75,5567,91,5579,93,5578,98,5567,97,5333,80,5023,66,4282,46,3557,35,3062,30"/>
<area shape="rect" href="R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="4005,190,4244,216"/>
<area shape="poly" title=" " alt="" coords="2964,60,2970,100,2978,118,2990,132,3026,139,3115,147,3396,164,4004,194,4004,199,3395,170,3115,152,3025,144,2987,137,2973,120,2965,101,2959,61"/>
<area shape="rect" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="1724,94,1904,135"/>
<area shape="poly" title=" " alt="" coords="2865,35,2480,59,1987,97,1905,105,1904,100,1987,91,2480,54,2864,30"/>
<area shape="rect" href="SIProgramInfo_8cpp.html" title="The SIProgramInfo tracks resource usage and hardware flags for kernels and entry functions." alt="" coords="5802,94,6005,135"/>
<area shape="poly" title=" " alt="" coords="3062,25,3595,29,4384,40,5193,60,5533,74,5789,91,5802,93,5801,98,5788,97,5532,79,5193,65,4384,45,3595,34,3062,30"/>
<area shape="rect" href="AMDGPUBaseInfo_8cpp.html" title=" " alt="" coords="6028,94,6197,135"/>
<area shape="poly" title=" " alt="" coords="3062,24,3633,25,4488,33,4942,42,5369,54,5738,70,6017,91,6028,93,6027,98,6016,97,5738,75,5369,59,4942,47,4488,39,3633,31,3062,30"/>
<area shape="rect" href="AMDGPULDSUtils_8cpp.html" title=" " alt="" coords="6220,94,6389,135"/>
<area shape="poly" title=" " alt="" coords="3062,24,3665,24,4576,32,5060,40,5517,52,5911,69,6209,91,6220,93,6219,98,6208,97,5911,74,5517,57,5060,45,4576,37,3665,30,3062,29"/>
<area shape="rect" href="AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="1742,271,1966,312"/>
<area shape="poly" title=" " alt="" coords="1298,221,1516,245,1731,269,1742,270,1741,275,1731,274,1516,250,1297,226"/>
<area shape="rect" href="AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="5,271,228,312"/>
<area shape="poly" title=" " alt="" coords="1042,213,680,235,460,252,239,274,228,275,228,270,239,269,460,247,680,229,1042,208"/>
<area shape="rect" href="AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="814,271,1040,312"/>
<area shape="poly" title=" " alt="" coords="1102,231,983,273,982,268,1100,226"/>
<area shape="poly" title=" " alt="" coords="1043,220,987,226,756,249,525,274,513,275,512,270,524,269,755,244,987,221,1042,215"/>
<area shape="poly" title=" " alt="" coords="1042,229,779,273,778,268,1041,223"/>
<area shape="rect" href="AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="1064,271,1313,312"/>
<area shape="poly" title=" " alt="" coords="1180,238,1187,270,1182,271,1175,239"/>
<area shape="rect" href="SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="1337,271,1515,312"/>
<area shape="poly" title=" " alt="" coords="1242,226,1368,268,1367,273,1241,231"/>
<area shape="rect" href="SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="1538,271,1719,312"/>
<area shape="poly" title=" " alt="" coords="1289,224,1538,271,1537,276,1288,229"/>
<area shape="poly" title=" " alt="" coords="2539,144,2462,185,2438,207,2427,217,2411,226,2349,248,2294,261,2245,267,2199,268,2101,266,2044,268,1978,274,1966,276,1966,270,1978,269,2044,262,2101,261,2199,263,2245,262,2294,256,2347,243,2409,221,2424,212,2434,203,2459,180,2537,139"/>
<area shape="rect" href="AMDGPUMachineFunction_8cpp.html" title=" " alt="" coords="2473,183,2723,223"/>
<area shape="poly" title=" " alt="" coords="2601,149,2601,182,2595,182,2595,149"/>
<area shape="rect" href="R600MachineFunctionInfo_8h.html" title=" " alt="" coords="3397,183,3618,223"/>
<area shape="poly" title=" " alt="" coords="2737,126,3396,189,3396,194,2737,132"/>
<area shape="rect" href="SIMachineFunctionInfo_8h.html" title=" " alt="" coords="1840,183,2044,223"/>
<area shape="poly" title=" " alt="" coords="2458,137,2044,191,2044,186,2458,131"/>
<area shape="rect" href="R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="3293,271,3492,312"/>
<area shape="poly" title=" " alt="" coords="3471,235,3420,273,3417,269,3468,230"/>
<area shape="rect" href="R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="3516,271,3730,312"/>
<area shape="poly" title=" " alt="" coords="3547,230,3599,269,3595,273,3544,235"/>
<area shape="rect" href="R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="3755,271,3950,312"/>
<area shape="poly" title=" " alt="" coords="3601,225,3775,268,3773,273,3600,230"/>
<area shape="poly" title=" " alt="" coords="2059,223,2304,268,2303,273,2058,228"/>
<area shape="poly" title=" " alt="" coords="1913,236,1876,273,1872,269,1910,232"/>
<area shape="poly" title=" " alt="" coords="1826,226,1628,243,1460,251,1174,253,889,254,721,260,525,274,513,275,513,270,524,269,721,255,888,249,1174,248,1459,246,1627,237,1825,221"/>
<area shape="poly" title=" " alt="" coords="1826,226,1670,240,1538,248,1312,252,1088,256,957,262,802,274,790,275,789,270,802,269,956,257,1088,250,1312,247,1537,243,1669,235,1825,221"/>
<area shape="poly" title=" " alt="" coords="1826,226,1684,242,1574,251,1464,260,1325,274,1314,275,1313,270,1324,269,1464,254,1573,246,1684,237,1825,221"/>
<area shape="poly" title=" " alt="" coords="1826,226,1526,274,1515,276,1514,271,1525,269,1825,221"/>
<area shape="poly" title=" " alt="" coords="1858,230,1700,273,1699,268,1856,225"/>
<area shape="rect" href="AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="1990,271,2272,312"/>
<area shape="poly" title=" " alt="" coords="1999,227,2089,268,2087,273,1997,232"/>
<area shape="poly" title=" " alt="" coords="2059,213,2157,221,2387,235,2566,242,2745,251,2975,269,3039,276,3038,281,2975,274,2745,256,2566,248,2387,240,2156,226,2058,218"/>
<area shape="poly" title=" " alt="" coords="2058,213,2280,236,2536,269,2548,271,2547,276,2535,274,2279,241,2058,218"/>
<area shape="poly" title=" " alt="" coords="2059,212,2157,221,2452,241,2582,251,2747,269,2760,270,2760,276,2747,274,2581,256,2452,246,2156,226,2058,217"/>
<area shape="poly" title=" " alt="" coords="2116,148,2132,187,2143,205,2158,221,2181,234,2215,247,2300,268,2299,273,2214,252,2179,239,2155,225,2139,209,2127,189,2111,150"/>
<area shape="poly" title=" " alt="" coords="2109,149,2115,223,2127,271,2122,272,2110,224,2103,150"/>
<area shape="poly" title=" " alt="" coords="1984,133,1514,191,1513,186,1984,128"/>
<area shape="poly" title=" " alt="" coords="2160,139,2244,180,2242,185,2158,144"/>
<area shape="rect" href="AMDGPUMCTargetDesc_8cpp.html" title="This file provides AMDGPU specific target descriptions." alt="" coords="1588,183,1816,223"/>
<area shape="poly" title=" " alt="" coords="2000,141,1795,185,1793,179,1999,136"/>
<area shape="poly" title=" " alt="" coords="3990,219,3763,242,3505,274,3493,276,3492,270,3504,269,3762,237,3990,214"/>
<area shape="poly" title=" " alt="" coords="4040,222,3731,274,3730,269,4039,216"/>
<area shape="poly" title=" " alt="" coords="4073,223,3915,273,3913,268,4071,218"/>
<area shape="poly" title=" " alt="" coords="3990,216,3667,240,3281,274,3220,281,3220,276,3280,269,3667,234,3990,210"/>
<area shape="rect" href="AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="3974,279,4275,305"/>
<area shape="poly" title=" " alt="" coords="4127,231,4127,278,4122,278,4122,231"/>
<area shape="rect" href="R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="4299,271,4513,312"/>
<area shape="poly" title=" " alt="" coords="4179,218,4343,268,4341,273,4177,223"/>
<area shape="rect" href="R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="4537,271,4736,312"/>
<area shape="poly" title=" " alt="" coords="4212,216,4525,269,4537,271,4536,276,4524,274,4211,221"/>
<area shape="rect" href="R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="4760,271,4977,312"/>
<area shape="poly" title=" " alt="" coords="4259,214,4488,238,4749,269,4760,270,4760,276,4748,274,4488,243,4258,219"/>
<area shape="rect" href="R600FrameLowering_8cpp.html" title=" " alt="" coords="5001,271,5211,312"/>
<area shape="poly" title=" " alt="" coords="4259,209,4591,231,4790,248,4989,269,5001,270,5001,276,4988,274,4790,253,4591,236,4259,214"/>
<area shape="rect" href="R600ISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the R600 subtarget." alt="" coords="5235,271,5430,312"/>
<area shape="poly" title=" " alt="" coords="4259,205,4690,224,4956,243,5223,269,5235,270,5234,275,5223,274,4956,248,4689,229,4259,210"/>
<area shape="poly" title=" " alt="" coords="1710,135,1628,156,1597,169,1577,184,1572,194,1571,205,1577,228,1591,250,1608,269,1604,273,1587,253,1572,230,1565,205,1567,193,1573,181,1594,165,1626,151,1708,130"/>
<area shape="poly" title=" " alt="" coords="1856,141,1914,180,1911,184,1853,145"/>
<area shape="poly" title=" " alt="" coords="1709,141,1502,185,1501,179,1708,135"/>
</map>
</div>
</div>
<p><a href="AMDGPUBaseInfo_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">llvm::AMDGPU::GcnBufferFormatInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html">llvm::AMDGPU::IsaInfo::AMDGPUTargetID</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">llvm::AMDGPU::MIMGLZMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">llvm::AMDGPU::MIMGMIPMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">llvm::AMDGPU::MIMGBiasMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">llvm::AMDGPU::MIMGOffsetMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">llvm::AMDGPU::MIMGG16MappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">llvm::AMDGPU::Waitcnt</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents the counter values to wait for in an s_waitcnt instruction.  <a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">llvm::AMDGPU::SIModeRegisterDefaults</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm" id="r_namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">/file This file defines the <a class="el" href="classllvm_1_1SmallVector.html" title="This is a &#39;vector&#39; (really, a variable-sized array), optimized for the case when the array is small.">SmallVector</a> class. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1amdhsa" id="r_namespacellvm_1_1amdhsa"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1amdhsa.html">llvm::amdhsa</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU" id="r_namespacellvm_1_1AMDGPU"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1IsaInfo" id="r_namespacellvm_1_1AMDGPU_1_1IsaInfo"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html">llvm::AMDGPU::IsaInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Hwreg" id="r_namespacellvm_1_1AMDGPU_1_1Hwreg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html">llvm::AMDGPU::Hwreg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Exp" id="r_namespacellvm_1_1AMDGPU_1_1Exp"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html">llvm::AMDGPU::Exp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1MTBUFFormat" id="r_namespacellvm_1_1AMDGPU_1_1MTBUFFormat"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html">llvm::AMDGPU::MTBUFFormat</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1SendMsg" id="r_namespacellvm_1_1AMDGPU_1_1SendMsg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html">llvm::AMDGPU::SendMsg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2f5af33a4485637fb565fc73060f906e" id="r_a2f5af33a4485637fb565fc73060f906e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f5af33a4485637fb565fc73060f906e">GET_MIMGBaseOpcode_DECL</a></td></tr>
<tr class="separator:a2f5af33a4485637fb565fc73060f906e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6323578200a12f7c0c7d464b683665a4" id="r_a6323578200a12f7c0c7d464b683665a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6323578200a12f7c0c7d464b683665a4">GET_MIMGDim_DECL</a></td></tr>
<tr class="separator:a6323578200a12f7c0c7d464b683665a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875d19c1b233067790f02ecdd787a093" id="r_a875d19c1b233067790f02ecdd787a093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a875d19c1b233067790f02ecdd787a093">GET_MIMGEncoding_DECL</a></td></tr>
<tr class="separator:a875d19c1b233067790f02ecdd787a093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cdd08feec2bab7ac62300cbe07de317" id="r_a0cdd08feec2bab7ac62300cbe07de317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0cdd08feec2bab7ac62300cbe07de317">GET_MIMGLZMapping_DECL</a></td></tr>
<tr class="separator:a0cdd08feec2bab7ac62300cbe07de317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e75421681bc971c531fa805d8d19f3e" id="r_a0e75421681bc971c531fa805d8d19f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e75421681bc971c531fa805d8d19f3e">GET_MIMGMIPMapping_DECL</a></td></tr>
<tr class="separator:a0e75421681bc971c531fa805d8d19f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d15c396b094e252b1ab5bb744c856c8" id="r_a3d15c396b094e252b1ab5bb744c856c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d15c396b094e252b1ab5bb744c856c8">GET_MIMGBiASMapping_DECL</a></td></tr>
<tr class="separator:a3d15c396b094e252b1ab5bb744c856c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a75176597c8eead9b55a7cfb546dca8c5" id="r_a75176597c8eead9b55a7cfb546dca8c5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a75176597c8eead9b55a7cfb546dca8c5a5b5c7c0eaf47f7ad83186812ec4198b3">llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG</a> = 96
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a75176597c8eead9b55a7cfb546dca8c5a29e2fa927ce0f8856b11d9a1c4926253">llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS</a> = 16
 }</td></tr>
<tr class="separator:a75176597c8eead9b55a7cfb546dca8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e8b39aa26af871d8ede5fa8c791ee6" id="r_ab6e8b39aa26af871d8ede5fa8c791ee6"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">llvm::AMDGPU::IsaInfo::TargetIDSetting</a> { <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">llvm::AMDGPU::IsaInfo::Unsupported</a>
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">llvm::AMDGPU::IsaInfo::Any</a>
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">llvm::AMDGPU::IsaInfo::Off</a>
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">llvm::AMDGPU::IsaInfo::On</a>
 }</td></tr>
<tr class="separator:ab6e8b39aa26af871d8ede5fa8c791ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:afb16d1fe5a60fe67b48b1454352c9f74" id="r_afb16d1fe5a60fe67b48b1454352c9f74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; uint8_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afb16d1fe5a60fe67b48b1454352c9f74">llvm::AMDGPU::getHsaAbiVersion</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:afb16d1fe5a60fe67b48b1454352c9f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e638c2c011a415eacb06cf4eea2cc4" id="r_a15e638c2c011a415eacb06cf4eea2cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a15e638c2c011a415eacb06cf4eea2cc4">llvm::AMDGPU::isHsaAbiVersion2</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a15e638c2c011a415eacb06cf4eea2cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2306fa749fc7ba1d3742d7a4b030934e" id="r_a2306fa749fc7ba1d3742d7a4b030934e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2306fa749fc7ba1d3742d7a4b030934e">llvm::AMDGPU::isHsaAbiVersion3</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a2306fa749fc7ba1d3742d7a4b030934e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6e39ef7fb8e68959a94cf9a4d6c8f8" id="r_a1d6e39ef7fb8e68959a94cf9a4d6c8f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1d6e39ef7fb8e68959a94cf9a4d6c8f8">llvm::AMDGPU::isHsaAbiVersion4</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a1d6e39ef7fb8e68959a94cf9a4d6c8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17fdd839fe8a33228f9a48fcb9016455" id="r_a17fdd839fe8a33228f9a48fcb9016455"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a17fdd839fe8a33228f9a48fcb9016455">llvm::AMDGPU::isHsaAbiVersion5</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a17fdd839fe8a33228f9a48fcb9016455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc6fa4787a787ac3af16941661fd4b5" id="r_adbc6fa4787a787ac3af16941661fd4b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adbc6fa4787a787ac3af16941661fd4b5">llvm::AMDGPU::isHsaAbiVersion3AndAbove</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:adbc6fa4787a787ac3af16941661fd4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f21352639512a028b2297e3cba9094" id="r_a20f21352639512a028b2297e3cba9094"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">llvm::AMDGPU::IsaInfo::getWavefrontSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a20f21352639512a028b2297e3cba9094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a404dcfcc397b46c1658356bbae054f" id="r_a6a404dcfcc397b46c1658356bbae054f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">llvm::AMDGPU::IsaInfo::getLocalMemorySize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a6a404dcfcc397b46c1658356bbae054f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a7512f5b23ec9b3bb19f032040285" id="r_a705a7512f5b23ec9b3bb19f032040285"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">llvm::AMDGPU::IsaInfo::getEUsPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a705a7512f5b23ec9b3bb19f032040285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0c61cd3e4d53626ffdb34031766f08" id="r_a2d0c61cd3e4d53626ffdb34031766f08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a2d0c61cd3e4d53626ffdb34031766f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0082c7f646f15a4a1a7fe1bad0ec89" id="r_a9a0082c7f646f15a4a1a7fe1bad0ec89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">llvm::AMDGPU::IsaInfo::getMinWavesPerEU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a9a0082c7f646f15a4a1a7fe1bad0ec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a62eaa48728ca1d52dda5d0a9b08c1" id="r_a41a62eaa48728ca1d52dda5d0a9b08c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a41a62eaa48728ca1d52dda5d0a9b08c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170ce837300501b1468ea55b3e5081a1" id="r_a170ce837300501b1468ea55b3e5081a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a170ce837300501b1468ea55b3e5081a1">llvm::AMDGPU::IsaInfo::getWavesPerEUForWorkGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a170ce837300501b1468ea55b3e5081a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd1efaf10bea58df5259c9a0c223d9a" id="r_a8dd1efaf10bea58df5259c9a0c223d9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a8dd1efaf10bea58df5259c9a0c223d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329b5f490df50f14bf5c359c0a01e99a" id="r_a329b5f490df50f14bf5c359c0a01e99a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a329b5f490df50f14bf5c359c0a01e99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4827353185cf1cc7bff9e44e818aa3a9" id="r_a4827353185cf1cc7bff9e44e818aa3a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a4827353185cf1cc7bff9e44e818aa3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82573eec93913f61c5fe97062d60c7e" id="r_aa82573eec93913f61c5fe97062d60c7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">llvm::AMDGPU::IsaInfo::getSGPRAllocGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:aa82573eec93913f61c5fe97062d60c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f89565a53fec2d53160be82c292202e" id="r_a4f89565a53fec2d53160be82c292202e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">llvm::AMDGPU::IsaInfo::getSGPREncodingGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a4f89565a53fec2d53160be82c292202e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb7e0bccf88c9d23d02454609eb431a" id="r_afeb7e0bccf88c9d23d02454609eb431a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">llvm::AMDGPU::IsaInfo::getTotalNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:afeb7e0bccf88c9d23d02454609eb431a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7baaa91927748c04ac388e82788a973d" id="r_a7baaa91927748c04ac388e82788a973d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a7baaa91927748c04ac388e82788a973d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8712096d79b8b76954f261f06351c34f" id="r_a8712096d79b8b76954f261f06351c34f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">llvm::AMDGPU::IsaInfo::getMinNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:a8712096d79b8b76954f261f06351c34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98803f3d3a9a7e50ad0f40bdf8cd8190" id="r_a98803f3d3a9a7e50ad0f40bdf8cd8190"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">llvm::AMDGPU::IsaInfo::getMaxNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU, <a class="el" href="classbool.html">bool</a> Addressable)</td></tr>
<tr class="separator:a98803f3d3a9a7e50ad0f40bdf8cd8190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0de0c1180aa2d8965d9cdddfde84a5" id="r_a4f0de0c1180aa2d8965d9cdddfde84a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classbool.html">bool</a> VCCUsed, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatScrUsed</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">XNACKUsed</a>)</td></tr>
<tr class="separator:a4f0de0c1180aa2d8965d9cdddfde84a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae419e2ff2e3882dd0d8e99c97add6b1" id="r_aae419e2ff2e3882dd0d8e99c97add6b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aae419e2ff2e3882dd0d8e99c97add6b1">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classbool.html">bool</a> VCCUsed, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatScrUsed</a>)</td></tr>
<tr class="separator:aae419e2ff2e3882dd0d8e99c97add6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d8e5747c69e74d27f050f13c4809b3" id="r_a99d8e5747c69e74d27f050f13c4809b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">llvm::AMDGPU::IsaInfo::getNumSGPRBlocks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> NumSGPRs)</td></tr>
<tr class="separator:a99d8e5747c69e74d27f050f13c4809b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99da801bb8854a35e3ae6d1d0a9f8232" id="r_a99da801bb8854a35e3ae6d1d0a9f8232"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">llvm::AMDGPU::IsaInfo::getVGPRAllocGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a99da801bb8854a35e3ae6d1d0a9f8232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52dca8a795e8fc62e2ddb051101acbc8" id="r_a52dca8a795e8fc62e2ddb051101acbc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">llvm::AMDGPU::IsaInfo::getVGPREncodingGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a52dca8a795e8fc62e2ddb051101acbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14accda22ecd133d48fa434165e690a0" id="r_a14accda22ecd133d48fa434165e690a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a14accda22ecd133d48fa434165e690a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842a99d2928e264423f0ac73b0910ec9" id="r_a842a99d2928e264423f0ac73b0910ec9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a842a99d2928e264423f0ac73b0910ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd9b23b6adf6877d2baba38030b77c1" id="r_a6fd9b23b6adf6877d2baba38030b77c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">llvm::AMDGPU::IsaInfo::getMinNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:a6fd9b23b6adf6877d2baba38030b77c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac865befe5b2563e7df0c82f5ff5ba5f2" id="r_ac865befe5b2563e7df0c82f5ff5ba5f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">llvm::AMDGPU::IsaInfo::getMaxNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:ac865befe5b2563e7df0c82f5ff5ba5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1747b3b393845d360d121fc2fc9223" id="r_a1e1747b3b393845d360d121fc2fc9223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">llvm::AMDGPU::IsaInfo::getNumVGPRBlocks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> NumVGPRs, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a1e1747b3b393845d360d121fc2fc9223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27efe1286cc31f5fc95355af30b0356c" id="r_a27efe1286cc31f5fc95355af30b0356c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classuint16__t.html">uint16_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NamedIdx</a>)</td></tr>
<tr class="separator:a27efe1286cc31f5fc95355af30b0356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd28629781d92cc2a72eb6289e2db47c" id="r_afd28629781d92cc2a72eb6289e2db47c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afd28629781d92cc2a72eb6289e2db47c">llvm::AMDGPU::getSOPPWithRelaxation</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:afd28629781d92cc2a72eb6289e2db47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad144bab75c70002b0b3227acf782ebc3" id="r_ad144bab75c70002b0b3227acf782ebc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad144bab75c70002b0b3227acf782ebc3">llvm::AMDGPU::getMIMGBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:ad144bab75c70002b0b3227acf782ebc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1884e3318cb1f8a4465b1b4bd4d9827" id="r_ae1884e3318cb1f8a4465b1b4bd4d9827"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpcode)</td></tr>
<tr class="separator:ae1884e3318cb1f8a4465b1b4bd4d9827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69abc53c68db78ad61f21abb89e7ea5" id="r_ad69abc53c68db78ad61f21abb89e7ea5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad69abc53c68db78ad61f21abb89e7ea5">llvm::AMDGPU::getMIMGDimInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">DimEnum</a>)</td></tr>
<tr class="separator:ad69abc53c68db78ad61f21abb89e7ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7967181b077a4a08f5baf9950e30660d" id="r_a7967181b077a4a08f5baf9950e30660d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">llvm::AMDGPU::getMIMGDimInfoByEncoding</a> (uint8_t <a class="el" href="classllvm_1_1ilist__node__impl.html">DimEnc</a>)</td></tr>
<tr class="separator:a7967181b077a4a08f5baf9950e30660d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98923a223372aac9b7bbd61fde6142ab" id="r_a98923a223372aac9b7bbd61fde6142ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a98923a223372aac9b7bbd61fde6142ab">llvm::AMDGPU::getMIMGDimInfoByAsmSuffix</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> AsmSuffix)</td></tr>
<tr class="separator:a98923a223372aac9b7bbd61fde6142ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba47721658d57105018b536073ff5b65" id="r_aba47721658d57105018b536073ff5b65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aba47721658d57105018b536073ff5b65">llvm::AMDGPU::getMIMGLZMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> L)</td></tr>
<tr class="separator:aba47721658d57105018b536073ff5b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d00fb8f6d351e866977b0209c47ac8f" id="r_a4d00fb8f6d351e866977b0209c47ac8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d00fb8f6d351e866977b0209c47ac8f">llvm::AMDGPU::getMIMGMIPMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> MIP)</td></tr>
<tr class="separator:a4d00fb8f6d351e866977b0209c47ac8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913ff7957dafc27d90f1f68b630c7560" id="r_a913ff7957dafc27d90f1f68b630c7560"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">MIMGBiasMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a913ff7957dafc27d90f1f68b630c7560">llvm::AMDGPU::getMIMGBiasMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> Bias)</td></tr>
<tr class="separator:a913ff7957dafc27d90f1f68b630c7560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c2685fdd459d0b1b9a6e9bc2c1679d" id="r_a15c2685fdd459d0b1b9a6e9bc2c1679d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">MIMGOffsetMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a15c2685fdd459d0b1b9a6e9bc2c1679d">llvm::AMDGPU::getMIMGOffsetMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</td></tr>
<tr class="separator:a15c2685fdd459d0b1b9a6e9bc2c1679d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ae61d27fd3e265ad881a31a75b49f3" id="r_a03ae61d27fd3e265ad881a31a75b49f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a03ae61d27fd3e265ad881a31a75b49f3">llvm::AMDGPU::getMIMGG16MappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a>)</td></tr>
<tr class="separator:a03ae61d27fd3e265ad881a31a75b49f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176f799037e98f7743008924c4b72266" id="r_a176f799037e98f7743008924c4b72266"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpcode, <a class="el" href="classunsigned.html">unsigned</a> MIMGEncoding, <a class="el" href="classunsigned.html">unsigned</a> VDataDwords, <a class="el" href="classunsigned.html">unsigned</a> VAddrDwords)</td></tr>
<tr class="separator:a176f799037e98f7743008924c4b72266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7e711869d94366080bcf9e7b8b1382" id="r_aeb7e711869d94366080bcf9e7b8b1382"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">llvm::AMDGPU::getMaskedMIMGOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NewChannels</a>)</td></tr>
<tr class="separator:aeb7e711869d94366080bcf9e7b8b1382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af58a5d20f2215a00b675f34db92771" id="r_a9af58a5d20f2215a00b675f34db92771"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">llvm::AMDGPU::getAddrSizeMIMGOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *BaseOpcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *Dim, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsA16</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsG16Supported</a>)</td></tr>
<tr class="separator:a9af58a5d20f2215a00b675f34db92771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5b29d1275f84b9e530fd2419cc03ac" id="r_a0b5b29d1275f84b9e530fd2419cc03ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">llvm::AMDGPU::getMIMGInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a0b5b29d1275f84b9e530fd2419cc03ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688f3c46ebc34c00ea80c22c15a0b0c1" id="r_a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">llvm::AMDGPU::getMTBUFBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c26c5e0b091dffd780ac854e30a2d40" id="r_a9c26c5e0b091dffd780ac854e30a2d40"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">llvm::AMDGPU::getMTBUFOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> Elements)</td></tr>
<tr class="separator:a9c26c5e0b091dffd780ac854e30a2d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d9368d9915a85d5b54f9e0eda046dd" id="r_a23d9368d9915a85d5b54f9e0eda046dd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">llvm::AMDGPU::getMTBUFElements</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a23d9368d9915a85d5b54f9e0eda046dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6b630ac15f65f731a072177d51207c" id="r_aee6b630ac15f65f731a072177d51207c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">llvm::AMDGPU::getMTBUFHasVAddr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aee6b630ac15f65f731a072177d51207c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181d2e596332f4062206a62830426b86" id="r_a181d2e596332f4062206a62830426b86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">llvm::AMDGPU::getMTBUFHasSrsrc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a181d2e596332f4062206a62830426b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d33ed416833f75e97045b3ce8380132" id="r_a4d33ed416833f75e97045b3ce8380132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">llvm::AMDGPU::getMTBUFHasSoffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a4d33ed416833f75e97045b3ce8380132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0dcf0fee31f552637de794eef6696e" id="r_a5f0dcf0fee31f552637de794eef6696e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">llvm::AMDGPU::getMUBUFBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a5f0dcf0fee31f552637de794eef6696e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c87ec01cfedf7c509d68763d1e0ac3" id="r_a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">llvm::AMDGPU::getMUBUFOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> Elements)</td></tr>
<tr class="separator:a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ef23452a5c4ddf85e45cc9884ea3f4" id="r_af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">llvm::AMDGPU::getMUBUFElements</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723087d5f4635793f28b71ee6cdafecd" id="r_a723087d5f4635793f28b71ee6cdafecd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">llvm::AMDGPU::getMUBUFHasVAddr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a723087d5f4635793f28b71ee6cdafecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9dbd4307d57a7043f5412176674de4" id="r_afd9dbd4307d57a7043f5412176674de4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">llvm::AMDGPU::getMUBUFHasSrsrc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:afd9dbd4307d57a7043f5412176674de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa303bfa4cd838f547ba84ab62cd93c95" id="r_aa303bfa4cd838f547ba84ab62cd93c95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">llvm::AMDGPU::getMUBUFHasSoffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aa303bfa4cd838f547ba84ab62cd93c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c6b1894340016cee9e4b730ade8af6" id="r_ad6c6b1894340016cee9e4b730ade8af6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad6c6b1894340016cee9e4b730ade8af6">llvm::AMDGPU::getMUBUFIsBufferInv</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:ad6c6b1894340016cee9e4b730ade8af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406d4769ffa44a11df136d3ccd08e873" id="r_a406d4769ffa44a11df136d3ccd08e873"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">llvm::AMDGPU::getSMEMIsBuffer</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a406d4769ffa44a11df136d3ccd08e873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6426a76cde8500099fed57ff9beeace5" id="r_a6426a76cde8500099fed57ff9beeace5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6426a76cde8500099fed57ff9beeace5">llvm::AMDGPU::getVOP1IsSingle</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a6426a76cde8500099fed57ff9beeace5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfd7285a06455bb3bec2d36b57380849" id="r_adfd7285a06455bb3bec2d36b57380849"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adfd7285a06455bb3bec2d36b57380849">llvm::AMDGPU::getVOP2IsSingle</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:adfd7285a06455bb3bec2d36b57380849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a613e1ffe13a3fd0effd5d299cb5b2665" id="r_a613e1ffe13a3fd0effd5d299cb5b2665"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a613e1ffe13a3fd0effd5d299cb5b2665">llvm::AMDGPU::getVOP3IsSingle</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a613e1ffe13a3fd0effd5d299cb5b2665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b193879809ccd5812dd91ec719fa1f" id="r_af9b193879809ccd5812dd91ec719fa1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">llvm::AMDGPU::getGcnBufferFormatInfo</a> (uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:af9b193879809ccd5812dd91ec719fa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6b695a4f4a36f151ce18252d4dde6f" id="r_a7e6b695a4f4a36f151ce18252d4dde6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7e6b695a4f4a36f151ce18252d4dde6f">llvm::AMDGPU::getGcnBufferFormatInfo</a> (uint8_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a7e6b695a4f4a36f151ce18252d4dde6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad079e8a6a0505ccce0ad2463d95aff73" id="r_ad079e8a6a0505ccce0ad2463d95aff73"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">llvm::AMDGPU::getMCOpcode</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> Gen)</td></tr>
<tr class="separator:ad079e8a6a0505ccce0ad2463d95aff73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298e739dde06173007b96fbd230a4c42" id="r_a298e739dde06173007b96fbd230a4c42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">llvm::AMDGPU::initDefaultAMDKernelCodeT</a> (<a class="el" href="structamd__kernel__code__t.html">amd_kernel_code_t</a> &amp;Header, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a298e739dde06173007b96fbd230a4c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4bf704a730b8d3f9ce8497eddf5aee" id="r_adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49897e4c6b2b01d68f4cc65cbb4e93e7" id="r_a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">llvm::AMDGPU::isGroupSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c030cff32b7d9d50fb47d37a1fcef6" id="r_ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">llvm::AMDGPU::isGlobalSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6a1089ecf2f169db2202ce3340c17b" id="r_a5b6a1089ecf2f169db2202ce3340c17b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">llvm::AMDGPU::isReadOnlySegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a5b6a1089ecf2f169db2202ce3340c17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21cbc76ff7fd60513dea122b45e00325" id="r_a21cbc76ff7fd60513dea122b45e00325"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">llvm::AMDGPU::shouldEmitConstantsToTextSection</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT)</td></tr>
<tr class="separator:a21cbc76ff7fd60513dea122b45e00325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34bedf6819d66a1319b6509e6a0f14a1" id="r_a34bedf6819d66a1319b6509e6a0f14a1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">llvm::AMDGPU::getIntegerAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, int <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>)</td></tr>
<tr class="separator:a34bedf6819d66a1319b6509e6a0f14a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272fc2c1f64096529cd75dbf22890148" id="r_a272fc2c1f64096529cd75dbf22890148"><td class="memItemLeft" align="right" valign="top">std::pair&lt; int, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">llvm::AMDGPU::getIntegerPairAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, std::pair&lt; int, int &gt; <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OnlyFirstRequired</a>)</td></tr>
<tr class="separator:a272fc2c1f64096529cd75dbf22890148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f97b2884502eab6b0196da9e29e178" id="r_a84f97b2884502eab6b0196da9e29e178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">llvm::AMDGPU::getVmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a84f97b2884502eab6b0196da9e29e178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa214c98bde27112b9cec6bc4e1dba715" id="r_aa214c98bde27112b9cec6bc4e1dba715"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">llvm::AMDGPU::getExpcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:aa214c98bde27112b9cec6bc4e1dba715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906595c44094cbae6a0cca1b1a8b1304" id="r_a906595c44094cbae6a0cca1b1a8b1304"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">llvm::AMDGPU::getLgkmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a906595c44094cbae6a0cca1b1a8b1304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602bf9c2a80b4f1561e755b693886e25" id="r_a602bf9c2a80b4f1561e755b693886e25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">llvm::AMDGPU::getWaitcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a602bf9c2a80b4f1561e755b693886e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5f5f2f99f041ac50a50e80446dd80c" id="r_aef5f5f2f99f041ac50a50e80446dd80c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">llvm::AMDGPU::decodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:aef5f5f2f99f041ac50a50e80446dd80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ad1c3b2c132bb923532658442fa53d" id="r_ac9ad1c3b2c132bb923532658442fa53d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">llvm::AMDGPU::decodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:ac9ad1c3b2c132bb923532658442fa53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb6ac70a302c2950012a955ef7b1d6a" id="r_a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">llvm::AMDGPU::decodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3e0a75774a86f6c8302eee2dfe1326" id="r_a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">llvm::AMDGPU::decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="memdesc:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decodes Vmcnt, Expcnt and Lgkmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>, and writes decoded values into <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> respectively.  <br /></td></tr>
<tr class="separator:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4a37c23e1caabf8f64de0e64266f3a" id="r_a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5d4a37c23e1caabf8f64de0e64266f3a">llvm::AMDGPU::decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> Encoded)</td></tr>
<tr class="separator:a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95f41127d78da414e20eb091961726c" id="r_ac95f41127d78da414e20eb091961726c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">llvm::AMDGPU::encodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>)</td></tr>
<tr class="separator:ac95f41127d78da414e20eb091961726c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9da1d38203f7899139c8dedb15d97c" id="r_a7d9da1d38203f7899139c8dedb15d97c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">llvm::AMDGPU::encodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>)</td></tr>
<tr class="separator:a7d9da1d38203f7899139c8dedb15d97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade75980e3c0b71d253a7381a15d8ed00" id="r_ade75980e3c0b71d253a7381a15d8ed00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">llvm::AMDGPU::encodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="separator:ade75980e3c0b71d253a7381a15d8ed00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538a5f491696e8b8ef0987e3aaedbb37" id="r_a538a5f491696e8b8ef0987e3aaedbb37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">llvm::AMDGPU::encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="memdesc:a538a5f491696e8b8ef0987e3aaedbb37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Encodes <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> into <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a> for given isa <code>Version</code>.  <br /></td></tr>
<tr class="separator:a538a5f491696e8b8ef0987e3aaedbb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f14260fd47f5c55b3d473291b81a302" id="r_a5f14260fd47f5c55b3d473291b81a302"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5f14260fd47f5c55b3d473291b81a302">llvm::AMDGPU::encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Decoded</a>)</td></tr>
<tr class="separator:a5f14260fd47f5c55b3d473291b81a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf86e5162d54eb53fc2187397ded1786" id="r_abf86e5162d54eb53fc2187397ded1786"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#abf86e5162d54eb53fc2187397ded1786">llvm::AMDGPU::Hwreg::getHwregId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:abf86e5162d54eb53fc2187397ded1786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bfaab621fcd45f55c6da4baa4fd4e1" id="r_ab1bfaab621fcd45f55c6da4baa4fd4e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ab1bfaab621fcd45f55c6da4baa4fd4e1">llvm::AMDGPU::Hwreg::isValidHwreg</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ab1bfaab621fcd45f55c6da4baa4fd4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a486fedaf3c912973ec197de1b37084" id="r_a0a486fedaf3c912973ec197de1b37084"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">llvm::AMDGPU::Hwreg::isValidHwreg</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>)</td></tr>
<tr class="separator:a0a486fedaf3c912973ec197de1b37084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847f632e8de2b09521e5e9861ae3503f" id="r_a847f632e8de2b09521e5e9861ae3503f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">llvm::AMDGPU::Hwreg::isValidHwregOffset</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)</td></tr>
<tr class="separator:a847f632e8de2b09521e5e9861ae3503f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78b630d1bc4436769105c87b8e6ffce" id="r_aa78b630d1bc4436769105c87b8e6ffce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">llvm::AMDGPU::Hwreg::isValidHwregWidth</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:aa78b630d1bc4436769105c87b8e6ffce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e769562ff1c9df9cbc0330f8df589b2" id="r_a8e769562ff1c9df9cbc0330f8df589b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">llvm::AMDGPU::Hwreg::encodeHwreg</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:a8e769562ff1c9df9cbc0330f8df589b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac973cf6ead9a91dde90f88333cf3d885" id="r_ac973cf6ead9a91dde90f88333cf3d885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">llvm::AMDGPU::Hwreg::getHwreg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ac973cf6ead9a91dde90f88333cf3d885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd56d792a341cdace91959b9e34d5e24" id="r_afd56d792a341cdace91959b9e34d5e24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">llvm::AMDGPU::Hwreg::decodeHwreg</a> (<a class="el" href="classunsigned.html">unsigned</a> Val, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:afd56d792a341cdace91959b9e34d5e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0fcd9e7a60a23a941500f531dcc0379" id="r_ab0fcd9e7a60a23a941500f531dcc0379"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ab0fcd9e7a60a23a941500f531dcc0379">llvm::AMDGPU::Exp::getTgtName</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, int &amp;<a class="el" href="ELFObjHandler_8cpp.html#aef61945034b9431b804748fc317c5548">Index</a>)</td></tr>
<tr class="separator:ab0fcd9e7a60a23a941500f531dcc0379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac236558198da971873e571fa38d2b58a" id="r_ac236558198da971873e571fa38d2b58a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ac236558198da971873e571fa38d2b58a">llvm::AMDGPU::Exp::getTgtId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:ac236558198da971873e571fa38d2b58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19cafb2b98160d416f6b684843fc4989" id="r_a19cafb2b98160d416f6b684843fc4989"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html#a19cafb2b98160d416f6b684843fc4989">llvm::AMDGPU::Exp::isSupportedTgtId</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a19cafb2b98160d416f6b684843fc4989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88658310897a5ba8565bf1366213a307" id="r_a88658310897a5ba8565bf1366213a307"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88658310897a5ba8565bf1366213a307">llvm::AMDGPU::MTBUFFormat::encodeDfmtNfmt</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Dfmt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Nfmt</a>)</td></tr>
<tr class="separator:a88658310897a5ba8565bf1366213a307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9954d5857cbb4abc0e38c222b5ef43d" id="r_af9954d5857cbb4abc0e38c222b5ef43d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#af9954d5857cbb4abc0e38c222b5ef43d">llvm::AMDGPU::MTBUFFormat::decodeDfmtNfmt</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Dfmt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Nfmt</a>)</td></tr>
<tr class="separator:af9954d5857cbb4abc0e38c222b5ef43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace425756e45dc13fdd4ee49616cbe202" id="r_ace425756e45dc13fdd4ee49616cbe202"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ace425756e45dc13fdd4ee49616cbe202">llvm::AMDGPU::MTBUFFormat::getDfmt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:ace425756e45dc13fdd4ee49616cbe202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8578e709d958ea749140a3b350137805" id="r_a8578e709d958ea749140a3b350137805"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a8578e709d958ea749140a3b350137805">llvm::AMDGPU::MTBUFFormat::getDfmtName</a> (<a class="el" href="classunsigned.html">unsigned</a> Id)</td></tr>
<tr class="separator:a8578e709d958ea749140a3b350137805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ceeee60ddf9662daddba7a110cd607" id="r_ac4ceeee60ddf9662daddba7a110cd607"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ac4ceeee60ddf9662daddba7a110cd607">llvm::AMDGPU::MTBUFFormat::getNfmt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ac4ceeee60ddf9662daddba7a110cd607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbb33a5e7684bfcb11a794b6baca824" id="r_aadbb33a5e7684bfcb11a794b6baca824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aadbb33a5e7684bfcb11a794b6baca824">llvm::AMDGPU::MTBUFFormat::getNfmtName</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aadbb33a5e7684bfcb11a794b6baca824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74cb545dd808a8d80b3cddf27234fe5c" id="r_a74cb545dd808a8d80b3cddf27234fe5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a74cb545dd808a8d80b3cddf27234fe5c">llvm::AMDGPU::MTBUFFormat::isValidDfmtNfmt</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a74cb545dd808a8d80b3cddf27234fe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee42390df5ca4d0d3997dec2087c787" id="r_a5ee42390df5ca4d0d3997dec2087c787"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5ee42390df5ca4d0d3997dec2087c787">llvm::AMDGPU::MTBUFFormat::isValidNfmt</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a5ee42390df5ca4d0d3997dec2087c787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b88fbc0ea02b12f603f5eb6f0ba48b3" id="r_a0b88fbc0ea02b12f603f5eb6f0ba48b3"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a0b88fbc0ea02b12f603f5eb6f0ba48b3">llvm::AMDGPU::MTBUFFormat::getUnifiedFormat</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:a0b88fbc0ea02b12f603f5eb6f0ba48b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bed352bba478bb0e666cff800288512" id="r_a2bed352bba478bb0e666cff800288512"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2bed352bba478bb0e666cff800288512">llvm::AMDGPU::MTBUFFormat::getUnifiedFormatName</a> (<a class="el" href="classunsigned.html">unsigned</a> Id)</td></tr>
<tr class="separator:a2bed352bba478bb0e666cff800288512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467182819cc42ccc1dafd8d99c67aa25" id="r_a467182819cc42ccc1dafd8d99c67aa25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a467182819cc42ccc1dafd8d99c67aa25">llvm::AMDGPU::MTBUFFormat::isValidUnifiedFormat</a> (<a class="el" href="classunsigned.html">unsigned</a> Id)</td></tr>
<tr class="separator:a467182819cc42ccc1dafd8d99c67aa25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fbd99328744480c520972e05455e3c1" id="r_a6fbd99328744480c520972e05455e3c1"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a6fbd99328744480c520972e05455e3c1">llvm::AMDGPU::MTBUFFormat::convertDfmtNfmt2Ufmt</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Dfmt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Nfmt</a>)</td></tr>
<tr class="separator:a6fbd99328744480c520972e05455e3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71ec16c7a2bb6aaeb19ca20d7cb7442" id="r_aa71ec16c7a2bb6aaeb19ca20d7cb7442"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa71ec16c7a2bb6aaeb19ca20d7cb7442">llvm::AMDGPU::MTBUFFormat::isValidFormatEncoding</a> (<a class="el" href="classunsigned.html">unsigned</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aa71ec16c7a2bb6aaeb19ca20d7cb7442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2521888c0029b6776056a5b8d18ec449" id="r_a2521888c0029b6776056a5b8d18ec449"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2521888c0029b6776056a5b8d18ec449">llvm::AMDGPU::MTBUFFormat::getDefaultFormatEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a2521888c0029b6776056a5b8d18ec449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f951dbda6688e8a86ba8d2ca98a104" id="r_a46f951dbda6688e8a86ba8d2ca98a104"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a46f951dbda6688e8a86ba8d2ca98a104">llvm::AMDGPU::SendMsg::getMsgId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:a46f951dbda6688e8a86ba8d2ca98a104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786cf48409e2aaae4ed20445baaa2654" id="r_a786cf48409e2aaae4ed20445baaa2654"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">llvm::AMDGPU::SendMsg::getMsgOpId</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:a786cf48409e2aaae4ed20445baaa2654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ba3ce3926fe3393e6b79ef3728cbc1" id="r_aa5ba3ce3926fe3393e6b79ef3728cbc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aa5ba3ce3926fe3393e6b79ef3728cbc1">llvm::AMDGPU::SendMsg::getMsgName</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>)</td></tr>
<tr class="separator:aa5ba3ce3926fe3393e6b79ef3728cbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c141eeb27b318543ac938178c8e1e8f" id="r_a0c141eeb27b318543ac938178c8e1e8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0c141eeb27b318543ac938178c8e1e8f">llvm::AMDGPU::SendMsg::getMsgOpName</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>)</td></tr>
<tr class="separator:a0c141eeb27b318543ac938178c8e1e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cfefd75f3bd9d50b30002aeee4befe0" id="r_a9cfefd75f3bd9d50b30002aeee4befe0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a9cfefd75f3bd9d50b30002aeee4befe0">llvm::AMDGPU::SendMsg::isValidMsgId</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="classbool.html">bool</a> Strict)</td></tr>
<tr class="separator:a9cfefd75f3bd9d50b30002aeee4befe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb10f56f9659f287512e286ededa608" id="r_adbb10f56f9659f287512e286ededa608"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#adbb10f56f9659f287512e286ededa608">llvm::AMDGPU::SendMsg::isValidMsgOp</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="classbool.html">bool</a> Strict)</td></tr>
<tr class="separator:adbb10f56f9659f287512e286ededa608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dc96b598fc9ba95c907742f806948c" id="r_a86dc96b598fc9ba95c907742f806948c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a86dc96b598fc9ba95c907742f806948c">llvm::AMDGPU::SendMsg::isValidMsgStream</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="classbool.html">bool</a> Strict)</td></tr>
<tr class="separator:a86dc96b598fc9ba95c907742f806948c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad625cf3c6650d45df86276f8672a88ba" id="r_ad625cf3c6650d45df86276f8672a88ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">llvm::AMDGPU::SendMsg::msgRequiresOp</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>)</td></tr>
<tr class="separator:ad625cf3c6650d45df86276f8672a88ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae081bfd156ee8426026761c3c28005b6" id="r_ae081bfd156ee8426026761c3c28005b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae081bfd156ee8426026761c3c28005b6">llvm::AMDGPU::SendMsg::msgSupportsStream</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>)</td></tr>
<tr class="separator:ae081bfd156ee8426026761c3c28005b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab517735e25ea7d55615efcb72f410d91" id="r_ab517735e25ea7d55615efcb72f410d91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ab517735e25ea7d55615efcb72f410d91">llvm::AMDGPU::SendMsg::decodeMsg</a> (<a class="el" href="classunsigned.html">unsigned</a> Val, <a class="el" href="classuint16__t.html">uint16_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>)</td></tr>
<tr class="separator:ab517735e25ea7d55615efcb72f410d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b32cda4aa104e7092cd79c9c234401" id="r_a18b32cda4aa104e7092cd79c9c234401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">llvm::AMDGPU::SendMsg::encodeMsg</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>)</td></tr>
<tr class="separator:a18b32cda4aa104e7092cd79c9c234401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b581c7318ec95ec6176a880d45a6f62" id="r_a7b581c7318ec95ec6176a880d45a6f62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">llvm::AMDGPU::getInitialPSInputAddr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a7b581c7318ec95ec6176a880d45a6f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b1de9355d54bba23d93f272e968829" id="r_a66b1de9355d54bba23d93f272e968829"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a66b1de9355d54bba23d93f272e968829">llvm::AMDGPU::getHasColorExport</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a66b1de9355d54bba23d93f272e968829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed491c31aa1929e6c3151b7ac201f9a" id="r_a6ed491c31aa1929e6c3151b7ac201f9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6ed491c31aa1929e6c3151b7ac201f9a">llvm::AMDGPU::getHasDepthExport</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a6ed491c31aa1929e6c3151b7ac201f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa813940c0ad88b3c4419f65af3e89e5e" id="r_aa813940c0ad88b3c4419f65af3e89e5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cc</a>)</td></tr>
<tr class="separator:aa813940c0ad88b3c4419f65af3e89e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f05d3701d61f10054f263eec92da45" id="r_af9f05d3701d61f10054f263eec92da45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">llvm::AMDGPU::isGraphics</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cc</a>)</td></tr>
<tr class="separator:af9f05d3701d61f10054f263eec92da45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5688c3d8cf734f824f2637b7bc91e2cb" id="r_a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">llvm::AMDGPU::isCompute</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cc</a>)</td></tr>
<tr class="separator:a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c65c76a817d60e322ff750366674a92" id="r_a3c65c76a817d60e322ff750366674a92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:a3c65c76a817d60e322ff750366674a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed806a7ba6b394b96bf0ab66d1238ed4" id="r_aed806a7ba6b394b96bf0ab66d1238ed4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aed806a7ba6b394b96bf0ab66d1238ed4">llvm::AMDGPU::isModuleEntryFunctionCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:aed806a7ba6b394b96bf0ab66d1238ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc437d6699fb55c69e78b5d0cad641d" id="r_a3cc437d6699fb55c69e78b5d0cad641d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">llvm::AMDGPU::isKernel</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:a3cc437d6699fb55c69e78b5d0cad641d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db49adcedbc90eef2e5c105510f7811" id="r_a4db49adcedbc90eef2e5c105510f7811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">llvm::AMDGPU::hasXNACK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a4db49adcedbc90eef2e5c105510f7811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ce57c75a70c3b721b00dede60435d7a" id="r_a6ce57c75a70c3b721b00dede60435d7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">llvm::AMDGPU::hasSRAMECC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a6ce57c75a70c3b721b00dede60435d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9896067acfdb72b73caeb1ede75c9479" id="r_a9896067acfdb72b73caeb1ede75c9479"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">llvm::AMDGPU::hasMIMG_R128</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9896067acfdb72b73caeb1ede75c9479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c58dd400c77cb89867c5bda62a140b" id="r_a62c58dd400c77cb89867c5bda62a140b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a62c58dd400c77cb89867c5bda62a140b">llvm::AMDGPU::hasGFX10A16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a62c58dd400c77cb89867c5bda62a140b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adcf3cabdbd72a34b34f13f2826314b" id="r_a9adcf3cabdbd72a34b34f13f2826314b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">llvm::AMDGPU::hasG16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9adcf3cabdbd72a34b34f13f2826314b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3856884676648fe8f7af93f6c5e60e1f" id="r_a3856884676648fe8f7af93f6c5e60e1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">llvm::AMDGPU::hasPackedD16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a3856884676648fe8f7af93f6c5e60e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f60f9ac04e27846a67a951d920837e" id="r_a58f60f9ac04e27846a67a951d920837e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">llvm::AMDGPU::isSI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a58f60f9ac04e27846a67a951d920837e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade135e9169df98a7457505a0ea5b6179" id="r_ade135e9169df98a7457505a0ea5b6179"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">llvm::AMDGPU::isCI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ade135e9169df98a7457505a0ea5b6179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad198ccff657f64471c12cc36d9aa1969" id="r_ad198ccff657f64471c12cc36d9aa1969"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">llvm::AMDGPU::isVI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ad198ccff657f64471c12cc36d9aa1969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626413fe751b97e13812bb7b635e6dd5" id="r_a626413fe751b97e13812bb7b635e6dd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">llvm::AMDGPU::isGFX9</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a626413fe751b97e13812bb7b635e6dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac251a1b5841022f34ff2791b1ce3b690" id="r_ac251a1b5841022f34ff2791b1ce3b690"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">llvm::AMDGPU::isGFX9Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ac251a1b5841022f34ff2791b1ce3b690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e5626ce22d0cd09916837dc88b7efe" id="r_a27e5626ce22d0cd09916837dc88b7efe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a27e5626ce22d0cd09916837dc88b7efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07da835cd8eddcfffcfb4192dff59a6" id="r_ab07da835cd8eddcfffcfb4192dff59a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">llvm::AMDGPU::isGFX10Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ab07da835cd8eddcfffcfb4192dff59a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00cd25f8d9ef48abfa9b651262d6c741" id="r_a00cd25f8d9ef48abfa9b651262d6c741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">llvm::AMDGPU::isGCN3Encoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a00cd25f8d9ef48abfa9b651262d6c741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65249b090745fad14294b652b417566b" id="r_a65249b090745fad14294b652b417566b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a65249b090745fad14294b652b417566b">llvm::AMDGPU::isGFX10_AEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a65249b090745fad14294b652b417566b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03038e2ec3d91a361fbbb066e575de9a" id="r_a03038e2ec3d91a361fbbb066e575de9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">llvm::AMDGPU::isGFX10_BEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a03038e2ec3d91a361fbbb066e575de9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f3297011ab8da601c7cce576c3353f" id="r_a98f3297011ab8da601c7cce576c3353f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">llvm::AMDGPU::hasGFX10_3Insts</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a98f3297011ab8da601c7cce576c3353f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6927ea03a5a90995645230645e0fbd89" id="r_a6927ea03a5a90995645230645e0fbd89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6927ea03a5a90995645230645e0fbd89">llvm::AMDGPU::isGFX90A</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a6927ea03a5a90995645230645e0fbd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa22d12557395f76722ef205293aa4a3c" id="r_aa22d12557395f76722ef205293aa4a3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa22d12557395f76722ef205293aa4a3c">llvm::AMDGPU::hasArchitectedFlatScratch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aa22d12557395f76722ef205293aa4a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938abb1637130185772f6e9d2b851841" id="r_a938abb1637130185772f6e9d2b851841"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">llvm::AMDGPU::isSGPR</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a938abb1637130185772f6e9d2b851841"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is Reg - scalar register.  <br /></td></tr>
<tr class="separator:a938abb1637130185772f6e9d2b851841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c60862a609ee4c6f33be67afddd7f4" id="r_ab8c60862a609ee4c6f33be67afddd7f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab8c60862a609ee4c6f33be67afddd7f4">llvm::AMDGPU::isRegIntersect</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg0, <a class="el" href="classunsigned.html">unsigned</a> Reg1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:ab8c60862a609ee4c6f33be67afddd7f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is there any intersection between registers.  <br /></td></tr>
<tr class="separator:ab8c60862a609ee4c6f33be67afddd7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1" id="r_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">llvm::AMDGPU::getMCReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="memdesc:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>Reg</code> is a pseudo reg, return the correct hardware register given <code>STI</code> otherwise return <code>Reg</code>.  <br /></td></tr>
<tr class="separator:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3aae596e814997a248deb911f898d4" id="r_a2f3aae596e814997a248deb911f898d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">llvm::AMDGPU::mc2PseudoReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a2f3aae596e814997a248deb911f898d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert hardware register <code>Reg</code> to a pseudo register.  <br /></td></tr>
<tr class="separator:a2f3aae596e814997a248deb911f898d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fba5af4359eeeef753f1c286ea8d0d7" id="r_a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">llvm::AMDGPU::isSISrcOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Can this operand also contain immediate values?  <br /></td></tr>
<tr class="separator:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa773b952c1097dcbb09e99bd4cd3b802" id="r_aa773b952c1097dcbb09e99bd4cd3b802"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">llvm::AMDGPU::isSISrcFPOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:aa773b952c1097dcbb09e99bd4cd3b802"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this floating-point operand?  <br /></td></tr>
<tr class="separator:aa773b952c1097dcbb09e99bd4cd3b802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8110d15ce3aad630ec2e52906226da" id="r_a1f8110d15ce3aad630ec2e52906226da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">llvm::AMDGPU::isSISrcInlinableOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a1f8110d15ce3aad630ec2e52906226da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this operand support only inlinable literals?  <br /></td></tr>
<tr class="separator:a1f8110d15ce3aad630ec2e52906226da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8680fb761cf1d88232de86f8fcecba" id="r_a4d8680fb761cf1d88232de86f8fcecba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RCID</a>)</td></tr>
<tr class="memdesc:a4d8680fb761cf1d88232de86f8fcecba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <br /></td></tr>
<tr class="separator:a4d8680fb761cf1d88232de86f8fcecba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66660cdfdd20a89a328844f1396a4269" id="r_a66660cdfdd20a89a328844f1396a4269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a66660cdfdd20a89a328844f1396a4269">llvm::AMDGPU::getRegBitWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a66660cdfdd20a89a328844f1396a4269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <br /></td></tr>
<tr class="separator:a66660cdfdd20a89a328844f1396a4269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6787b5a5707dd03d00d305247873fe" id="r_a0b6787b5a5707dd03d00d305247873fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">llvm::AMDGPU::getRegOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a0b6787b5a5707dd03d00d305247873fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get size of register operand.  <br /></td></tr>
<tr class="separator:a0b6787b5a5707dd03d00d305247873fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddee5b33e7c032620042dfdb9fa1634" id="r_adddee5b33e7c032620042dfdb9fa1634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">llvm::AMDGPU::getOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo)</td></tr>
<tr class="separator:adddee5b33e7c032620042dfdb9fa1634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaba9e2411db319b71f55d54ad0276c2" id="r_adaba9e2411db319b71f55d54ad0276c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adaba9e2411db319b71f55d54ad0276c2">llvm::AMDGPU::getOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="separator:adaba9e2411db319b71f55d54ad0276c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901ba4ff66898215882da41143ddf69a" id="r_a901ba4ff66898215882da41143ddf69a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">llvm::AMDGPU::isInlinableIntLiteral</a> (int64_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>)</td></tr>
<tr class="memdesc:a901ba4ff66898215882da41143ddf69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this literal inlinable, and not one of the values intended for floating point values.  <br /></td></tr>
<tr class="separator:a901ba4ff66898215882da41143ddf69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cb2c8159c390d78b6a547ac87179ae" id="r_af4cb2c8159c390d78b6a547ac87179ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">llvm::AMDGPU::isInlinableLiteral64</a> (int64_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="memdesc:af4cb2c8159c390d78b6a547ac87179ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this literal inlinable.  <br /></td></tr>
<tr class="separator:af4cb2c8159c390d78b6a547ac87179ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ce723bbdcb8a66b32fec6499ecd9f9" id="r_a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04097b4ec5e8da48a2fb3c407900f938" id="r_a04097b4ec5e8da48a2fb3c407900f938"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">llvm::AMDGPU::isInlinableLiteral16</a> (int16_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:a04097b4ec5e8da48a2fb3c407900f938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0aedd4d5c55b5e5e71effbb234624b0" id="r_ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">llvm::AMDGPU::isInlinableLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1864fe2c262fc3ee74aad3ca3e7f70ea" id="r_a1864fe2c262fc3ee74aad3ca3e7f70ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1864fe2c262fc3ee74aad3ca3e7f70ea">llvm::AMDGPU::isInlinableIntLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>)</td></tr>
<tr class="separator:a1864fe2c262fc3ee74aad3ca3e7f70ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37a742496910c789120ff65389400c6" id="r_af37a742496910c789120ff65389400c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af37a742496910c789120ff65389400c6">llvm::AMDGPU::isFoldableLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:af37a742496910c789120ff65389400c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7d70152f1d904df03f92ba26418387" id="r_a5d7d70152f1d904df03f92ba26418387"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">llvm::AMDGPU::isArgPassedInSGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Argument.html">Argument</a> *<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>)</td></tr>
<tr class="separator:a5d7d70152f1d904df03f92ba26418387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac081b93b5462f316ed0b76ff017205a1" id="r_ac081b93b5462f316ed0b76ff017205a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">EncodedOffset</a>)</td></tr>
<tr class="separator:ac081b93b5462f316ed0b76ff017205a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31057daf8cf5e502174f7864e9ff099f" id="r_a31057daf8cf5e502174f7864e9ff099f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f">llvm::AMDGPU::isLegalSMRDEncodedSignedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">EncodedOffset</a>, <a class="el" href="classbool.html">bool</a> IsBuffer)</td></tr>
<tr class="separator:a31057daf8cf5e502174f7864e9ff099f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa106b93c4ca352414b24967b385e27" id="r_a0fa106b93c4ca352414b24967b385e27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">llvm::AMDGPU::convertSMRDOffsetUnits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, <a class="el" href="classuint64__t.html">uint64_t</a> ByteOffset)</td></tr>
<tr class="memdesc:a0fa106b93c4ca352414b24967b385e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert <code>ByteOffset</code> to dwords if the subtarget uses dword SMRD immediate offsets.  <br /></td></tr>
<tr class="separator:a0fa106b93c4ca352414b24967b385e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80380f62f4cbf7ddccc3deaeb206f5e7" id="r_a80380f62f4cbf7ddccc3deaeb206f5e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a80380f62f4cbf7ddccc3deaeb206f5e7">llvm::AMDGPU::getSMRDEncodedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset, <a class="el" href="classbool.html">bool</a> IsBuffer)</td></tr>
<tr class="separator:a80380f62f4cbf7ddccc3deaeb206f5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c40a8423e8e22561da6f6215db9952" id="r_a80c40a8423e8e22561da6f6215db9952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a80c40a8423e8e22561da6f6215db9952">llvm::AMDGPU::getSMRDEncodedLiteralOffset32</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset)</td></tr>
<tr class="separator:a80c40a8423e8e22561da6f6215db9952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82d48493b4f356d9472ec4db9637954" id="r_aa82d48493b4f356d9472ec4db9637954"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa82d48493b4f356d9472ec4db9637954">llvm::AMDGPU::getNumFlatOffsetBits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, <a class="el" href="classbool.html">bool</a> <a class="el" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>)</td></tr>
<tr class="memdesc:aa82d48493b4f356d9472ec4db9637954"><td class="mdescLeft">&#160;</td><td class="mdescRight">For FLAT segment the offset must be positive; MSB is ignored and forced to zero.  <br /></td></tr>
<tr class="separator:aa82d48493b4f356d9472ec4db9637954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff290402c84552fd9fd3caedb9b00e7" id="r_a7ff290402c84552fd9fd3caedb9b00e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">llvm::AMDGPU::isLegalSMRDImmOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset)</td></tr>
<tr class="separator:a7ff290402c84552fd9fd3caedb9b00e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f966c32e03bc8e84e63d3a6ea140e49" id="r_a1f966c32e03bc8e84e63d3a6ea140e49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">llvm::AMDGPU::splitMUBUFOffset</a> (<a class="el" href="classuint32__t.html">uint32_t</a> Imm, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;SOffset, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="separator:a1f966c32e03bc8e84e63d3a6ea140e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fc8a944aeefbf3eb23515c23da00306" id="r_a0fc8a944aeefbf3eb23515c23da00306"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0fc8a944aeefbf3eb23515c23da00306">llvm::AMDGPU::isLegal64BitDPPControl</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="DebugCounter_8cpp.html#ab6811a1f21ef227464d77330c8a5a2f9">DC</a>)</td></tr>
<tr class="separator:a0fc8a944aeefbf3eb23515c23da00306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab2011ec30da8a5edbd54bf0e498363" id="r_a8ab2011ec30da8a5edbd54bf0e498363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">llvm::AMDGPU::isIntrinsicSourceOfDivergence</a> (<a class="el" href="classunsigned.html">unsigned</a> IntrID)</td></tr>
<tr class="separator:a8ab2011ec30da8a5edbd54bf0e498363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae875e7b33969a8ec2739229acd62fe08" id="r_ae875e7b33969a8ec2739229acd62fe08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ae875e7b33969a8ec2739229acd62fe08">llvm::operator&lt;&lt;</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">AMDGPU::IsaInfo::TargetIDSetting</a> S)</td></tr>
<tr class="separator:ae875e7b33969a8ec2739229acd62fe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2f5af33a4485637fb565fc73060f906e" name="a2f5af33a4485637fb565fc73060f906e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5af33a4485637fb565fc73060f906e">&#9670;&#160;</a></span>GET_MIMGBaseOpcode_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGBaseOpcode_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00065">65</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a3d15c396b094e252b1ab5bb744c856c8" name="a3d15c396b094e252b1ab5bb744c856c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d15c396b094e252b1ab5bb744c856c8">&#9670;&#160;</a></span>GET_MIMGBiASMapping_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGBiASMapping_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00070">70</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a6323578200a12f7c0c7d464b683665a4" name="a6323578200a12f7c0c7d464b683665a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6323578200a12f7c0c7d464b683665a4">&#9670;&#160;</a></span>GET_MIMGDim_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGDim_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00066">66</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a875d19c1b233067790f02ecdd787a093" name="a875d19c1b233067790f02ecdd787a093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875d19c1b233067790f02ecdd787a093">&#9670;&#160;</a></span>GET_MIMGEncoding_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGEncoding_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00067">67</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a0cdd08feec2bab7ac62300cbe07de317" name="a0cdd08feec2bab7ac62300cbe07de317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cdd08feec2bab7ac62300cbe07de317">&#9670;&#160;</a></span>GET_MIMGLZMapping_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGLZMapping_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00068">68</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a0e75421681bc971c531fa805d8d19f3e" name="a0e75421681bc971c531fa805d8d19f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e75421681bc971c531fa805d8d19f3e">&#9670;&#160;</a></span>GET_MIMGMIPMapping_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGMIPMapping_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00069">69</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 18:31:50 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
