INFO-FLOW: Workspace C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1 opened at Wed Jan 31 18:18:09 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010iclg225-1L 
Execute       create_platform xc7z010iclg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 0.595 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.111 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.236 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.848 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.018 sec.
Execute   set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
Execute     create_platform xc7z010iclg225-1L -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.145 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 86.617 MB.
Execute       set_directive_top decode -name=decode 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling decode.cpp as C++
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang decode.cpp -foptimization-record-file=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.cpp.clang.out.log 2> C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/clang.out.log 2> C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.195 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.586 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 8.232 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp.clang.out.log 2> C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 31.109 seconds; current allocated memory: 91.797 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.g.bc -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.144 sec.
Execute       run_link_or_opt -opt -out C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.261 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.859 sec.
Execute       run_link_or_opt -opt -out C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=decode -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=decode -reflow-float-conversion -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.837 sec.
Execute       run_link_or_opt -out C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=decode 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=decode -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=decode -mllvm -hls-db-dir -mllvm C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
WARNING: [HLS 214-387] Ignore depth setting for top argument 'full_in' (decode.cpp:134:0)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'full_out' (decode.cpp:134:0)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv4(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:96:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv5(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:103:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv6(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:110:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv7(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:117:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (decode.cpp:17:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (decode.cpp:20:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:31:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:32:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (decode.cpp:42:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:44:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:45:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (decode.cpp:54:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (decode.cpp:61:30)
INFO: [HLS 214-291] Loop 'UFils' is marked as complete unroll implied by the pipeline pragma (decode.cpp:79:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (decode.cpp:17:19) in function 'conv7' completely with a factor of 1 (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:20:22) in function 'conv7' completely with a factor of 16 (decode.cpp:112:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:20:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv7' completely with a factor of 2 (decode.cpp:112:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:42:21) in function 'conv7' completely with a factor of 1 (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:44:27) in function 'conv7' completely with a factor of 3 (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:45:31) in function 'conv7' completely with a factor of 3 (decode.cpp:112:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:45:31) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:31:26) in function 'conv7' completely with a factor of 3 (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv7' completely with a factor of 3 (decode.cpp:112:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (decode.cpp:61:30) in function 'conv7' completely with a factor of 1 (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (decode.cpp:17:19) in function 'conv6' completely with a factor of 16 (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:20:22) in function 'conv6' completely with a factor of 8 (decode.cpp:105:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:20:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv6' completely with a factor of 2 (decode.cpp:105:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:42:21) in function 'conv6' completely with a factor of 16 (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:44:27) in function 'conv6' completely with a factor of 3 (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:45:31) in function 'conv6' completely with a factor of 3 (decode.cpp:105:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:45:31) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:31:26) in function 'conv6' completely with a factor of 3 (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv6' completely with a factor of 3 (decode.cpp:105:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (decode.cpp:61:30) in function 'conv6' completely with a factor of 16 (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (decode.cpp:17:19) in function 'conv5' completely with a factor of 8 (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:20:22) in function 'conv5' completely with a factor of 8 (decode.cpp:98:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:20:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv5' completely with a factor of 2 (decode.cpp:98:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:42:21) in function 'conv5' completely with a factor of 8 (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:44:27) in function 'conv5' completely with a factor of 3 (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:45:31) in function 'conv5' completely with a factor of 3 (decode.cpp:98:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:45:31) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:31:26) in function 'conv5' completely with a factor of 3 (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv5' completely with a factor of 3 (decode.cpp:98:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (decode.cpp:61:30) in function 'conv5' completely with a factor of 8 (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (decode.cpp:17:19) in function 'conv4' completely with a factor of 8 (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:20:22) in function 'conv4' completely with a factor of 8 (decode.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:20:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv4' completely with a factor of 2 (decode.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:42:21) in function 'conv4' completely with a factor of 8 (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:44:27) in function 'conv4' completely with a factor of 3 (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:45:31) in function 'conv4' completely with a factor of 3 (decode.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:45:31) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:31:26) in function 'conv4' completely with a factor of 3 (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv4' completely with a factor of 3 (decode.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (decode.cpp:61:30) in function 'conv4' completely with a factor of 8 (decode.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv4(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp4(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:120:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv5(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp5(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp6(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv7(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:79:8) in function 'upsamp6' completely with a factor of 16 (decode.cpp:128:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:79:8) in function 'upsamp5' completely with a factor of 8 (decode.cpp:124:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:79:8) in function 'upsamp4' completely with a factor of 8 (decode.cpp:120:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf4': Complete partitioning on dimension 1. (decode.cpp:93:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf5': Complete partitioning on dimension 1. (decode.cpp:100:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf6': Complete partitioning on dimension 1. (decode.cpp:107:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf7': Complete partitioning on dimension 1. (decode.cpp:114:12)
INFO: [HLS 214-364] Automatically inlining function 'relu(ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' to improve effectiveness of pipeline pragma in function 'conv6(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:63:28)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:140:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:142:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:144:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:146:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:148:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:150:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 49.027 seconds; current allocated memory: 114.672 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 114.672 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top decode -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.0.bc -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 4.412 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.454 seconds; current allocated memory: 167.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.1.bc -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 3.342 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./activation.h:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.111 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.465 seconds; current allocated memory: 181.973 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.g.1.bc to C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.o.1.bc -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'conv4_out' (decode.cpp:139) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp4_out' (decode.cpp:141) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv5_out' (decode.cpp:143) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp5_out' (decode.cpp:145) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv6_out' (decode.cpp:147) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp6_out' (decode.cpp:149) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'decode' (decode.cpp:134:1), detected/extracted 7 process function(s): 
	 'conv4'
	 'upsamp4'
	 'conv5'
	 'upsamp5'
	 'conv6'
	 'upsamp6'
	 'conv7'.
Command         transform done; 11.673 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:65:40) to (decode.cpp:68:13) in function 'conv7'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:60:42) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:60:42) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv5' (decode.cpp:7:16)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv4' (decode.cpp:7:16)...7 expression(s) balanced.
Command         transform done; 4.677 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 16.357 seconds; current allocated memory: 294.203 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.o.2.bc -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:76:13) in function 'upsamp6'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:76:13) in function 'upsamp5'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:76:13) in function 'upsamp4'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:14:14) in function 'conv7'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:14:14) in function 'conv6'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:14:14) in function 'conv5'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:14:14) in function 'conv4'.
Execute           auto_get_db
Command         transform done; 16.37 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 16.371 seconds; current allocated memory: 482.043 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 40.662 sec.
Command     elaborate done; 120.84 sec.
Execute     ap_eval exec zip -j C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.197 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'decode' ...
Execute       ap_set_top_model decode 
Execute       get_model_list decode -filter all-wo-channel -topdown 
Execute       preproc_iomode -model decode 
Execute       preproc_iomode -model conv7 
Execute       preproc_iomode -model upsamp6 
Execute       preproc_iomode -model conv6 
Execute       preproc_iomode -model upsamp5 
Execute       preproc_iomode -model conv5 
Execute       preproc_iomode -model upsamp4 
Execute       preproc_iomode -model conv4 
Execute       get_model_list decode -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv4 upsamp4 conv5 upsamp5 conv6 upsamp6 conv7 decode
INFO-FLOW: Configuring Module : conv4 ...
Execute       set_default_model conv4 
Execute       apply_spec_resource_limit conv4 
INFO-FLOW: Configuring Module : upsamp4 ...
Execute       set_default_model upsamp4 
Execute       apply_spec_resource_limit upsamp4 
INFO-FLOW: Configuring Module : conv5 ...
Execute       set_default_model conv5 
Execute       apply_spec_resource_limit conv5 
INFO-FLOW: Configuring Module : upsamp5 ...
Execute       set_default_model upsamp5 
Execute       apply_spec_resource_limit upsamp5 
INFO-FLOW: Configuring Module : conv6 ...
Execute       set_default_model conv6 
Execute       apply_spec_resource_limit conv6 
INFO-FLOW: Configuring Module : upsamp6 ...
Execute       set_default_model upsamp6 
Execute       apply_spec_resource_limit upsamp6 
INFO-FLOW: Configuring Module : conv7 ...
Execute       set_default_model conv7 
Execute       apply_spec_resource_limit conv7 
INFO-FLOW: Configuring Module : decode ...
Execute       set_default_model decode 
Execute       apply_spec_resource_limit decode 
INFO-FLOW: Model list for preprocess: conv4 upsamp4 conv5 upsamp5 conv6 upsamp6 conv7 decode
INFO-FLOW: Preprocessing Module: conv4 ...
Execute       set_default_model conv4 
Execute       cdfg_preprocess -model conv4 
Execute       rtl_gen_preprocess conv4 
INFO-FLOW: Preprocessing Module: upsamp4 ...
Execute       set_default_model upsamp4 
Execute       cdfg_preprocess -model upsamp4 
Execute       rtl_gen_preprocess upsamp4 
INFO-FLOW: Preprocessing Module: conv5 ...
Execute       set_default_model conv5 
Execute       cdfg_preprocess -model conv5 
Command       cdfg_preprocess done; 0.136 sec.
Execute       rtl_gen_preprocess conv5 
INFO-FLOW: Preprocessing Module: upsamp5 ...
Execute       set_default_model upsamp5 
Execute       cdfg_preprocess -model upsamp5 
Execute       rtl_gen_preprocess upsamp5 
INFO-FLOW: Preprocessing Module: conv6 ...
Execute       set_default_model conv6 
Execute       cdfg_preprocess -model conv6 
Command       cdfg_preprocess done; 0.342 sec.
Execute       rtl_gen_preprocess conv6 
INFO-FLOW: Preprocessing Module: upsamp6 ...
Execute       set_default_model upsamp6 
Execute       cdfg_preprocess -model upsamp6 
Execute       rtl_gen_preprocess upsamp6 
INFO-FLOW: Preprocessing Module: conv7 ...
Execute       set_default_model conv7 
Execute       cdfg_preprocess -model conv7 
Command       cdfg_preprocess done; 2.632 sec.
Execute       rtl_gen_preprocess conv7 
INFO-FLOW: Preprocessing Module: decode ...
Execute       set_default_model decode 
Execute       cdfg_preprocess -model decode 
Execute       rtl_gen_preprocess decode 
INFO-FLOW: Model list for synthesis: conv4 upsamp4 conv5 upsamp5 conv6 upsamp6 conv7 decode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv4 
Execute       schedule -model conv4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96) and axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96) and axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96) and axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96) and axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96) and axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 81, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 27.693 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 31.194 seconds; current allocated memory: 543.832 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv4.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.891 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv4.sched.adb -f 
Command       db_write done; 0.653 sec.
INFO-FLOW: Finish scheduling conv4.
Execute       set_default_model conv4 
Execute       bind -model conv4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.219 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.764 seconds; current allocated memory: 545.008 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv4.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.54 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv4.bind.adb -f 
Command       db_write done; 0.812 sec.
INFO-FLOW: Finish binding conv4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model upsamp4 
Execute       schedule -model upsamp4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_25_write_ln82', decode.cpp:82->decode.cpp:122) of variable 'conv4_out_read_1', decode.cpp:81->decode.cpp:122 on array 'upsam_buf4', decode.cpp:121 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:122) of variable 'conv4_out_read', decode.cpp:81->decode.cpp:122 on array 'upsam_buf4', decode.cpp:121.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_26_write_ln82', decode.cpp:82->decode.cpp:122) of variable 'conv4_out_read_2', decode.cpp:81->decode.cpp:122 on array 'upsam_buf4', decode.cpp:121 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:122) of variable 'conv4_out_read', decode.cpp:81->decode.cpp:122 on array 'upsam_buf4', decode.cpp:121.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_29_write_ln82', decode.cpp:82->decode.cpp:122) of variable 'conv4_out_read_5', decode.cpp:81->decode.cpp:122 on array 'upsam_buf4', decode.cpp:121 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:122) of variable 'conv4_out_read', decode.cpp:81->decode.cpp:122 on array 'upsam_buf4', decode.cpp:121.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('conv4_out_read_4', decode.cpp:81->decode.cpp:122) on port 'conv4_out' (decode.cpp:81->decode.cpp:122) and fifo read operation ('conv4_out_read', decode.cpp:81->decode.cpp:122) on port 'conv4_out' (decode.cpp:81->decode.cpp:122).
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('conv4_out_read_7', decode.cpp:81->decode.cpp:122) on port 'conv4_out' (decode.cpp:81->decode.cpp:122) and fifo read operation ('conv4_out_read', decode.cpp:81->decode.cpp:122) on port 'conv4_out' (decode.cpp:81->decode.cpp:122).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 16, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.493 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.875 seconds; current allocated memory: 545.180 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp4.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.162 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp4.sched.adb -f 
INFO-FLOW: Finish scheduling upsamp4.
Execute       set_default_model upsamp4 
Execute       bind -model upsamp4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 545.211 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp4.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp4.bind.adb -f 
INFO-FLOW: Finish binding upsamp4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv5 
Execute       schedule -model conv5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 81, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 30.342 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 30.447 seconds; current allocated memory: 581.883 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv5.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.889 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv5.sched.adb -f 
Command       db_write done; 0.699 sec.
INFO-FLOW: Finish scheduling conv5.
Execute       set_default_model conv5 
Execute       bind -model conv5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.406 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.994 seconds; current allocated memory: 581.883 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv5.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.571 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv5.bind.adb -f 
Command       db_write done; 0.863 sec.
INFO-FLOW: Finish binding conv5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model upsamp5 
Execute       schedule -model upsamp5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_17_write_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read_1', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_18_write_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read_2', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_21_write_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read_5', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('conv5_out_read_4', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126) and fifo read operation ('conv5_out_read', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126).
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('conv5_out_read_7', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126) and fifo read operation ('conv5_out_read', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 16, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.509 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.975 seconds; current allocated memory: 581.926 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp5.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.182 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp5.sched.adb -f 
INFO-FLOW: Finish scheduling upsamp5.
Execute       set_default_model upsamp5 
Execute       bind -model upsamp5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.151 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 581.926 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp5.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp5.bind.adb -f 
INFO-FLOW: Finish binding upsamp5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv6 
Execute       schedule -model conv6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv6_out_write_ln63', decode.cpp:63->decode.cpp:110) on port 'conv6_out' (decode.cpp:63->decode.cpp:110) and fifo write operation ('conv6_out_write_ln63', decode.cpp:63->decode.cpp:110) on port 'conv6_out' (decode.cpp:63->decode.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv6_out_write_ln63', decode.cpp:63->decode.cpp:110) on port 'conv6_out' (decode.cpp:63->decode.cpp:110) and fifo write operation ('conv6_out_write_ln63', decode.cpp:63->decode.cpp:110) on port 'conv6_out' (decode.cpp:63->decode.cpp:110).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 90, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 54.454 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 54 seconds. CPU system time: 0 seconds. Elapsed time: 54.554 seconds; current allocated memory: 657.996 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv6.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 1.122 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv6.sched.adb -f 
Command       db_write done; 1.275 sec.
INFO-FLOW: Finish scheduling conv6.
Execute       set_default_model conv6 
Execute       bind -model conv6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 11.347 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.746 seconds; current allocated memory: 657.996 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv6.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.898 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv6.bind.adb -f 
Command       db_write done; 1.594 sec.
INFO-FLOW: Finish binding conv6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model upsamp6 
Execute       schedule -model upsamp6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_2_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_2', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_7_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_7', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_14_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_14', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_9_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_9', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 and 'store' operation ('upsam_buf_addr_1_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_1', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('conv6_out_read_11', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) and fifo read operation ('conv6_out_read', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130).
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('conv6_out_read_15', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) and fifo read operation ('conv6_out_read', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 32, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.99 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.515 seconds; current allocated memory: 657.996 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp6.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.319 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp6.sched.adb -f 
INFO-FLOW: Finish scheduling upsamp6.
Execute       set_default_model upsamp6 
Execute       bind -model upsamp6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.207 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 657.996 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp6.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp6.bind.adb -f 
INFO-FLOW: Finish binding upsamp6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv7 
Execute       schedule -model conv7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 233, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 22.296 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22 seconds. CPU system time: 1 seconds. Elapsed time: 22.449 seconds; current allocated memory: 671.172 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv7.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 2.066 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv7.sched.adb -f 
Command       db_write done; 0.784 sec.
INFO-FLOW: Finish scheduling conv7.
Execute       set_default_model conv7 
Execute       bind -model conv7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.047 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.898 seconds; current allocated memory: 671.242 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv7.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.774 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv7.bind.adb -f 
Command       db_write done; 0.999 sec.
INFO-FLOW: Finish binding conv7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decode 
Execute       schedule -model decode 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.132 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.945 seconds; current allocated memory: 671.262 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.137 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.sched.adb -f 
INFO-FLOW: Finish scheduling decode.
Execute       set_default_model decode 
Execute       bind -model decode 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.456 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 671.277 MB.
Execute       syn_report -verbosereport -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.969 sec.
Execute       db_write -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.bind.adb -f 
INFO-FLOW: Finish binding decode.
Execute       get_model_list decode -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv4 
Execute       rtl_gen_preprocess upsamp4 
Execute       rtl_gen_preprocess conv5 
Execute       rtl_gen_preprocess upsamp5 
Execute       rtl_gen_preprocess conv6 
Execute       rtl_gen_preprocess upsamp6 
Execute       rtl_gen_preprocess conv7 
Execute       rtl_gen_preprocess decode 
INFO-FLOW: Model list for RTL generation: conv4 upsamp4 conv5 upsamp5 conv6 upsamp6 conv7 decode
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv4 -top_prefix decode_ -sub_prefix decode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv4', because the estimated Stream Port Number is 41, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv4' is 32298 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_40s_19ns_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_20s_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21ns_60_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21s_60_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22ns_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22s_61_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23s_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24ns_63_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25ns_64_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_64_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_2_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31s_70_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_32ns_70_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_33s_70_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_6_3_40_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4'.
Command       create_rtl_model done; 2.403 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.434 seconds; current allocated memory: 701.348 MB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv4 -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/vhdl/decode_conv4 
Command       gen_rtl done; 0.133 sec.
Execute       gen_rtl conv4 -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/verilog/decode_conv4 
Command       gen_rtl done; 0.104 sec.
Execute       syn_report -csynth -model conv4 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/conv4_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 3.989 sec.
Execute       syn_report -rtlxml -model conv4 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/conv4_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 1.561 sec.
Execute       syn_report -verbosereport -model conv4 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv4.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 3.146 sec.
Execute       db_write -model conv4 -f -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv4.adb 
Command       db_write done; 3.495 sec.
Execute       db_write -model conv4 -bindview -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.349 sec.
Execute       gen_tb_info conv4 -p C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model upsamp4 -top_prefix decode_ -sub_prefix decode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp4' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp4'.
INFO: [RTMG 210-278] Implementing memory 'decode_upsamp4_upsam_buf4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14 seconds. CPU system time: 4 seconds. Elapsed time: 17.909 seconds; current allocated memory: 776.719 MB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.rtl_wrap.cfg.tcl 
Execute       gen_rtl upsamp4 -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/vhdl/decode_upsamp4 
Execute       gen_rtl upsamp4 -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/verilog/decode_upsamp4 
Execute       syn_report -csynth -model upsamp4 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/upsamp4_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.163 sec.
Execute       syn_report -rtlxml -model upsamp4 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/upsamp4_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model upsamp4 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp4.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model upsamp4 -f -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp4.adb 
Command       db_write done; 0.103 sec.
Execute       db_write -model upsamp4 -bindview -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info upsamp4 -p C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv5 -top_prefix decode_ -sub_prefix decode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv5', because the estimated Stream Port Number is 51, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5' is 31893 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_40s_20ns_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21ns_60_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21s_60_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22ns_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22s_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23ns_62_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23s_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24ns_63_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25ns_64_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_64_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_2_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_2_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_2_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31s_70_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_10_4_40_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5'.
Command       create_rtl_model done; 2.239 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.923 seconds; current allocated memory: 802.387 MB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv5 -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/vhdl/decode_conv5 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl conv5 -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/verilog/decode_conv5 
Command       gen_rtl done; 0.108 sec.
Execute       syn_report -csynth -model conv5 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/conv5_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 4.006 sec.
Execute       syn_report -rtlxml -model conv5 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/conv5_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 1.574 sec.
Execute       syn_report -verbosereport -model conv5 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv5.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 3.142 sec.
Execute       db_write -model conv5 -f -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv5.adb 
Command       db_write done; 3.441 sec.
Execute       db_write -model conv5 -bindview -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.403 sec.
Execute       gen_tb_info conv5 -p C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model upsamp5 -top_prefix decode_ -sub_prefix decode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp5' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp5'.
INFO: [RTMG 210-278] Implementing memory 'decode_upsamp5_upsam_buf5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13 seconds. CPU system time: 4 seconds. Elapsed time: 18.08 seconds; current allocated memory: 884.445 MB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.rtl_wrap.cfg.tcl 
Execute       gen_rtl upsamp5 -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/vhdl/decode_upsamp5 
Execute       gen_rtl upsamp5 -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/verilog/decode_upsamp5 
Execute       syn_report -csynth -model upsamp5 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/upsamp5_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.171 sec.
Execute       syn_report -rtlxml -model upsamp5 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/upsamp5_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model upsamp5 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp5.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.121 sec.
Execute       db_write -model upsamp5 -f -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp5.adb 
Command       db_write done; 0.103 sec.
Execute       db_write -model upsamp5 -bindview -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info upsamp5 -p C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv6 -top_prefix decode_ -sub_prefix decode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv6' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv6', because the estimated Stream Port Number is 46, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv6' is 14657 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_40s_18ns_57_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_20ns_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21ns_60_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21s_60_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22s_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23s_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24ns_63_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25ns_64_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_64_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_2_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_2_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31s_70_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_32ns_70_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_32s_70_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_40_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv6'.
Command       create_rtl_model done; 3.807 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.546 seconds; current allocated memory: 938.457 MB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv6 -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/vhdl/decode_conv6 
Command       gen_rtl done; 0.188 sec.
Execute       gen_rtl conv6 -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/verilog/decode_conv6 
Command       gen_rtl done; 0.175 sec.
Execute       syn_report -csynth -model conv6 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/conv6_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 5.606 sec.
Execute       syn_report -rtlxml -model conv6 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/conv6_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 1.95 sec.
Execute       syn_report -verbosereport -model conv6 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv6.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 4.59 sec.
Execute       db_write -model conv6 -f -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv6.adb 
Command       db_write done; 5.328 sec.
Execute       db_write -model conv6 -bindview -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.795 sec.
Execute       gen_tb_info conv6 -p C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model upsamp6 -top_prefix decode_ -sub_prefix decode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp6' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp6'.
INFO: [RTMG 210-278] Implementing memory 'decode_upsamp6_upsam_buf6_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20 seconds. CPU system time: 8 seconds. Elapsed time: 28.245 seconds; current allocated memory: 1.053 GB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.rtl_wrap.cfg.tcl 
Execute       gen_rtl upsamp6 -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/vhdl/decode_upsamp6 
Execute       gen_rtl upsamp6 -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/verilog/decode_upsamp6 
Execute       syn_report -csynth -model upsamp6 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/upsamp6_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.308 sec.
Execute       syn_report -rtlxml -model upsamp6 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/upsamp6_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.124 sec.
Execute       syn_report -verbosereport -model upsamp6 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp6.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.22 sec.
Execute       db_write -model upsamp6 -f -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp6.adb 
Command       db_write done; 0.189 sec.
Execute       db_write -model upsamp6 -bindview -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.148 sec.
Execute       gen_tb_info upsamp6 -p C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv7 -top_prefix decode_ -sub_prefix decode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv7' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22ns_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31s_70_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_30_5_40_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv7'.
Command       create_rtl_model done; 1.686 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.96 seconds; current allocated memory: 1.053 GB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv7 -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/vhdl/decode_conv7 
Execute       gen_rtl conv7 -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/verilog/decode_conv7 
Execute       syn_report -csynth -model conv7 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/conv7_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 1.462 sec.
Execute       syn_report -rtlxml -model conv7 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/conv7_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 0.597 sec.
Execute       syn_report -verbosereport -model conv7 -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv7.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 1.667 sec.
Execute       db_write -model conv7 -f -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv7.adb 
Command       db_write done; 1.897 sec.
Execute       db_write -model conv7 -bindview -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.226 sec.
Execute       gen_tb_info conv7 -p C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model decode -top_prefix  -sub_prefix decode_ -mg_file C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode/full_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'decode/full_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'decode' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [RTMG 210-285] Implementing FIFO 'conv4_out_U(decode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'upsamp4_out_U(decode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv5_out_U(decode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'upsamp5_out_U(decode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv6_out_U(decode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'upsamp6_out_U(decode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_upsamp4_U0_U(decode_start_for_upsamp4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv5_U0_U(decode_start_for_conv5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_upsamp5_U0_U(decode_start_for_upsamp5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv6_U0_U(decode_start_for_conv6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_upsamp6_U0_U(decode_start_for_upsamp6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv7_U0_U(decode_start_for_conv7_U0)' using Shift Registers.
Command       create_rtl_model done; 0.366 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 4 seconds. Elapsed time: 11.391 seconds; current allocated memory: 1.144 GB.
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.rtl_wrap.cfg.tcl 
Execute       gen_rtl decode -istop -style xilinx -f -lang vhdl -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/vhdl/decode 
Execute       gen_rtl decode -istop -style xilinx -f -lang vlog -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/verilog/decode 
Execute       syn_report -csynth -model decode -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/decode_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -rtlxml -model decode -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/decode_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model decode -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Command       syn_report done; 4.893 sec.
Execute       db_write -model decode -f -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.adb 
Execute       db_write -model decode -bindview -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.158 sec.
Execute       gen_tb_info decode -p C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode 
Execute       export_constraint_db -f -tool general -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.constraint.tcl 
Execute       syn_report -designview -model decode -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.design.xml 
Command       syn_report done; 15.923 sec.
Execute       syn_report -csynthDesign -model decode -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/csynth.rpt -MHOut C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -wcfg -model decode -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model decode -o C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.protoinst 
Execute       sc_get_clocks decode 
Execute       sc_get_portdomain decode 
INFO-FLOW: Model list for RTL component generation: conv4 upsamp4 conv5 upsamp5 conv6 upsamp6 conv7 decode
INFO-FLOW: Handling components in module [conv4] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv4.compgen.tcl 
INFO-FLOW: Found component decode_mul_40s_19ns_58_2_1.
INFO-FLOW: Append model decode_mul_40s_19ns_58_2_1
INFO-FLOW: Found component decode_mul_40s_21ns_60_2_1.
INFO-FLOW: Append model decode_mul_40s_21ns_60_2_1
INFO-FLOW: Found component decode_mul_40s_22ns_61_2_1.
INFO-FLOW: Append model decode_mul_40s_22ns_61_2_1
INFO-FLOW: Found component decode_mul_40s_23ns_62_2_1.
INFO-FLOW: Append model decode_mul_40s_23ns_62_2_1
INFO-FLOW: Found component decode_mul_40s_24ns_63_2_1.
INFO-FLOW: Append model decode_mul_40s_24ns_63_2_1
INFO-FLOW: Found component decode_mul_40s_25ns_64_2_1.
INFO-FLOW: Append model decode_mul_40s_25ns_64_2_1
INFO-FLOW: Found component decode_mul_40s_26ns_65_2_1.
INFO-FLOW: Append model decode_mul_40s_26ns_65_2_1
INFO-FLOW: Found component decode_mul_40s_27ns_66_2_1.
INFO-FLOW: Append model decode_mul_40s_27ns_66_2_1
INFO-FLOW: Found component decode_mul_40s_28ns_67_2_1.
INFO-FLOW: Append model decode_mul_40s_28ns_67_2_1
INFO-FLOW: Found component decode_mul_40s_29ns_68_2_1.
INFO-FLOW: Append model decode_mul_40s_29ns_68_2_1
INFO-FLOW: Found component decode_mul_40s_30ns_69_2_1.
INFO-FLOW: Append model decode_mul_40s_30ns_69_2_1
INFO-FLOW: Found component decode_mul_40s_32ns_70_2_1.
INFO-FLOW: Append model decode_mul_40s_32ns_70_2_1
INFO-FLOW: Found component decode_mul_40s_31ns_70_2_1.
INFO-FLOW: Append model decode_mul_40s_31ns_70_2_1
INFO-FLOW: Found component decode_mul_40s_20s_59_2_1.
INFO-FLOW: Append model decode_mul_40s_20s_59_2_1
INFO-FLOW: Found component decode_mul_40s_21s_60_2_1.
INFO-FLOW: Append model decode_mul_40s_21s_60_2_1
INFO-FLOW: Found component decode_mul_40s_22s_61_2_1.
INFO-FLOW: Append model decode_mul_40s_22s_61_2_1
INFO-FLOW: Found component decode_mul_40s_23s_62_2_1.
INFO-FLOW: Append model decode_mul_40s_23s_62_2_1
INFO-FLOW: Found component decode_mul_40s_24s_63_2_1.
INFO-FLOW: Append model decode_mul_40s_24s_63_2_1
INFO-FLOW: Found component decode_mul_40s_25s_64_2_1.
INFO-FLOW: Append model decode_mul_40s_25s_64_2_1
INFO-FLOW: Found component decode_mul_40s_26s_65_2_1.
INFO-FLOW: Append model decode_mul_40s_26s_65_2_1
INFO-FLOW: Found component decode_mul_40s_27s_66_2_1.
INFO-FLOW: Append model decode_mul_40s_27s_66_2_1
INFO-FLOW: Found component decode_mul_40s_28s_67_2_1.
INFO-FLOW: Append model decode_mul_40s_28s_67_2_1
INFO-FLOW: Found component decode_mul_40s_29s_68_2_1.
INFO-FLOW: Append model decode_mul_40s_29s_68_2_1
INFO-FLOW: Found component decode_mul_40s_30s_69_2_1.
INFO-FLOW: Append model decode_mul_40s_30s_69_2_1
INFO-FLOW: Found component decode_mul_40s_31s_70_2_1.
INFO-FLOW: Append model decode_mul_40s_31s_70_2_1
INFO-FLOW: Found component decode_mul_40s_33s_70_2_1.
INFO-FLOW: Append model decode_mul_40s_33s_70_2_1
INFO-FLOW: Found component decode_mux_6_3_40_1_1.
INFO-FLOW: Append model decode_mux_6_3_40_1_1
INFO-FLOW: Found component decode_regslice_both.
INFO-FLOW: Append model decode_regslice_both
INFO-FLOW: Found component decode_flow_control_loop_pipe.
INFO-FLOW: Append model decode_flow_control_loop_pipe
INFO-FLOW: Handling components in module [upsamp4] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp4.compgen.tcl 
INFO-FLOW: Found component decode_upsamp4_upsam_buf4_RAM_AUTO_1R1W.
INFO-FLOW: Append model decode_upsamp4_upsam_buf4_RAM_AUTO_1R1W
INFO-FLOW: Found component decode_flow_control_loop_pipe.
INFO-FLOW: Append model decode_flow_control_loop_pipe
INFO-FLOW: Handling components in module [conv5] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv5.compgen.tcl 
INFO-FLOW: Found component decode_mul_40s_20ns_59_2_1.
INFO-FLOW: Append model decode_mul_40s_20ns_59_2_1
INFO-FLOW: Found component decode_mux_10_4_40_1_1.
INFO-FLOW: Append model decode_mux_10_4_40_1_1
INFO-FLOW: Found component decode_flow_control_loop_pipe.
INFO-FLOW: Append model decode_flow_control_loop_pipe
INFO-FLOW: Handling components in module [upsamp5] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp5.compgen.tcl 
INFO-FLOW: Found component decode_upsamp5_upsam_buf5_RAM_AUTO_1R1W.
INFO-FLOW: Append model decode_upsamp5_upsam_buf5_RAM_AUTO_1R1W
INFO-FLOW: Found component decode_flow_control_loop_pipe.
INFO-FLOW: Append model decode_flow_control_loop_pipe
INFO-FLOW: Handling components in module [conv6] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv6.compgen.tcl 
INFO-FLOW: Found component decode_mul_40s_18ns_57_2_1.
INFO-FLOW: Append model decode_mul_40s_18ns_57_2_1
INFO-FLOW: Found component decode_mul_40s_32s_70_2_1.
INFO-FLOW: Append model decode_mul_40s_32s_70_2_1
INFO-FLOW: Found component decode_mux_16_4_40_1_1.
INFO-FLOW: Append model decode_mux_16_4_40_1_1
INFO-FLOW: Found component decode_flow_control_loop_pipe.
INFO-FLOW: Append model decode_flow_control_loop_pipe
INFO-FLOW: Handling components in module [upsamp6] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp6.compgen.tcl 
INFO-FLOW: Found component decode_upsamp6_upsam_buf6_RAM_AUTO_1R1W.
INFO-FLOW: Append model decode_upsamp6_upsam_buf6_RAM_AUTO_1R1W
INFO-FLOW: Found component decode_flow_control_loop_pipe.
INFO-FLOW: Append model decode_flow_control_loop_pipe
INFO-FLOW: Handling components in module [conv7] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv7.compgen.tcl 
INFO-FLOW: Found component decode_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model decode_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component decode_fexp_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model decode_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component decode_dadd_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model decode_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Found component decode_ddiv_64ns_64ns_64_59_no_dsp_1.
INFO-FLOW: Append model decode_ddiv_64ns_64ns_64_59_no_dsp_1
INFO-FLOW: Found component decode_mux_30_5_40_1_1.
INFO-FLOW: Append model decode_mux_30_5_40_1_1
INFO-FLOW: Found component decode_regslice_both.
INFO-FLOW: Append model decode_regslice_both
INFO-FLOW: Found component decode_flow_control_loop_pipe.
INFO-FLOW: Append model decode_flow_control_loop_pipe
INFO-FLOW: Handling components in module [decode] ... 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.compgen.tcl 
INFO-FLOW: Found component decode_fifo_w40_d2_S.
INFO-FLOW: Append model decode_fifo_w40_d2_S
INFO-FLOW: Found component decode_fifo_w40_d2_S.
INFO-FLOW: Append model decode_fifo_w40_d2_S
INFO-FLOW: Found component decode_fifo_w40_d2_S.
INFO-FLOW: Append model decode_fifo_w40_d2_S
INFO-FLOW: Found component decode_fifo_w40_d2_S.
INFO-FLOW: Append model decode_fifo_w40_d2_S
INFO-FLOW: Found component decode_fifo_w40_d2_S.
INFO-FLOW: Append model decode_fifo_w40_d2_S
INFO-FLOW: Found component decode_fifo_w40_d2_S.
INFO-FLOW: Append model decode_fifo_w40_d2_S
INFO-FLOW: Found component decode_start_for_upsamp4_U0.
INFO-FLOW: Append model decode_start_for_upsamp4_U0
INFO-FLOW: Found component decode_start_for_conv5_U0.
INFO-FLOW: Append model decode_start_for_conv5_U0
INFO-FLOW: Found component decode_start_for_upsamp5_U0.
INFO-FLOW: Append model decode_start_for_upsamp5_U0
INFO-FLOW: Found component decode_start_for_conv6_U0.
INFO-FLOW: Append model decode_start_for_conv6_U0
INFO-FLOW: Found component decode_start_for_upsamp6_U0.
INFO-FLOW: Append model decode_start_for_upsamp6_U0
INFO-FLOW: Found component decode_start_for_conv7_U0.
INFO-FLOW: Append model decode_start_for_conv7_U0
INFO-FLOW: Append model conv4
INFO-FLOW: Append model upsamp4
INFO-FLOW: Append model conv5
INFO-FLOW: Append model upsamp5
INFO-FLOW: Append model conv6
INFO-FLOW: Append model upsamp6
INFO-FLOW: Append model conv7
INFO-FLOW: Append model decode
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: decode_mul_40s_19ns_58_2_1 decode_mul_40s_21ns_60_2_1 decode_mul_40s_22ns_61_2_1 decode_mul_40s_23ns_62_2_1 decode_mul_40s_24ns_63_2_1 decode_mul_40s_25ns_64_2_1 decode_mul_40s_26ns_65_2_1 decode_mul_40s_27ns_66_2_1 decode_mul_40s_28ns_67_2_1 decode_mul_40s_29ns_68_2_1 decode_mul_40s_30ns_69_2_1 decode_mul_40s_32ns_70_2_1 decode_mul_40s_31ns_70_2_1 decode_mul_40s_20s_59_2_1 decode_mul_40s_21s_60_2_1 decode_mul_40s_22s_61_2_1 decode_mul_40s_23s_62_2_1 decode_mul_40s_24s_63_2_1 decode_mul_40s_25s_64_2_1 decode_mul_40s_26s_65_2_1 decode_mul_40s_27s_66_2_1 decode_mul_40s_28s_67_2_1 decode_mul_40s_29s_68_2_1 decode_mul_40s_30s_69_2_1 decode_mul_40s_31s_70_2_1 decode_mul_40s_33s_70_2_1 decode_mux_6_3_40_1_1 decode_regslice_both decode_flow_control_loop_pipe decode_upsamp4_upsam_buf4_RAM_AUTO_1R1W decode_flow_control_loop_pipe decode_mul_40s_20ns_59_2_1 decode_mux_10_4_40_1_1 decode_flow_control_loop_pipe decode_upsamp5_upsam_buf5_RAM_AUTO_1R1W decode_flow_control_loop_pipe decode_mul_40s_18ns_57_2_1 decode_mul_40s_32s_70_2_1 decode_mux_16_4_40_1_1 decode_flow_control_loop_pipe decode_upsamp6_upsam_buf6_RAM_AUTO_1R1W decode_flow_control_loop_pipe decode_fpext_32ns_64_2_no_dsp_1 decode_fexp_32ns_32ns_32_10_full_dsp_1 decode_dadd_64ns_64ns_64_7_full_dsp_1 decode_ddiv_64ns_64ns_64_59_no_dsp_1 decode_mux_30_5_40_1_1 decode_regslice_both decode_flow_control_loop_pipe decode_fifo_w40_d2_S decode_fifo_w40_d2_S decode_fifo_w40_d2_S decode_fifo_w40_d2_S decode_fifo_w40_d2_S decode_fifo_w40_d2_S decode_start_for_upsamp4_U0 decode_start_for_conv5_U0 decode_start_for_upsamp5_U0 decode_start_for_conv6_U0 decode_start_for_upsamp6_U0 decode_start_for_conv7_U0 conv4 upsamp4 conv5 upsamp5 conv6 upsamp6 conv7 decode
INFO-FLOW: Generating C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model decode_mul_40s_19ns_58_2_1
INFO-FLOW: To file: write model decode_mul_40s_21ns_60_2_1
INFO-FLOW: To file: write model decode_mul_40s_22ns_61_2_1
INFO-FLOW: To file: write model decode_mul_40s_23ns_62_2_1
INFO-FLOW: To file: write model decode_mul_40s_24ns_63_2_1
INFO-FLOW: To file: write model decode_mul_40s_25ns_64_2_1
INFO-FLOW: To file: write model decode_mul_40s_26ns_65_2_1
INFO-FLOW: To file: write model decode_mul_40s_27ns_66_2_1
INFO-FLOW: To file: write model decode_mul_40s_28ns_67_2_1
INFO-FLOW: To file: write model decode_mul_40s_29ns_68_2_1
INFO-FLOW: To file: write model decode_mul_40s_30ns_69_2_1
INFO-FLOW: To file: write model decode_mul_40s_32ns_70_2_1
INFO-FLOW: To file: write model decode_mul_40s_31ns_70_2_1
INFO-FLOW: To file: write model decode_mul_40s_20s_59_2_1
INFO-FLOW: To file: write model decode_mul_40s_21s_60_2_1
INFO-FLOW: To file: write model decode_mul_40s_22s_61_2_1
INFO-FLOW: To file: write model decode_mul_40s_23s_62_2_1
INFO-FLOW: To file: write model decode_mul_40s_24s_63_2_1
INFO-FLOW: To file: write model decode_mul_40s_25s_64_2_1
INFO-FLOW: To file: write model decode_mul_40s_26s_65_2_1
INFO-FLOW: To file: write model decode_mul_40s_27s_66_2_1
INFO-FLOW: To file: write model decode_mul_40s_28s_67_2_1
INFO-FLOW: To file: write model decode_mul_40s_29s_68_2_1
INFO-FLOW: To file: write model decode_mul_40s_30s_69_2_1
INFO-FLOW: To file: write model decode_mul_40s_31s_70_2_1
INFO-FLOW: To file: write model decode_mul_40s_33s_70_2_1
INFO-FLOW: To file: write model decode_mux_6_3_40_1_1
INFO-FLOW: To file: write model decode_regslice_both
INFO-FLOW: To file: write model decode_flow_control_loop_pipe
INFO-FLOW: To file: write model decode_upsamp4_upsam_buf4_RAM_AUTO_1R1W
INFO-FLOW: To file: write model decode_flow_control_loop_pipe
INFO-FLOW: To file: write model decode_mul_40s_20ns_59_2_1
INFO-FLOW: To file: write model decode_mux_10_4_40_1_1
INFO-FLOW: To file: write model decode_flow_control_loop_pipe
INFO-FLOW: To file: write model decode_upsamp5_upsam_buf5_RAM_AUTO_1R1W
INFO-FLOW: To file: write model decode_flow_control_loop_pipe
INFO-FLOW: To file: write model decode_mul_40s_18ns_57_2_1
INFO-FLOW: To file: write model decode_mul_40s_32s_70_2_1
INFO-FLOW: To file: write model decode_mux_16_4_40_1_1
INFO-FLOW: To file: write model decode_flow_control_loop_pipe
INFO-FLOW: To file: write model decode_upsamp6_upsam_buf6_RAM_AUTO_1R1W
INFO-FLOW: To file: write model decode_flow_control_loop_pipe
INFO-FLOW: To file: write model decode_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model decode_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model decode_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model decode_ddiv_64ns_64ns_64_59_no_dsp_1
INFO-FLOW: To file: write model decode_mux_30_5_40_1_1
INFO-FLOW: To file: write model decode_regslice_both
INFO-FLOW: To file: write model decode_flow_control_loop_pipe
INFO-FLOW: To file: write model decode_fifo_w40_d2_S
INFO-FLOW: To file: write model decode_fifo_w40_d2_S
INFO-FLOW: To file: write model decode_fifo_w40_d2_S
INFO-FLOW: To file: write model decode_fifo_w40_d2_S
INFO-FLOW: To file: write model decode_fifo_w40_d2_S
INFO-FLOW: To file: write model decode_fifo_w40_d2_S
INFO-FLOW: To file: write model decode_start_for_upsamp4_U0
INFO-FLOW: To file: write model decode_start_for_conv5_U0
INFO-FLOW: To file: write model decode_start_for_upsamp5_U0
INFO-FLOW: To file: write model decode_start_for_conv6_U0
INFO-FLOW: To file: write model decode_start_for_upsamp6_U0
INFO-FLOW: To file: write model decode_start_for_conv7_U0
INFO-FLOW: To file: write model conv4
INFO-FLOW: To file: write model upsamp4
INFO-FLOW: To file: write model conv5
INFO-FLOW: To file: write model upsamp5
INFO-FLOW: To file: write model conv6
INFO-FLOW: To file: write model upsamp6
INFO-FLOW: To file: write model conv7
INFO-FLOW: To file: write model decode
INFO-FLOW: Generating C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.112 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/vlog' tclDir='C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db' modelList='decode_mul_40s_19ns_58_2_1
decode_mul_40s_21ns_60_2_1
decode_mul_40s_22ns_61_2_1
decode_mul_40s_23ns_62_2_1
decode_mul_40s_24ns_63_2_1
decode_mul_40s_25ns_64_2_1
decode_mul_40s_26ns_65_2_1
decode_mul_40s_27ns_66_2_1
decode_mul_40s_28ns_67_2_1
decode_mul_40s_29ns_68_2_1
decode_mul_40s_30ns_69_2_1
decode_mul_40s_32ns_70_2_1
decode_mul_40s_31ns_70_2_1
decode_mul_40s_20s_59_2_1
decode_mul_40s_21s_60_2_1
decode_mul_40s_22s_61_2_1
decode_mul_40s_23s_62_2_1
decode_mul_40s_24s_63_2_1
decode_mul_40s_25s_64_2_1
decode_mul_40s_26s_65_2_1
decode_mul_40s_27s_66_2_1
decode_mul_40s_28s_67_2_1
decode_mul_40s_29s_68_2_1
decode_mul_40s_30s_69_2_1
decode_mul_40s_31s_70_2_1
decode_mul_40s_33s_70_2_1
decode_mux_6_3_40_1_1
decode_regslice_both
decode_flow_control_loop_pipe
decode_upsamp4_upsam_buf4_RAM_AUTO_1R1W
decode_flow_control_loop_pipe
decode_mul_40s_20ns_59_2_1
decode_mux_10_4_40_1_1
decode_flow_control_loop_pipe
decode_upsamp5_upsam_buf5_RAM_AUTO_1R1W
decode_flow_control_loop_pipe
decode_mul_40s_18ns_57_2_1
decode_mul_40s_32s_70_2_1
decode_mux_16_4_40_1_1
decode_flow_control_loop_pipe
decode_upsamp6_upsam_buf6_RAM_AUTO_1R1W
decode_flow_control_loop_pipe
decode_fpext_32ns_64_2_no_dsp_1
decode_fexp_32ns_32ns_32_10_full_dsp_1
decode_dadd_64ns_64ns_64_7_full_dsp_1
decode_ddiv_64ns_64ns_64_59_no_dsp_1
decode_mux_30_5_40_1_1
decode_regslice_both
decode_flow_control_loop_pipe
decode_fifo_w40_d2_S
decode_fifo_w40_d2_S
decode_fifo_w40_d2_S
decode_fifo_w40_d2_S
decode_fifo_w40_d2_S
decode_fifo_w40_d2_S
decode_start_for_upsamp4_U0
decode_start_for_conv5_U0
decode_start_for_upsamp5_U0
decode_start_for_conv6_U0
decode_start_for_upsamp6_U0
decode_start_for_conv7_U0
conv4
upsamp4
conv5
upsamp5
conv6
upsamp6
conv7
decode
' expOnly='0'
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv4.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp4.compgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv5.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp5.compgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv6.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp6.compgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv7.compgen.tcl 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 22 seconds. CPU system time: 0 seconds. Elapsed time: 23.075 seconds; current allocated memory: 1.144 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='decode_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='decode_mul_40s_19ns_58_2_1
decode_mul_40s_21ns_60_2_1
decode_mul_40s_22ns_61_2_1
decode_mul_40s_23ns_62_2_1
decode_mul_40s_24ns_63_2_1
decode_mul_40s_25ns_64_2_1
decode_mul_40s_26ns_65_2_1
decode_mul_40s_27ns_66_2_1
decode_mul_40s_28ns_67_2_1
decode_mul_40s_29ns_68_2_1
decode_mul_40s_30ns_69_2_1
decode_mul_40s_32ns_70_2_1
decode_mul_40s_31ns_70_2_1
decode_mul_40s_20s_59_2_1
decode_mul_40s_21s_60_2_1
decode_mul_40s_22s_61_2_1
decode_mul_40s_23s_62_2_1
decode_mul_40s_24s_63_2_1
decode_mul_40s_25s_64_2_1
decode_mul_40s_26s_65_2_1
decode_mul_40s_27s_66_2_1
decode_mul_40s_28s_67_2_1
decode_mul_40s_29s_68_2_1
decode_mul_40s_30s_69_2_1
decode_mul_40s_31s_70_2_1
decode_mul_40s_33s_70_2_1
decode_mux_6_3_40_1_1
decode_regslice_both
decode_flow_control_loop_pipe
decode_upsamp4_upsam_buf4_RAM_AUTO_1R1W
decode_flow_control_loop_pipe
decode_mul_40s_20ns_59_2_1
decode_mux_10_4_40_1_1
decode_flow_control_loop_pipe
decode_upsamp5_upsam_buf5_RAM_AUTO_1R1W
decode_flow_control_loop_pipe
decode_mul_40s_18ns_57_2_1
decode_mul_40s_32s_70_2_1
decode_mux_16_4_40_1_1
decode_flow_control_loop_pipe
decode_upsamp6_upsam_buf6_RAM_AUTO_1R1W
decode_flow_control_loop_pipe
decode_fpext_32ns_64_2_no_dsp_1
decode_fexp_32ns_32ns_32_10_full_dsp_1
decode_dadd_64ns_64ns_64_7_full_dsp_1
decode_ddiv_64ns_64ns_64_59_no_dsp_1
decode_mux_30_5_40_1_1
decode_regslice_both
decode_flow_control_loop_pipe
decode_fifo_w40_d2_S
decode_fifo_w40_d2_S
decode_fifo_w40_d2_S
decode_fifo_w40_d2_S
decode_fifo_w40_d2_S
decode_fifo_w40_d2_S
decode_start_for_upsamp4_U0
decode_start_for_conv5_U0
decode_start_for_upsamp5_U0
decode_start_for_conv6_U0
decode_start_for_upsamp6_U0
decode_start_for_conv7_U0
conv4
upsamp4
conv5
upsamp5
conv6
upsamp6
conv7
decode
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.compgen.dataonly.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv4.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp4.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv5.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp5.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv6.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/upsamp6.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/conv7.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.constraint.tcl 
Execute       sc_get_clocks decode 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/impl/misc/decode_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/impl/misc/decode_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/impl/misc/decode_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute       source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/impl/misc/decode_fpext_32ns_64_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST decode MODULE2INSTS {decode decode conv4 conv4_U0 upsamp4 upsamp4_U0 conv5 conv5_U0 upsamp5 upsamp5_U0 conv6 conv6_U0 upsamp6 upsamp6_U0 conv7 conv7_U0} INST2MODULE {decode decode conv4_U0 conv4 upsamp4_U0 upsamp4 conv5_U0 conv5 upsamp5_U0 upsamp5 conv6_U0 conv6 upsamp6_U0 upsamp6 conv7_U0 conv7} INSTDATA {decode {DEPTH 1 CHILDREN {conv4_U0 upsamp4_U0 conv5_U0 upsamp5_U0 conv6_U0 upsamp6_U0 conv7_U0}} conv4_U0 {DEPTH 2 CHILDREN {}} upsamp4_U0 {DEPTH 2 CHILDREN {}} conv5_U0 {DEPTH 2 CHILDREN {}} upsamp5_U0 {DEPTH 2 CHILDREN {}} conv6_U0 {DEPTH 2 CHILDREN {}} upsamp6_U0 {DEPTH 2 CHILDREN {}} conv7_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_3100_p2 SOURCE decode.cpp:14 VARIABLE add_ln14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_4_fu_3156_p2 SOURCE decode.cpp:14 VARIABLE add_ln14_4 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U86 SOURCE decode.cpp:47 VARIABLE mul_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23ns_62_2_1_U4 SOURCE decode.cpp:47 VARIABLE mul_ln47_1870 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_4758_p2 SOURCE decode.cpp:47 VARIABLE add_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U22 SOURCE decode.cpp:47 VARIABLE mul_ln47_1871 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1845_fu_5509_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1845 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U95 SOURCE decode.cpp:47 VARIABLE mul_ln47_1872 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1846_fu_5536_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1846 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U106 SOURCE decode.cpp:47 VARIABLE mul_ln47_1873 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1847_fu_6280_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1847 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U106 SOURCE decode.cpp:47 VARIABLE mul_ln47_1874 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1848_fu_6998_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1848 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U46 SOURCE decode.cpp:47 VARIABLE mul_ln47_1875 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1849_fu_7709_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1849 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U22 SOURCE decode.cpp:47 VARIABLE mul_ln47_1876 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1850_fu_8340_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1850 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U95 SOURCE decode.cpp:47 VARIABLE mul_ln47_1877 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1851_fu_8842_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1851 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U33 SOURCE decode.cpp:47 VARIABLE mul_ln47_1878 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U107 SOURCE decode.cpp:47 VARIABLE mul_ln47_1879 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1852_fu_4788_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1852 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U23 SOURCE decode.cpp:47 VARIABLE mul_ln47_1880 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1853_fu_5567_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1853 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U108 SOURCE decode.cpp:47 VARIABLE mul_ln47_1881 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1854_fu_6306_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1854 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U14 SOURCE decode.cpp:47 VARIABLE mul_ln47_1882 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1855_fu_7024_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1855 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U33 SOURCE decode.cpp:47 VARIABLE mul_ln47_1883 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1856_fu_7735_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1856 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U109 SOURCE decode.cpp:47 VARIABLE mul_ln47_1884 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1857_fu_8366_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1857 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U47 SOURCE decode.cpp:47 VARIABLE mul_ln47_1885 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1858_fu_8868_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1858 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U34 SOURCE decode.cpp:47 VARIABLE mul_ln47_1886 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1859_fu_9127_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1859 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U96 SOURCE decode.cpp:47 VARIABLE mul_ln47_1887 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U48 SOURCE decode.cpp:47 VARIABLE mul_ln47_1888 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1860_fu_4818_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1860 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U24 SOURCE decode.cpp:47 VARIABLE mul_ln47_1889 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1861_fu_5597_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1861 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U57 SOURCE decode.cpp:47 VARIABLE mul_ln47_1890 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1862_fu_6332_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1862 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U81 SOURCE decode.cpp:47 VARIABLE mul_ln47_1891 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1863_fu_7050_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1863 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U35 SOURCE decode.cpp:47 VARIABLE mul_ln47_1892 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1864_fu_7761_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1864 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U97 SOURCE decode.cpp:47 VARIABLE mul_ln47_1893 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1865_fu_8392_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1865 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U87 SOURCE decode.cpp:47 VARIABLE mul_ln47_1894 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1866_fu_8894_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1866 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U86 SOURCE decode.cpp:47 VARIABLE mul_ln47_1895 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1867_fu_9153_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1867 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U110 SOURCE decode.cpp:47 VARIABLE mul_ln47_1896 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U49 SOURCE decode.cpp:47 VARIABLE mul_ln47_1897 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1868_fu_4848_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1868 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U46 SOURCE decode.cpp:47 VARIABLE mul_ln47_1898 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1869_fu_5627_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1869 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U115 SOURCE decode.cpp:47 VARIABLE mul_ln47_1899 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1870_fu_6358_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1870 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U58 SOURCE decode.cpp:47 VARIABLE mul_ln47_1900 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1871_fu_7076_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1871 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U36 SOURCE decode.cpp:47 VARIABLE mul_ln47_1901 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1872_fu_7787_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1872 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U79 SOURCE decode.cpp:47 VARIABLE mul_ln47_1902 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1873_fu_8418_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1873 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U34 SOURCE decode.cpp:47 VARIABLE mul_ln47_1903 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1874_fu_8920_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1874 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U37 SOURCE decode.cpp:47 VARIABLE mul_ln47_1904 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1875_fu_9179_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1875 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U50 SOURCE decode.cpp:47 VARIABLE mul_ln47_1905 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U51 SOURCE decode.cpp:47 VARIABLE mul_ln47_1906 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1876_fu_4878_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1876 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U25 SOURCE decode.cpp:47 VARIABLE mul_ln47_1907 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1877_fu_5657_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1877 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U116 SOURCE decode.cpp:47 VARIABLE mul_ln47_1908 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1878_fu_6384_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1878 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U59 SOURCE decode.cpp:47 VARIABLE mul_ln47_1909 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1879_fu_7102_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1879 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U38 SOURCE decode.cpp:47 VARIABLE mul_ln47_1910 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1880_fu_7813_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1880 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U88 SOURCE decode.cpp:47 VARIABLE mul_ln47_1911 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1881_fu_8444_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1881 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U73 SOURCE decode.cpp:47 VARIABLE mul_ln47_1912 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1882_fu_8946_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1882 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U39 SOURCE decode.cpp:47 VARIABLE mul_ln47_1913 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1883_fu_9205_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1883 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U98 SOURCE decode.cpp:47 VARIABLE mul_ln47_1914 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U23 SOURCE decode.cpp:47 VARIABLE mul_ln47_1915 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1884_fu_4909_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1884 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U26 SOURCE decode.cpp:47 VARIABLE mul_ln47_1916 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1885_fu_5687_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1885 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U89 SOURCE decode.cpp:47 VARIABLE mul_ln47_1917 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1886_fu_6410_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1886 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U52 SOURCE decode.cpp:47 VARIABLE mul_ln47_1918 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1887_fu_7128_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1887 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U87 SOURCE decode.cpp:47 VARIABLE mul_ln47_1919 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1888_fu_7839_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1888 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U15 SOURCE decode.cpp:47 VARIABLE mul_ln47_1920 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1889_fu_8470_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1889 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U99 SOURCE decode.cpp:47 VARIABLE mul_ln47_1921 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1890_fu_8972_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1890 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U7 SOURCE decode.cpp:47 VARIABLE mul_ln47_1922 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1891_fu_9232_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1891 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U53 SOURCE decode.cpp:47 VARIABLE mul_ln47_1923 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U100 SOURCE decode.cpp:47 VARIABLE mul_ln47_1924 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1892_fu_4939_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1892 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U27 SOURCE decode.cpp:47 VARIABLE mul_ln47_1925 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1893_fu_5717_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1893 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U117 SOURCE decode.cpp:47 VARIABLE mul_ln47_1926 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1894_fu_6436_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1894 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U16 SOURCE decode.cpp:47 VARIABLE mul_ln47_1927 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1895_fu_7154_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1895 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U96 SOURCE decode.cpp:47 VARIABLE mul_ln47_1928 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1896_fu_7865_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1896 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U111 SOURCE decode.cpp:47 VARIABLE mul_ln47_1929 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1897_fu_8496_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1897 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U112 SOURCE decode.cpp:47 VARIABLE mul_ln47_1930 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1898_fu_8998_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1898 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U88 SOURCE decode.cpp:47 VARIABLE mul_ln47_1931 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1899_fu_9258_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1899 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U90 SOURCE decode.cpp:47 VARIABLE mul_ln47_1932 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U7 SOURCE decode.cpp:47 VARIABLE mul_ln47_1933 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1900_fu_4970_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1900 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U89 SOURCE decode.cpp:47 VARIABLE mul_ln47_1934 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1901_fu_5747_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1901 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U118 SOURCE decode.cpp:47 VARIABLE mul_ln47_1935 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1902_fu_5774_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1902 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U35 SOURCE decode.cpp:47 VARIABLE mul_ln47_1936 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1903_fu_6462_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1903 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U28 SOURCE decode.cpp:47 VARIABLE mul_ln47_1937 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1904_fu_7180_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1904 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U36 SOURCE decode.cpp:47 VARIABLE mul_ln47_1938 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1905_fu_7891_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1905 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U80 SOURCE decode.cpp:47 VARIABLE mul_ln47_1939 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1906_fu_8522_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1906 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U29 SOURCE decode.cpp:47 VARIABLE mul_ln47_1940 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1907_fu_9024_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1907 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U101 SOURCE decode.cpp:47 VARIABLE mul_ln47_1941 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1908_fu_9339_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1908 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U24 SOURCE decode.cpp:47 VARIABLE mul_ln47_1942 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1909_fu_9392_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1909 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U90 SOURCE decode.cpp:47 VARIABLE mul_ln47_1943 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1910_fu_9600_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1910 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U82 SOURCE decode.cpp:47 VARIABLE mul_ln47_1944 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1911_fu_9808_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1911 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U119 SOURCE decode.cpp:47 VARIABLE mul_ln47_1945 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1912_fu_10016_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1912 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U47 SOURCE decode.cpp:47 VARIABLE mul_ln47_1946 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1913_fu_10224_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1913 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U102 SOURCE decode.cpp:47 VARIABLE mul_ln47_1947 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1914_fu_10432_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1914 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U17 SOURCE decode.cpp:47 VARIABLE mul_ln47_1948 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1915_fu_10664_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1915 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U86 SOURCE decode.cpp:47 VARIABLE mul_ln47_1949 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1916_fu_10872_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1916 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U91 SOURCE decode.cpp:47 VARIABLE mul_ln47_1950 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1917_fu_9418_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1917 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U54 SOURCE decode.cpp:47 VARIABLE mul_ln47_1951 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1918_fu_9626_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1918 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U73 SOURCE decode.cpp:47 VARIABLE mul_ln47_1952 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1919_fu_9834_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1919 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U25 SOURCE decode.cpp:47 VARIABLE mul_ln47_1953 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1920_fu_10042_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1920 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U55 SOURCE decode.cpp:47 VARIABLE mul_ln47_1954 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1921_fu_10250_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1921 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U107 SOURCE decode.cpp:47 VARIABLE mul_ln47_1955 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1922_fu_10458_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1922 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U92 SOURCE decode.cpp:47 VARIABLE mul_ln47_1956 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1923_fu_10690_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1923 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U40 SOURCE decode.cpp:47 VARIABLE mul_ln47_1957 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1924_fu_10898_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1924 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U46 SOURCE decode.cpp:47 VARIABLE mul_ln47_1958 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1925_fu_11087_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1925 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U37 SOURCE decode.cpp:47 VARIABLE mul_ln47_1959 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1926_fu_9444_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1926 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U113 SOURCE decode.cpp:47 VARIABLE mul_ln47_1960 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1927_fu_9652_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1927 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U97 SOURCE decode.cpp:47 VARIABLE mul_ln47_1961 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1928_fu_9860_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1928 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U103 SOURCE decode.cpp:47 VARIABLE mul_ln47_1962 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1929_fu_10068_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1929 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U114 SOURCE decode.cpp:47 VARIABLE mul_ln47_1963 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1930_fu_10276_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1930 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U48 SOURCE decode.cpp:47 VARIABLE mul_ln47_1964 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1931_fu_10484_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1931 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U91 SOURCE decode.cpp:47 VARIABLE mul_ln47_1965 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1932_fu_10716_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1932 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U49 SOURCE decode.cpp:47 VARIABLE mul_ln47_1966 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1933_fu_10924_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1933 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U95 SOURCE decode.cpp:47 VARIABLE mul_ln47_1967 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1934_fu_11113_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1934 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U26 SOURCE decode.cpp:47 VARIABLE mul_ln47_1968 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1935_fu_9470_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1935 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U120 SOURCE decode.cpp:47 VARIABLE mul_ln47_1969 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1936_fu_9678_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1936 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U92 SOURCE decode.cpp:47 VARIABLE mul_ln47_1970 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1937_fu_9886_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1937 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U27 SOURCE decode.cpp:47 VARIABLE mul_ln47_1971 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1938_fu_10094_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1938 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U18 SOURCE decode.cpp:47 VARIABLE mul_ln47_1972 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1939_fu_10302_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1939 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22ns_61_2_1_U3 SOURCE decode.cpp:47 VARIABLE mul_ln47_1973 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1940_fu_10510_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1940 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U98 SOURCE decode.cpp:47 VARIABLE mul_ln47_1974 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1941_fu_10742_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1941 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U81 SOURCE decode.cpp:47 VARIABLE mul_ln47_1975 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1942_fu_10950_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1942 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U96 SOURCE decode.cpp:47 VARIABLE mul_ln47_1976 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1943_fu_11139_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1943 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U56 SOURCE decode.cpp:47 VARIABLE mul_ln47_1977 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1944_fu_9496_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1944 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U121 SOURCE decode.cpp:47 VARIABLE mul_ln47_1978 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1945_fu_9704_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1945 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U108 SOURCE decode.cpp:47 VARIABLE mul_ln47_1979 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1946_fu_9912_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1946 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U41 SOURCE decode.cpp:47 VARIABLE mul_ln47_1980 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1947_fu_10120_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1947 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U57 SOURCE decode.cpp:47 VARIABLE mul_ln47_1981 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1948_fu_10328_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1948 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U109 SOURCE decode.cpp:47 VARIABLE mul_ln47_1982 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1949_fu_10536_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1949 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U8 SOURCE decode.cpp:47 VARIABLE mul_ln47_1983 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1950_fu_10768_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1950 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U99 SOURCE decode.cpp:47 VARIABLE mul_ln47_1984 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1951_fu_10976_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1951 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U97 SOURCE decode.cpp:47 VARIABLE mul_ln47_1985 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1952_fu_11165_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1952 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U38 SOURCE decode.cpp:47 VARIABLE mul_ln47_1986 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1953_fu_9522_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1953 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U104 SOURCE decode.cpp:47 VARIABLE mul_ln47_1987 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1954_fu_9730_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1954 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U82 SOURCE decode.cpp:47 VARIABLE mul_ln47_1988 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1955_fu_9938_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1955 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U93 SOURCE decode.cpp:47 VARIABLE mul_ln47_1989 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1956_fu_10146_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1956 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U58 SOURCE decode.cpp:47 VARIABLE mul_ln47_1990 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1957_fu_10354_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1957 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U76 SOURCE decode.cpp:47 VARIABLE mul_ln47_1991 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1958_fu_10562_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1958 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U100 SOURCE decode.cpp:47 VARIABLE mul_ln47_1992 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1959_fu_10794_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1959 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21s_60_2_1_U71 SOURCE decode.cpp:47 VARIABLE mul_ln47_1993 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1960_fu_11002_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1960 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U81 SOURCE decode.cpp:47 VARIABLE mul_ln47_1994 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1961_fu_11191_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1961 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U105 SOURCE decode.cpp:47 VARIABLE mul_ln47_1995 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1962_fu_9548_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1962 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U50 SOURCE decode.cpp:47 VARIABLE mul_ln47_1996 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1963_fu_9756_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1963 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U30 SOURCE decode.cpp:47 VARIABLE mul_ln47_1997 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1964_fu_9964_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1964 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U31 SOURCE decode.cpp:47 VARIABLE mul_ln47_1998 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1965_fu_10172_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1965 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U115 SOURCE decode.cpp:47 VARIABLE mul_ln47_1999 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1966_fu_10380_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1966 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21s_60_2_1_U72 SOURCE decode.cpp:47 VARIABLE mul_ln47_2000 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1967_fu_10588_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1967 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U83 SOURCE decode.cpp:47 VARIABLE mul_ln47_2001 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1968_fu_10820_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1968 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U42 SOURCE decode.cpp:47 VARIABLE mul_ln47_2002 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1969_fu_11028_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1969 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U33 SOURCE decode.cpp:47 VARIABLE mul_ln47_2003 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1970_fu_11217_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1970 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U101 SOURCE decode.cpp:47 VARIABLE mul_ln47_2004 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1971_fu_9366_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1971 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U14 SOURCE decode.cpp:47 VARIABLE mul_ln47_2005 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1972_fu_9574_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1972 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U32 SOURCE decode.cpp:47 VARIABLE mul_ln47_2006 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1973_fu_9782_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1973 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U110 SOURCE decode.cpp:47 VARIABLE mul_ln47_2007 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1974_fu_9990_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1974 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U59 SOURCE decode.cpp:47 VARIABLE mul_ln47_2008 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1975_fu_10198_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1975 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U77 SOURCE decode.cpp:47 VARIABLE mul_ln47_2009 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1976_fu_10406_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1976 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U79 SOURCE decode.cpp:47 VARIABLE mul_ln47_2010 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1977_fu_10614_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1977 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U87 SOURCE decode.cpp:47 VARIABLE mul_ln47_2011 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1978_fu_10846_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1978 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U88 SOURCE decode.cpp:47 VARIABLE mul_ln47_2012 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1979_fu_11054_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1979 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U111 SOURCE decode.cpp:47 VARIABLE mul_ln47_2013 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1980_fu_11291_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1980 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U9 SOURCE decode.cpp:47 VARIABLE mul_ln47_2014 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1981_fu_11344_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1981 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U78 SOURCE decode.cpp:47 VARIABLE mul_ln47_2015 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1982_fu_11552_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1982 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U112 SOURCE decode.cpp:47 VARIABLE mul_ln47_2016 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1983_fu_11760_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1983 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U98 SOURCE decode.cpp:47 VARIABLE mul_ln47_2017 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1984_fu_11968_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1984 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U34 SOURCE decode.cpp:47 VARIABLE mul_ln47_2018 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1985_fu_12176_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1985 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U35 SOURCE decode.cpp:47 VARIABLE mul_ln47_2019 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1986_fu_12380_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1986 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U89 SOURCE decode.cpp:47 VARIABLE mul_ln47_2020 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1987_fu_12588_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1987 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U7 SOURCE decode.cpp:47 VARIABLE mul_ln47_2021 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1988_fu_12796_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1988 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U102 SOURCE decode.cpp:47 VARIABLE mul_ln47_2022 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1989_fu_11370_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1989 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U79 SOURCE decode.cpp:47 VARIABLE mul_ln47_2023 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1990_fu_11578_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1990 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U51 SOURCE decode.cpp:47 VARIABLE mul_ln47_2024 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1991_fu_11786_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1991 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U22 SOURCE decode.cpp:47 VARIABLE mul_ln47_2025 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1992_fu_11994_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1992 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U36 SOURCE decode.cpp:47 VARIABLE mul_ln47_2026 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1993_fu_12202_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1993 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U115 SOURCE decode.cpp:47 VARIABLE mul_ln47_2027 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1994_fu_12406_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1994 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U37 SOURCE decode.cpp:47 VARIABLE mul_ln47_2028 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1995_fu_12614_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1995 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U106 SOURCE decode.cpp:47 VARIABLE mul_ln47_2029 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1996_fu_12822_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1996 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U8 SOURCE decode.cpp:47 VARIABLE mul_ln47_2030 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1997_fu_13011_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1997 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U10 SOURCE decode.cpp:47 VARIABLE mul_ln47_2031 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1998_fu_11396_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1998 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U11 SOURCE decode.cpp:47 VARIABLE mul_ln47_2032 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1999_fu_11604_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1999 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U23 SOURCE decode.cpp:47 VARIABLE mul_ln47_2033 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2000_fu_11812_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2000 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U107 SOURCE decode.cpp:47 VARIABLE mul_ln47_2034 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2001_fu_12020_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2001 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U47 SOURCE decode.cpp:47 VARIABLE mul_ln47_2035 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2002_fu_12228_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2002 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U82 SOURCE decode.cpp:47 VARIABLE mul_ln47_2036 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2003_fu_12432_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2003 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U48 SOURCE decode.cpp:47 VARIABLE mul_ln47_2037 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2004_fu_12640_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2004 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U38 SOURCE decode.cpp:47 VARIABLE mul_ln47_2038 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2005_fu_12848_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2005 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_20s_59_2_1_U70 SOURCE decode.cpp:47 VARIABLE mul_ln47_2039 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2006_fu_13037_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2006 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U94 SOURCE decode.cpp:47 VARIABLE mul_ln47_2040 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2007_fu_11422_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2007 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U116 SOURCE decode.cpp:47 VARIABLE mul_ln47_2041 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2008_fu_11630_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2008 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U24 SOURCE decode.cpp:47 VARIABLE mul_ln47_2042 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2009_fu_11838_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2009 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U90 SOURCE decode.cpp:47 VARIABLE mul_ln47_2043 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2010_fu_12046_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2010 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U117 SOURCE decode.cpp:47 VARIABLE mul_ln47_2044 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2011_fu_12254_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2011 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U99 SOURCE decode.cpp:47 VARIABLE mul_ln47_2045 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2012_fu_12458_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2012 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U39 SOURCE decode.cpp:47 VARIABLE mul_ln47_2046 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2013_fu_12666_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2013 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U83 SOURCE decode.cpp:47 VARIABLE mul_ln47_2047 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2014_fu_12874_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2014 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U22 SOURCE decode.cpp:47 VARIABLE mul_ln47_2048 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2015_fu_13063_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2015 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U14 SOURCE decode.cpp:47 VARIABLE mul_ln47_2049 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2016_fu_11448_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2016 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U118 SOURCE decode.cpp:47 VARIABLE mul_ln47_2050 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2017_fu_11656_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2017 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U25 SOURCE decode.cpp:47 VARIABLE mul_ln47_2051 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2018_fu_11864_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2018 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U40 SOURCE decode.cpp:47 VARIABLE mul_ln47_2052 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2019_fu_12072_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2019 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U84 SOURCE decode.cpp:47 VARIABLE mul_ln47_2053 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2020_fu_12280_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2020 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U91 SOURCE decode.cpp:47 VARIABLE mul_ln47_2054 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2021_fu_12484_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2021 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U85 SOURCE decode.cpp:47 VARIABLE mul_ln47_2055 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2022_fu_12692_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2022 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U41 SOURCE decode.cpp:47 VARIABLE mul_ln47_2056 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2023_fu_12900_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2023 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U81 SOURCE decode.cpp:47 VARIABLE mul_ln47_2057 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2024_fu_13089_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2024 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U92 SOURCE decode.cpp:47 VARIABLE mul_ln47_2058 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2025_fu_11474_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2025 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U108 SOURCE decode.cpp:47 VARIABLE mul_ln47_2059 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2026_fu_11682_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2026 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U100 SOURCE decode.cpp:47 VARIABLE mul_ln47_2060 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2027_fu_11890_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2027 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U15 SOURCE decode.cpp:47 VARIABLE mul_ln47_2061 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2028_fu_12098_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2028 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U49 SOURCE decode.cpp:47 VARIABLE mul_ln47_2062 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2029_fu_12306_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2029 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U80 SOURCE decode.cpp:47 VARIABLE mul_ln47_2063 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2030_fu_12510_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2030 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U26 SOURCE decode.cpp:47 VARIABLE mul_ln47_2064 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2031_fu_12718_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2031 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U27 SOURCE decode.cpp:47 VARIABLE mul_ln47_2065 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2032_fu_12926_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2032 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U33 SOURCE decode.cpp:47 VARIABLE mul_ln47_2066 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2033_fu_13115_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2033 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U101 SOURCE decode.cpp:47 VARIABLE mul_ln47_2067 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2034_fu_11500_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2034 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U76 SOURCE decode.cpp:47 VARIABLE mul_ln47_2068 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2035_fu_11708_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2035 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U50 SOURCE decode.cpp:47 VARIABLE mul_ln47_2069 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2036_fu_11916_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2036 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21ns_60_2_1_U2 SOURCE decode.cpp:47 VARIABLE mul_ln47_2070 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2037_fu_12124_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2037 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32ns_70_2_1_U64 SOURCE decode.cpp:47 VARIABLE mul_ln47_2071 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2038_fu_12329_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2038 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U28 SOURCE decode.cpp:47 VARIABLE mul_ln47_2072 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2039_fu_12536_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2039 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U93 SOURCE decode.cpp:47 VARIABLE mul_ln47_2073 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2040_fu_12744_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2040 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U7 SOURCE decode.cpp:47 VARIABLE mul_ln47_2074 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2041_fu_12952_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2041 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U82 SOURCE decode.cpp:47 VARIABLE mul_ln47_2075 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2042_fu_13141_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2042 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U102 SOURCE decode.cpp:47 VARIABLE mul_ln47_2076 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2043_fu_11318_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2043 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U29 SOURCE decode.cpp:47 VARIABLE mul_ln47_2077 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2044_fu_11526_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2044 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U109 SOURCE decode.cpp:47 VARIABLE mul_ln47_2078 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2045_fu_11734_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2045 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U42 SOURCE decode.cpp:47 VARIABLE mul_ln47_2079 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2046_fu_11942_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2046 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U119 SOURCE decode.cpp:47 VARIABLE mul_ln47_2080 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2047_fu_12150_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2047 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U77 SOURCE decode.cpp:47 VARIABLE mul_ln47_2081 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2048_fu_12354_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2048 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U14 SOURCE decode.cpp:47 VARIABLE mul_ln47_2082 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2049_fu_12562_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2049 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U46 SOURCE decode.cpp:47 VARIABLE mul_ln47_2083 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2050_fu_12770_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2050 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U95 SOURCE decode.cpp:47 VARIABLE mul_ln47_2084 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2051_fu_12978_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2051 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U57 SOURCE decode.cpp:47 VARIABLE mul_ln47_2085 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2052_fu_13215_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2052 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U51 SOURCE decode.cpp:47 VARIABLE mul_ln47_2086 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2053_fu_13268_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2053 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U78 SOURCE decode.cpp:47 VARIABLE mul_ln47_2087 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2054_fu_13476_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2054 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U43 SOURCE decode.cpp:47 VARIABLE mul_ln47_2088 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2055_fu_13684_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2055 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U47 SOURCE decode.cpp:47 VARIABLE mul_ln47_2089 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2056_fu_13892_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2056 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U86 SOURCE decode.cpp:47 VARIABLE mul_ln47_2090 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2057_fu_14100_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2057 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U87 SOURCE decode.cpp:47 VARIABLE mul_ln47_2091 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2058_fu_14308_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2058 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U83 SOURCE decode.cpp:47 VARIABLE mul_ln47_2092 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2059_fu_14516_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2059 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U46 SOURCE decode.cpp:47 VARIABLE mul_ln47_2093 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2060_fu_14724_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2060 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U58 SOURCE decode.cpp:47 VARIABLE mul_ln47_2094 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2061_fu_13294_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2061 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U44 SOURCE decode.cpp:47 VARIABLE mul_ln47_2095 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2062_fu_13502_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2062 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U94 SOURCE decode.cpp:47 VARIABLE mul_ln47_2096 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2063_fu_13710_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2063 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U48 SOURCE decode.cpp:47 VARIABLE mul_ln47_2097 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2064_fu_13918_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2064 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U106 SOURCE decode.cpp:47 VARIABLE mul_ln47_2098 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2065_fu_14126_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2065 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U49 SOURCE decode.cpp:47 VARIABLE mul_ln47_2099 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2066_fu_14334_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2066 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U23 SOURCE decode.cpp:47 VARIABLE mul_ln47_2100 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2067_fu_14542_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2067 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U96 SOURCE decode.cpp:47 VARIABLE mul_ln47_2101 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2068_fu_14750_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2068 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U106 SOURCE decode.cpp:47 VARIABLE mul_ln47_2102 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2069_fu_14932_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2069 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U110 SOURCE decode.cpp:47 VARIABLE mul_ln47_2103 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2070_fu_13320_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2070 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U45 SOURCE decode.cpp:47 VARIABLE mul_ln47_2104 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2071_fu_13528_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2071 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U15 SOURCE decode.cpp:47 VARIABLE mul_ln47_2105 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2072_fu_13736_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2072 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U97 SOURCE decode.cpp:47 VARIABLE mul_ln47_2106 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2073_fu_13944_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2073 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U107 SOURCE decode.cpp:47 VARIABLE mul_ln47_2107 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2074_fu_14152_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2074 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U76 SOURCE decode.cpp:47 VARIABLE mul_ln47_2108 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2075_fu_14360_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2075 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U98 SOURCE decode.cpp:47 VARIABLE mul_ln47_2109 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2076_fu_14568_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2076 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U99 SOURCE decode.cpp:47 VARIABLE mul_ln47_2110 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2077_fu_14776_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2077 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U14 SOURCE decode.cpp:47 VARIABLE mul_ln47_2111 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2078_fu_14958_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2078 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U16 SOURCE decode.cpp:47 VARIABLE mul_ln47_2112 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2079_fu_13346_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2079 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U50 SOURCE decode.cpp:47 VARIABLE mul_ln47_2113 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2080_fu_13554_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2080 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U24 SOURCE decode.cpp:47 VARIABLE mul_ln47_2114 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2081_fu_13762_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2081 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U34 SOURCE decode.cpp:47 VARIABLE mul_ln47_2115 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2082_fu_13970_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2082 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U108 SOURCE decode.cpp:47 VARIABLE mul_ln47_2116 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2083_fu_14178_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2083 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U51 SOURCE decode.cpp:47 VARIABLE mul_ln47_2117 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2084_fu_14386_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2084 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U100 SOURCE decode.cpp:47 VARIABLE mul_ln47_2118 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2085_fu_14594_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2085 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U16 SOURCE decode.cpp:47 VARIABLE mul_ln47_2119 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2086_fu_14802_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2086 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U95 SOURCE decode.cpp:47 VARIABLE mul_ln47_2120 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2087_fu_14984_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2087 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U79 SOURCE decode.cpp:47 VARIABLE mul_ln47_2121 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2088_fu_13372_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2088 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U35 SOURCE decode.cpp:47 VARIABLE mul_ln47_2122 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2089_fu_13580_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2089 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U52 SOURCE decode.cpp:47 VARIABLE mul_ln47_2123 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2090_fu_13788_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2090 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U36 SOURCE decode.cpp:47 VARIABLE mul_ln47_2124 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2091_fu_13996_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2091 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U88 SOURCE decode.cpp:47 VARIABLE mul_ln47_2125 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2092_fu_14204_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2092 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U25 SOURCE decode.cpp:47 VARIABLE mul_ln47_2126 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2093_fu_14412_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2093 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U101 SOURCE decode.cpp:47 VARIABLE mul_ln47_2127 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2094_fu_14620_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2094 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U26 SOURCE decode.cpp:47 VARIABLE mul_ln47_2128 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2095_fu_14828_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2095 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U96 SOURCE decode.cpp:47 VARIABLE mul_ln47_2129 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2096_fu_15010_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2096 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U102 SOURCE decode.cpp:47 VARIABLE mul_ln47_2130 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2097_fu_13398_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2097 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U84 SOURCE decode.cpp:47 VARIABLE mul_ln47_2131 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2098_fu_13606_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2098 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21ns_60_2_1_U2 SOURCE decode.cpp:47 VARIABLE mul_ln47_2132 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2099_fu_13814_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2099 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U27 SOURCE decode.cpp:47 VARIABLE mul_ln47_2133 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2100_fu_14022_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2100 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U57 SOURCE decode.cpp:47 VARIABLE mul_ln47_2134 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2101_fu_14230_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2101 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U9 SOURCE decode.cpp:47 VARIABLE mul_ln47_2135 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2102_fu_14438_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2102 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U10 SOURCE decode.cpp:47 VARIABLE mul_ln47_2136 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2103_fu_14646_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2103 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U89 SOURCE decode.cpp:47 VARIABLE mul_ln47_2137 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2104_fu_14854_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2104 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U22 SOURCE decode.cpp:47 VARIABLE mul_ln47_2138 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2105_fu_15036_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2105 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U115 SOURCE decode.cpp:47 VARIABLE mul_ln47_2139 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2106_fu_13424_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2106 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U116 SOURCE decode.cpp:47 VARIABLE mul_ln47_2140 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2107_fu_13632_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2107 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U90 SOURCE decode.cpp:47 VARIABLE mul_ln47_2141 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2108_fu_13840_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2108 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U28 SOURCE decode.cpp:47 VARIABLE mul_ln47_2142 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2109_fu_14048_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2109 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U53 SOURCE decode.cpp:47 VARIABLE mul_ln47_2143 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2110_fu_14256_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2110 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U17 SOURCE decode.cpp:47 VARIABLE mul_ln47_2144 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2111_fu_14464_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2111 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U11 SOURCE decode.cpp:47 VARIABLE mul_ln47_2145 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2112_fu_14672_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2112 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U5 SOURCE decode.cpp:47 VARIABLE mul_ln47_2146 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2113_fu_14880_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2113 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U97 SOURCE decode.cpp:47 VARIABLE mul_ln47_2147 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2114_fu_15062_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2114 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U37 SOURCE decode.cpp:47 VARIABLE mul_ln47_2148 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2115_fu_13242_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2115 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U103 SOURCE decode.cpp:47 VARIABLE mul_ln47_2149 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2116_fu_13450_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2116 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U38 SOURCE decode.cpp:47 VARIABLE mul_ln47_2150 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2117_fu_13658_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2117 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U117 SOURCE decode.cpp:47 VARIABLE mul_ln47_2151 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2118_fu_13866_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2118 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U54 SOURCE decode.cpp:47 VARIABLE mul_ln47_2152 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2119_fu_14074_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2119 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U29 SOURCE decode.cpp:47 VARIABLE mul_ln47_2153 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2120_fu_14282_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2120 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U7 SOURCE decode.cpp:47 VARIABLE mul_ln47_2154 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2121_fu_14490_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2121 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U8 SOURCE decode.cpp:47 VARIABLE mul_ln47_2155 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2122_fu_14698_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2122 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U86 SOURCE decode.cpp:47 VARIABLE mul_ln47_2156 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2123_fu_14906_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2123 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U109 SOURCE decode.cpp:47 VARIABLE mul_ln47_2157 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2124_fu_15143_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2124 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U55 SOURCE decode.cpp:47 VARIABLE mul_ln47_2158 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2125_fu_15192_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2125 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U118 SOURCE decode.cpp:47 VARIABLE mul_ln47_2159 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2126_fu_15396_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2126 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U110 SOURCE decode.cpp:47 VARIABLE mul_ln47_2160 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2127_fu_15592_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2127 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U9 SOURCE decode.cpp:47 VARIABLE mul_ln47_2161 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2128_fu_15796_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2128 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U47 SOURCE decode.cpp:47 VARIABLE mul_ln47_2162 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2129_fu_16000_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2129 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U33 SOURCE decode.cpp:47 VARIABLE mul_ln47_2163 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2130_fu_16208_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2130 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U87 SOURCE decode.cpp:47 VARIABLE mul_ln47_2164 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2131_fu_16408_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2131 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U95 SOURCE decode.cpp:47 VARIABLE mul_ln47_2165 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2132_fu_16616_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2132 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U111 SOURCE decode.cpp:47 VARIABLE mul_ln47_2166 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2133_fu_15218_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2133 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32ns_70_2_1_U64 SOURCE decode.cpp:47 VARIABLE mul_ln47_2167 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2134_fu_15419_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2134 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U119 SOURCE decode.cpp:47 VARIABLE mul_ln47_2168 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2135_fu_15618_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2135 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U98 SOURCE decode.cpp:47 VARIABLE mul_ln47_2169 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2136_fu_15822_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2136 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U48 SOURCE decode.cpp:47 VARIABLE mul_ln47_2170 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2137_fu_16026_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2137 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U122 SOURCE decode.cpp:47 VARIABLE mul_ln47_2171 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2138_fu_16231_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2138 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U88 SOURCE decode.cpp:47 VARIABLE mul_ln47_2172 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2139_fu_16434_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2139 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U79 SOURCE decode.cpp:47 VARIABLE mul_ln47_2173 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2140_fu_16642_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2140 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U46 SOURCE decode.cpp:47 VARIABLE mul_ln47_2174 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2141_fu_16831_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2141 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U56 SOURCE decode.cpp:47 VARIABLE mul_ln47_2175 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2142_fu_15244_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2142 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U85 SOURCE decode.cpp:47 VARIABLE mul_ln47_2176 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2143_fu_15444_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2143 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U49 SOURCE decode.cpp:47 VARIABLE mul_ln47_2177 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2144_fu_15644_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2144 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U89 SOURCE decode.cpp:47 VARIABLE mul_ln47_2178 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2145_fu_15848_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2145 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U23 SOURCE decode.cpp:47 VARIABLE mul_ln47_2179 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2146_fu_16052_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2146 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U57 SOURCE decode.cpp:47 VARIABLE mul_ln47_2180 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2147_fu_16256_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2147 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U15 SOURCE decode.cpp:47 VARIABLE mul_ln47_2181 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2148_fu_16460_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2148 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U80 SOURCE decode.cpp:47 VARIABLE mul_ln47_2182 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2149_fu_16668_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2149 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U47 SOURCE decode.cpp:47 VARIABLE mul_ln47_2183 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2150_fu_16857_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2150 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U112 SOURCE decode.cpp:47 VARIABLE mul_ln47_2184 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2151_fu_15270_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2151 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U58 SOURCE decode.cpp:47 VARIABLE mul_ln47_2185 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2152_fu_15470_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2152 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U5 SOURCE decode.cpp:47 VARIABLE mul_ln47_2186 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2153_fu_15670_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2153 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U99 SOURCE decode.cpp:47 VARIABLE mul_ln47_2187 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2154_fu_15874_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2154 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U34 SOURCE decode.cpp:47 VARIABLE mul_ln47_2188 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2155_fu_16078_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2155 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U59 SOURCE decode.cpp:47 VARIABLE mul_ln47_2189 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2156_fu_16282_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2156 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U35 SOURCE decode.cpp:47 VARIABLE mul_ln47_2190 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2157_fu_16486_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2157 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U100 SOURCE decode.cpp:47 VARIABLE mul_ln47_2191 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2158_fu_16694_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2158 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U14 SOURCE decode.cpp:47 VARIABLE mul_ln47_2192 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2159_fu_16883_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2159 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U107 SOURCE decode.cpp:47 VARIABLE mul_ln47_2193 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2160_fu_15296_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2160 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32ns_70_2_1_U64 SOURCE decode.cpp:47 VARIABLE mul_ln47_2194 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2161_fu_15493_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2161 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32ns_70_2_1_U65 SOURCE decode.cpp:47 VARIABLE mul_ln47_2195 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2162_fu_15693_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2162 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U10 SOURCE decode.cpp:47 VARIABLE mul_ln47_2196 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2163_fu_15900_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2163 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U11 SOURCE decode.cpp:47 VARIABLE mul_ln47_2197 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2164_fu_16104_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2164 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U36 SOURCE decode.cpp:47 VARIABLE mul_ln47_2198 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2165_fu_16308_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2165 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U90 SOURCE decode.cpp:47 VARIABLE mul_ln47_2199 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2166_fu_16512_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2166 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U37 SOURCE decode.cpp:47 VARIABLE mul_ln47_2200 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2167_fu_16720_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2167 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U7 SOURCE decode.cpp:47 VARIABLE mul_ln47_2201 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2168_fu_16909_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2168 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U81 SOURCE decode.cpp:47 VARIABLE mul_ln47_2202 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2169_fu_15322_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2169 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U76 SOURCE decode.cpp:47 VARIABLE mul_ln47_2203 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2170_fu_15518_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2170 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U115 SOURCE decode.cpp:47 VARIABLE mul_ln47_2204 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2171_fu_15718_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2171 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U12 SOURCE decode.cpp:47 VARIABLE mul_ln47_2205 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2172_fu_15926_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2172 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U101 SOURCE decode.cpp:47 VARIABLE mul_ln47_2206 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2173_fu_16130_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2173 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U66 SOURCE decode.cpp:47 VARIABLE mul_ln47_2207 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2174_fu_16331_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2174 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U16 SOURCE decode.cpp:47 VARIABLE mul_ln47_2208 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2175_fu_16538_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2175 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U75 SOURCE decode.cpp:47 VARIABLE mul_ln47_2209 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2176_fu_16746_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2176 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U115 SOURCE decode.cpp:47 VARIABLE mul_ln47_2210 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2177_fu_16935_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2177 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_33s_70_2_1_U123 SOURCE decode.cpp:47 VARIABLE mul_ln47_2211 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2178_fu_15345_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2178 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U67 SOURCE decode.cpp:47 VARIABLE mul_ln47_2212 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2179_fu_15541_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2179 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U60 SOURCE decode.cpp:47 VARIABLE mul_ln47_2213 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2180_fu_15744_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2180 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U24 SOURCE decode.cpp:47 VARIABLE mul_ln47_2214 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2181_fu_15952_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2181 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U50 SOURCE decode.cpp:47 VARIABLE mul_ln47_2215 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2182_fu_16156_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2182 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U38 SOURCE decode.cpp:47 VARIABLE mul_ln47_2216 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2183_fu_16356_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2183 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U108 SOURCE decode.cpp:47 VARIABLE mul_ln47_2217 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2184_fu_16564_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2184 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U51 SOURCE decode.cpp:47 VARIABLE mul_ln47_2218 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2185_fu_16772_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2185 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U106 SOURCE decode.cpp:47 VARIABLE mul_ln47_2219 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2186_fu_16961_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2186 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U68 SOURCE decode.cpp:47 VARIABLE mul_ln47_2220 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2187_fu_15167_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2187 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U25 SOURCE decode.cpp:47 VARIABLE mul_ln47_2221 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2188_fu_15370_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2188 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U61 SOURCE decode.cpp:47 VARIABLE mul_ln47_2222 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2189_fu_15566_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2189 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U62 SOURCE decode.cpp:47 VARIABLE mul_ln47_2223 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2190_fu_15770_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2190 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U69 SOURCE decode.cpp:47 VARIABLE mul_ln47_2224 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2191_fu_15975_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2191 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U102 SOURCE decode.cpp:47 VARIABLE mul_ln47_2225 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2192_fu_16182_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2192 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U15 SOURCE decode.cpp:47 VARIABLE mul_ln47_2226 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2193_fu_16382_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2193 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U33 SOURCE decode.cpp:47 VARIABLE mul_ln47_2227 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2194_fu_16590_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2194 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U48 SOURCE decode.cpp:47 VARIABLE mul_ln47_2228 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2195_fu_16798_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2195 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U91 SOURCE decode.cpp:47 VARIABLE mul_ln47_2229 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2196_fu_17035_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2196 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U26 SOURCE decode.cpp:47 VARIABLE mul_ln47_2230 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2197_fu_17088_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2197 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U13 SOURCE decode.cpp:47 VARIABLE mul_ln47_2231 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2198_fu_17296_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2198 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U52 SOURCE decode.cpp:47 VARIABLE mul_ln47_2232 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2199_fu_17504_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2199 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U107 SOURCE decode.cpp:47 VARIABLE mul_ln47_2233 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2200_fu_17708_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2200 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U57 SOURCE decode.cpp:47 VARIABLE mul_ln47_2234 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2201_fu_17916_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2201 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U16 SOURCE decode.cpp:47 VARIABLE mul_ln47_2235 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2202_fu_18116_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2202 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U108 SOURCE decode.cpp:47 VARIABLE mul_ln47_2236 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2203_fu_18324_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2203 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U95 SOURCE decode.cpp:47 VARIABLE mul_ln47_2237 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2204_fu_18532_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2204 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U53 SOURCE decode.cpp:47 VARIABLE mul_ln47_2238 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2205_fu_17114_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2205 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U54 SOURCE decode.cpp:47 VARIABLE mul_ln47_2239 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2206_fu_17322_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2206 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U39 SOURCE decode.cpp:47 VARIABLE mul_ln47_2240 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2207_fu_17530_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2207 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U96 SOURCE decode.cpp:47 VARIABLE mul_ln47_2241 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2208_fu_17734_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2208 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32ns_70_2_1_U64 SOURCE decode.cpp:47 VARIABLE mul_ln47_2242 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2209_fu_17939_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2209 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U5 SOURCE decode.cpp:47 VARIABLE mul_ln47_2243 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2210_fu_18142_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2210 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U17 SOURCE decode.cpp:47 VARIABLE mul_ln47_2244 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2211_fu_18350_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2211 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U34 SOURCE decode.cpp:47 VARIABLE mul_ln47_2245 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2212_fu_18558_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2212 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U33 SOURCE decode.cpp:47 VARIABLE mul_ln47_2246 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2213_fu_18747_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2213 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U63 SOURCE decode.cpp:47 VARIABLE mul_ln47_2247 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2214_fu_17140_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2214 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U103 SOURCE decode.cpp:47 VARIABLE mul_ln47_2248 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2215_fu_17348_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2215 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U97 SOURCE decode.cpp:47 VARIABLE mul_ln47_2249 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2216_fu_17556_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2216 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U35 SOURCE decode.cpp:47 VARIABLE mul_ln47_2250 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2217_fu_17760_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2217 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32ns_70_2_1_U65 SOURCE decode.cpp:47 VARIABLE mul_ln47_2251 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2218_fu_17961_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2218 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U86 SOURCE decode.cpp:47 VARIABLE mul_ln47_2252 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2219_fu_18168_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2219 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U81 SOURCE decode.cpp:47 VARIABLE mul_ln47_2253 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2220_fu_18376_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2220 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U109 SOURCE decode.cpp:47 VARIABLE mul_ln47_2254 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2221_fu_18584_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2221 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U106 SOURCE decode.cpp:47 VARIABLE mul_ln47_2255 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2222_fu_18773_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2222 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U27 SOURCE decode.cpp:47 VARIABLE mul_ln47_2256 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2223_fu_17166_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2223 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U6 SOURCE decode.cpp:47 VARIABLE mul_ln47_2257 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2224_fu_17374_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2224 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U98 SOURCE decode.cpp:47 VARIABLE mul_ln47_2258 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2225_fu_17582_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2225 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U87 SOURCE decode.cpp:47 VARIABLE mul_ln47_2259 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2226_fu_17786_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2226 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U73 SOURCE decode.cpp:47 VARIABLE mul_ln47_2260 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2227_fu_17986_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2227 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U36 SOURCE decode.cpp:47 VARIABLE mul_ln47_2261 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2228_fu_18194_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2228 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U82 SOURCE decode.cpp:47 VARIABLE mul_ln47_2262 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2229_fu_18402_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2229 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U8 SOURCE decode.cpp:47 VARIABLE mul_ln47_2263 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2230_fu_18610_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2230 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U96 SOURCE decode.cpp:47 VARIABLE mul_ln47_2264 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2231_fu_18799_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2231 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U58 SOURCE decode.cpp:47 VARIABLE mul_ln47_2265 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2232_fu_17192_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2232 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U116 SOURCE decode.cpp:47 VARIABLE mul_ln47_2266 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2233_fu_17400_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2233 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U79 SOURCE decode.cpp:47 VARIABLE mul_ln47_2267 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2234_fu_17608_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2234 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U74 SOURCE decode.cpp:47 VARIABLE mul_ln47_2268 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2235_fu_17812_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2235 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U37 SOURCE decode.cpp:47 VARIABLE mul_ln47_2269 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2236_fu_18012_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2236 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U18 SOURCE decode.cpp:47 VARIABLE mul_ln47_2270 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2237_fu_18220_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2237 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U117 SOURCE decode.cpp:47 VARIABLE mul_ln47_2271 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2238_fu_18428_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2238 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U19 SOURCE decode.cpp:47 VARIABLE mul_ln47_2272 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2239_fu_18636_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2239 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U97 SOURCE decode.cpp:47 VARIABLE mul_ln47_2273 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2240_fu_18825_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2240 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U38 SOURCE decode.cpp:47 VARIABLE mul_ln47_2274 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2241_fu_17218_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2241 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U99 SOURCE decode.cpp:47 VARIABLE mul_ln47_2275 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2242_fu_17426_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2242 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23ns_62_2_1_U4 SOURCE decode.cpp:47 VARIABLE mul_ln47_2276 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2243_fu_17634_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2243 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U20 SOURCE decode.cpp:47 VARIABLE mul_ln47_2277 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2244_fu_17838_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2244 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U22 SOURCE decode.cpp:47 VARIABLE mul_ln47_2278 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2245_fu_18038_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2245 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U83 SOURCE decode.cpp:47 VARIABLE mul_ln47_2279 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2246_fu_18246_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2246 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U49 SOURCE decode.cpp:47 VARIABLE mul_ln47_2280 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2247_fu_18454_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2247 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U21 SOURCE decode.cpp:47 VARIABLE mul_ln47_2281 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2248_fu_18662_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2248 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U98 SOURCE decode.cpp:47 VARIABLE mul_ln47_2282 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2249_fu_18851_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2249 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U59 SOURCE decode.cpp:47 VARIABLE mul_ln47_2283 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2250_fu_17244_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2250 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U23 SOURCE decode.cpp:47 VARIABLE mul_ln47_2284 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2251_fu_17452_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2251 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U50 SOURCE decode.cpp:47 VARIABLE mul_ln47_2285 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2252_fu_17660_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2252 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U100 SOURCE decode.cpp:47 VARIABLE mul_ln47_2286 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2253_fu_17864_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2253 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U39 SOURCE decode.cpp:47 VARIABLE mul_ln47_2287 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2254_fu_18064_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2254 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U24 SOURCE decode.cpp:47 VARIABLE mul_ln47_2288 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2255_fu_18272_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2255 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U51 SOURCE decode.cpp:47 VARIABLE mul_ln47_2289 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2256_fu_18480_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2256 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U60 SOURCE decode.cpp:47 VARIABLE mul_ln47_2290 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2257_fu_18688_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2257 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U22 SOURCE decode.cpp:47 VARIABLE mul_ln47_2291 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2258_fu_18877_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2258 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U25 SOURCE decode.cpp:47 VARIABLE mul_ln47_2292 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2259_fu_17062_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2259 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U110 SOURCE decode.cpp:47 VARIABLE mul_ln47_2293 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2260_fu_17270_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2260 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U26 SOURCE decode.cpp:47 VARIABLE mul_ln47_2294 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2261_fu_17478_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2261 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U66 SOURCE decode.cpp:47 VARIABLE mul_ln47_2295 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2262_fu_17683_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2262 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U40 SOURCE decode.cpp:47 VARIABLE mul_ln47_2296 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2263_fu_17890_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2263 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U111 SOURCE decode.cpp:47 VARIABLE mul_ln47_2297 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2264_fu_18090_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2264 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U107 SOURCE decode.cpp:47 VARIABLE mul_ln47_2298 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2265_fu_18298_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2265 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U115 SOURCE decode.cpp:47 VARIABLE mul_ln47_2299 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2266_fu_18506_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2266 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U79 SOURCE decode.cpp:47 VARIABLE mul_ln47_2300 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2267_fu_18714_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2267 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U52 SOURCE decode.cpp:47 VARIABLE mul_ln47_2301 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2268_fu_18951_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2268 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U101 SOURCE decode.cpp:47 VARIABLE mul_ln47_2302 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2269_fu_19004_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2269 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U27 SOURCE decode.cpp:47 VARIABLE mul_ln47_2303 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2270_fu_19212_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2270 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U41 SOURCE decode.cpp:47 VARIABLE mul_ln47_2304 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2271_fu_19420_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2271 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U116 SOURCE decode.cpp:47 VARIABLE mul_ln47_2305 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2272_fu_19628_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2272 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U46 SOURCE decode.cpp:47 VARIABLE mul_ln47_2306 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2273_fu_19836_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2273 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U5 SOURCE decode.cpp:47 VARIABLE mul_ln47_2307 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2274_fu_20040_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2274 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U47 SOURCE decode.cpp:47 VARIABLE mul_ln47_2308 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2275_fu_20248_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2275 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U86 SOURCE decode.cpp:47 VARIABLE mul_ln47_2309 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2276_fu_20456_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2276 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U102 SOURCE decode.cpp:47 VARIABLE mul_ln47_2310 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2277_fu_19030_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2277 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U112 SOURCE decode.cpp:47 VARIABLE mul_ln47_2311 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2278_fu_19238_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2278 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U88 SOURCE decode.cpp:47 VARIABLE mul_ln47_2312 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2279_fu_19446_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2279 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U7 SOURCE decode.cpp:47 VARIABLE mul_ln47_2313 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2280_fu_19654_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2280 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U117 SOURCE decode.cpp:47 VARIABLE mul_ln47_2314 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2281_fu_19862_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2281 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U34 SOURCE decode.cpp:47 VARIABLE mul_ln47_2315 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2282_fu_20066_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2282 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U81 SOURCE decode.cpp:47 VARIABLE mul_ln47_2316 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2283_fu_20274_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2283 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U48 SOURCE decode.cpp:47 VARIABLE mul_ln47_2317 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2284_fu_20482_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2284 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U87 SOURCE decode.cpp:47 VARIABLE mul_ln47_2318 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2285_fu_20671_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2285 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U53 SOURCE decode.cpp:47 VARIABLE mul_ln47_2319 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2286_fu_19056_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2286 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U28 SOURCE decode.cpp:47 VARIABLE mul_ln47_2320 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2287_fu_19264_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2287 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U23 SOURCE decode.cpp:47 VARIABLE mul_ln47_2321 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2288_fu_19472_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2288 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U35 SOURCE decode.cpp:47 VARIABLE mul_ln47_2322 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2289_fu_19680_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2289 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U57 SOURCE decode.cpp:47 VARIABLE mul_ln47_2323 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2290_fu_19888_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2290 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U108 SOURCE decode.cpp:47 VARIABLE mul_ln47_2324 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2291_fu_20092_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2291 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U86 SOURCE decode.cpp:47 VARIABLE mul_ln47_2325 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2292_fu_20300_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2292 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U109 SOURCE decode.cpp:47 VARIABLE mul_ln47_2326 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2293_fu_20508_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2293 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U33 SOURCE decode.cpp:47 VARIABLE mul_ln47_2327 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2294_fu_20697_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2294 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U29 SOURCE decode.cpp:47 VARIABLE mul_ln47_2328 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2295_fu_19082_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2295 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U49 SOURCE decode.cpp:47 VARIABLE mul_ln47_2329 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2296_fu_19290_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2296 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U82 SOURCE decode.cpp:47 VARIABLE mul_ln47_2330 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2297_fu_19498_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2297 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U24 SOURCE decode.cpp:47 VARIABLE mul_ln47_2331 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2298_fu_19706_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2298 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U58 SOURCE decode.cpp:47 VARIABLE mul_ln47_2332 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2299_fu_19914_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2299 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U8 SOURCE decode.cpp:47 VARIABLE mul_ln47_2333 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2300_fu_20118_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2300 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U14 SOURCE decode.cpp:47 VARIABLE mul_ln47_2334 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2301_fu_20326_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2301 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U36 SOURCE decode.cpp:47 VARIABLE mul_ln47_2335 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2302_fu_20534_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2302 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U14 SOURCE decode.cpp:47 VARIABLE mul_ln47_2336 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2303_fu_20723_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2303 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U118 SOURCE decode.cpp:47 VARIABLE mul_ln47_2337 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2304_fu_19108_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2304 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U15 SOURCE decode.cpp:47 VARIABLE mul_ln47_2338 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2305_fu_19316_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2305 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U25 SOURCE decode.cpp:47 VARIABLE mul_ln47_2339 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2306_fu_19524_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2306 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U99 SOURCE decode.cpp:47 VARIABLE mul_ln47_2340 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2307_fu_19732_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2307 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U119 SOURCE decode.cpp:47 VARIABLE mul_ln47_2341 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2308_fu_19940_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2308 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U37 SOURCE decode.cpp:47 VARIABLE mul_ln47_2342 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2309_fu_20144_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2309 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U80 SOURCE decode.cpp:47 VARIABLE mul_ln47_2343 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2310_fu_20352_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2310 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U87 SOURCE decode.cpp:47 VARIABLE mul_ln47_2344 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2311_fu_20560_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2311 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U34 SOURCE decode.cpp:47 VARIABLE mul_ln47_2345 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2312_fu_20749_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2312 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U16 SOURCE decode.cpp:47 VARIABLE mul_ln47_2346 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2313_fu_19134_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2313 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U38 SOURCE decode.cpp:47 VARIABLE mul_ln47_2347 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2314_fu_19342_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2314 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_19ns_58_2_1_U1 SOURCE decode.cpp:47 VARIABLE mul_ln47_2348 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2315_fu_19550_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2315 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U39 SOURCE decode.cpp:47 VARIABLE mul_ln47_2349 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2316_fu_19758_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2316 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U120 SOURCE decode.cpp:47 VARIABLE mul_ln47_2350 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2317_fu_19966_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2317 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U9 SOURCE decode.cpp:47 VARIABLE mul_ln47_2351 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2318_fu_20170_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2318 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U88 SOURCE decode.cpp:47 VARIABLE mul_ln47_2352 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2319_fu_20378_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2319 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U100 SOURCE decode.cpp:47 VARIABLE mul_ln47_2353 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2320_fu_20586_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2320 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U79 SOURCE decode.cpp:47 VARIABLE mul_ln47_2354 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2321_fu_20775_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2321 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U89 SOURCE decode.cpp:47 VARIABLE mul_ln47_2355 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2322_fu_19160_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2322 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U50 SOURCE decode.cpp:47 VARIABLE mul_ln47_2356 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2323_fu_19368_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2323 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U101 SOURCE decode.cpp:47 VARIABLE mul_ln47_2357 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2324_fu_19576_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2324 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U51 SOURCE decode.cpp:47 VARIABLE mul_ln47_2358 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2325_fu_19784_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2325 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U122 SOURCE decode.cpp:47 VARIABLE mul_ln47_2359 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2326_fu_19989_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2326 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U52 SOURCE decode.cpp:47 VARIABLE mul_ln47_2360 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2327_fu_20196_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2327 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U90 SOURCE decode.cpp:47 VARIABLE mul_ln47_2361 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2328_fu_20404_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2328 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U83 SOURCE decode.cpp:47 VARIABLE mul_ln47_2362 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2329_fu_20612_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2329 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U76 SOURCE decode.cpp:47 VARIABLE mul_ln47_2363 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2330_fu_20801_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2330 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U102 SOURCE decode.cpp:47 VARIABLE mul_ln47_2364 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2331_fu_18978_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2331 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U91 SOURCE decode.cpp:47 VARIABLE mul_ln47_2365 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2332_fu_19186_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2332 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U17 SOURCE decode.cpp:47 VARIABLE mul_ln47_2366 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2333_fu_19394_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2333 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U59 SOURCE decode.cpp:47 VARIABLE mul_ln47_2367 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2334_fu_19602_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2334 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U110 SOURCE decode.cpp:47 VARIABLE mul_ln47_2368 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2335_fu_19810_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2335 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U103 SOURCE decode.cpp:47 VARIABLE mul_ln47_2369 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2336_fu_20014_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2336 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U5 SOURCE decode.cpp:47 VARIABLE mul_ln47_2370 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2337_fu_20222_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2337 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U46 SOURCE decode.cpp:47 VARIABLE mul_ln47_2371 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2338_fu_20430_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2338 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U7 SOURCE decode.cpp:47 VARIABLE mul_ln47_2372 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2339_fu_20638_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2339 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U40 SOURCE decode.cpp:47 VARIABLE mul_ln47_2373 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2340_fu_20875_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2340 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U26 SOURCE decode.cpp:47 VARIABLE mul_ln47_2374 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2341_fu_20928_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2341 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U104 SOURCE decode.cpp:47 VARIABLE mul_ln47_2375 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2342_fu_21136_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2342 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U60 SOURCE decode.cpp:47 VARIABLE mul_ln47_2376 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2343_fu_21344_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2343 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U57 SOURCE decode.cpp:47 VARIABLE mul_ln47_2377 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2344_fu_21552_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2344 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U22 SOURCE decode.cpp:47 VARIABLE mul_ln47_2378 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2345_fu_21760_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2345 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U6 SOURCE decode.cpp:47 VARIABLE mul_ln47_2379 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2346_fu_21968_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2346 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U35 SOURCE decode.cpp:47 VARIABLE mul_ln47_2380 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2347_fu_22176_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2347 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U90 SOURCE decode.cpp:47 VARIABLE mul_ln47_2381 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2348_fu_22384_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2348 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U27 SOURCE decode.cpp:47 VARIABLE mul_ln47_2382 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2349_fu_20954_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2349 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U41 SOURCE decode.cpp:47 VARIABLE mul_ln47_2383 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2350_fu_21162_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2350 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U42 SOURCE decode.cpp:47 VARIABLE mul_ln47_2384 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2351_fu_21370_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2351 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U47 SOURCE decode.cpp:47 VARIABLE mul_ln47_2385 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2352_fu_21578_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2352 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U48 SOURCE decode.cpp:47 VARIABLE mul_ln47_2386 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2353_fu_21786_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2353 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U49 SOURCE decode.cpp:47 VARIABLE mul_ln47_2387 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2354_fu_21994_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2354 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U50 SOURCE decode.cpp:47 VARIABLE mul_ln47_2388 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2355_fu_22202_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2355 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U81 SOURCE decode.cpp:47 VARIABLE mul_ln47_2389 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2356_fu_22410_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2356 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U9 SOURCE decode.cpp:47 VARIABLE mul_ln47_2390 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2357_fu_22606_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2357 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U92 SOURCE decode.cpp:47 VARIABLE mul_ln47_2391 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2358_fu_20980_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2358 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U105 SOURCE decode.cpp:47 VARIABLE mul_ln47_2392 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2359_fu_21188_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2359 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U95 SOURCE decode.cpp:47 VARIABLE mul_ln47_2393 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2360_fu_21396_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2360 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U23 SOURCE decode.cpp:47 VARIABLE mul_ln47_2394 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2361_fu_21604_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2361 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U58 SOURCE decode.cpp:47 VARIABLE mul_ln47_2395 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2362_fu_21812_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2362 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U96 SOURCE decode.cpp:47 VARIABLE mul_ln47_2396 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2363_fu_22020_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2363 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U51 SOURCE decode.cpp:47 VARIABLE mul_ln47_2397 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2364_fu_22228_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2364 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U97 SOURCE decode.cpp:47 VARIABLE mul_ln47_2398 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2365_fu_22436_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2365 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U16 SOURCE decode.cpp:47 VARIABLE mul_ln47_2399 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2366_fu_22632_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2366 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U43 SOURCE decode.cpp:47 VARIABLE mul_ln47_2400 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2367_fu_21006_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2367 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U59 SOURCE decode.cpp:47 VARIABLE mul_ln47_2401 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2368_fu_21214_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2368 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U115 SOURCE decode.cpp:47 VARIABLE mul_ln47_2402 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2369_fu_21422_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2369 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U60 SOURCE decode.cpp:47 VARIABLE mul_ln47_2403 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2370_fu_21630_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2370 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U36 SOURCE decode.cpp:47 VARIABLE mul_ln47_2404 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2371_fu_21838_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2371 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U82 SOURCE decode.cpp:47 VARIABLE mul_ln47_2405 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2372_fu_22046_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2372 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U24 SOURCE decode.cpp:47 VARIABLE mul_ln47_2406 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2373_fu_22254_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2373 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U98 SOURCE decode.cpp:47 VARIABLE mul_ln47_2407 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2374_fu_22462_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2374 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U10 SOURCE decode.cpp:47 VARIABLE mul_ln47_2408 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2375_fu_22658_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2375 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U99 SOURCE decode.cpp:47 VARIABLE mul_ln47_2409 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2376_fu_21032_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2376 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U52 SOURCE decode.cpp:47 VARIABLE mul_ln47_2410 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2377_fu_21240_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2377 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U100 SOURCE decode.cpp:47 VARIABLE mul_ln47_2411 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2378_fu_21448_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2378 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U53 SOURCE decode.cpp:47 VARIABLE mul_ln47_2412 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2379_fu_21656_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2379 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U83 SOURCE decode.cpp:47 VARIABLE mul_ln47_2413 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2380_fu_21864_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2380 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U37 SOURCE decode.cpp:47 VARIABLE mul_ln47_2414 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2381_fu_22072_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2381 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U38 SOURCE decode.cpp:47 VARIABLE mul_ln47_2415 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2382_fu_22280_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2382 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U84 SOURCE decode.cpp:47 VARIABLE mul_ln47_2416 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2383_fu_22488_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2383 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U43 SOURCE decode.cpp:47 VARIABLE mul_ln47_2417 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2384_fu_22684_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2384 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U25 SOURCE decode.cpp:47 VARIABLE mul_ln47_2418 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2385_fu_21058_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2385 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U54 SOURCE decode.cpp:47 VARIABLE mul_ln47_2419 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2386_fu_21266_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2386 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U101 SOURCE decode.cpp:47 VARIABLE mul_ln47_2420 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2387_fu_21474_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2387 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U26 SOURCE decode.cpp:47 VARIABLE mul_ln47_2421 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2388_fu_21682_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2388 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U61 SOURCE decode.cpp:47 VARIABLE mul_ln47_2422 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2389_fu_21890_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2389 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U39 SOURCE decode.cpp:47 VARIABLE mul_ln47_2423 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2390_fu_22098_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2390 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U40 SOURCE decode.cpp:47 VARIABLE mul_ln47_2424 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2391_fu_22306_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2391 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U8 SOURCE decode.cpp:47 VARIABLE mul_ln47_2425 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2392_fu_22514_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2392 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U11 SOURCE decode.cpp:47 VARIABLE mul_ln47_2426 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2393_fu_22710_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2393 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U106 SOURCE decode.cpp:47 VARIABLE mul_ln47_2427 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2394_fu_21084_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2394 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U116 SOURCE decode.cpp:47 VARIABLE mul_ln47_2428 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2395_fu_21292_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2395 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U107 SOURCE decode.cpp:47 VARIABLE mul_ln47_2429 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2396_fu_21500_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2396 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U62 SOURCE decode.cpp:47 VARIABLE mul_ln47_2430 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2397_fu_21708_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2397 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U55 SOURCE decode.cpp:47 VARIABLE mul_ln47_2431 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2398_fu_21916_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2398 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U88 SOURCE decode.cpp:47 VARIABLE mul_ln47_2432 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2399_fu_22124_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2399 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U56 SOURCE decode.cpp:47 VARIABLE mul_ln47_2433 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2400_fu_22332_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2400 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U27 SOURCE decode.cpp:47 VARIABLE mul_ln47_2434 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2401_fu_22540_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2401 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U29 SOURCE decode.cpp:47 VARIABLE mul_ln47_2435 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2402_fu_22736_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2402 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U63 SOURCE decode.cpp:47 VARIABLE mul_ln47_2436 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2403_fu_20902_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2403 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U28 SOURCE decode.cpp:47 VARIABLE mul_ln47_2437 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2404_fu_21110_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2404 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U41 SOURCE decode.cpp:47 VARIABLE mul_ln47_2438 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2405_fu_21318_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2405 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U42 SOURCE decode.cpp:47 VARIABLE mul_ln47_2439 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2406_fu_21526_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2406 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U75 SOURCE decode.cpp:47 VARIABLE mul_ln47_2440 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2407_fu_21734_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2407 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U15 SOURCE decode.cpp:47 VARIABLE mul_ln47_2441 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2408_fu_21942_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2408 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U108 SOURCE decode.cpp:47 VARIABLE mul_ln47_2442 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2409_fu_22150_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2409 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U89 SOURCE decode.cpp:47 VARIABLE mul_ln47_2443 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2410_fu_22358_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2410 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U30 SOURCE decode.cpp:47 VARIABLE mul_ln47_2444 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2411_fu_22566_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2411 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_fu_22797_p2 SOURCE decode.cpp:63 VARIABLE a LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_22802_p2 SOURCE ./activation.h:7 VARIABLE add_ln7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_8_fu_22857_p2 SOURCE decode.cpp:63 VARIABLE a_8 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_8_fu_22862_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_8 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_9_fu_22885_p2 SOURCE decode.cpp:63 VARIABLE a_9 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_9_fu_22890_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_9 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_10_fu_22913_p2 SOURCE decode.cpp:63 VARIABLE a_10 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_10_fu_22918_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_10 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_11_fu_22941_p2 SOURCE decode.cpp:63 VARIABLE a_11 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_11_fu_22946_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_11 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_12_fu_22969_p2 SOURCE decode.cpp:63 VARIABLE a_12 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_12_fu_22974_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_12 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_13_fu_22997_p2 SOURCE decode.cpp:63 VARIABLE a_13 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_13_fu_23002_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_13 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_14_fu_22825_p2 SOURCE decode.cpp:63 VARIABLE a_14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_14_fu_22830_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_4124_p2 SOURCE decode.cpp:15 VARIABLE add_ln15 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 467 BRAM 0 URAM 0}} upsamp4 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME upsam_buf4_U SOURCE decode.cpp:121 VARIABLE upsam_buf4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_266_p2 SOURCE decode.cpp:76 VARIABLE add_ln76 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_3_fu_292_p2 SOURCE decode.cpp:76 VARIABLE add_ln76_3 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_411_p2 SOURCE decode.cpp:84 VARIABLE add_ln84 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cona_col_3_fu_430_p2 SOURCE decode.cpp:77 VARIABLE cona_col_3 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 3 URAM 0}} conv5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_3407_p2 SOURCE decode.cpp:14 VARIABLE add_ln14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_3_fu_3463_p2 SOURCE decode.cpp:14 VARIABLE add_ln14_3 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U260 SOURCE decode.cpp:47 VARIABLE mul_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U261 SOURCE decode.cpp:47 VARIABLE mul_ln47_1295 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_5387_p2 SOURCE decode.cpp:47 VARIABLE add_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U268 SOURCE decode.cpp:47 VARIABLE mul_ln47_1296 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1278_fu_6227_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1278 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U218 SOURCE decode.cpp:47 VARIABLE mul_ln47_1297 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1279_fu_6255_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1279 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U219 SOURCE decode.cpp:47 VARIABLE mul_ln47_1298 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1280_fu_7107_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1280 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U260 SOURCE decode.cpp:47 VARIABLE mul_ln47_1299 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1281_fu_7935_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1281 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U180 SOURCE decode.cpp:47 VARIABLE mul_ln47_1300 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1282_fu_8772_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1282 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U220 SOURCE decode.cpp:47 VARIABLE mul_ln47_1301 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1283_fu_9536_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1283 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U278 SOURCE decode.cpp:47 VARIABLE mul_ln47_1302 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1284_fu_10057_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1284 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U278 SOURCE decode.cpp:47 VARIABLE mul_ln47_1303 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U252 SOURCE decode.cpp:47 VARIABLE mul_ln47_1304 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1285_fu_5441_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1285 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U269 SOURCE decode.cpp:47 VARIABLE mul_ln47_1305 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1286_fu_6286_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1286 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U279 SOURCE decode.cpp:47 VARIABLE mul_ln47_1306 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1287_fu_7133_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1287 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U202 SOURCE decode.cpp:47 VARIABLE mul_ln47_1307 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1288_fu_7961_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1288 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U254 SOURCE decode.cpp:47 VARIABLE mul_ln47_1308 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1289_fu_8798_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1289 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U195 SOURCE decode.cpp:47 VARIABLE mul_ln47_1309 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1290_fu_9562_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1290 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U232 SOURCE decode.cpp:47 VARIABLE mul_ln47_1310 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1291_fu_10083_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1291 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U195 SOURCE decode.cpp:47 VARIABLE mul_ln47_1311 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1292_fu_10387_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1292 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U268 SOURCE decode.cpp:47 VARIABLE mul_ln47_1312 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U269 SOURCE decode.cpp:47 VARIABLE mul_ln47_1313 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1293_fu_5472_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1293 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U278 SOURCE decode.cpp:47 VARIABLE mul_ln47_1314 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1294_fu_6317_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1294 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U280 SOURCE decode.cpp:47 VARIABLE mul_ln47_1315 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1295_fu_7159_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1295 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U203 SOURCE decode.cpp:47 VARIABLE mul_ln47_1316 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1296_fu_7987_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1296 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U232 SOURCE decode.cpp:47 VARIABLE mul_ln47_1317 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1297_fu_8824_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1297 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U256 SOURCE decode.cpp:47 VARIABLE mul_ln47_1318 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1298_fu_9588_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1298 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U221 SOURCE decode.cpp:47 VARIABLE mul_ln47_1319 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1299_fu_10109_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1299 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U218 SOURCE decode.cpp:47 VARIABLE mul_ln47_1320 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1300_fu_10414_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1300 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U281 SOURCE decode.cpp:47 VARIABLE mul_ln47_1321 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U270 SOURCE decode.cpp:47 VARIABLE mul_ln47_1322 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1301_fu_5503_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1301 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U195 SOURCE decode.cpp:47 VARIABLE mul_ln47_1323 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1302_fu_6348_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1302 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U196 SOURCE decode.cpp:47 VARIABLE mul_ln47_1324 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1303_fu_7185_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1303 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U233 SOURCE decode.cpp:47 VARIABLE mul_ln47_1325 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1304_fu_8013_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1304 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U202 SOURCE decode.cpp:47 VARIABLE mul_ln47_1326 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1305_fu_8850_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1305 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21ns_60_2_1_U174 SOURCE decode.cpp:47 VARIABLE mul_ln47_1327 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1306_fu_9614_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1306 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U271 SOURCE decode.cpp:47 VARIABLE mul_ln47_1328 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1307_fu_10135_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1307 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U260 SOURCE decode.cpp:47 VARIABLE mul_ln47_1329 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1308_fu_10440_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1308 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U234 SOURCE decode.cpp:47 VARIABLE mul_ln47_1330 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U181 SOURCE decode.cpp:47 VARIABLE mul_ln47_1331 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1309_fu_5533_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1309 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U218 SOURCE decode.cpp:47 VARIABLE mul_ln47_1332 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1310_fu_6374_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1310 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U282 SOURCE decode.cpp:47 VARIABLE mul_ln47_1333 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1311_fu_7211_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1311 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U292 SOURCE decode.cpp:47 VARIABLE mul_ln47_1334 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1312_fu_8039_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1312 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U256 SOURCE decode.cpp:47 VARIABLE mul_ln47_1335 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1313_fu_8876_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1313 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U272 SOURCE decode.cpp:47 VARIABLE mul_ln47_1336 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1314_fu_9640_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1314 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U222 SOURCE decode.cpp:47 VARIABLE mul_ln47_1337 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1315_fu_10161_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1315 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U219 SOURCE decode.cpp:47 VARIABLE mul_ln47_1338 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1316_fu_10466_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1316 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U182 SOURCE decode.cpp:47 VARIABLE mul_ln47_1339 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U223 SOURCE decode.cpp:47 VARIABLE mul_ln47_1340 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1317_fu_5560_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1317 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U196 SOURCE decode.cpp:47 VARIABLE mul_ln47_1341 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1318_fu_6404_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1318 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U204 SOURCE decode.cpp:47 VARIABLE mul_ln47_1342 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1319_fu_7237_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1319 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U293 SOURCE decode.cpp:47 VARIABLE mul_ln47_1343 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1320_fu_8065_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1320 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U292 SOURCE decode.cpp:47 VARIABLE mul_ln47_1344 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1321_fu_8902_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1321 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U197 SOURCE decode.cpp:47 VARIABLE mul_ln47_1345 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1322_fu_9666_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1322 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U283 SOURCE decode.cpp:47 VARIABLE mul_ln47_1346 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1323_fu_10187_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1323 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U180 SOURCE decode.cpp:47 VARIABLE mul_ln47_1347 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1324_fu_10492_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1324 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U284 SOURCE decode.cpp:47 VARIABLE mul_ln47_1348 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U224 SOURCE decode.cpp:47 VARIABLE mul_ln47_1349 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1325_fu_5589_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1325 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U270 SOURCE decode.cpp:47 VARIABLE mul_ln47_1350 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1326_fu_6435_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1326 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U235 SOURCE decode.cpp:47 VARIABLE mul_ln47_1351 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1327_fu_7263_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1327 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U225 SOURCE decode.cpp:47 VARIABLE mul_ln47_1352 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1328_fu_8091_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1328 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U271 SOURCE decode.cpp:47 VARIABLE mul_ln47_1353 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1329_fu_8928_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1329 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U273 SOURCE decode.cpp:47 VARIABLE mul_ln47_1354 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1330_fu_9692_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1330 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U254 SOURCE decode.cpp:47 VARIABLE mul_ln47_1355 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1331_fu_10213_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1331 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U268 SOURCE decode.cpp:47 VARIABLE mul_ln47_1356 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1332_fu_10519_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1332 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U236 SOURCE decode.cpp:47 VARIABLE mul_ln47_1357 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U255 SOURCE decode.cpp:47 VARIABLE mul_ln47_1358 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1333_fu_5619_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1333 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U279 SOURCE decode.cpp:47 VARIABLE mul_ln47_1359 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1334_fu_6461_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1334 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U183 SOURCE decode.cpp:47 VARIABLE mul_ln47_1360 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1335_fu_7289_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1335 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U262 SOURCE decode.cpp:47 VARIABLE mul_ln47_1361 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1336_fu_8117_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1336 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U272 SOURCE decode.cpp:47 VARIABLE mul_ln47_1362 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1337_fu_8954_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1337 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U263 SOURCE decode.cpp:47 VARIABLE mul_ln47_1363 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1338_fu_9718_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1338 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U198 SOURCE decode.cpp:47 VARIABLE mul_ln47_1364 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1339_fu_10239_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1339 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U269 SOURCE decode.cpp:47 VARIABLE mul_ln47_1365 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1340_fu_10546_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1340 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U285 SOURCE decode.cpp:47 VARIABLE mul_ln47_1366 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1341_fu_10628_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1341 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U226 SOURCE decode.cpp:47 VARIABLE mul_ln47_1367 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1342_fu_10775_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1342 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U184 SOURCE decode.cpp:47 VARIABLE mul_ln47_1368 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1343_fu_10983_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1343 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U264 SOURCE decode.cpp:47 VARIABLE mul_ln47_1369 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1344_fu_11187_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1344 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U294 SOURCE decode.cpp:47 VARIABLE mul_ln47_1370 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1345_fu_11395_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1345 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U219 SOURCE decode.cpp:47 VARIABLE mul_ln47_1371 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1346_fu_11603_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1346 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U274 SOURCE decode.cpp:47 VARIABLE mul_ln47_1372 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1347_fu_11832_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1347 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U237 SOURCE decode.cpp:47 VARIABLE mul_ln47_1373 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1348_fu_12065_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1348 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U278 SOURCE decode.cpp:47 VARIABLE mul_ln47_1374 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1349_fu_12273_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1349 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U205 SOURCE decode.cpp:47 VARIABLE mul_ln47_1375 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1350_fu_10801_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1350 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U184 SOURCE decode.cpp:47 VARIABLE mul_ln47_1376 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1351_fu_11009_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1351 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U203 SOURCE decode.cpp:47 VARIABLE mul_ln47_1377 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1352_fu_11213_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1352 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U238 SOURCE decode.cpp:47 VARIABLE mul_ln47_1378 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1353_fu_11421_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1353 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U253 SOURCE decode.cpp:47 VARIABLE mul_ln47_1379 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1354_fu_11629_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1354 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U273 SOURCE decode.cpp:47 VARIABLE mul_ln47_1380 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1355_fu_11858_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1355 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U286 SOURCE decode.cpp:47 VARIABLE mul_ln47_1381 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1356_fu_12091_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1356 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U220 SOURCE decode.cpp:47 VARIABLE mul_ln47_1382 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1357_fu_12299_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1357 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U202 SOURCE decode.cpp:47 VARIABLE mul_ln47_1383 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1358_fu_12481_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1358 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U239 SOURCE decode.cpp:47 VARIABLE mul_ln47_1384 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1359_fu_10827_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1359 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U227 SOURCE decode.cpp:47 VARIABLE mul_ln47_1385 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1360_fu_11035_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1360 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U293 SOURCE decode.cpp:47 VARIABLE mul_ln47_1386 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1361_fu_11239_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1361 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U199 SOURCE decode.cpp:47 VARIABLE mul_ln47_1387 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1362_fu_11447_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1362 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U228 SOURCE decode.cpp:47 VARIABLE mul_ln47_1388 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1363_fu_11655_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1363 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U204 SOURCE decode.cpp:47 VARIABLE mul_ln47_1389 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1364_fu_11884_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1364 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U274 SOURCE decode.cpp:47 VARIABLE mul_ln47_1390 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1365_fu_12117_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1365 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U261 SOURCE decode.cpp:47 VARIABLE mul_ln47_1391 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1366_fu_12325_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1366 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U203 SOURCE decode.cpp:47 VARIABLE mul_ln47_1392 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1367_fu_12507_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1367 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U240 SOURCE decode.cpp:47 VARIABLE mul_ln47_1393 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1368_fu_10853_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1368 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U206 SOURCE decode.cpp:47 VARIABLE mul_ln47_1394 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1369_fu_11061_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1369 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U294 SOURCE decode.cpp:47 VARIABLE mul_ln47_1395 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1370_fu_11265_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1370 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U287 SOURCE decode.cpp:47 VARIABLE mul_ln47_1396 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1371_fu_11473_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1371 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U241 SOURCE decode.cpp:47 VARIABLE mul_ln47_1397 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1372_fu_11681_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1372 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U221 SOURCE decode.cpp:47 VARIABLE mul_ln47_1398 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1373_fu_11910_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1373 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U205 SOURCE decode.cpp:47 VARIABLE mul_ln47_1399 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1374_fu_12143_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1374 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U275 SOURCE decode.cpp:47 VARIABLE mul_ln47_1400 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1375_fu_12351_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1375 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U279 SOURCE decode.cpp:47 VARIABLE mul_ln47_1401 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1376_fu_12533_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1376 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U288 SOURCE decode.cpp:47 VARIABLE mul_ln47_1402 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1377_fu_10879_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1377 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U244 SOURCE decode.cpp:47 VARIABLE mul_ln47_1403 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1378_fu_11084_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1378 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U280 SOURCE decode.cpp:47 VARIABLE mul_ln47_1404 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1379_fu_11291_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1379 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U233 SOURCE decode.cpp:47 VARIABLE mul_ln47_1405 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1380_fu_11499_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1380 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U206 SOURCE decode.cpp:47 VARIABLE mul_ln47_1406 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1381_fu_11707_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1381 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U295 SOURCE decode.cpp:47 VARIABLE mul_ln47_1407 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1382_fu_11936_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1382 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U262 SOURCE decode.cpp:47 VARIABLE mul_ln47_1408 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1383_fu_12169_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1383 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U281 SOURCE decode.cpp:47 VARIABLE mul_ln47_1409 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1384_fu_12377_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1384 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U232 SOURCE decode.cpp:47 VARIABLE mul_ln47_1410 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1385_fu_12559_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1385 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U275 SOURCE decode.cpp:47 VARIABLE mul_ln47_1411 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1386_fu_10905_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1386 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U207 SOURCE decode.cpp:47 VARIABLE mul_ln47_1412 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1387_fu_11109_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1387 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21s_60_2_1_U249 SOURCE decode.cpp:47 VARIABLE mul_ln47_1413 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1388_fu_11317_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1388 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U207 SOURCE decode.cpp:47 VARIABLE mul_ln47_1414 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1389_fu_11525_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1389 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U185 SOURCE decode.cpp:47 VARIABLE mul_ln47_1415 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1390_fu_11733_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1390 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22ns_61_2_1_U175 SOURCE decode.cpp:47 VARIABLE mul_ln47_1416 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1391_fu_11962_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1391 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U263 SOURCE decode.cpp:47 VARIABLE mul_ln47_1417 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1392_fu_12195_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1392 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U264 SOURCE decode.cpp:47 VARIABLE mul_ln47_1418 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1393_fu_12403_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1393 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U292 SOURCE decode.cpp:47 VARIABLE mul_ln47_1419 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1394_fu_12585_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1394 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U289 SOURCE decode.cpp:47 VARIABLE mul_ln47_1420 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1395_fu_10931_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1395 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U296 SOURCE decode.cpp:47 VARIABLE mul_ln47_1421 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1396_fu_11135_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1396 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U208 SOURCE decode.cpp:47 VARIABLE mul_ln47_1422 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1397_fu_11343_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1397 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U222 SOURCE decode.cpp:47 VARIABLE mul_ln47_1423 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1398_fu_11551_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1398 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U223 SOURCE decode.cpp:47 VARIABLE mul_ln47_1424 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1399_fu_11759_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1399 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U197 SOURCE decode.cpp:47 VARIABLE mul_ln47_1425 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1400_fu_11988_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1400 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U209 SOURCE decode.cpp:47 VARIABLE mul_ln47_1426 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1401_fu_12221_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1401 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U180 SOURCE decode.cpp:47 VARIABLE mul_ln47_1427 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1402_fu_12429_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1402 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U268 SOURCE decode.cpp:47 VARIABLE mul_ln47_1428 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1403_fu_12611_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1403 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U276 SOURCE decode.cpp:47 VARIABLE mul_ln47_1429 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1404_fu_10957_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1404 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U181 SOURCE decode.cpp:47 VARIABLE mul_ln47_1430 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1405_fu_11161_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1405 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U210 SOURCE decode.cpp:47 VARIABLE mul_ln47_1431 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1406_fu_11369_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1406 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U178 SOURCE decode.cpp:47 VARIABLE mul_ln47_1432 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1407_fu_11577_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1407 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U282 SOURCE decode.cpp:47 VARIABLE mul_ln47_1433 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1408_fu_11785_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1408 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U283 SOURCE decode.cpp:47 VARIABLE mul_ln47_1434 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1409_fu_12014_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1409 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U284 SOURCE decode.cpp:47 VARIABLE mul_ln47_1435 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1410_fu_12247_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1410 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U198 SOURCE decode.cpp:47 VARIABLE mul_ln47_1436 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1411_fu_12455_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1411 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U204 SOURCE decode.cpp:47 VARIABLE mul_ln47_1437 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1412_fu_12637_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1412 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U182 SOURCE decode.cpp:47 VARIABLE mul_ln47_1438 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1413_fu_12719_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1413 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U255 SOURCE decode.cpp:47 VARIABLE mul_ln47_1439 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1414_fu_12745_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1414 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U211 SOURCE decode.cpp:47 VARIABLE mul_ln47_1440 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1415_fu_12953_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1415 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U212 SOURCE decode.cpp:47 VARIABLE mul_ln47_1441 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1416_fu_13161_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1416 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U186 SOURCE decode.cpp:47 VARIABLE mul_ln47_1442 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1417_fu_13369_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1417 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U279 SOURCE decode.cpp:47 VARIABLE mul_ln47_1443 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1418_fu_13577_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1418 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U270 SOURCE decode.cpp:47 VARIABLE mul_ln47_1444 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1419_fu_13785_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1419 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U271 SOURCE decode.cpp:47 VARIABLE mul_ln47_1445 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1420_fu_13993_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1420 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U184 SOURCE decode.cpp:47 VARIABLE mul_ln47_1446 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1421_fu_14201_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1421 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U179 SOURCE decode.cpp:47 VARIABLE mul_ln47_1447 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1422_fu_12771_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1422 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U199 SOURCE decode.cpp:47 VARIABLE mul_ln47_1448 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1423_fu_12979_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1423 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U213 SOURCE decode.cpp:47 VARIABLE mul_ln47_1449 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1424_fu_13187_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1424 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U224 SOURCE decode.cpp:47 VARIABLE mul_ln47_1450 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1425_fu_13395_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1425 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U214 SOURCE decode.cpp:47 VARIABLE mul_ln47_1451 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1426_fu_13603_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1426 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U251 SOURCE decode.cpp:47 VARIABLE mul_ln47_1452 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1427_fu_13811_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1427 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U196 SOURCE decode.cpp:47 VARIABLE mul_ln47_1453 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1428_fu_14019_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1428 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U184 SOURCE decode.cpp:47 VARIABLE mul_ln47_1454 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1429_fu_14227_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1429 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U292 SOURCE decode.cpp:47 VARIABLE mul_ln47_1455 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1430_fu_14409_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1430 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U225 SOURCE decode.cpp:47 VARIABLE mul_ln47_1456 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1431_fu_12797_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1431 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U215 SOURCE decode.cpp:47 VARIABLE mul_ln47_1457 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1432_fu_13005_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1432 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U265 SOURCE decode.cpp:47 VARIABLE mul_ln47_1458 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1433_fu_13213_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1433 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U280 SOURCE decode.cpp:47 VARIABLE mul_ln47_1459 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1434_fu_13421_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1434 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U232 SOURCE decode.cpp:47 VARIABLE mul_ln47_1460 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1435_fu_13629_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1435 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U281 SOURCE decode.cpp:47 VARIABLE mul_ln47_1461 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1436_fu_13837_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1436 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U202 SOURCE decode.cpp:47 VARIABLE mul_ln47_1462 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1437_fu_14045_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1437 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U203 SOURCE decode.cpp:47 VARIABLE mul_ln47_1463 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1438_fu_14253_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1438 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U278 SOURCE decode.cpp:47 VARIABLE mul_ln47_1464 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1439_fu_14435_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1439 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U216 SOURCE decode.cpp:47 VARIABLE mul_ln47_1465 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1440_fu_12823_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1440 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U266 SOURCE decode.cpp:47 VARIABLE mul_ln47_1466 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1441_fu_13031_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1441 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U282 SOURCE decode.cpp:47 VARIABLE mul_ln47_1467 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1442_fu_13239_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1442 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U197 SOURCE decode.cpp:47 VARIABLE mul_ln47_1468 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1443_fu_13447_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1443 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U233 SOURCE decode.cpp:47 VARIABLE mul_ln47_1469 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1444_fu_13655_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1444 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U283 SOURCE decode.cpp:47 VARIABLE mul_ln47_1470 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1445_fu_13863_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1445 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U178 SOURCE decode.cpp:47 VARIABLE mul_ln47_1471 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1446_fu_14071_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1446 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U256 SOURCE decode.cpp:47 VARIABLE mul_ln47_1472 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1447_fu_14279_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1447 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U195 SOURCE decode.cpp:47 VARIABLE mul_ln47_1473 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1448_fu_14461_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1448 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U217 SOURCE decode.cpp:47 VARIABLE mul_ln47_1474 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1449_fu_12849_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1449 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U204 SOURCE decode.cpp:47 VARIABLE mul_ln47_1475 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1450_fu_13057_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1450 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U272 SOURCE decode.cpp:47 VARIABLE mul_ln47_1476 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1451_fu_13265_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1451 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U284 SOURCE decode.cpp:47 VARIABLE mul_ln47_1477 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1452_fu_13473_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1452 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U234 SOURCE decode.cpp:47 VARIABLE mul_ln47_1478 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1453_fu_13681_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1453 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U235 SOURCE decode.cpp:47 VARIABLE mul_ln47_1479 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1454_fu_13889_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1454 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U261 SOURCE decode.cpp:47 VARIABLE mul_ln47_1480 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1455_fu_14097_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1455 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U205 SOURCE decode.cpp:47 VARIABLE mul_ln47_1481 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1456_fu_14305_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1456 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U293 SOURCE decode.cpp:47 VARIABLE mul_ln47_1482 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1457_fu_14487_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1457 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U206 SOURCE decode.cpp:47 VARIABLE mul_ln47_1483 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1458_fu_12875_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1458 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U207 SOURCE decode.cpp:47 VARIABLE mul_ln47_1484 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1459_fu_13083_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1459 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U220 SOURCE decode.cpp:47 VARIABLE mul_ln47_1485 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1460_fu_13291_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1460 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U262 SOURCE decode.cpp:47 VARIABLE mul_ln47_1486 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1461_fu_13499_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1461 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U285 SOURCE decode.cpp:47 VARIABLE mul_ln47_1487 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1462_fu_13707_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1462 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U221 SOURCE decode.cpp:47 VARIABLE mul_ln47_1488 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1463_fu_13915_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1463 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U208 SOURCE decode.cpp:47 VARIABLE mul_ln47_1489 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1464_fu_14123_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1464 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U222 SOURCE decode.cpp:47 VARIABLE mul_ln47_1490 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1465_fu_14331_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1465 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U218 SOURCE decode.cpp:47 VARIABLE mul_ln47_1491 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1466_fu_14513_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1466 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U209 SOURCE decode.cpp:47 VARIABLE mul_ln47_1492 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1467_fu_12901_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1467 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U286 SOURCE decode.cpp:47 VARIABLE mul_ln47_1493 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1468_fu_13109_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1468 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U223 SOURCE decode.cpp:47 VARIABLE mul_ln47_1494 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1469_fu_13317_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1469 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_20ns_59_2_1_U173 SOURCE decode.cpp:47 VARIABLE mul_ln47_1495 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1470_fu_13525_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1470 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U287 SOURCE decode.cpp:47 VARIABLE mul_ln47_1496 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1471_fu_13733_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1471 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U263 SOURCE decode.cpp:47 VARIABLE mul_ln47_1497 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1472_fu_13941_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1472 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U264 SOURCE decode.cpp:47 VARIABLE mul_ln47_1498 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1473_fu_14149_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1473 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U224 SOURCE decode.cpp:47 VARIABLE mul_ln47_1499 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1474_fu_14357_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1474 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U219 SOURCE decode.cpp:47 VARIABLE mul_ln47_1500 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1475_fu_14539_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1475 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U273 SOURCE decode.cpp:47 VARIABLE mul_ln47_1501 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1476_fu_12927_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1476 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U292 SOURCE decode.cpp:47 VARIABLE mul_ln47_1502 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1477_fu_13135_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1477 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U185 SOURCE decode.cpp:47 VARIABLE mul_ln47_1503 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1478_fu_13343_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1478 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U210 SOURCE decode.cpp:47 VARIABLE mul_ln47_1504 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1479_fu_13551_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1479 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U211 SOURCE decode.cpp:47 VARIABLE mul_ln47_1505 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1480_fu_13759_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1480 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U288 SOURCE decode.cpp:47 VARIABLE mul_ln47_1506 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1481_fu_13967_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1481 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U198 SOURCE decode.cpp:47 VARIABLE mul_ln47_1507 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1482_fu_14175_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1482 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U265 SOURCE decode.cpp:47 VARIABLE mul_ln47_1508 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1483_fu_14383_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1483 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U256 SOURCE decode.cpp:47 VARIABLE mul_ln47_1509 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1484_fu_14565_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1484 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U257 SOURCE decode.cpp:47 VARIABLE mul_ln47_1510 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1485_fu_14647_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1485 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U293 SOURCE decode.cpp:47 VARIABLE mul_ln47_1511 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1486_fu_14673_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1486 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U186 SOURCE decode.cpp:47 VARIABLE mul_ln47_1512 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1487_fu_14881_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1487 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U236 SOURCE decode.cpp:47 VARIABLE mul_ln47_1513 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1488_fu_15089_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1488 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U237 SOURCE decode.cpp:47 VARIABLE mul_ln47_1514 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1489_fu_15297_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1489 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U205 SOURCE decode.cpp:47 VARIABLE mul_ln47_1515 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1490_fu_15505_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1490 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U293 SOURCE decode.cpp:47 VARIABLE mul_ln47_1516 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1491_fu_15713_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1491 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U195 SOURCE decode.cpp:47 VARIABLE mul_ln47_1517 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1492_fu_15921_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1492 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U260 SOURCE decode.cpp:47 VARIABLE mul_ln47_1518 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1493_fu_16129_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1493 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U266 SOURCE decode.cpp:47 VARIABLE mul_ln47_1519 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1494_fu_14699_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1494 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U274 SOURCE decode.cpp:47 VARIABLE mul_ln47_1520 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1495_fu_14907_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1495 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U267 SOURCE decode.cpp:47 VARIABLE mul_ln47_1521 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1496_fu_15115_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1496 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U238 SOURCE decode.cpp:47 VARIABLE mul_ln47_1522 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1497_fu_15323_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1497 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U239 SOURCE decode.cpp:47 VARIABLE mul_ln47_1523 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1498_fu_15531_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1498 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U206 SOURCE decode.cpp:47 VARIABLE mul_ln47_1524 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1499_fu_15739_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1499 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U294 SOURCE decode.cpp:47 VARIABLE mul_ln47_1525 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1500_fu_15947_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1500 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U280 SOURCE decode.cpp:47 VARIABLE mul_ln47_1526 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1501_fu_16155_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1501 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U278 SOURCE decode.cpp:47 VARIABLE mul_ln47_1527 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1502_fu_16344_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1502 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U212 SOURCE decode.cpp:47 VARIABLE mul_ln47_1528 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1503_fu_14725_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1503 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U240 SOURCE decode.cpp:47 VARIABLE mul_ln47_1529 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1504_fu_14933_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1504 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U181 SOURCE decode.cpp:47 VARIABLE mul_ln47_1530 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1505_fu_15141_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1505 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U260 SOURCE decode.cpp:47 VARIABLE mul_ln47_1531 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1506_fu_15349_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1506 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U281 SOURCE decode.cpp:47 VARIABLE mul_ln47_1532 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1507_fu_15557_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1507 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U218 SOURCE decode.cpp:47 VARIABLE mul_ln47_1533 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1508_fu_15765_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1508 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U219 SOURCE decode.cpp:47 VARIABLE mul_ln47_1534 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1509_fu_15973_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1509 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U295 SOURCE decode.cpp:47 VARIABLE mul_ln47_1535 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1510_fu_16181_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1510 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U292 SOURCE decode.cpp:47 VARIABLE mul_ln47_1536 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1511_fu_16370_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1511 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U213 SOURCE decode.cpp:47 VARIABLE mul_ln47_1537 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1512_fu_14751_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1512 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U225 SOURCE decode.cpp:47 VARIABLE mul_ln47_1538 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1513_fu_14959_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1513 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U269 SOURCE decode.cpp:47 VARIABLE mul_ln47_1539 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1514_fu_15167_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1514 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U282 SOURCE decode.cpp:47 VARIABLE mul_ln47_1540 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1515_fu_15375_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1515 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U296 SOURCE decode.cpp:47 VARIABLE mul_ln47_1541 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1516_fu_15583_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1516 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U233 SOURCE decode.cpp:47 VARIABLE mul_ln47_1542 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1517_fu_15791_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1517 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U220 SOURCE decode.cpp:47 VARIABLE mul_ln47_1543 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1518_fu_15999_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1518 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U184 SOURCE decode.cpp:47 VARIABLE mul_ln47_1544 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1519_fu_16207_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1519 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U252 SOURCE decode.cpp:47 VARIABLE mul_ln47_1545 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1520_fu_16396_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1520 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U275 SOURCE decode.cpp:47 VARIABLE mul_ln47_1546 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1521_fu_14777_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1521 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U185 SOURCE decode.cpp:47 VARIABLE mul_ln47_1547 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1522_fu_14985_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1522 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U186 SOURCE decode.cpp:47 VARIABLE mul_ln47_1548 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1523_fu_15193_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1523 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U261 SOURCE decode.cpp:47 VARIABLE mul_ln47_1549 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1524_fu_15401_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1524 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U221 SOURCE decode.cpp:47 VARIABLE mul_ln47_1550 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1525_fu_15609_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1525 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U270 SOURCE decode.cpp:47 VARIABLE mul_ln47_1551 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1526_fu_15817_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1526 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U234 SOURCE decode.cpp:47 VARIABLE mul_ln47_1552 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1527_fu_16025_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1527 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U283 SOURCE decode.cpp:47 VARIABLE mul_ln47_1553 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1528_fu_16233_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1528 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U268 SOURCE decode.cpp:47 VARIABLE mul_ln47_1554 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1529_fu_16422_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1529 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U262 SOURCE decode.cpp:47 VARIABLE mul_ln47_1555 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1530_fu_14803_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1530 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U271 SOURCE decode.cpp:47 VARIABLE mul_ln47_1556 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1531_fu_15011_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1531 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U272 SOURCE decode.cpp:47 VARIABLE mul_ln47_1557 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1532_fu_15219_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1532 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U284 SOURCE decode.cpp:47 VARIABLE mul_ln47_1558 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1533_fu_15427_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1533 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U180 SOURCE decode.cpp:47 VARIABLE mul_ln47_1559 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1534_fu_15635_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1534 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U273 SOURCE decode.cpp:47 VARIABLE mul_ln47_1560 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1535_fu_15843_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1535 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U222 SOURCE decode.cpp:47 VARIABLE mul_ln47_1561 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1536_fu_16051_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1536 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U235 SOURCE decode.cpp:47 VARIABLE mul_ln47_1562 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1537_fu_16259_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1537 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U279 SOURCE decode.cpp:47 VARIABLE mul_ln47_1563 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1538_fu_16448_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1538 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U236 SOURCE decode.cpp:47 VARIABLE mul_ln47_1564 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1539_fu_14829_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1539 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U187 SOURCE decode.cpp:47 VARIABLE mul_ln47_1565 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1540_fu_15037_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1540 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U181 SOURCE decode.cpp:47 VARIABLE mul_ln47_1566 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1541_fu_15245_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1541 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U285 SOURCE decode.cpp:47 VARIABLE mul_ln47_1567 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1542_fu_15453_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1542 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U196 SOURCE decode.cpp:47 VARIABLE mul_ln47_1568 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1543_fu_15661_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1543 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U188 SOURCE decode.cpp:47 VARIABLE mul_ln47_1569 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1544_fu_15869_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1544 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U297 SOURCE decode.cpp:47 VARIABLE mul_ln47_1570 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1545_fu_16077_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1545 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U207 SOURCE decode.cpp:47 VARIABLE mul_ln47_1571 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1546_fu_16285_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1546 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U256 SOURCE decode.cpp:47 VARIABLE mul_ln47_1572 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1547_fu_16474_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1547 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U197 SOURCE decode.cpp:47 VARIABLE mul_ln47_1573 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1548_fu_14855_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1548 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U178 SOURCE decode.cpp:47 VARIABLE mul_ln47_1574 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1549_fu_15063_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1549 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U263 SOURCE decode.cpp:47 VARIABLE mul_ln47_1575 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1550_fu_15271_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1550 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U274 SOURCE decode.cpp:47 VARIABLE mul_ln47_1576 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1551_fu_15479_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1551 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U237 SOURCE decode.cpp:47 VARIABLE mul_ln47_1577 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1552_fu_15687_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1552 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U264 SOURCE decode.cpp:47 VARIABLE mul_ln47_1578 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1553_fu_15895_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1553 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U208 SOURCE decode.cpp:47 VARIABLE mul_ln47_1579 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1554_fu_16103_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1554 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U275 SOURCE decode.cpp:47 VARIABLE mul_ln47_1580 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1555_fu_16311_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1555 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23ns_62_2_1_U176 SOURCE decode.cpp:47 VARIABLE mul_ln47_1581 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1556_fu_16500_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1556 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U209 SOURCE decode.cpp:47 VARIABLE mul_ln47_1582 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1557_fu_16575_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1557 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U189 SOURCE decode.cpp:47 VARIABLE mul_ln47_1583 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1558_fu_16601_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1558 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U223 SOURCE decode.cpp:47 VARIABLE mul_ln47_1584 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1559_fu_16809_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1559 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U276 SOURCE decode.cpp:47 VARIABLE mul_ln47_1585 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1560_fu_17017_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1560 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U210 SOURCE decode.cpp:47 VARIABLE mul_ln47_1586 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1561_fu_17225_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1561 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U294 SOURCE decode.cpp:47 VARIABLE mul_ln47_1587 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1562_fu_17433_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1562 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U220 SOURCE decode.cpp:47 VARIABLE mul_ln47_1588 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1563_fu_17641_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1563 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U221 SOURCE decode.cpp:47 VARIABLE mul_ln47_1589 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1564_fu_17849_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1564 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U180 SOURCE decode.cpp:47 VARIABLE mul_ln47_1590 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1565_fu_18057_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1565 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U256 SOURCE decode.cpp:47 VARIABLE mul_ln47_1591 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1566_fu_16627_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1566 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U211 SOURCE decode.cpp:47 VARIABLE mul_ln47_1592 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1567_fu_16835_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1567 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U265 SOURCE decode.cpp:47 VARIABLE mul_ln47_1593 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1568_fu_17043_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1568 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U212 SOURCE decode.cpp:47 VARIABLE mul_ln47_1594 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1569_fu_17251_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1569 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U298 SOURCE decode.cpp:47 VARIABLE mul_ln47_1595 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1570_fu_17459_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1570 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U196 SOURCE decode.cpp:47 VARIABLE mul_ln47_1596 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1571_fu_17667_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1571 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U279 SOURCE decode.cpp:47 VARIABLE mul_ln47_1597 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1572_fu_17875_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1572 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U232 SOURCE decode.cpp:47 VARIABLE mul_ln47_1598 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1573_fu_18083_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1573 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U268 SOURCE decode.cpp:47 VARIABLE mul_ln47_1599 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1574_fu_18265_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1574 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U198 SOURCE decode.cpp:47 VARIABLE mul_ln47_1600 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1575_fu_16653_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1575 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U266 SOURCE decode.cpp:47 VARIABLE mul_ln47_1601 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1576_fu_16861_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1576 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U299 SOURCE decode.cpp:47 VARIABLE mul_ln47_1602 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1577_fu_17069_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1577 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U280 SOURCE decode.cpp:47 VARIABLE mul_ln47_1603 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1578_fu_17277_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1578 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U222 SOURCE decode.cpp:47 VARIABLE mul_ln47_1604 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1579_fu_17485_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1579 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U202 SOURCE decode.cpp:47 VARIABLE mul_ln47_1605 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1580_fu_17693_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1580 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U251 SOURCE decode.cpp:47 VARIABLE mul_ln47_1606 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1581_fu_17901_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1581 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U295 SOURCE decode.cpp:47 VARIABLE mul_ln47_1607 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1582_fu_18109_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1582 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U202 SOURCE decode.cpp:47 VARIABLE mul_ln47_1608 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1583_fu_18291_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1583 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U199 SOURCE decode.cpp:47 VARIABLE mul_ln47_1609 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1584_fu_16679_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1584 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U277 SOURCE decode.cpp:47 VARIABLE mul_ln47_1610 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1585_fu_16887_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1585 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U203 SOURCE decode.cpp:47 VARIABLE mul_ln47_1611 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1586_fu_17095_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1586 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U185 SOURCE decode.cpp:47 VARIABLE mul_ln47_1612 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1587_fu_17303_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1587 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U186 SOURCE decode.cpp:47 VARIABLE mul_ln47_1613 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1588_fu_17511_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1588 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U204 SOURCE decode.cpp:47 VARIABLE mul_ln47_1614 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1589_fu_17719_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1589 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U260 SOURCE decode.cpp:47 VARIABLE mul_ln47_1615 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1590_fu_17927_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1590 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U281 SOURCE decode.cpp:47 VARIABLE mul_ln47_1616 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1591_fu_18135_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1591 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U184 SOURCE decode.cpp:47 VARIABLE mul_ln47_1617 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1592_fu_18317_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1592 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U286 SOURCE decode.cpp:47 VARIABLE mul_ln47_1618 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1593_fu_16705_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1593 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U197 SOURCE decode.cpp:47 VARIABLE mul_ln47_1619 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1594_fu_16913_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1594 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U282 SOURCE decode.cpp:47 VARIABLE mul_ln47_1620 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1595_fu_17121_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1595 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U268 SOURCE decode.cpp:47 VARIABLE mul_ln47_1621 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1596_fu_17329_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1596 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U223 SOURCE decode.cpp:47 VARIABLE mul_ln47_1622 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1597_fu_17537_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1597 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U205 SOURCE decode.cpp:47 VARIABLE mul_ln47_1623 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1598_fu_17745_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1598 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U257 SOURCE decode.cpp:47 VARIABLE mul_ln47_1624 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1599_fu_17953_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1599 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U296 SOURCE decode.cpp:47 VARIABLE mul_ln47_1625 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1600_fu_18161_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1600 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U195 SOURCE decode.cpp:47 VARIABLE mul_ln47_1626 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1601_fu_18343_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1601 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U187 SOURCE decode.cpp:47 VARIABLE mul_ln47_1627 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1602_fu_16731_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1602 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U224 SOURCE decode.cpp:47 VARIABLE mul_ln47_1628 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1603_fu_16939_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1603 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U206 SOURCE decode.cpp:47 VARIABLE mul_ln47_1629 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1604_fu_17147_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1604 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U207 SOURCE decode.cpp:47 VARIABLE mul_ln47_1630 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1605_fu_17355_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1605 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U225 SOURCE decode.cpp:47 VARIABLE mul_ln47_1631 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1606_fu_17563_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1606 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U283 SOURCE decode.cpp:47 VARIABLE mul_ln47_1632 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1607_fu_17771_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1607 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U226 SOURCE decode.cpp:47 VARIABLE mul_ln47_1633 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1608_fu_17979_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1608 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U180 SOURCE decode.cpp:47 VARIABLE mul_ln47_1634 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1609_fu_18187_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1609 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U218 SOURCE decode.cpp:47 VARIABLE mul_ln47_1635 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1610_fu_18369_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1610 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U188 SOURCE decode.cpp:47 VARIABLE mul_ln47_1636 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1611_fu_16757_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1611 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U181 SOURCE decode.cpp:47 VARIABLE mul_ln47_1637 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1612_fu_16965_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1612 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U198 SOURCE decode.cpp:47 VARIABLE mul_ln47_1638 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1613_fu_17173_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1613 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U269 SOURCE decode.cpp:47 VARIABLE mul_ln47_1639 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1614_fu_17381_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1614 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U227 SOURCE decode.cpp:47 VARIABLE mul_ln47_1640 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1615_fu_17589_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1615 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U228 SOURCE decode.cpp:47 VARIABLE mul_ln47_1641 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1616_fu_17797_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1616 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U199 SOURCE decode.cpp:47 VARIABLE mul_ln47_1642 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1617_fu_18005_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1617 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U233 SOURCE decode.cpp:47 VARIABLE mul_ln47_1643 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1618_fu_18213_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1618 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U278 SOURCE decode.cpp:47 VARIABLE mul_ln47_1644 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1619_fu_18395_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1619 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U200 SOURCE decode.cpp:47 VARIABLE mul_ln47_1645 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1620_fu_16783_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1620 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U234 SOURCE decode.cpp:47 VARIABLE mul_ln47_1646 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1621_fu_16991_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1621 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U297 SOURCE decode.cpp:47 VARIABLE mul_ln47_1647 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1622_fu_17199_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1622 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U229 SOURCE decode.cpp:47 VARIABLE mul_ln47_1648 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1623_fu_17407_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1623 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U235 SOURCE decode.cpp:47 VARIABLE mul_ln47_1649 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1624_fu_17615_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1624 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U298 SOURCE decode.cpp:47 VARIABLE mul_ln47_1650 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1625_fu_17823_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1625 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U189 SOURCE decode.cpp:47 VARIABLE mul_ln47_1651 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1626_fu_18031_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1626 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U270 SOURCE decode.cpp:47 VARIABLE mul_ln47_1652 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1627_fu_18239_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1627 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U203 SOURCE decode.cpp:47 VARIABLE mul_ln47_1653 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1628_fu_18421_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1628 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U254 SOURCE decode.cpp:47 VARIABLE mul_ln47_1654 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1629_fu_18503_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1629 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U230 SOURCE decode.cpp:47 VARIABLE mul_ln47_1655 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1630_fu_18529_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1630 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U190 SOURCE decode.cpp:47 VARIABLE mul_ln47_1656 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1631_fu_18733_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1631 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U284 SOURCE decode.cpp:47 VARIABLE mul_ln47_1657 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1632_fu_18941_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1632 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U258 SOURCE decode.cpp:47 VARIABLE mul_ln47_1658 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1633_fu_19149_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1633 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U218 SOURCE decode.cpp:47 VARIABLE mul_ln47_1659 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1634_fu_19357_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1634 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U269 SOURCE decode.cpp:47 VARIABLE mul_ln47_1660 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1635_fu_19565_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1635 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U195 SOURCE decode.cpp:47 VARIABLE mul_ln47_1661 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1636_fu_19773_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1636 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U195 SOURCE decode.cpp:47 VARIABLE mul_ln47_1662 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1637_fu_19981_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1637 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U285 SOURCE decode.cpp:47 VARIABLE mul_ln47_1663 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1638_fu_18555_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1638 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U191 SOURCE decode.cpp:47 VARIABLE mul_ln47_1664 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1639_fu_18759_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1639 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U201 SOURCE decode.cpp:47 VARIABLE mul_ln47_1665 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1640_fu_18967_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1640 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U271 SOURCE decode.cpp:47 VARIABLE mul_ln47_1666 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1641_fu_19175_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1641 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U286 SOURCE decode.cpp:47 VARIABLE mul_ln47_1667 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1642_fu_19383_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1642 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23ns_62_2_1_U177 SOURCE decode.cpp:47 VARIABLE mul_ln47_1668 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1643_fu_19591_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1643 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U196 SOURCE decode.cpp:47 VARIABLE mul_ln47_1669 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1644_fu_19799_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1644 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U270 SOURCE decode.cpp:47 VARIABLE mul_ln47_1670 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1645_fu_20007_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1645 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U202 SOURCE decode.cpp:47 VARIABLE mul_ln47_1671 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1646_fu_20189_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1646 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U261 SOURCE decode.cpp:47 VARIABLE mul_ln47_1672 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1647_fu_18581_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1647 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U299 SOURCE decode.cpp:47 VARIABLE mul_ln47_1673 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1648_fu_18785_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1648 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U287 SOURCE decode.cpp:47 VARIABLE mul_ln47_1674 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1649_fu_18993_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1649 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U219 SOURCE decode.cpp:47 VARIABLE mul_ln47_1675 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1650_fu_19201_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1650 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U280 SOURCE decode.cpp:47 VARIABLE mul_ln47_1676 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1651_fu_19409_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1651 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U293 SOURCE decode.cpp:47 VARIABLE mul_ln47_1677 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1652_fu_19617_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1652 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U184 SOURCE decode.cpp:47 VARIABLE mul_ln47_1678 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1653_fu_19825_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1653 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U281 SOURCE decode.cpp:47 VARIABLE mul_ln47_1679 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1654_fu_20033_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1654 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U218 SOURCE decode.cpp:47 VARIABLE mul_ln47_1680 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1655_fu_20215_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1655 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U272 SOURCE decode.cpp:47 VARIABLE mul_ln47_1681 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1656_fu_18607_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1656 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U273 SOURCE decode.cpp:47 VARIABLE mul_ln47_1682 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1657_fu_18811_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1657 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U271 SOURCE decode.cpp:47 VARIABLE mul_ln47_1683 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1658_fu_19019_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1658 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U220 SOURCE decode.cpp:47 VARIABLE mul_ln47_1684 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1659_fu_19227_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1659 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U185 SOURCE decode.cpp:47 VARIABLE mul_ln47_1685 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1660_fu_19435_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1660 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U272 SOURCE decode.cpp:47 VARIABLE mul_ln47_1686 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1661_fu_19643_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1661 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U202 SOURCE decode.cpp:47 VARIABLE mul_ln47_1687 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1662_fu_19851_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1662 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U254 SOURCE decode.cpp:47 VARIABLE mul_ln47_1688 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1663_fu_20059_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1663 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U219 SOURCE decode.cpp:47 VARIABLE mul_ln47_1689 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1664_fu_20241_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1664 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U231 SOURCE decode.cpp:47 VARIABLE mul_ln47_1690 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1665_fu_18633_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1665 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U261 SOURCE decode.cpp:47 VARIABLE mul_ln47_1691 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1666_fu_18837_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1666 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U262 SOURCE decode.cpp:47 VARIABLE mul_ln47_1692 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1667_fu_19045_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1667 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U186 SOURCE decode.cpp:47 VARIABLE mul_ln47_1693 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1668_fu_19253_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1668 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U273 SOURCE decode.cpp:47 VARIABLE mul_ln47_1694 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1669_fu_19461_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1669 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U294 SOURCE decode.cpp:47 VARIABLE mul_ln47_1695 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1670_fu_19669_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1670 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U203 SOURCE decode.cpp:47 VARIABLE mul_ln47_1696 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1671_fu_19877_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1671 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U295 SOURCE decode.cpp:47 VARIABLE mul_ln47_1697 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1672_fu_20085_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1672 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U203 SOURCE decode.cpp:47 VARIABLE mul_ln47_1698 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1673_fu_20267_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1673 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U296 SOURCE decode.cpp:47 VARIABLE mul_ln47_1699 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1674_fu_18659_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1674 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U204 SOURCE decode.cpp:47 VARIABLE mul_ln47_1700 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1675_fu_18863_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1675 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U205 SOURCE decode.cpp:47 VARIABLE mul_ln47_1701 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1676_fu_19071_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1676 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U251 SOURCE decode.cpp:47 VARIABLE mul_ln47_1702 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1677_fu_19279_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1677 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U221 SOURCE decode.cpp:47 VARIABLE mul_ln47_1703 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1678_fu_19487_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1678 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U222 SOURCE decode.cpp:47 VARIABLE mul_ln47_1704 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1679_fu_19695_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1679 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U187 SOURCE decode.cpp:47 VARIABLE mul_ln47_1705 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1680_fu_19903_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1680 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U257 SOURCE decode.cpp:47 VARIABLE mul_ln47_1706 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1681_fu_20111_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1681 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U180 SOURCE decode.cpp:47 VARIABLE mul_ln47_1707 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1682_fu_20293_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1682 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U297 SOURCE decode.cpp:47 VARIABLE mul_ln47_1708 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1683_fu_18685_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1683 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U282 SOURCE decode.cpp:47 VARIABLE mul_ln47_1709 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1684_fu_18889_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1684 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U223 SOURCE decode.cpp:47 VARIABLE mul_ln47_1710 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1685_fu_19097_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1685 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U274 SOURCE decode.cpp:47 VARIABLE mul_ln47_1711 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1686_fu_19305_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1686 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U188 SOURCE decode.cpp:47 VARIABLE mul_ln47_1712 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1687_fu_19513_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1687 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U206 SOURCE decode.cpp:47 VARIABLE mul_ln47_1713 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1688_fu_19721_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1688 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U250 SOURCE decode.cpp:47 VARIABLE mul_ln47_1714 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1689_fu_19929_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1689 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U275 SOURCE decode.cpp:47 VARIABLE mul_ln47_1715 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1690_fu_20137_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1690 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U204 SOURCE decode.cpp:47 VARIABLE mul_ln47_1716 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1691_fu_20319_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1691 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U300 SOURCE decode.cpp:47 VARIABLE mul_ln47_1717 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1692_fu_18708_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1692 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U197 SOURCE decode.cpp:47 VARIABLE mul_ln47_1718 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1693_fu_18915_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1693 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U232 SOURCE decode.cpp:47 VARIABLE mul_ln47_1719 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1694_fu_19123_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1694 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U207 SOURCE decode.cpp:47 VARIABLE mul_ln47_1720 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1695_fu_19331_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1695 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U189 SOURCE decode.cpp:47 VARIABLE mul_ln47_1721 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1696_fu_19539_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1696 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U190 SOURCE decode.cpp:47 VARIABLE mul_ln47_1722 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1697_fu_19747_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1697 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U258 SOURCE decode.cpp:47 VARIABLE mul_ln47_1723 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1698_fu_19955_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1698 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U191 SOURCE decode.cpp:47 VARIABLE mul_ln47_1724 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1699_fu_20163_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1699 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U205 SOURCE decode.cpp:47 VARIABLE mul_ln47_1725 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1700_fu_20345_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1700 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U224 SOURCE decode.cpp:47 VARIABLE mul_ln47_1726 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1701_fu_20427_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1701 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U276 SOURCE decode.cpp:47 VARIABLE mul_ln47_1727 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1702_fu_20453_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1702 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U192 SOURCE decode.cpp:47 VARIABLE mul_ln47_1728 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1703_fu_20661_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1703 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U208 SOURCE decode.cpp:47 VARIABLE mul_ln47_1729 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1704_fu_20869_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1704 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U283 SOURCE decode.cpp:47 VARIABLE mul_ln47_1730 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1705_fu_21077_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1705 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U185 SOURCE decode.cpp:47 VARIABLE mul_ln47_1731 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1706_fu_21281_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1706 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U219 SOURCE decode.cpp:47 VARIABLE mul_ln47_1732 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1707_fu_21489_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1707 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U292 SOURCE decode.cpp:47 VARIABLE mul_ln47_1733 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1708_fu_21689_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1708 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U248 SOURCE decode.cpp:47 VARIABLE mul_ln47_1734 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1709_fu_21894_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1709 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U263 SOURCE decode.cpp:47 VARIABLE mul_ln47_1735 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1710_fu_20479_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1710 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U193 SOURCE decode.cpp:47 VARIABLE mul_ln47_1736 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1711_fu_20687_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1711 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U298 SOURCE decode.cpp:47 VARIABLE mul_ln47_1737 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1712_fu_20895_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1712 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U225 SOURCE decode.cpp:47 VARIABLE mul_ln47_1738 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1713_fu_21103_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1713 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U233 SOURCE decode.cpp:47 VARIABLE mul_ln47_1739 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1714_fu_21307_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1714 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U279 SOURCE decode.cpp:47 VARIABLE mul_ln47_1740 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1715_fu_21515_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1715 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U232 SOURCE decode.cpp:47 VARIABLE mul_ln47_1741 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1716_fu_21715_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1716 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U220 SOURCE decode.cpp:47 VARIABLE mul_ln47_1742 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1717_fu_21919_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1717 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U301 SOURCE decode.cpp:47 VARIABLE mul_ln47_1743 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1718_fu_22090_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1718 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U226 SOURCE decode.cpp:47 VARIABLE mul_ln47_1744 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1719_fu_20505_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1719 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U209 SOURCE decode.cpp:47 VARIABLE mul_ln47_1745 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1720_fu_20713_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1720 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U253 SOURCE decode.cpp:47 VARIABLE mul_ln47_1746 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1721_fu_20921_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1721 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U280 SOURCE decode.cpp:47 VARIABLE mul_ln47_1747 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1722_fu_21129_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1722 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U204 SOURCE decode.cpp:47 VARIABLE mul_ln47_1748 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1723_fu_21333_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1723 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U244 SOURCE decode.cpp:47 VARIABLE mul_ln47_1749 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1724_fu_21538_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1724 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U233 SOURCE decode.cpp:47 VARIABLE mul_ln47_1750 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1725_fu_21741_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1725 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U221 SOURCE decode.cpp:47 VARIABLE mul_ln47_1751 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1726_fu_21945_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1726 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U196 SOURCE decode.cpp:47 VARIABLE mul_ln47_1752 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1727_fu_22115_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1727 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U198 SOURCE decode.cpp:47 VARIABLE mul_ln47_1753 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1728_fu_20531_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1728 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U194 SOURCE decode.cpp:47 VARIABLE mul_ln47_1754 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1729_fu_20739_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1729 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U260 SOURCE decode.cpp:47 VARIABLE mul_ln47_1755 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1730_fu_20947_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1730 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U222 SOURCE decode.cpp:47 VARIABLE mul_ln47_1756 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1731_fu_21155_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1731 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U223 SOURCE decode.cpp:47 VARIABLE mul_ln47_1757 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1732_fu_21359_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1732 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U234 SOURCE decode.cpp:47 VARIABLE mul_ln47_1758 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1733_fu_21563_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1733 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U224 SOURCE decode.cpp:47 VARIABLE mul_ln47_1759 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1734_fu_21767_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1734 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U245 SOURCE decode.cpp:47 VARIABLE mul_ln47_1760 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1735_fu_21968_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1735 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U182 SOURCE decode.cpp:47 VARIABLE mul_ln47_1761 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1736_fu_22141_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1736 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U178 SOURCE decode.cpp:47 VARIABLE mul_ln47_1762 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1737_fu_20557_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1737 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U205 SOURCE decode.cpp:47 VARIABLE mul_ln47_1763 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1738_fu_20765_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1738 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U281 SOURCE decode.cpp:47 VARIABLE mul_ln47_1764 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1739_fu_20973_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1739 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U261 SOURCE decode.cpp:47 VARIABLE mul_ln47_1765 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1740_fu_21181_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1740 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U181 SOURCE decode.cpp:47 VARIABLE mul_ln47_1766 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1741_fu_21385_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1741 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U246 SOURCE decode.cpp:47 VARIABLE mul_ln47_1767 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1742_fu_21586_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1742 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U252 SOURCE decode.cpp:47 VARIABLE mul_ln47_1768 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1743_fu_21793_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1743 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U235 SOURCE decode.cpp:47 VARIABLE mul_ln47_1769 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1744_fu_21993_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1744 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U243 SOURCE decode.cpp:47 VARIABLE mul_ln47_1770 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1745_fu_22167_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1745 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U186 SOURCE decode.cpp:47 VARIABLE mul_ln47_1771 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1746_fu_20583_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1746 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U225 SOURCE decode.cpp:47 VARIABLE mul_ln47_1772 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1747_fu_20791_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1747 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U226 SOURCE decode.cpp:47 VARIABLE mul_ln47_1773 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1748_fu_20999_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1748 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U236 SOURCE decode.cpp:47 VARIABLE mul_ln47_1774 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1749_fu_21207_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1749 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U293 SOURCE decode.cpp:47 VARIABLE mul_ln47_1775 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1750_fu_21411_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1750 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U227 SOURCE decode.cpp:47 VARIABLE mul_ln47_1776 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1751_fu_21611_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1751 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U237 SOURCE decode.cpp:47 VARIABLE mul_ln47_1777 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1752_fu_21819_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1752 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U228 SOURCE decode.cpp:47 VARIABLE mul_ln47_1778 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1753_fu_22019_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1753 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U290 SOURCE decode.cpp:47 VARIABLE mul_ln47_1779 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1754_fu_22193_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1754 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U269 SOURCE decode.cpp:47 VARIABLE mul_ln47_1780 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1755_fu_20609_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1755 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U262 SOURCE decode.cpp:47 VARIABLE mul_ln47_1781 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1756_fu_20817_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1756 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U229 SOURCE decode.cpp:47 VARIABLE mul_ln47_1782 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1757_fu_21025_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1757 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U238 SOURCE decode.cpp:47 VARIABLE mul_ln47_1783 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1758_fu_21233_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1758 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U206 SOURCE decode.cpp:47 VARIABLE mul_ln47_1784 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1759_fu_21437_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1759 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U270 SOURCE decode.cpp:47 VARIABLE mul_ln47_1785 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1760_fu_21637_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1760 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U239 SOURCE decode.cpp:47 VARIABLE mul_ln47_1786 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1761_fu_21845_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1761 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U294 SOURCE decode.cpp:47 VARIABLE mul_ln47_1787 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1762_fu_22045_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1762 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U247 SOURCE decode.cpp:47 VARIABLE mul_ln47_1788 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1763_fu_22216_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1763 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U240 SOURCE decode.cpp:47 VARIABLE mul_ln47_1789 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1764_fu_20635_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1764 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U230 SOURCE decode.cpp:47 VARIABLE mul_ln47_1790 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1765_fu_20843_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1765 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U256 SOURCE decode.cpp:47 VARIABLE mul_ln47_1791 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1766_fu_21051_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1766 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U247 SOURCE decode.cpp:47 VARIABLE mul_ln47_1792 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1767_fu_21256_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1767 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U187 SOURCE decode.cpp:47 VARIABLE mul_ln47_1793 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1768_fu_21463_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1768 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U282 SOURCE decode.cpp:47 VARIABLE mul_ln47_1794 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1769_fu_21663_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1769 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U271 SOURCE decode.cpp:47 VARIABLE mul_ln47_1795 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1770_fu_21871_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1770 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U300 SOURCE decode.cpp:47 VARIABLE mul_ln47_1796 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1771_fu_22068_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1771 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U294 SOURCE decode.cpp:47 VARIABLE mul_ln47_1797 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1772_fu_22241_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1772 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U207 SOURCE decode.cpp:47 VARIABLE mul_ln47_1798 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1773_fu_22323_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1773 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U257 SOURCE decode.cpp:47 VARIABLE mul_ln47_1799 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1774_fu_22349_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1774 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U283 SOURCE decode.cpp:47 VARIABLE mul_ln47_1800 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1775_fu_22557_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1775 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U258 SOURCE decode.cpp:47 VARIABLE mul_ln47_1801 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1776_fu_22757_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1776 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U241 SOURCE decode.cpp:47 VARIABLE mul_ln47_1802 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1777_fu_22957_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1777 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U244 SOURCE decode.cpp:47 VARIABLE mul_ln47_1803 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1778_fu_23162_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1778 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U256 SOURCE decode.cpp:47 VARIABLE mul_ln47_1804 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1779_fu_23369_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1779 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U278 SOURCE decode.cpp:47 VARIABLE mul_ln47_1805 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1780_fu_23577_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1780 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U199 SOURCE decode.cpp:47 VARIABLE mul_ln47_1806 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1781_fu_23785_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1781 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U284 SOURCE decode.cpp:47 VARIABLE mul_ln47_1807 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1782_fu_22375_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1782 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U242 SOURCE decode.cpp:47 VARIABLE mul_ln47_1808 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1783_fu_22583_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1783 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U300 SOURCE decode.cpp:47 VARIABLE mul_ln47_1809 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1784_fu_22780_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1784 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U231 SOURCE decode.cpp:47 VARIABLE mul_ln47_1810 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1785_fu_22983_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1785 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U232 SOURCE decode.cpp:47 VARIABLE mul_ln47_1811 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1786_fu_23187_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1786 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U233 SOURCE decode.cpp:47 VARIABLE mul_ln47_1812 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1787_fu_23395_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1787 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U279 SOURCE decode.cpp:47 VARIABLE mul_ln47_1813 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1788_fu_23603_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1788 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U292 SOURCE decode.cpp:47 VARIABLE mul_ln47_1814 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1789_fu_23811_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1789 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U210 SOURCE decode.cpp:47 VARIABLE mul_ln47_1815 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1790_fu_24000_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1790 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23ns_62_2_1_U176 SOURCE decode.cpp:47 VARIABLE mul_ln47_1816 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1791_fu_22401_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1791 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U208 SOURCE decode.cpp:47 VARIABLE mul_ln47_1817 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1792_fu_22609_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1792 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U268 SOURCE decode.cpp:47 VARIABLE mul_ln47_1818 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1793_fu_22805_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1793 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U257 SOURCE decode.cpp:47 VARIABLE mul_ln47_1819 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1794_fu_23009_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1794 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U258 SOURCE decode.cpp:47 VARIABLE mul_ln47_1820 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1795_fu_23213_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1795 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U234 SOURCE decode.cpp:47 VARIABLE mul_ln47_1821 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1796_fu_23421_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1796 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U181 SOURCE decode.cpp:47 VARIABLE mul_ln47_1822 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1797_fu_23629_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1797 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U269 SOURCE decode.cpp:47 VARIABLE mul_ln47_1823 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1798_fu_23837_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1798 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U211 SOURCE decode.cpp:47 VARIABLE mul_ln47_1824 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1799_fu_24026_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1799 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U272 SOURCE decode.cpp:47 VARIABLE mul_ln47_1825 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1800_fu_22427_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1800 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U301 SOURCE decode.cpp:47 VARIABLE mul_ln47_1826 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1801_fu_22632_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1801 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U245 SOURCE decode.cpp:47 VARIABLE mul_ln47_1827 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1802_fu_22828_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1802 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U235 SOURCE decode.cpp:47 VARIABLE mul_ln47_1828 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1803_fu_23035_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1803 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U270 SOURCE decode.cpp:47 VARIABLE mul_ln47_1829 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1804_fu_23239_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1804 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U280 SOURCE decode.cpp:47 VARIABLE mul_ln47_1830 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1805_fu_23447_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1805 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U281 SOURCE decode.cpp:47 VARIABLE mul_ln47_1831 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1806_fu_23655_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1806 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U271 SOURCE decode.cpp:47 VARIABLE mul_ln47_1832 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1807_fu_23863_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1807 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U291 SOURCE decode.cpp:47 VARIABLE mul_ln47_1833 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1808_fu_24052_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1808 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U259 SOURCE decode.cpp:47 VARIABLE mul_ln47_1834 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1809_fu_22453_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1809 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U196 SOURCE decode.cpp:47 VARIABLE mul_ln47_1835 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1810_fu_22657_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1810 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U282 SOURCE decode.cpp:47 VARIABLE mul_ln47_1836 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1811_fu_22853_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1811 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U260 SOURCE decode.cpp:47 VARIABLE mul_ln47_1837 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1812_fu_23061_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1812 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U197 SOURCE decode.cpp:47 VARIABLE mul_ln47_1838 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1813_fu_23265_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1813 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U272 SOURCE decode.cpp:47 VARIABLE mul_ln47_1839 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1814_fu_23473_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1814 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U283 SOURCE decode.cpp:47 VARIABLE mul_ln47_1840 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1815_fu_23681_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1815 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U178 SOURCE decode.cpp:47 VARIABLE mul_ln47_1841 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1816_fu_23889_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1816 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U223 SOURCE decode.cpp:47 VARIABLE mul_ln47_1842 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1817_fu_24078_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1817 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U273 SOURCE decode.cpp:47 VARIABLE mul_ln47_1843 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1818_fu_22479_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1818 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U220 SOURCE decode.cpp:47 VARIABLE mul_ln47_1844 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1819_fu_22683_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1819 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U284 SOURCE decode.cpp:47 VARIABLE mul_ln47_1845 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1820_fu_22879_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1820 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U206 SOURCE decode.cpp:47 VARIABLE mul_ln47_1846 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1821_fu_23087_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1821 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U236 SOURCE decode.cpp:47 VARIABLE mul_ln47_1847 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1822_fu_23291_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1822 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U285 SOURCE decode.cpp:47 VARIABLE mul_ln47_1848 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1823_fu_23499_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1823 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U286 SOURCE decode.cpp:47 VARIABLE mul_ln47_1849 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1824_fu_23707_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1824 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U184 SOURCE decode.cpp:47 VARIABLE mul_ln47_1850 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1825_fu_23915_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1825 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U224 SOURCE decode.cpp:47 VARIABLE mul_ln47_1851 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1826_fu_24104_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1826 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U287 SOURCE decode.cpp:47 VARIABLE mul_ln47_1852 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1827_fu_22505_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1827 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U207 SOURCE decode.cpp:47 VARIABLE mul_ln47_1853 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1828_fu_22709_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1828 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U208 SOURCE decode.cpp:47 VARIABLE mul_ln47_1854 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1829_fu_22905_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1829 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U185 SOURCE decode.cpp:47 VARIABLE mul_ln47_1855 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1830_fu_23113_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1830 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U209 SOURCE decode.cpp:47 VARIABLE mul_ln47_1856 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1831_fu_23317_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1831 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U237 SOURCE decode.cpp:47 VARIABLE mul_ln47_1857 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1832_fu_23525_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1832 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U274 SOURCE decode.cpp:47 VARIABLE mul_ln47_1858 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1833_fu_23733_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1833 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U254 SOURCE decode.cpp:47 VARIABLE mul_ln47_1859 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1834_fu_23941_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1834 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U262 SOURCE decode.cpp:47 VARIABLE mul_ln47_1860 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1835_fu_24130_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1835 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U288 SOURCE decode.cpp:47 VARIABLE mul_ln47_1861 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1836_fu_22531_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1836 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U246 SOURCE decode.cpp:47 VARIABLE mul_ln47_1862 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1837_fu_22732_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1837 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U293 SOURCE decode.cpp:47 VARIABLE mul_ln47_1863 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1838_fu_22931_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1838 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U289 SOURCE decode.cpp:47 VARIABLE mul_ln47_1864 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1839_fu_23139_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1839 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U221 SOURCE decode.cpp:47 VARIABLE mul_ln47_1865 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1840_fu_23343_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1840 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U222 SOURCE decode.cpp:47 VARIABLE mul_ln47_1866 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1841_fu_23551_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1841 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U198 SOURCE decode.cpp:47 VARIABLE mul_ln47_1867 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1842_fu_23759_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1842 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U261 SOURCE decode.cpp:47 VARIABLE mul_ln47_1868 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1843_fu_23967_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1843 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U225 SOURCE decode.cpp:47 VARIABLE mul_ln47_1869 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1844_fu_24156_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1844 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_fu_24224_p2 SOURCE decode.cpp:63 VARIABLE a LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_24229_p2 SOURCE ./activation.h:7 VARIABLE add_ln7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_1_fu_24256_p2 SOURCE decode.cpp:63 VARIABLE a_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_1_fu_24261_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_2_fu_24284_p2 SOURCE decode.cpp:63 VARIABLE a_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_2_fu_24289_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_3_fu_24312_p2 SOURCE decode.cpp:63 VARIABLE a_3 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_3_fu_24317_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_3 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_4_fu_24340_p2 SOURCE decode.cpp:63 VARIABLE a_4 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_4_fu_24345_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_4 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_5_fu_24368_p2 SOURCE decode.cpp:63 VARIABLE a_5 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_5_fu_24373_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_5 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_6_fu_24396_p2 SOURCE decode.cpp:63 VARIABLE a_6 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_6_fu_24401_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_6 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_7_fu_24424_p2 SOURCE decode.cpp:63 VARIABLE a_7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_7_fu_24429_p2 SOURCE ./activation.h:7 VARIABLE add_ln7_7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_4591_p2 SOURCE decode.cpp:15 VARIABLE add_ln15 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 498 BRAM 0 URAM 0}} upsamp5 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME upsam_buf5_U SOURCE decode.cpp:125 VARIABLE upsam_buf5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_266_p2 SOURCE decode.cpp:76 VARIABLE add_ln76 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_2_fu_292_p2 SOURCE decode.cpp:76 VARIABLE add_ln76_2 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_401_p2 SOURCE decode.cpp:84 VARIABLE add_ln84 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cona_col_2_fu_420_p2 SOURCE decode.cpp:77 VARIABLE cona_col_2 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 3 URAM 0}} conv6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_7062_p2 SOURCE decode.cpp:14 VARIABLE add_ln14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_2_fu_7160_p2 SOURCE decode.cpp:14 VARIABLE add_ln14_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_144 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_9422_p2 SOURCE decode.cpp:47 VARIABLE add_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_145 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_143_fu_10452_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_143 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_146 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_144_fu_11342_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_144 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_147 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_145_fu_12249_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_145 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_148 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_146_fu_13068_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_146 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_149 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_147_fu_14005_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_147 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_150 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_148_fu_14715_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_148 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_151 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_149_fu_15457_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_149 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_152 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_153 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_150_fu_9484_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_150 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_154 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_151_fu_10483_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_151 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_155 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_152_fu_11369_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_152 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_156 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_153_fu_12275_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_153 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_157 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_154_fu_13094_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_154 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_158 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_155_fu_14031_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_155 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_159 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_156_fu_14741_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_156 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_160 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_157_fu_15483_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_157 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_161 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_162 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_158_fu_9511_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_158 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_163 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_159_fu_10514_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_159 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_164 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_160_fu_11395_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_160 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_165 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_161_fu_12301_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_161 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_166 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_162_fu_13120_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_162 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_167 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_163_fu_14057_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_163 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_168 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_164_fu_14768_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_164 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_169 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_165_fu_15509_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_165 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_170 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_171 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_166_fu_9538_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_166 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U409 SOURCE decode.cpp:47 VARIABLE mul_ln47_172 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_167_fu_10544_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_167 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_173 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_168_fu_11422_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_168 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_174 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_169_fu_12327_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_169 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_175 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_170_fu_13146_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_170 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U408 SOURCE decode.cpp:47 VARIABLE mul_ln47_176 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_171_fu_14083_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_171 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_177 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_172_fu_14794_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_172 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U334 SOURCE decode.cpp:47 VARIABLE mul_ln47_178 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_173_fu_15536_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_173 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_179 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_180 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_174_fu_9569_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_174 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_181 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_175_fu_10575_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_175 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U409 SOURCE decode.cpp:47 VARIABLE mul_ln47_182 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_176_fu_11449_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_176 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_183 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_177_fu_12353_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_177 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U408 SOURCE decode.cpp:47 VARIABLE mul_ln47_184 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_178_fu_13172_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_178 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_185 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_179_fu_14109_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_179 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_186 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_180_fu_14821_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_180 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_187 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_181_fu_15562_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_181 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_188 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U334 SOURCE decode.cpp:47 VARIABLE mul_ln47_189 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_182_fu_9600_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_182 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_190 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_183_fu_10606_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_183 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U331 SOURCE decode.cpp:47 VARIABLE mul_ln47_191 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_184_fu_11476_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_184 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U414 SOURCE decode.cpp:47 VARIABLE mul_ln47_192 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_185_fu_12379_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_185 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_193 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_186_fu_13198_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_186 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_194 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_187_fu_14135_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_187 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_195 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_188_fu_14847_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_188 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U407 SOURCE decode.cpp:47 VARIABLE mul_ln47_196 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_189_fu_15588_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_189 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U451 SOURCE decode.cpp:47 VARIABLE mul_ln47_197 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U335 SOURCE decode.cpp:47 VARIABLE mul_ln47_198 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_190_fu_9631_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_190 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U421 SOURCE decode.cpp:47 VARIABLE mul_ln47_199 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_191_fu_10636_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_191 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U452 SOURCE decode.cpp:47 VARIABLE mul_ln47_200 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_192_fu_11503_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_192 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_201 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_193_fu_12405_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_193 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_202 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_194_fu_13225_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_194 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U336 SOURCE decode.cpp:47 VARIABLE mul_ln47_203 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_195_fu_14161_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_195 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_204 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_196_fu_14873_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_196 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_205 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_197_fu_15614_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_197 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_206 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_207 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_198_fu_9662_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_198 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_208 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_199_fu_10667_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_199 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U356 SOURCE decode.cpp:47 VARIABLE mul_ln47_209 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_200_fu_11529_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_200 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_210 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_201_fu_12431_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_201 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U345 SOURCE decode.cpp:47 VARIABLE mul_ln47_211 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_202_fu_13251_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_202 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U457 SOURCE decode.cpp:47 VARIABLE mul_ln47_212 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_203_fu_14187_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_203 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U422 SOURCE decode.cpp:47 VARIABLE mul_ln47_213 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_204_fu_14899_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_204 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U335 SOURCE decode.cpp:47 VARIABLE mul_ln47_214 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_205_fu_15640_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_205 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U375 SOURCE decode.cpp:47 VARIABLE mul_ln47_215 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_216 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_206_fu_9693_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_206 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_217 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_207_fu_10698_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_207 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U458 SOURCE decode.cpp:47 VARIABLE mul_ln47_218 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_208_fu_11556_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_208 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U459 SOURCE decode.cpp:47 VARIABLE mul_ln47_219 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_209_fu_12457_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_209 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U346 SOURCE decode.cpp:47 VARIABLE mul_ln47_220 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_210_fu_13277_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_210 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_221 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_211_fu_14213_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_211 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_222 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_212_fu_14926_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_212 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_223 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_213_fu_15666_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_213 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U357 SOURCE decode.cpp:47 VARIABLE mul_ln47_224 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U415 SOURCE decode.cpp:47 VARIABLE mul_ln47_225 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_214_fu_9724_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_214 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_226 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_215_fu_10729_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_215 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_227 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_216_fu_11583_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_216 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U407 SOURCE decode.cpp:47 VARIABLE mul_ln47_228 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_217_fu_12483_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_217 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_229 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_218_fu_13303_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_218 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_230 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_219_fu_14240_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_219 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_231 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_220_fu_14953_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_220 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_232 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_221_fu_15692_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_221 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U376 SOURCE decode.cpp:47 VARIABLE mul_ln47_233 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_234 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_222_fu_9755_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_222 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U334 SOURCE decode.cpp:47 VARIABLE mul_ln47_235 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_223_fu_10760_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_223 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U460 SOURCE decode.cpp:47 VARIABLE mul_ln47_236 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_224_fu_11609_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_224 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U461 SOURCE decode.cpp:47 VARIABLE mul_ln47_237 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_225_fu_12509_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_225 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U331 SOURCE decode.cpp:47 VARIABLE mul_ln47_238 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_226_fu_13329_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_226 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_239 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_227_fu_14266_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_227 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U347 SOURCE decode.cpp:47 VARIABLE mul_ln47_240 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_228_fu_14979_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_228 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_241 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_229_fu_15719_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_229 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U421 SOURCE decode.cpp:47 VARIABLE mul_ln47_242 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U329 SOURCE decode.cpp:47 VARIABLE mul_ln47_243 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_230_fu_9786_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_230 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_244 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_231_fu_10791_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_231 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U422 SOURCE decode.cpp:47 VARIABLE mul_ln47_245 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_232_fu_11635_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_232 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U377 SOURCE decode.cpp:47 VARIABLE mul_ln47_246 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_233_fu_12535_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_233 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U407 SOURCE decode.cpp:47 VARIABLE mul_ln47_247 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_234_fu_13355_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_234 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U423 SOURCE decode.cpp:47 VARIABLE mul_ln47_248 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_235_fu_14292_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_235 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U451 SOURCE decode.cpp:47 VARIABLE mul_ln47_249 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_236_fu_15006_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_236 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_250 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_237_fu_15745_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_237 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U358 SOURCE decode.cpp:47 VARIABLE mul_ln47_251 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_252 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_238_fu_9813_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_238 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_253 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_239_fu_10822_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_239 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21ns_60_2_1_U327 SOURCE decode.cpp:47 VARIABLE mul_ln47_254 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_240_fu_11661_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_240 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U332 SOURCE decode.cpp:47 VARIABLE mul_ln47_255 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_241_fu_12561_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_241 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U335 SOURCE decode.cpp:47 VARIABLE mul_ln47_256 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_242_fu_13382_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_242 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U356 SOURCE decode.cpp:47 VARIABLE mul_ln47_257 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_243_fu_14318_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_243 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_258 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_244_fu_15032_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_244 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_259 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_245_fu_15772_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_245 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U423 SOURCE decode.cpp:47 VARIABLE mul_ln47_260 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U453 SOURCE decode.cpp:47 VARIABLE mul_ln47_261 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_246_fu_9844_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_246 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U357 SOURCE decode.cpp:47 VARIABLE mul_ln47_262 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_247_fu_10853_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_247 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U454 SOURCE decode.cpp:47 VARIABLE mul_ln47_263 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_248_fu_11687_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_248 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_264 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_249_fu_12587_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_249 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U329 SOURCE decode.cpp:47 VARIABLE mul_ln47_265 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_250_fu_13409_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_250 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23ns_62_2_1_U328 SOURCE decode.cpp:47 VARIABLE mul_ln47_266 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_251_fu_14344_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_251 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U348 SOURCE decode.cpp:47 VARIABLE mul_ln47_267 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_252_fu_15058_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_252 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_268 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_253_fu_15798_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_253 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U333 SOURCE decode.cpp:47 VARIABLE mul_ln47_269 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U455 SOURCE decode.cpp:47 VARIABLE mul_ln47_270 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_254_fu_9871_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_254 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_271 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_255_fu_10884_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_255 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_272 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_256_fu_11714_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_256 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U359 SOURCE decode.cpp:47 VARIABLE mul_ln47_273 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_257_fu_12613_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_257 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_274 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_258_fu_13436_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_258 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U452 SOURCE decode.cpp:47 VARIABLE mul_ln47_275 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_259_fu_14370_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_259 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U457 SOURCE decode.cpp:47 VARIABLE mul_ln47_276 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_260_fu_15084_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_260 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_277 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_261_fu_15824_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_261 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_278 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U434 SOURCE decode.cpp:47 VARIABLE mul_ln47_279 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_262_fu_9938_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_262 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U358 SOURCE decode.cpp:47 VARIABLE mul_ln47_280 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_263_fu_10915_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_263 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U378 SOURCE decode.cpp:47 VARIABLE mul_ln47_281 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_264_fu_11741_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_264 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U330 SOURCE decode.cpp:47 VARIABLE mul_ln47_282 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_265_fu_12639_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_265 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U458 SOURCE decode.cpp:47 VARIABLE mul_ln47_283 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_266_fu_13462_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_266 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_284 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_267_fu_14396_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_267 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_285 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_268_fu_15111_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_268 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_286 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_269_fu_15851_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_269 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U359 SOURCE decode.cpp:47 VARIABLE mul_ln47_287 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_270_fu_16205_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_270 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_288 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_271_fu_16847_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_271 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_289 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_272_fu_17447_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_272 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_290 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_273_fu_18141_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_273 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_291 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_274_fu_18728_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_274 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_292 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_275_fu_19361_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_275 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_293 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_276_fu_19923_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_276 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_294 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_277_fu_20342_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_277 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_295 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_278_fu_20768_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_278 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U414 SOURCE decode.cpp:47 VARIABLE mul_ln47_296 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_279_fu_16224_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_279 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U396 SOURCE decode.cpp:47 VARIABLE mul_ln47_297 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_280_fu_16870_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_280 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_298 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_281_fu_17473_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_281 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_299 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_282_fu_18167_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_282 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_300 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_283_fu_18754_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_283 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U457 SOURCE decode.cpp:47 VARIABLE mul_ln47_301 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_284_fu_19387_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_284 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U458 SOURCE decode.cpp:47 VARIABLE mul_ln47_302 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_285_fu_19950_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_285 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_303 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_286_fu_20368_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_286 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_304 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_287_fu_20794_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_287 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U387 SOURCE decode.cpp:47 VARIABLE mul_ln47_305 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_288_fu_16243_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_288 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U466 SOURCE decode.cpp:47 VARIABLE mul_ln47_306 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_289_fu_16892_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_289 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U457 SOURCE decode.cpp:47 VARIABLE mul_ln47_307 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_290_fu_17499_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_290 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_308 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_291_fu_18194_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_291 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_309 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_292_fu_18781_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_292 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_310 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_293_fu_19414_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_293 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_311 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_294_fu_19976_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_294 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_312 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_295_fu_20394_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_295 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_313 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_296_fu_20820_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_296 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U360 SOURCE decode.cpp:47 VARIABLE mul_ln47_314 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_297_fu_16262_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_297 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U356 SOURCE decode.cpp:47 VARIABLE mul_ln47_315 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_298_fu_16917_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_298 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U467 SOURCE decode.cpp:47 VARIABLE mul_ln47_316 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_299_fu_17522_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_299 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_317 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_300_fu_18220_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_300 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U357 SOURCE decode.cpp:47 VARIABLE mul_ln47_318 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_301_fu_18808_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_301 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U466 SOURCE decode.cpp:47 VARIABLE mul_ln47_319 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_302_fu_19437_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_302 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_320 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_303_fu_20002_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_303 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_321 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_304_fu_20420_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_304 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U459 SOURCE decode.cpp:47 VARIABLE mul_ln47_322 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_305_fu_20846_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_305 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U361 SOURCE decode.cpp:47 VARIABLE mul_ln47_323 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_306_fu_16281_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_306 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U458 SOURCE decode.cpp:47 VARIABLE mul_ln47_324 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_307_fu_16943_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_307 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_325 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_308_fu_17548_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_308 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_326 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_309_fu_18246_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_309 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_327 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_310_fu_18835_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_310 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_328 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_311_fu_19462_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_311 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_329 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_312_fu_20028_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_312 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_330 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_313_fu_20446_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_313 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_331 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_314_fu_20872_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_314 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U424 SOURCE decode.cpp:47 VARIABLE mul_ln47_332 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_315_fu_16300_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_315 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_333 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_316_fu_16969_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_316 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U358 SOURCE decode.cpp:47 VARIABLE mul_ln47_334 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_317_fu_17575_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_317 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U387 SOURCE decode.cpp:47 VARIABLE mul_ln47_335 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_318_fu_18272_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_318 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U359 SOURCE decode.cpp:47 VARIABLE mul_ln47_336 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_319_fu_18861_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_319 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_337 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_320_fu_19489_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_320 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U387 SOURCE decode.cpp:47 VARIABLE mul_ln47_338 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_321_fu_20054_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_321 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_339 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_322_fu_20472_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_322 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U434 SOURCE decode.cpp:47 VARIABLE mul_ln47_340 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_323_fu_20898_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_323 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U336 SOURCE decode.cpp:47 VARIABLE mul_ln47_341 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_324_fu_16319_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_324 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U360 SOURCE decode.cpp:47 VARIABLE mul_ln47_342 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_325_fu_16995_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_325 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U361 SOURCE decode.cpp:47 VARIABLE mul_ln47_343 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_326_fu_17601_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_326 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U388 SOURCE decode.cpp:47 VARIABLE mul_ln47_344 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_327_fu_18298_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_327 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_345 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_328_fu_18887_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_328 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U414 SOURCE decode.cpp:47 VARIABLE mul_ln47_346 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_329_fu_19515_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_329 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_347 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_330_fu_20080_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_330 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_348 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_331_fu_20498_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_331 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U435 SOURCE decode.cpp:47 VARIABLE mul_ln47_349 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_332_fu_20924_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_332 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U362 SOURCE decode.cpp:47 VARIABLE mul_ln47_350 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_333_fu_16339_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_333 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_351 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_334_fu_17021_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_334 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_352 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_335_fu_17627_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_335 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U389 SOURCE decode.cpp:47 VARIABLE mul_ln47_353 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_336_fu_18324_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_336 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U362 SOURCE decode.cpp:47 VARIABLE mul_ln47_354 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_337_fu_18913_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_337 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_355 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_338_fu_19541_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_338 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U375 SOURCE decode.cpp:47 VARIABLE mul_ln47_356 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_339_fu_20106_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_339 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U331 SOURCE decode.cpp:47 VARIABLE mul_ln47_357 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_340_fu_20525_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_340 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U334 SOURCE decode.cpp:47 VARIABLE mul_ln47_358 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_341_fu_20950_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_341 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U388 SOURCE decode.cpp:47 VARIABLE mul_ln47_359 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_342_fu_16358_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_342 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U329 SOURCE decode.cpp:47 VARIABLE mul_ln47_360 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_343_fu_17047_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_343 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U375 SOURCE decode.cpp:47 VARIABLE mul_ln47_361 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_344_fu_17653_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_344 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_362 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_345_fu_18351_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_345 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_363 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_346_fu_18940_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_346 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U436 SOURCE decode.cpp:47 VARIABLE mul_ln47_364 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_347_fu_19567_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_347 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_365 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_348_fu_20133_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_348 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_366 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_349_fu_20551_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_349 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U460 SOURCE decode.cpp:47 VARIABLE mul_ln47_367 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_350_fu_20976_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_350 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U425 SOURCE decode.cpp:47 VARIABLE mul_ln47_368 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_351_fu_16377_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_351 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U363 SOURCE decode.cpp:47 VARIABLE mul_ln47_369 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_352_fu_17074_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_352 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_370 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_353_fu_17679_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_353 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U376 SOURCE decode.cpp:47 VARIABLE mul_ln47_371 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_354_fu_18377_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_354 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U376 SOURCE decode.cpp:47 VARIABLE mul_ln47_372 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_355_fu_18966_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_355 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U329 SOURCE decode.cpp:47 VARIABLE mul_ln47_373 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_356_fu_19593_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_356 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U377 SOURCE decode.cpp:47 VARIABLE mul_ln47_374 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_357_fu_20159_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_357 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U335 SOURCE decode.cpp:47 VARIABLE mul_ln47_375 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_358_fu_20577_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_358 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_376 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_359_fu_21002_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_359 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_377 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_360_fu_16397_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_360 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U390 SOURCE decode.cpp:47 VARIABLE mul_ln47_378 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_361_fu_17100_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_361 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U377 SOURCE decode.cpp:47 VARIABLE mul_ln47_379 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_362_fu_17705_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_362 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_380 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_363_fu_18404_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_363 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U408 SOURCE decode.cpp:47 VARIABLE mul_ln47_381 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_364_fu_18992_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_364 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_382 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_365_fu_19619_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_365 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U461 SOURCE decode.cpp:47 VARIABLE mul_ln47_383 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_366_fu_20185_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_366 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21s_60_2_1_U405 SOURCE decode.cpp:47 VARIABLE mul_ln47_384 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_367_fu_20603_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_367 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U462 SOURCE decode.cpp:47 VARIABLE mul_ln47_385 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_368_fu_21028_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_368 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U453 SOURCE decode.cpp:47 VARIABLE mul_ln47_386 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_369_fu_16417_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_369 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U391 SOURCE decode.cpp:47 VARIABLE mul_ln47_387 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_370_fu_17126_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_370 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U434 SOURCE decode.cpp:47 VARIABLE mul_ln47_388 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_371_fu_17732_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_371 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U435 SOURCE decode.cpp:47 VARIABLE mul_ln47_389 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_372_fu_18430_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_372 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U388 SOURCE decode.cpp:47 VARIABLE mul_ln47_390 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_373_fu_19018_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_373 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U389 SOURCE decode.cpp:47 VARIABLE mul_ln47_391 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_374_fu_19645_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_374 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U437 SOURCE decode.cpp:47 VARIABLE mul_ln47_392 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_375_fu_20211_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_375 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_393 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_376_fu_20629_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_376 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U390 SOURCE decode.cpp:47 VARIABLE mul_ln47_394 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_377_fu_21054_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_377 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U426 SOURCE decode.cpp:47 VARIABLE mul_ln47_395 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_378_fu_16436_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_378 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U378 SOURCE decode.cpp:47 VARIABLE mul_ln47_396 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_379_fu_17152_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_379 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U459 SOURCE decode.cpp:47 VARIABLE mul_ln47_397 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_380_fu_17758_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_380 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U460 SOURCE decode.cpp:47 VARIABLE mul_ln47_398 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_381_fu_18456_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_381 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_399 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_382_fu_19044_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_382 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U463 SOURCE decode.cpp:47 VARIABLE mul_ln47_400 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_383_fu_19671_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_383 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U378 SOURCE decode.cpp:47 VARIABLE mul_ln47_401 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_384_fu_20238_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_384 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_402 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_385_fu_20655_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_385 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U438 SOURCE decode.cpp:47 VARIABLE mul_ln47_403 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_386_fu_21080_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_386 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U389 SOURCE decode.cpp:47 VARIABLE mul_ln47_404 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_387_fu_16456_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_387 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32ns_70_2_1_U397 SOURCE decode.cpp:47 VARIABLE mul_ln47_405 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_388_fu_17175_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_388 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_406 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_389_fu_17785_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_389 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U379 SOURCE decode.cpp:47 VARIABLE mul_ln47_407 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_390_fu_18482_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_390 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U451 SOURCE decode.cpp:47 VARIABLE mul_ln47_408 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_391_fu_19070_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_391 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U409 SOURCE decode.cpp:47 VARIABLE mul_ln47_409 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_392_fu_19698_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_392 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_410 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_393_fu_20264_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_393 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U379 SOURCE decode.cpp:47 VARIABLE mul_ln47_411 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_394_fu_20681_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_394 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U439 SOURCE decode.cpp:47 VARIABLE mul_ln47_412 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_395_fu_21106_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_395 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_413 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_396_fu_16476_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_396 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U380 SOURCE decode.cpp:47 VARIABLE mul_ln47_414 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_397_fu_17200_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_397 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U336 SOURCE decode.cpp:47 VARIABLE mul_ln47_415 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_398_fu_17811_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_398 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_416 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_399_fu_18508_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_399 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U464 SOURCE decode.cpp:47 VARIABLE mul_ln47_417 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_400_fu_19096_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_400 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U336 SOURCE decode.cpp:47 VARIABLE mul_ln47_418 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_401_fu_19724_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_401 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U391 SOURCE decode.cpp:47 VARIABLE mul_ln47_419 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_402_fu_20290_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_402 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_420 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_403_fu_20707_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_403 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U410 SOURCE decode.cpp:47 VARIABLE mul_ln47_421 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_404_fu_21132_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_404 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U375 SOURCE decode.cpp:47 VARIABLE mul_ln47_422 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_405_fu_16495_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_405 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U392 SOURCE decode.cpp:47 VARIABLE mul_ln47_423 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_406_fu_17226_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_406 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U381 SOURCE decode.cpp:47 VARIABLE mul_ln47_424 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_407_fu_17837_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_407 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_425 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_408_fu_18534_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_408 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U452 SOURCE decode.cpp:47 VARIABLE mul_ln47_426 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_409_fu_19123_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_409 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U415 SOURCE decode.cpp:47 VARIABLE mul_ln47_427 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_410_fu_19751_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_410 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_428 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_411_fu_20316_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_411 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U440 SOURCE decode.cpp:47 VARIABLE mul_ln47_429 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_412_fu_20733_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_412 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U411 SOURCE decode.cpp:47 VARIABLE mul_ln47_430 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_413_fu_21158_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_413 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_431 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_414_fu_21289_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_414 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_432 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_415_fu_21576_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_415 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_433 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_416_fu_21964_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_416 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U457 SOURCE decode.cpp:47 VARIABLE mul_ln47_434 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_417_fu_22417_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_417 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_435 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_418_fu_22877_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_418 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_436 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_419_fu_23289_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_419 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_437 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_420_fu_23705_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_420 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_438 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_421_fu_24109_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_421 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_439 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_422_fu_24517_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_422 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_440 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_423_fu_21308_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_423 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_441 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_424_fu_21602_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_424 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_442 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_425_fu_21990_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_425 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_443 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_426_fu_22443_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_426 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_444 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_427_fu_22903_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_427 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_445 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_428_fu_23315_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_428 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U457 SOURCE decode.cpp:47 VARIABLE mul_ln47_446 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_429_fu_23731_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_429 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U466 SOURCE decode.cpp:47 VARIABLE mul_ln47_447 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_430_fu_24132_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_430 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U467 SOURCE decode.cpp:47 VARIABLE mul_ln47_448 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_431_fu_24540_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_431 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U396 SOURCE decode.cpp:47 VARIABLE mul_ln47_449 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_432_fu_21324_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_432 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U466 SOURCE decode.cpp:47 VARIABLE mul_ln47_450 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_433_fu_21625_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_433 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U409 SOURCE decode.cpp:47 VARIABLE mul_ln47_451 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_434_fu_22016_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_434 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_452 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_435_fu_22469_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_435 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_453 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_436_fu_22929_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_436 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_454 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_437_fu_23341_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_437 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U331 SOURCE decode.cpp:47 VARIABLE mul_ln47_455 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_438_fu_23757_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_438 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_456 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_439_fu_24157_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_439 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U409 SOURCE decode.cpp:47 VARIABLE mul_ln47_457 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_440_fu_24565_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_440 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32ns_70_2_1_U397 SOURCE decode.cpp:47 VARIABLE mul_ln47_458 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_441_fu_21339_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_441 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U467 SOURCE decode.cpp:47 VARIABLE mul_ln47_459 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_442_fu_21647_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_442 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_460 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_443_fu_22042_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_443 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U468 SOURCE decode.cpp:47 VARIABLE mul_ln47_461 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_444_fu_22492_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_444 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U398 SOURCE decode.cpp:47 VARIABLE mul_ln47_462 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_445_fu_22952_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_445 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U458 SOURCE decode.cpp:47 VARIABLE mul_ln47_463 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_446_fu_23367_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_446 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_464 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_447_fu_23783_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_447 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_465 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_448_fu_24183_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_448 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U459 SOURCE decode.cpp:47 VARIABLE mul_ln47_466 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_449_fu_24591_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_449 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_467 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_450_fu_21357_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_450 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U399 SOURCE decode.cpp:47 VARIABLE mul_ln47_468 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_451_fu_21669_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_451 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_469 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_452_fu_22068_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_452 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U458 SOURCE decode.cpp:47 VARIABLE mul_ln47_470 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_453_fu_22517_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_453 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_471 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_454_fu_22977_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_454 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_472 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_455_fu_23393_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_455 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U387 SOURCE decode.cpp:47 VARIABLE mul_ln47_473 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_456_fu_23809_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_456 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U410 SOURCE decode.cpp:47 VARIABLE mul_ln47_474 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_457_fu_24209_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_457 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_475 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_458_fu_24617_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_458 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U459 SOURCE decode.cpp:47 VARIABLE mul_ln47_476 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_459_fu_21376_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_459 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_477 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_460_fu_21694_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_460 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_478 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_461_fu_22094_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_461 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_479 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_462_fu_22543_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_462 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_480 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_463_fu_23003_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_463 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_481 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_464_fu_23419_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_464 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_482 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_465_fu_23835_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_465 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_483 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_466_fu_24235_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_466 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U334 SOURCE decode.cpp:47 VARIABLE mul_ln47_484 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_467_fu_24643_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_467 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_485 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_468_fu_21395_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_468 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U400 SOURCE decode.cpp:47 VARIABLE mul_ln47_486 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_469_fu_21717_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_469 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_487 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_470_fu_22120_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_470 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_488 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_471_fu_22569_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_471 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U387 SOURCE decode.cpp:47 VARIABLE mul_ln47_489 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_472_fu_23029_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_472 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_490 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_473_fu_23445_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_473 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_491 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_474_fu_23861_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_474 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_492 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_475_fu_24261_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_475 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U460 SOURCE decode.cpp:47 VARIABLE mul_ln47_493 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_476_fu_24669_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_476 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U469 SOURCE decode.cpp:47 VARIABLE mul_ln47_494 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_477_fu_21411_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_477 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U470 SOURCE decode.cpp:47 VARIABLE mul_ln47_495 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_478_fu_21739_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_478 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_496 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_479_fu_22146_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_479 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U471 SOURCE decode.cpp:47 VARIABLE mul_ln47_497 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_480_fu_22592_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_480 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U388 SOURCE decode.cpp:47 VARIABLE mul_ln47_498 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_481_fu_23055_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_481 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_499 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_482_fu_23471_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_482 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U388 SOURCE decode.cpp:47 VARIABLE mul_ln47_500 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_483_fu_23887_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_483 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U461 SOURCE decode.cpp:47 VARIABLE mul_ln47_501 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_484_fu_24287_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_484 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_502 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_485_fu_24695_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_485 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U472 SOURCE decode.cpp:47 VARIABLE mul_ln47_503 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_486_fu_21426_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_486 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_504 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_487_fu_21764_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_487 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U389 SOURCE decode.cpp:47 VARIABLE mul_ln47_505 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_488_fu_22172_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_488 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_506 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_489_fu_22617_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_489 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_507 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_490_fu_23081_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_490 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U389 SOURCE decode.cpp:47 VARIABLE mul_ln47_508 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_491_fu_23497_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_491 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U468 SOURCE decode.cpp:47 VARIABLE mul_ln47_509 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_492_fu_23910_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_492 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_510 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_493_fu_24313_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_493 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_511 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_494_fu_24721_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_494 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U460 SOURCE decode.cpp:47 VARIABLE mul_ln47_512 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_495_fu_21444_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_495 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_513 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_496_fu_21790_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_496 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U375 SOURCE decode.cpp:47 VARIABLE mul_ln47_514 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_497_fu_22198_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_497 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U401 SOURCE decode.cpp:47 VARIABLE mul_ln47_515 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_498_fu_22640_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_498 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U390 SOURCE decode.cpp:47 VARIABLE mul_ln47_516 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_499_fu_23107_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_499 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_517 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_500_fu_23523_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_500 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_518 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_501_fu_23935_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_501 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_519 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_502_fu_24339_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_502 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U391 SOURCE decode.cpp:47 VARIABLE mul_ln47_520 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_503_fu_24747_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_503 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U390 SOURCE decode.cpp:47 VARIABLE mul_ln47_521 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_504_fu_21463_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_504 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_522 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_505_fu_21816_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_505 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U345 SOURCE decode.cpp:47 VARIABLE mul_ln47_523 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_506_fu_22224_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_506 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32ns_70_2_1_U402 SOURCE decode.cpp:47 VARIABLE mul_ln47_524 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_507_fu_22662_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_507 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_525 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_508_fu_23133_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_508 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_526 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_509_fu_23549_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_509 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U469 SOURCE decode.cpp:47 VARIABLE mul_ln47_527 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_510_fu_23958_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_510 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U462 SOURCE decode.cpp:47 VARIABLE mul_ln47_528 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_511_fu_24365_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_511 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_529 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_512_fu_24773_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_512 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U403 SOURCE decode.cpp:47 VARIABLE mul_ln47_530 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_513_fu_21479_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_513 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U473 SOURCE decode.cpp:47 VARIABLE mul_ln47_531 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_514_fu_21839_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_514 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_532 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_515_fu_22250_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_515 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U376 SOURCE decode.cpp:47 VARIABLE mul_ln47_533 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_516_fu_22687_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_516 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_534 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_517_fu_23159_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_517 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U375 SOURCE decode.cpp:47 VARIABLE mul_ln47_535 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_518_fu_23575_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_518 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_536 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_519_fu_23983_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_519 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_537 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_520_fu_24391_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_520 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U396 SOURCE decode.cpp:47 VARIABLE mul_ln47_538 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_521_fu_24796_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_521 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_539 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_522_fu_21497_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_522 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U404 SOURCE decode.cpp:47 VARIABLE mul_ln47_540 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_523_fu_21861_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_523 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_541 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_524_fu_22276_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_524 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U461 SOURCE decode.cpp:47 VARIABLE mul_ln47_542 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_525_fu_22713_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_525 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U463 SOURCE decode.cpp:47 VARIABLE mul_ln47_543 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_526_fu_23185_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_526 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_544 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_527_fu_23601_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_527 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U470 SOURCE decode.cpp:47 VARIABLE mul_ln47_545 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_528_fu_24006_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_528 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_546 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_529_fu_24417_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_529 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U329 SOURCE decode.cpp:47 VARIABLE mul_ln47_547 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_530_fu_24821_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_530 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U391 SOURCE decode.cpp:47 VARIABLE mul_ln47_548 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_531_fu_21516_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_531 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U421 SOURCE decode.cpp:47 VARIABLE mul_ln47_549 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_532_fu_21886_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_532 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U377 SOURCE decode.cpp:47 VARIABLE mul_ln47_550 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_533_fu_22302_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_533 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_551 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_534_fu_22739_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_534 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U451 SOURCE decode.cpp:47 VARIABLE mul_ln47_552 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_535_fu_23211_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_535 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_553 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_536_fu_23627_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_536 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U332 SOURCE decode.cpp:47 VARIABLE mul_ln47_554 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_537_fu_24031_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_537 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U471 SOURCE decode.cpp:47 VARIABLE mul_ln47_555 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_538_fu_24440_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_538 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U356 SOURCE decode.cpp:47 VARIABLE mul_ln47_556 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_539_fu_24847_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_539 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U462 SOURCE decode.cpp:47 VARIABLE mul_ln47_557 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_540_fu_21535_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_540 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U463 SOURCE decode.cpp:47 VARIABLE mul_ln47_558 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_541_fu_21912_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_541 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U378 SOURCE decode.cpp:47 VARIABLE mul_ln47_559 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_542_fu_22328_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_542 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_560 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_543_fu_22765_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_543 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U464 SOURCE decode.cpp:47 VARIABLE mul_ln47_561 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_544_fu_23237_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_544 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_562 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_545_fu_23653_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_545 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U452 SOURCE decode.cpp:47 VARIABLE mul_ln47_563 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_546_fu_24057_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_546 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U357 SOURCE decode.cpp:47 VARIABLE mul_ln47_564 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_547_fu_24465_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_547 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U453 SOURCE decode.cpp:47 VARIABLE mul_ln47_565 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_548_fu_24873_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_548 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U474 SOURCE decode.cpp:47 VARIABLE mul_ln47_566 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_549_fu_21551_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_549 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U392 SOURCE decode.cpp:47 VARIABLE mul_ln47_567 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_550_fu_21938_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_550 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_568 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_551_fu_22354_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_551 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U475 SOURCE decode.cpp:47 VARIABLE mul_ln47_569 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_552_fu_22788_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_552 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U465 SOURCE decode.cpp:47 VARIABLE mul_ln47_570 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_553_fu_23263_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_553 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U358 SOURCE decode.cpp:47 VARIABLE mul_ln47_571 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_554_fu_23679_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_554 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U454 SOURCE decode.cpp:47 VARIABLE mul_ln47_572 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_555_fu_24083_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_555 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U411 SOURCE decode.cpp:47 VARIABLE mul_ln47_573 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_556_fu_24491_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_556 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U335 SOURCE decode.cpp:47 VARIABLE mul_ln47_574 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_557_fu_24899_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_557 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_575 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_558_fu_25030_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_558 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U334 SOURCE decode.cpp:47 VARIABLE mul_ln47_576 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_559_fu_25341_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_559 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U331 SOURCE decode.cpp:47 VARIABLE mul_ln47_577 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_560_fu_25757_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_560 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_578 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_561_fu_26216_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_561 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_579 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_562_fu_26632_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_562 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_580 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_563_fu_27048_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_563 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_581 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_564_fu_27460_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_564 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_582 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_565_fu_27876_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_565 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_583 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_566_fu_28292_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_566 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_584 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_567_fu_25049_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_567 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_585 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_568_fu_25367_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_568 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_586 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_569_fu_25783_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_569 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_587 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_570_fu_26242_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_570 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U409 SOURCE decode.cpp:47 VARIABLE mul_ln47_588 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_571_fu_26658_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_571 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_589 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_572_fu_27074_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_572 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_590 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_573_fu_27486_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_573 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_591 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_574_fu_27902_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_574 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_592 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_575_fu_28318_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_575 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_593 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_576_fu_25068_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_576 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_594 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_577_fu_25393_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_577 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_595 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_578_fu_25809_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_578 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_596 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_579_fu_26268_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_579 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U332 SOURCE decode.cpp:47 VARIABLE mul_ln47_597 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_580_fu_26684_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_580 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_598 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_581_fu_27100_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_581 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_599 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_582_fu_27512_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_582 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U331 SOURCE decode.cpp:47 VARIABLE mul_ln47_600 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_583_fu_27928_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_583 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_601 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_584_fu_28344_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_584 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_602 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_585_fu_25087_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_585 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_603 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_586_fu_25419_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_586 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_604 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_587_fu_25835_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_587 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U335 SOURCE decode.cpp:47 VARIABLE mul_ln47_605 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_588_fu_26294_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_588 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U329 SOURCE decode.cpp:47 VARIABLE mul_ln47_606 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_589_fu_26710_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_589 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U466 SOURCE decode.cpp:47 VARIABLE mul_ln47_607 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_590_fu_27123_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_590 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_608 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_591_fu_27538_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_591 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_609 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_592_fu_27954_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_592 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_610 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_593_fu_28370_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_593 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_611 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_594_fu_25106_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_594 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_612 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_595_fu_25445_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_595 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_613 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_596_fu_25861_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_596 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U408 SOURCE decode.cpp:47 VARIABLE mul_ln47_614 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_597_fu_26320_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_597 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_615 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_598_fu_26736_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_598 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_616 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_599_fu_27148_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_599 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_617 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_600_fu_27564_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_600 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_618 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_601_fu_27980_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_601 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_619 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_602_fu_28396_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_602 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_620 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_603_fu_25125_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_603 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U333 SOURCE decode.cpp:47 VARIABLE mul_ln47_621 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_604_fu_25471_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_604 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U414 SOURCE decode.cpp:47 VARIABLE mul_ln47_622 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_605_fu_25887_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_605 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_623 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_606_fu_26346_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_606 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U387 SOURCE decode.cpp:47 VARIABLE mul_ln47_624 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_607_fu_26762_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_607 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U329 SOURCE decode.cpp:47 VARIABLE mul_ln47_625 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_608_fu_27174_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_608 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U457 SOURCE decode.cpp:47 VARIABLE mul_ln47_626 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_609_fu_27590_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_609 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_627 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_610_fu_28006_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_610 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_628 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_611_fu_28422_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_611 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_629 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_612_fu_25144_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_612 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_630 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_613_fu_25497_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_613 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U375 SOURCE decode.cpp:47 VARIABLE mul_ln47_631 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_614_fu_25913_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_614 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_632 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_615_fu_26372_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_615 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U376 SOURCE decode.cpp:47 VARIABLE mul_ln47_633 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_616_fu_26788_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_616 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U434 SOURCE decode.cpp:47 VARIABLE mul_ln47_634 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_617_fu_27200_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_617 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_635 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_618_fu_27616_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_618 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_636 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_619_fu_28032_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_619 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_637 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_620_fu_28448_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_620 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_638 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_621_fu_25163_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_621 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_639 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_622_fu_25523_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_622 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_640 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_623_fu_25939_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_623 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U388 SOURCE decode.cpp:47 VARIABLE mul_ln47_641 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_624_fu_26398_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_624 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U377 SOURCE decode.cpp:47 VARIABLE mul_ln47_642 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_625_fu_26814_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_625 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U435 SOURCE decode.cpp:47 VARIABLE mul_ln47_643 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_626_fu_27226_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_626 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U436 SOURCE decode.cpp:47 VARIABLE mul_ln47_644 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_627_fu_27642_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_627 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_645 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_628_fu_28058_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_628 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U421 SOURCE decode.cpp:47 VARIABLE mul_ln47_646 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_629_fu_28474_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_629 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_647 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_630_fu_25182_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_630 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U378 SOURCE decode.cpp:47 VARIABLE mul_ln47_648 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_631_fu_25549_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_631 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_649 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_632_fu_25965_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_632 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U457 SOURCE decode.cpp:47 VARIABLE mul_ln47_650 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_633_fu_26424_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_633 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_651 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_634_fu_26840_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_634 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_652 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_635_fu_27252_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_635 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U356 SOURCE decode.cpp:47 VARIABLE mul_ln47_653 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_636_fu_27668_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_636 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_654 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_637_fu_28084_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_637 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U414 SOURCE decode.cpp:47 VARIABLE mul_ln47_655 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_638_fu_28500_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_638 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_656 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_639_fu_25201_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_639 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_657 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_640_fu_25575_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_640 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U434 SOURCE decode.cpp:47 VARIABLE mul_ln47_658 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_641_fu_25991_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_641 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U389 SOURCE decode.cpp:47 VARIABLE mul_ln47_659 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_642_fu_26450_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_642 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U458 SOURCE decode.cpp:47 VARIABLE mul_ln47_660 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_643_fu_26866_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_643 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U437 SOURCE decode.cpp:47 VARIABLE mul_ln47_661 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_644_fu_27278_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_644 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_662 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_645_fu_27694_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_645 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U332 SOURCE decode.cpp:47 VARIABLE mul_ln47_663 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_646_fu_28110_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_646 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_664 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_647_fu_28526_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_647 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U435 SOURCE decode.cpp:47 VARIABLE mul_ln47_665 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_648_fu_25220_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_648 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U379 SOURCE decode.cpp:47 VARIABLE mul_ln47_666 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_649_fu_25601_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_649 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U380 SOURCE decode.cpp:47 VARIABLE mul_ln47_667 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_650_fu_26017_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_650 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_668 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_651_fu_26476_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_651 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_669 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_652_fu_26892_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_652 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_670 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_653_fu_27304_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_653 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U357 SOURCE decode.cpp:47 VARIABLE mul_ln47_671 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_654_fu_27720_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_654 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_672 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_655_fu_28136_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_655 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U358 SOURCE decode.cpp:47 VARIABLE mul_ln47_673 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_656_fu_28552_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_656 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U330 SOURCE decode.cpp:47 VARIABLE mul_ln47_674 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_657_fu_25239_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_657 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U436 SOURCE decode.cpp:47 VARIABLE mul_ln47_675 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_658_fu_25627_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_658 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23ns_62_2_1_U328 SOURCE decode.cpp:47 VARIABLE mul_ln47_676 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_659_fu_26043_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_659 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U437 SOURCE decode.cpp:47 VARIABLE mul_ln47_677 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_660_fu_26502_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_660 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_678 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_661_fu_26918_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_661 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_679 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_662_fu_27330_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_662 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U334 SOURCE decode.cpp:47 VARIABLE mul_ln47_680 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_663_fu_27746_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_663 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U359 SOURCE decode.cpp:47 VARIABLE mul_ln47_681 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_664_fu_28162_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_664 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_682 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_665_fu_28578_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_665 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_683 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_666_fu_25258_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_666 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_684 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_667_fu_25653_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_667 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U451 SOURCE decode.cpp:47 VARIABLE mul_ln47_685 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_668_fu_26069_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_668 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U390 SOURCE decode.cpp:47 VARIABLE mul_ln47_686 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_669_fu_26528_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_669 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U409 SOURCE decode.cpp:47 VARIABLE mul_ln47_687 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_670_fu_26944_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_670 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U459 SOURCE decode.cpp:47 VARIABLE mul_ln47_688 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_671_fu_27356_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_671 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U460 SOURCE decode.cpp:47 VARIABLE mul_ln47_689 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_672_fu_27772_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_672 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23s_62_2_1_U407 SOURCE decode.cpp:47 VARIABLE mul_ln47_690 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_673_fu_28188_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_673 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U375 SOURCE decode.cpp:47 VARIABLE mul_ln47_691 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_674_fu_28604_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_674 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U415 SOURCE decode.cpp:47 VARIABLE mul_ln47_692 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_675_fu_25277_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_675 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_693 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_676_fu_25679_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_676 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U336 SOURCE decode.cpp:47 VARIABLE mul_ln47_694 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_677_fu_26095_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_677 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_695 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_678_fu_26554_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_678 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U345 SOURCE decode.cpp:47 VARIABLE mul_ln47_696 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_679_fu_26970_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_679 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U346 SOURCE decode.cpp:47 VARIABLE mul_ln47_697 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_680_fu_27382_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_680 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U451 SOURCE decode.cpp:47 VARIABLE mul_ln47_698 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_681_fu_27798_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_681 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U452 SOURCE decode.cpp:47 VARIABLE mul_ln47_699 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_682_fu_28214_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_682 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U360 SOURCE decode.cpp:47 VARIABLE mul_ln47_700 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_683_fu_28630_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_683 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_701 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_684_fu_25296_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_684 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U381 SOURCE decode.cpp:47 VARIABLE mul_ln47_702 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_685_fu_25705_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_685 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U382 SOURCE decode.cpp:47 VARIABLE mul_ln47_703 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_686_fu_26121_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_686 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U416 SOURCE decode.cpp:47 VARIABLE mul_ln47_704 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_687_fu_26580_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_687 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U453 SOURCE decode.cpp:47 VARIABLE mul_ln47_705 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_688_fu_26996_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_688 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U361 SOURCE decode.cpp:47 VARIABLE mul_ln47_706 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_689_fu_27408_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_689 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_707 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_690_fu_27824_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_690 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U438 SOURCE decode.cpp:47 VARIABLE mul_ln47_708 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_691_fu_28240_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_691 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U347 SOURCE decode.cpp:47 VARIABLE mul_ln47_709 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_692_fu_28656_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_692 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U458 SOURCE decode.cpp:47 VARIABLE mul_ln47_710 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_693_fu_25315_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_693 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U383 SOURCE decode.cpp:47 VARIABLE mul_ln47_711 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_694_fu_25731_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_694 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U410 SOURCE decode.cpp:47 VARIABLE mul_ln47_712 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_695_fu_26147_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_695 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U459 SOURCE decode.cpp:47 VARIABLE mul_ln47_713 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_696_fu_26606_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_696 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U376 SOURCE decode.cpp:47 VARIABLE mul_ln47_714 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_697_fu_27022_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_697 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U333 SOURCE decode.cpp:47 VARIABLE mul_ln47_715 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_698_fu_27434_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_698 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U387 SOURCE decode.cpp:47 VARIABLE mul_ln47_716 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_699_fu_27850_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_699 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U461 SOURCE decode.cpp:47 VARIABLE mul_ln47_717 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_700_fu_28266_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_700 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U439 SOURCE decode.cpp:47 VARIABLE mul_ln47_718 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_701_fu_28682_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_701 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_719 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_702_fu_28813_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_702 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_720 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_703_fu_29124_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_703 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_721 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_704_fu_29540_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_704 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_722 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_705_fu_29956_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_705 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_723 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_706_fu_30372_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_706 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_724 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_707_fu_30788_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_707 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_725 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_708_fu_31204_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_708 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_726 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_709_fu_31625_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_709 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U334 SOURCE decode.cpp:47 VARIABLE mul_ln47_727 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_710_fu_32041_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_710 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_728 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_711_fu_28832_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_711 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_729 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_712_fu_29150_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_712 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_730 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_713_fu_29566_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_713 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_731 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_714_fu_29982_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_714 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_732 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_715_fu_30398_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_715 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U331 SOURCE decode.cpp:47 VARIABLE mul_ln47_733 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_716_fu_30814_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_716 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_734 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_717_fu_31230_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_717 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_735 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_718_fu_31651_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_718 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_736 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_719_fu_32067_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_719 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U409 SOURCE decode.cpp:47 VARIABLE mul_ln47_737 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_720_fu_28851_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_720 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_738 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_721_fu_29176_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_721 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_739 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_722_fu_29592_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_722 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_740 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_723_fu_30008_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_723 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_741 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_724_fu_30424_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_724 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_742 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_725_fu_30840_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_725 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_743 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_726_fu_31256_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_726 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_744 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_727_fu_31677_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_727 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_745 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_728_fu_32093_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_728 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_746 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_729_fu_28870_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_729 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_747 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_730_fu_29202_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_730 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_748 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_731_fu_29618_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_731 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_749 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_732_fu_30034_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_732 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U457 SOURCE decode.cpp:47 VARIABLE mul_ln47_750 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_733_fu_30450_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_733 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U409 SOURCE decode.cpp:47 VARIABLE mul_ln47_751 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_734_fu_30866_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_734 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_752 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_735_fu_31282_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_735 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_753 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_736_fu_31703_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_736 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_754 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_737_fu_32119_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_737 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U458 SOURCE decode.cpp:47 VARIABLE mul_ln47_755 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_738_fu_28889_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_738 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_756 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_739_fu_29228_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_739 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_757 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_740_fu_29644_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_740 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_758 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_741_fu_30060_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_741 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U387 SOURCE decode.cpp:47 VARIABLE mul_ln47_759 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_742_fu_30476_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_742 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_760 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_743_fu_30892_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_743 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_761 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_744_fu_31308_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_744 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_762 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_745_fu_31729_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_745 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_763 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_746_fu_32145_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_746 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U414 SOURCE decode.cpp:47 VARIABLE mul_ln47_764 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_747_fu_28908_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_747 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U415 SOURCE decode.cpp:47 VARIABLE mul_ln47_765 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_748_fu_29254_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_748 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_766 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_749_fu_29670_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_749 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U421 SOURCE decode.cpp:47 VARIABLE mul_ln47_767 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_750_fu_30086_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_750 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_768 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_751_fu_30502_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_751 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_769 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_752_fu_30918_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_752 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_770 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_753_fu_31334_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_753 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_771 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_754_fu_31755_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_754 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U434 SOURCE decode.cpp:47 VARIABLE mul_ln47_772 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_755_fu_32171_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_755 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_773 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_756_fu_28927_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_756 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U334 SOURCE decode.cpp:47 VARIABLE mul_ln47_774 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_757_fu_29280_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_757 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_775 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_758_fu_29696_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_758 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_776 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_759_fu_30112_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_759 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_777 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_760_fu_30528_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_760 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U435 SOURCE decode.cpp:47 VARIABLE mul_ln47_778 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_761_fu_30944_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_761 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_779 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_762_fu_31360_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_762 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_780 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_763_fu_31781_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_763 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U414 SOURCE decode.cpp:47 VARIABLE mul_ln47_781 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_764_fu_32197_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_764 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_782 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_765_fu_28946_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_765 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_783 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_766_fu_29306_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_766 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_784 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_767_fu_29722_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_767 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_785 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_768_fu_30138_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_768 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_786 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_769_fu_30554_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_769 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_787 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_770_fu_30970_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_770 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_788 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_771_fu_31386_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_771 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U436 SOURCE decode.cpp:47 VARIABLE mul_ln47_789 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_772_fu_31807_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_772 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U345 SOURCE decode.cpp:47 VARIABLE mul_ln47_790 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_773_fu_32223_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_773 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U345 SOURCE decode.cpp:47 VARIABLE mul_ln47_791 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_774_fu_28965_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_774 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U356 SOURCE decode.cpp:47 VARIABLE mul_ln47_792 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_775_fu_29332_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_775 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U434 SOURCE decode.cpp:47 VARIABLE mul_ln47_793 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_776_fu_29748_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_776 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U416 SOURCE decode.cpp:47 VARIABLE mul_ln47_794 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_777_fu_30164_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_777 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U437 SOURCE decode.cpp:47 VARIABLE mul_ln47_795 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_778_fu_30580_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_778 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_796 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_779_fu_30996_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_779 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_797 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_780_fu_31412_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_780 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U410 SOURCE decode.cpp:47 VARIABLE mul_ln47_798 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_781_fu_31833_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_781 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U346 SOURCE decode.cpp:47 VARIABLE mul_ln47_799 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_782_fu_32249_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_782 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U357 SOURCE decode.cpp:47 VARIABLE mul_ln47_800 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_783_fu_28984_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_783 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U459 SOURCE decode.cpp:47 VARIABLE mul_ln47_801 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_784_fu_29358_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_784 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_802 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_785_fu_29774_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_785 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U417 SOURCE decode.cpp:47 VARIABLE mul_ln47_803 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_786_fu_30190_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_786 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U406 SOURCE decode.cpp:47 VARIABLE mul_ln47_804 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_787_fu_30606_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_787 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_805 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_788_fu_31022_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_788 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_806 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_789_fu_31438_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_789 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U347 SOURCE decode.cpp:47 VARIABLE mul_ln47_807 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_790_fu_31859_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_790 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U451 SOURCE decode.cpp:47 VARIABLE mul_ln47_808 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_791_fu_32275_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_791 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U388 SOURCE decode.cpp:47 VARIABLE mul_ln47_809 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_792_fu_29003_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_792 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_810 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_793_fu_29384_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_793 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U435 SOURCE decode.cpp:47 VARIABLE mul_ln47_811 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_794_fu_29800_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_794 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U451 SOURCE decode.cpp:47 VARIABLE mul_ln47_812 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_795_fu_30216_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_795 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U457 SOURCE decode.cpp:47 VARIABLE mul_ln47_813 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_796_fu_30632_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_796 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_814 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_797_fu_31048_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_797 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U348 SOURCE decode.cpp:47 VARIABLE mul_ln47_815 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_798_fu_31464_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_798 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U329 SOURCE decode.cpp:47 VARIABLE mul_ln47_816 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_799_fu_31885_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_799 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_817 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_800_fu_32301_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_800 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U452 SOURCE decode.cpp:47 VARIABLE mul_ln47_818 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_801_fu_29022_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_801 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U389 SOURCE decode.cpp:47 VARIABLE mul_ln47_819 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_802_fu_29410_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_802 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U335 SOURCE decode.cpp:47 VARIABLE mul_ln47_820 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_803_fu_29826_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_803 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U358 SOURCE decode.cpp:47 VARIABLE mul_ln47_821 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_804_fu_30242_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_804 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_822 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_805_fu_30658_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_805 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U421 SOURCE decode.cpp:47 VARIABLE mul_ln47_823 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_806_fu_31074_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_806 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U438 SOURCE decode.cpp:47 VARIABLE mul_ln47_824 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_807_fu_31490_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_807 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_825 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_808_fu_31911_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_808 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U458 SOURCE decode.cpp:47 VARIABLE mul_ln47_826 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_809_fu_32327_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_809 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U460 SOURCE decode.cpp:47 VARIABLE mul_ln47_827 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_810_fu_29041_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_810 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U461 SOURCE decode.cpp:47 VARIABLE mul_ln47_828 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_811_fu_29436_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_811 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U453 SOURCE decode.cpp:47 VARIABLE mul_ln47_829 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_812_fu_29852_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_812 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U436 SOURCE decode.cpp:47 VARIABLE mul_ln47_830 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_813_fu_30268_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_813 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U452 SOURCE decode.cpp:47 VARIABLE mul_ln47_831 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_814_fu_30684_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_814 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_832 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_815_fu_31100_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_815 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U439 SOURCE decode.cpp:47 VARIABLE mul_ln47_833 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_816_fu_31516_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_816 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U349 SOURCE decode.cpp:47 VARIABLE mul_ln47_834 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_817_fu_31937_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_817 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_835 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_818_fu_32353_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_818 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U437 SOURCE decode.cpp:47 VARIABLE mul_ln47_836 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_819_fu_29060_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_819 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U438 SOURCE decode.cpp:47 VARIABLE mul_ln47_837 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_820_fu_29462_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_820 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U422 SOURCE decode.cpp:47 VARIABLE mul_ln47_838 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_821_fu_29878_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_821 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U462 SOURCE decode.cpp:47 VARIABLE mul_ln47_839 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_822_fu_30294_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_822 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U335 SOURCE decode.cpp:47 VARIABLE mul_ln47_840 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_823_fu_30710_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_823 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_841 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_824_fu_31126_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_824 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U411 SOURCE decode.cpp:47 VARIABLE mul_ln47_842 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_825_fu_31542_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_825 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U387 SOURCE decode.cpp:47 VARIABLE mul_ln47_843 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_826_fu_31963_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_826 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_844 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_827_fu_32379_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_827 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U331 SOURCE decode.cpp:47 VARIABLE mul_ln47_845 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_828_fu_29079_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_828 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_846 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_829_fu_29488_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_829 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U359 SOURCE decode.cpp:47 VARIABLE mul_ln47_847 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_830_fu_29904_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_830 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U346 SOURCE decode.cpp:47 VARIABLE mul_ln47_848 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_831_fu_30320_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_831 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U408 SOURCE decode.cpp:47 VARIABLE mul_ln47_849 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_832_fu_30736_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_832 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U375 SOURCE decode.cpp:47 VARIABLE mul_ln47_850 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_833_fu_31152_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_833 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U459 SOURCE decode.cpp:47 VARIABLE mul_ln47_851 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_834_fu_31568_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_834 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U332 SOURCE decode.cpp:47 VARIABLE mul_ln47_852 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_835_fu_31989_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_835 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U415 SOURCE decode.cpp:47 VARIABLE mul_ln47_853 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_836_fu_32405_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_836 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_854 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_837_fu_29098_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_837 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U347 SOURCE decode.cpp:47 VARIABLE mul_ln47_855 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_838_fu_29514_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_838 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U439 SOURCE decode.cpp:47 VARIABLE mul_ln47_856 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_839_fu_29930_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_839 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U348 SOURCE decode.cpp:47 VARIABLE mul_ln47_857 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_840_fu_30346_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_840 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U453 SOURCE decode.cpp:47 VARIABLE mul_ln47_858 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_841_fu_30762_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_841 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U356 SOURCE decode.cpp:47 VARIABLE mul_ln47_859 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_842_fu_31178_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_842 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U440 SOURCE decode.cpp:47 VARIABLE mul_ln47_860 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_843_fu_31594_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_843 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U441 SOURCE decode.cpp:47 VARIABLE mul_ln47_861 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_844_fu_32015_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_844 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U376 SOURCE decode.cpp:47 VARIABLE mul_ln47_862 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_845_fu_32431_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_845 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_863 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_846_fu_32567_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_846 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_864 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_847_fu_32909_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_847 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_865 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_848_fu_33325_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_848 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_866 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_849_fu_33741_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_849 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_867 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_850_fu_34157_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_850 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_868 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_851_fu_34573_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_851 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_869 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_852_fu_34989_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_852 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_870 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_853_fu_35405_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_853 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_871 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_854_fu_35821_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_854 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_872 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_855_fu_32586_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_855 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_873 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_856_fu_32935_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_856 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_874 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_857_fu_33351_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_857 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_875 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_858_fu_33767_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_858 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U409 SOURCE decode.cpp:47 VARIABLE mul_ln47_876 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_859_fu_34183_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_859 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_877 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_860_fu_34599_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_860 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_878 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_861_fu_35015_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_861 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_879 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_862_fu_35431_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_862 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_23ns_62_2_1_U328 SOURCE decode.cpp:47 VARIABLE mul_ln47_880 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_863_fu_35847_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_863 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_881 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_864_fu_32605_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_864 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U331 SOURCE decode.cpp:47 VARIABLE mul_ln47_882 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_865_fu_32961_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_865 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_883 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_866_fu_33377_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_866 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_884 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_867_fu_33793_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_867 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_885 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_868_fu_34209_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_868 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_886 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_869_fu_34625_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_869 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_887 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_870_fu_35041_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_870 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_888 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_871_fu_35457_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_871 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U334 SOURCE decode.cpp:47 VARIABLE mul_ln47_889 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_872_fu_35873_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_872 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_890 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_873_fu_32624_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_873 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_891 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_874_fu_32987_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_874 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_892 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_875_fu_33403_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_875 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_893 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_876_fu_33819_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_876 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U421 SOURCE decode.cpp:47 VARIABLE mul_ln47_894 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_877_fu_34235_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_877 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_895 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_878_fu_34651_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_878 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_896 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_879_fu_35067_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_879 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_897 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_880_fu_35483_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_880 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U335 SOURCE decode.cpp:47 VARIABLE mul_ln47_898 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_881_fu_35899_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_881 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_899 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_882_fu_32643_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_882 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U334 SOURCE decode.cpp:47 VARIABLE mul_ln47_900 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_883_fu_33013_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_883 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U422 SOURCE decode.cpp:47 VARIABLE mul_ln47_901 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_884_fu_33429_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_884 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_21ns_60_2_1_U327 SOURCE decode.cpp:47 VARIABLE mul_ln47_902 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_885_fu_33845_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_885 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_903 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_886_fu_34261_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_886 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_904 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_887_fu_34677_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_887 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U336 SOURCE decode.cpp:47 VARIABLE mul_ln47_905 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_888_fu_35093_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_888 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_906 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_889_fu_35509_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_889 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_907 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_890_fu_35925_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_890 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U434 SOURCE decode.cpp:47 VARIABLE mul_ln47_908 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_891_fu_32662_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_891 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_909 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_892_fu_33039_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_892 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_910 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_893_fu_33455_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_893 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_911 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_894_fu_33871_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_894 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_912 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_895_fu_34287_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_895 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_913 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_896_fu_34703_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_896 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_914 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_897_fu_35119_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_897 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_915 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_898_fu_35535_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_898 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_916 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_899_fu_35951_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_899 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_917 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_900_fu_32681_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_900 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_918 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_901_fu_33065_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_901 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U435 SOURCE decode.cpp:47 VARIABLE mul_ln47_919 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_902_fu_33481_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_902 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U414 SOURCE decode.cpp:47 VARIABLE mul_ln47_920 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_903_fu_33897_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_903 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_921 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_904_fu_34313_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_904 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_922 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_905_fu_34729_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_905 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U421 SOURCE decode.cpp:47 VARIABLE mul_ln47_923 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_906_fu_35145_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_906 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_924 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_907_fu_35561_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_907 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U375 SOURCE decode.cpp:47 VARIABLE mul_ln47_925 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_908_fu_35977_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_908 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U423 SOURCE decode.cpp:47 VARIABLE mul_ln47_926 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_909_fu_32700_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_909 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_927 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_910_fu_33091_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_910 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U356 SOURCE decode.cpp:47 VARIABLE mul_ln47_928 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_911_fu_33507_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_911 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U451 SOURCE decode.cpp:47 VARIABLE mul_ln47_929 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_912_fu_33923_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_912 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22s_61_2_1_U406 SOURCE decode.cpp:47 VARIABLE mul_ln47_930 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_913_fu_34339_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_913 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U337 SOURCE decode.cpp:47 VARIABLE mul_ln47_931 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_914_fu_34755_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_914 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U422 SOURCE decode.cpp:47 VARIABLE mul_ln47_932 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_915_fu_35171_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_915 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_933 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_916_fu_35587_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_916 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U423 SOURCE decode.cpp:47 VARIABLE mul_ln47_934 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_917_fu_36003_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_917 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U357 SOURCE decode.cpp:47 VARIABLE mul_ln47_935 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_918_fu_32719_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_918 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U436 SOURCE decode.cpp:47 VARIABLE mul_ln47_936 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_919_fu_33117_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_919 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U437 SOURCE decode.cpp:47 VARIABLE mul_ln47_937 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_920_fu_33533_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_920 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_938 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_921_fu_33949_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_921 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_939 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_922_fu_34365_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_922 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U376 SOURCE decode.cpp:47 VARIABLE mul_ln47_940 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_923_fu_34781_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_923 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U414 SOURCE decode.cpp:47 VARIABLE mul_ln47_941 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_924_fu_35197_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_924 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U424 SOURCE decode.cpp:47 VARIABLE mul_ln47_942 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_925_fu_35613_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_925 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U377 SOURCE decode.cpp:47 VARIABLE mul_ln47_943 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_926_fu_36029_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_926 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U452 SOURCE decode.cpp:47 VARIABLE mul_ln47_944 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_927_fu_32738_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_927 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U358 SOURCE decode.cpp:47 VARIABLE mul_ln47_945 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_928_fu_33143_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_928 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_946 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_929_fu_33559_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_929 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U453 SOURCE decode.cpp:47 VARIABLE mul_ln47_947 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_930_fu_33975_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_930 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U378 SOURCE decode.cpp:47 VARIABLE mul_ln47_948 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_931_fu_34391_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_931 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U415 SOURCE decode.cpp:47 VARIABLE mul_ln47_949 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_932_fu_34807_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_932 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_950 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_933_fu_35223_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_933 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U409 SOURCE decode.cpp:47 VARIABLE mul_ln47_951 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_934_fu_35639_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_934 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U356 SOURCE decode.cpp:47 VARIABLE mul_ln47_952 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_935_fu_36055_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_935 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U438 SOURCE decode.cpp:47 VARIABLE mul_ln47_953 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_936_fu_32757_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_936 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U424 SOURCE decode.cpp:47 VARIABLE mul_ln47_954 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_937_fu_33169_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_937 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U439 SOURCE decode.cpp:47 VARIABLE mul_ln47_955 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_938_fu_33585_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_938 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U425 SOURCE decode.cpp:47 VARIABLE mul_ln47_956 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_939_fu_34001_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_939 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_957 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_940_fu_34417_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_940 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U345 SOURCE decode.cpp:47 VARIABLE mul_ln47_958 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_941_fu_34833_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_941 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U338 SOURCE decode.cpp:47 VARIABLE mul_ln47_959 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_942_fu_35249_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_942 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U346 SOURCE decode.cpp:47 VARIABLE mul_ln47_960 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_943_fu_35665_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_943 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U379 SOURCE decode.cpp:47 VARIABLE mul_ln47_961 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_944_fu_36081_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_944 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_962 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_945_fu_32776_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_945 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U410 SOURCE decode.cpp:47 VARIABLE mul_ln47_963 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_946_fu_33195_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_946 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U415 SOURCE decode.cpp:47 VARIABLE mul_ln47_964 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_947_fu_33611_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_947 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_965 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_948_fu_34027_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_948 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_966 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_949_fu_34443_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_949 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_967 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_950_fu_34859_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_950 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U416 SOURCE decode.cpp:47 VARIABLE mul_ln47_968 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_951_fu_35275_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_951 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_969 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_952_fu_35691_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_952 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_970 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_953_fu_36107_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_953 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U440 SOURCE decode.cpp:47 VARIABLE mul_ln47_971 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_954_fu_32795_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_954 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U332 SOURCE decode.cpp:47 VARIABLE mul_ln47_972 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_955_fu_33221_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_955 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_973 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_956_fu_33637_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_956 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U359 SOURCE decode.cpp:47 VARIABLE mul_ln47_974 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_957_fu_34053_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_957 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_975 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_958_fu_34469_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_958 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U347 SOURCE decode.cpp:47 VARIABLE mul_ln47_976 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_959_fu_34885_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_959 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U380 SOURCE decode.cpp:47 VARIABLE mul_ln47_977 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_960_fu_35301_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_960 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U348 SOURCE decode.cpp:47 VARIABLE mul_ln47_978 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_961_fu_35717_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_961 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_979 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_962_fu_36133_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_962 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U441 SOURCE decode.cpp:47 VARIABLE mul_ln47_980 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_963_fu_32814_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_963 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U416 SOURCE decode.cpp:47 VARIABLE mul_ln47_981 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_964_fu_33247_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_964 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U333 SOURCE decode.cpp:47 VARIABLE mul_ln47_982 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_965_fu_33663_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_965 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U442 SOURCE decode.cpp:47 VARIABLE mul_ln47_983 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_966_fu_34079_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_966 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U410 SOURCE decode.cpp:47 VARIABLE mul_ln47_984 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_967_fu_34495_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_967 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U411 SOURCE decode.cpp:47 VARIABLE mul_ln47_985 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_968_fu_34911_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_968 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U381 SOURCE decode.cpp:47 VARIABLE mul_ln47_986 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_969_fu_35327_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_969 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_987 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_970_fu_35743_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_970 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U339 SOURCE decode.cpp:47 VARIABLE mul_ln47_988 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_971_fu_36159_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_971 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U426 SOURCE decode.cpp:47 VARIABLE mul_ln47_989 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_972_fu_32833_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_972 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U427 SOURCE decode.cpp:47 VARIABLE mul_ln47_990 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_973_fu_33273_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_973 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U411 SOURCE decode.cpp:47 VARIABLE mul_ln47_991 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_974_fu_33689_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_974 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U335 SOURCE decode.cpp:47 VARIABLE mul_ln47_992 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_975_fu_34105_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_975 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_993 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_976_fu_34521_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_976 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U357 SOURCE decode.cpp:47 VARIABLE mul_ln47_994 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_977_fu_34937_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_977 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U340 SOURCE decode.cpp:47 VARIABLE mul_ln47_995 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_978_fu_35353_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_978 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_996 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_979_fu_35769_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_979 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U358 SOURCE decode.cpp:47 VARIABLE mul_ln47_997 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_980_fu_36185_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_980 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_64_2_1_U412 SOURCE decode.cpp:47 VARIABLE mul_ln47_998 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_981_fu_32852_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_981 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U428 SOURCE decode.cpp:47 VARIABLE mul_ln47_999 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_982_fu_33299_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_982 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U443 SOURCE decode.cpp:47 VARIABLE mul_ln47_1000 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_983_fu_33715_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_983 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U444 SOURCE decode.cpp:47 VARIABLE mul_ln47_1001 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_984_fu_34131_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_984 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U359 SOURCE decode.cpp:47 VARIABLE mul_ln47_1002 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_985_fu_34547_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_985 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U425 SOURCE decode.cpp:47 VARIABLE mul_ln47_1003 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_986_fu_34963_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_986 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U426 SOURCE decode.cpp:47 VARIABLE mul_ln47_1004 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_987_fu_35379_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_987 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U387 SOURCE decode.cpp:47 VARIABLE mul_ln47_1005 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_988_fu_35795_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_988 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U427 SOURCE decode.cpp:47 VARIABLE mul_ln47_1006 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_989_fu_36211_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_989 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_1007 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_990_fu_36342_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_990 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_1008 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_991_fu_36653_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_991 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_1009 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_992_fu_37069_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_992 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_1010 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_993_fu_37481_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_993 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U334 SOURCE decode.cpp:47 VARIABLE mul_ln47_1011 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_994_fu_37911_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_994 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_1012 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_995_fu_38411_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_995 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_1013 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_996_fu_38827_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_996 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_1014 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_997_fu_39243_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_997 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_1015 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_998_fu_39693_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_998 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_1016 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_999_fu_36361_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_999 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_1017 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1000_fu_36679_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1000 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_1018 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1001_fu_37095_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1001 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_1019 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1002_fu_37507_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1002 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U329 SOURCE decode.cpp:47 VARIABLE mul_ln47_1020 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1003_fu_37937_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1003 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_1021 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1004_fu_38437_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1004 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_1022 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1005_fu_38853_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1005 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U457 SOURCE decode.cpp:47 VARIABLE mul_ln47_1023 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1006_fu_39269_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1006 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_1024 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1007_fu_39719_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1007 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_1025 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1008_fu_36380_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1008 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_1026 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1009_fu_36705_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1009 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_1027 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1010_fu_37121_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1010 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U387 SOURCE decode.cpp:47 VARIABLE mul_ln47_1028 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1011_fu_37533_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1011 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_1029 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1012_fu_37963_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1012 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_1030 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1013_fu_38463_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1013 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_1031 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1014_fu_38879_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1014 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_18ns_57_2_1_U325 SOURCE decode.cpp:47 VARIABLE mul_ln47_1032 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1015_fu_39295_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1015 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_1033 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1016_fu_39745_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1016 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_1034 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1017_fu_36399_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1017 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_1035 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1018_fu_36731_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1018 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_1036 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1019_fu_37147_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1019 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_1037 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1020_fu_37559_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1020 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U388 SOURCE decode.cpp:47 VARIABLE mul_ln47_1038 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1021_fu_37989_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1021 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U458 SOURCE decode.cpp:47 VARIABLE mul_ln47_1039 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1022_fu_38489_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1022 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_1040 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1023_fu_38905_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1023 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_1041 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1024_fu_39321_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1024 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_1042 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1025_fu_39771_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1025 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_1043 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1026_fu_36418_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1026 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U331 SOURCE decode.cpp:47 VARIABLE mul_ln47_1044 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1027_fu_36757_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1027 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_1045 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1028_fu_37173_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1028 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U421 SOURCE decode.cpp:47 VARIABLE mul_ln47_1046 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1029_fu_37585_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1029 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_1047 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1030_fu_38015_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1030 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_1048 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1031_fu_38515_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1031 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_1049 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1032_fu_38931_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1032 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24ns_63_2_1_U329 SOURCE decode.cpp:47 VARIABLE mul_ln47_1050 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1033_fu_39347_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1033 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_1051 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1034_fu_39797_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1034 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_1052 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1035_fu_36437_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1035 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_1053 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1036_fu_36783_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1036 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_1054 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1037_fu_37199_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1037 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_1055 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1038_fu_37611_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1038 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_1056 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1039_fu_38041_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1039 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_1057 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1040_fu_38541_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1040 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_1058 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1041_fu_38957_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1041 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_1059 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1042_fu_39373_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1042 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_1060 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1043_fu_39823_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1043 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_1061 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1044_fu_36456_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1044 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_1062 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1045_fu_36809_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1045 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U434 SOURCE decode.cpp:47 VARIABLE mul_ln47_1063 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1046_fu_37225_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1046 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_1064 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1047_fu_37637_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1047 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U435 SOURCE decode.cpp:47 VARIABLE mul_ln47_1065 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1048_fu_38067_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1048 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U459 SOURCE decode.cpp:47 VARIABLE mul_ln47_1066 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1049_fu_38567_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1049 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_1067 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1050_fu_38983_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1050 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_1068 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1051_fu_39399_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1051 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_1069 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1052_fu_39849_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1052 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_1070 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1053_fu_36475_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1053 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_1071 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1054_fu_36835_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1054 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U436 SOURCE decode.cpp:47 VARIABLE mul_ln47_1072 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1055_fu_37251_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1055 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_1073 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1056_fu_37663_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1056 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U356 SOURCE decode.cpp:47 VARIABLE mul_ln47_1074 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1057_fu_38093_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1057 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U331 SOURCE decode.cpp:47 VARIABLE mul_ln47_1075 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1058_fu_38593_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1058 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_1076 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1059_fu_39009_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1059 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_1077 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1060_fu_39425_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1060 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_1078 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1061_fu_39875_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1061 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_1079 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1062_fu_36494_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1062 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_1080 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1063_fu_36861_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1063 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U408 SOURCE decode.cpp:47 VARIABLE mul_ln47_1081 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1064_fu_37277_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1064 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U357 SOURCE decode.cpp:47 VARIABLE mul_ln47_1082 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1065_fu_37689_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1065 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_1083 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1066_fu_38119_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1066 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U375 SOURCE decode.cpp:47 VARIABLE mul_ln47_1084 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1067_fu_38619_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1067 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U460 SOURCE decode.cpp:47 VARIABLE mul_ln47_1085 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1068_fu_39035_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1068 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_1086 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1069_fu_39451_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1069 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_1087 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1070_fu_39901_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1070 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U358 SOURCE decode.cpp:47 VARIABLE mul_ln47_1088 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1071_fu_36513_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1071 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_1089 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1072_fu_36887_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1072 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U359 SOURCE decode.cpp:47 VARIABLE mul_ln47_1090 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1073_fu_37303_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1073 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U375 SOURCE decode.cpp:47 VARIABLE mul_ln47_1091 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1074_fu_37715_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1074 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U434 SOURCE decode.cpp:47 VARIABLE mul_ln47_1092 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1075_fu_38145_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1075 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U461 SOURCE decode.cpp:47 VARIABLE mul_ln47_1093 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1076_fu_38645_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1076 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U376 SOURCE decode.cpp:47 VARIABLE mul_ln47_1094 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1077_fu_39061_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1077 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U451 SOURCE decode.cpp:47 VARIABLE mul_ln47_1095 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1078_fu_39477_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1078 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U356 SOURCE decode.cpp:47 VARIABLE mul_ln47_1096 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1079_fu_39927_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1079 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U360 SOURCE decode.cpp:47 VARIABLE mul_ln47_1097 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1080_fu_36532_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1080 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U376 SOURCE decode.cpp:47 VARIABLE mul_ln47_1098 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1081_fu_36913_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1081 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_1099 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1082_fu_37329_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1082 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U396 SOURCE decode.cpp:47 VARIABLE mul_ln47_1100 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1083_fu_37738_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1083 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U357 SOURCE decode.cpp:47 VARIABLE mul_ln47_1101 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1084_fu_38171_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1084 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U377 SOURCE decode.cpp:47 VARIABLE mul_ln47_1102 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1085_fu_38671_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1085 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_1103 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1086_fu_39087_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1086 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U462 SOURCE decode.cpp:47 VARIABLE mul_ln47_1104 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1087_fu_39503_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1087 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U435 SOURCE decode.cpp:47 VARIABLE mul_ln47_1105 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1088_fu_39953_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1088 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U422 SOURCE decode.cpp:47 VARIABLE mul_ln47_1106 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1089_fu_36551_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1089 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_1107 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1090_fu_36939_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1090 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U389 SOURCE decode.cpp:47 VARIABLE mul_ln47_1108 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1091_fu_37355_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1091 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_1109 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1092_fu_37763_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1092 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_1110 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1093_fu_38197_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1093 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_1111 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1094_fu_38697_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1094 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U452 SOURCE decode.cpp:47 VARIABLE mul_ln47_1112 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1095_fu_39113_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1095 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U378 SOURCE decode.cpp:47 VARIABLE mul_ln47_1113 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1096_fu_39529_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1096 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U379 SOURCE decode.cpp:47 VARIABLE mul_ln47_1114 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1097_fu_39979_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1097 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U390 SOURCE decode.cpp:47 VARIABLE mul_ln47_1115 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1098_fu_36570_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1098 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U391 SOURCE decode.cpp:47 VARIABLE mul_ln47_1116 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1099_fu_36965_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1099 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U377 SOURCE decode.cpp:47 VARIABLE mul_ln47_1117 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1100_fu_37381_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1100 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U378 SOURCE decode.cpp:47 VARIABLE mul_ln47_1118 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1101_fu_37789_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1101 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U358 SOURCE decode.cpp:47 VARIABLE mul_ln47_1119 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1102_fu_38223_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1102 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U436 SOURCE decode.cpp:47 VARIABLE mul_ln47_1120 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1103_fu_38723_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1103 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U359 SOURCE decode.cpp:47 VARIABLE mul_ln47_1121 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1104_fu_39139_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1104 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U380 SOURCE decode.cpp:47 VARIABLE mul_ln47_1122 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1105_fu_39555_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1105 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U381 SOURCE decode.cpp:47 VARIABLE mul_ln47_1123 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1106_fu_40005_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1106 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U345 SOURCE decode.cpp:47 VARIABLE mul_ln47_1124 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1107_fu_36589_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1107 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U379 SOURCE decode.cpp:47 VARIABLE mul_ln47_1125 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1108_fu_36991_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1108 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U346 SOURCE decode.cpp:47 VARIABLE mul_ln47_1126 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1109_fu_37407_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1109 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U380 SOURCE decode.cpp:47 VARIABLE mul_ln47_1127 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1110_fu_37815_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1110 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U332 SOURCE decode.cpp:47 VARIABLE mul_ln47_1128 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1111_fu_38249_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1111 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U360 SOURCE decode.cpp:47 VARIABLE mul_ln47_1129 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1112_fu_38749_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1112 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_1130 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1113_fu_39165_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1113 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U421 SOURCE decode.cpp:47 VARIABLE mul_ln47_1131 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1114_fu_39581_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1114 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U437 SOURCE decode.cpp:47 VARIABLE mul_ln47_1132 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1115_fu_40031_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1115 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U451 SOURCE decode.cpp:47 VARIABLE mul_ln47_1133 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1116_fu_36608_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1116 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U392 SOURCE decode.cpp:47 VARIABLE mul_ln47_1134 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1117_fu_37017_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1117 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U466 SOURCE decode.cpp:47 VARIABLE mul_ln47_1135 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1118_fu_37430_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1118 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U381 SOURCE decode.cpp:47 VARIABLE mul_ln47_1136 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1119_fu_37841_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1119 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U463 SOURCE decode.cpp:47 VARIABLE mul_ln47_1137 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1120_fu_38275_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1120 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_1138 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1121_fu_38775_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1121 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U422 SOURCE decode.cpp:47 VARIABLE mul_ln47_1139 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1122_fu_39191_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1122 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_1140 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1123_fu_39607_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1123 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_32s_70_2_1_U466 SOURCE decode.cpp:47 VARIABLE mul_ln47_1141 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1124_fu_40054_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1124 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U361 SOURCE decode.cpp:47 VARIABLE mul_ln47_1142 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1125_fu_36627_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1125 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U362 SOURCE decode.cpp:47 VARIABLE mul_ln47_1143 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1126_fu_37043_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1126 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U382 SOURCE decode.cpp:47 VARIABLE mul_ln47_1144 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1127_fu_37455_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1127 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U437 SOURCE decode.cpp:47 VARIABLE mul_ln47_1145 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1128_fu_37867_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1128 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U438 SOURCE decode.cpp:47 VARIABLE mul_ln47_1146 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1129_fu_38380_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1129 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_1147 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1130_fu_38801_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1130 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U464 SOURCE decode.cpp:47 VARIABLE mul_ln47_1148 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1131_fu_39217_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1131 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U465 SOURCE decode.cpp:47 VARIABLE mul_ln47_1149 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1132_fu_39633_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1132 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U345 SOURCE decode.cpp:47 VARIABLE mul_ln47_1150 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1133_fu_40079_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1133 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_1151 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1134_fu_40210_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1134 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U415 SOURCE decode.cpp:47 VARIABLE mul_ln47_1152 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1135_fu_40521_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1135 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U362 SOURCE decode.cpp:47 VARIABLE mul_ln47_1153 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1136_fu_40938_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1136 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_1154 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1137_fu_41361_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1137 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_1155 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1138_fu_41777_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1138 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_1156 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1139_fu_42193_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1139 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U384 SOURCE decode.cpp:47 VARIABLE mul_ln47_1157 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1140_fu_42609_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1140 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U350 SOURCE decode.cpp:47 VARIABLE mul_ln47_1158 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1141_fu_43025_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1141 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_1159 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1142_fu_43437_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1142 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U331 SOURCE decode.cpp:47 VARIABLE mul_ln47_1160 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1143_fu_40229_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1143 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U337 SOURCE decode.cpp:47 VARIABLE mul_ln47_1161 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1144_fu_40547_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1144 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U363 SOURCE decode.cpp:47 VARIABLE mul_ln47_1162 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1145_fu_40965_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1145 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_1163 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1146_fu_41387_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1146 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_1164 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1147_fu_41803_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1147 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_1165 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1148_fu_42219_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1148 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_1166 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1149_fu_42635_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1149 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_1167 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1150_fu_43051_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1150 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_1168 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1151_fu_43463_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1151 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U419 SOURCE decode.cpp:47 VARIABLE mul_ln47_1169 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1152_fu_40248_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1152 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_1170 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1153_fu_40573_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1153 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_1171 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1154_fu_40992_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1154 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_1172 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1155_fu_41413_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1155 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_1173 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1156_fu_41829_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1156 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U413 SOURCE decode.cpp:47 VARIABLE mul_ln47_1174 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1157_fu_42245_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1157 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U351 SOURCE decode.cpp:47 VARIABLE mul_ln47_1175 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1158_fu_42661_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1158 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U396 SOURCE decode.cpp:47 VARIABLE mul_ln47_1176 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1159_fu_43074_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1159 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_1177 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1160_fu_43489_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1160 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_1178 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1161_fu_40267_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1161 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_1179 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1162_fu_40599_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1162 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_1180 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1163_fu_41019_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1163 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U429 SOURCE decode.cpp:47 VARIABLE mul_ln47_1181 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1164_fu_41439_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1164 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U341 SOURCE decode.cpp:47 VARIABLE mul_ln47_1182 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1165_fu_41855_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1165 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_1183 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1166_fu_42271_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1166 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_1184 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1167_fu_42687_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1167 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_1185 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1168_fu_43099_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1168 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U385 SOURCE decode.cpp:47 VARIABLE mul_ln47_1186 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1169_fu_43515_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1169 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_1187 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1170_fu_40286_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1170 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U357 SOURCE decode.cpp:47 VARIABLE mul_ln47_1188 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1171_fu_40625_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1171 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_1189 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1172_fu_41046_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1172 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U368 SOURCE decode.cpp:47 VARIABLE mul_ln47_1190 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1173_fu_41465_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1173 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_1191 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1174_fu_41881_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1174 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_1192 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1175_fu_42297_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1175 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U354 SOURCE decode.cpp:47 VARIABLE mul_ln47_1193 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1176_fu_42713_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1176 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U344 SOURCE decode.cpp:47 VARIABLE mul_ln47_1194 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1177_fu_43125_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1177 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_1195 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1178_fu_43541_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1178 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U342 SOURCE decode.cpp:47 VARIABLE mul_ln47_1196 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1179_fu_40305_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1179 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U358 SOURCE decode.cpp:47 VARIABLE mul_ln47_1197 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1180_fu_40651_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1180 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U339 SOURCE decode.cpp:47 VARIABLE mul_ln47_1198 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1181_fu_41072_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1181 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U430 SOURCE decode.cpp:47 VARIABLE mul_ln47_1199 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1182_fu_41491_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1182 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U414 SOURCE decode.cpp:47 VARIABLE mul_ln47_1200 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1183_fu_41907_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1183 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_1201 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1184_fu_42323_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1184 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_1202 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1185_fu_42739_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1185 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_1203 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1186_fu_43151_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1186 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_1204 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1187_fu_43567_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1187 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U355 SOURCE decode.cpp:47 VARIABLE mul_ln47_1205 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1188_fu_40324_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1188 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U359 SOURCE decode.cpp:47 VARIABLE mul_ln47_1206 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1189_fu_40677_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1189 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U364 SOURCE decode.cpp:47 VARIABLE mul_ln47_1207 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1190_fu_41098_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1190 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U369 SOURCE decode.cpp:47 VARIABLE mul_ln47_1208 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1191_fu_41517_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1191 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U408 SOURCE decode.cpp:47 VARIABLE mul_ln47_1209 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1192_fu_41933_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1192 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U386 SOURCE decode.cpp:47 VARIABLE mul_ln47_1210 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1193_fu_42349_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1193 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U345 SOURCE decode.cpp:47 VARIABLE mul_ln47_1211 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1194_fu_42765_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1194 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U447 SOURCE decode.cpp:47 VARIABLE mul_ln47_1212 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1195_fu_43177_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1195 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U457 SOURCE decode.cpp:47 VARIABLE mul_ln47_1213 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1196_fu_43593_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1196 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U356 SOURCE decode.cpp:47 VARIABLE mul_ln47_1214 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1197_fu_40343_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1197 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U421 SOURCE decode.cpp:47 VARIABLE mul_ln47_1215 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1198_fu_40703_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1198 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_1216 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1199_fu_41125_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1199 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U445 SOURCE decode.cpp:47 VARIABLE mul_ln47_1217 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1200_fu_41543_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1200 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U456 SOURCE decode.cpp:47 VARIABLE mul_ln47_1218 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1201_fu_41959_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1201 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U458 SOURCE decode.cpp:47 VARIABLE mul_ln47_1219 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1202_fu_42375_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1202 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U418 SOURCE decode.cpp:47 VARIABLE mul_ln47_1220 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1203_fu_42791_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1203 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U387 SOURCE decode.cpp:47 VARIABLE mul_ln47_1221 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1204_fu_43203_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1204 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U372 SOURCE decode.cpp:47 VARIABLE mul_ln47_1222 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1205_fu_43619_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1205 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U420 SOURCE decode.cpp:47 VARIABLE mul_ln47_1223 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1206_fu_40362_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1206 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U459 SOURCE decode.cpp:47 VARIABLE mul_ln47_1224 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1207_fu_40729_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1207 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U365 SOURCE decode.cpp:47 VARIABLE mul_ln47_1225 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1208_fu_41151_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1208 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U446 SOURCE decode.cpp:47 VARIABLE mul_ln47_1226 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1209_fu_41569_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1209 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_1227 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1210_fu_41985_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1210 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_1228 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1211_fu_42401_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1211 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U449 SOURCE decode.cpp:47 VARIABLE mul_ln47_1229 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1212_fu_42817_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1212 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U450 SOURCE decode.cpp:47 VARIABLE mul_ln47_1230 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1213_fu_43229_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1213 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U414 SOURCE decode.cpp:47 VARIABLE mul_ln47_1231 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1214_fu_43645_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1214 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U343 SOURCE decode.cpp:47 VARIABLE mul_ln47_1232 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1215_fu_40381_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1215 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U360 SOURCE decode.cpp:47 VARIABLE mul_ln47_1233 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1216_fu_40755_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1216 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U437 SOURCE decode.cpp:47 VARIABLE mul_ln47_1234 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1217_fu_41177_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1217 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U352 SOURCE decode.cpp:47 VARIABLE mul_ln47_1235 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1218_fu_41595_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1218 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U356 SOURCE decode.cpp:47 VARIABLE mul_ln47_1236 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1219_fu_42011_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1219 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U373 SOURCE decode.cpp:47 VARIABLE mul_ln47_1237 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1220_fu_42427_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1220 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U357 SOURCE decode.cpp:47 VARIABLE mul_ln47_1238 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1221_fu_42843_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1221 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U374 SOURCE decode.cpp:47 VARIABLE mul_ln47_1239 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1222_fu_43255_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1222 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U459 SOURCE decode.cpp:47 VARIABLE mul_ln47_1240 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1223_fu_43671_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1223 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U335 SOURCE decode.cpp:47 VARIABLE mul_ln47_1241 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1224_fu_40400_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1224 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U361 SOURCE decode.cpp:47 VARIABLE mul_ln47_1242 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1225_fu_40781_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1225 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U366 SOURCE decode.cpp:47 VARIABLE mul_ln47_1243 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1226_fu_41203_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1226 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U353 SOURCE decode.cpp:47 VARIABLE mul_ln47_1244 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1227_fu_41621_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1227 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U388 SOURCE decode.cpp:47 VARIABLE mul_ln47_1245 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1228_fu_42037_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1228 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U375 SOURCE decode.cpp:47 VARIABLE mul_ln47_1246 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1229_fu_42453_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1229 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U376 SOURCE decode.cpp:47 VARIABLE mul_ln47_1247 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1230_fu_42869_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1230 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U389 SOURCE decode.cpp:47 VARIABLE mul_ln47_1248 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1231_fu_43281_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1231 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U460 SOURCE decode.cpp:47 VARIABLE mul_ln47_1249 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1232_fu_43697_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1232 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U336 SOURCE decode.cpp:47 VARIABLE mul_ln47_1250 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1233_fu_40419_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1233 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U435 SOURCE decode.cpp:47 VARIABLE mul_ln47_1251 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1234_fu_40807_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1234 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U451 SOURCE decode.cpp:47 VARIABLE mul_ln47_1252 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1235_fu_41230_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1235 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U431 SOURCE decode.cpp:47 VARIABLE mul_ln47_1253 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1236_fu_41647_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1236 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U433 SOURCE decode.cpp:47 VARIABLE mul_ln47_1254 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1237_fu_42063_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1237 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U461 SOURCE decode.cpp:47 VARIABLE mul_ln47_1255 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1238_fu_42479_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1238 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U434 SOURCE decode.cpp:47 VARIABLE mul_ln47_1256 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1239_fu_42895_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1239 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U462 SOURCE decode.cpp:47 VARIABLE mul_ln47_1257 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1240_fu_43307_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1240 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U390 SOURCE decode.cpp:47 VARIABLE mul_ln47_1258 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1241_fu_43723_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1241 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U434 SOURCE decode.cpp:47 VARIABLE mul_ln47_1259 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1242_fu_40438_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1242 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U388 SOURCE decode.cpp:47 VARIABLE mul_ln47_1260 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1243_fu_40833_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1243 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_20ns_59_2_1_U326 SOURCE decode.cpp:47 VARIABLE mul_ln47_1261 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1244_fu_41256_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1244 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U387 SOURCE decode.cpp:47 VARIABLE mul_ln47_1262 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1245_fu_41673_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1245 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U391 SOURCE decode.cpp:47 VARIABLE mul_ln47_1263 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1246_fu_42089_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1246 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U358 SOURCE decode.cpp:47 VARIABLE mul_ln47_1264 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1247_fu_42505_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1247 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U377 SOURCE decode.cpp:47 VARIABLE mul_ln47_1265 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1248_fu_42921_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1248 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U392 SOURCE decode.cpp:47 VARIABLE mul_ln47_1266 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1249_fu_43333_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1249 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U463 SOURCE decode.cpp:47 VARIABLE mul_ln47_1267 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1250_fu_43749_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1250 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U457 SOURCE decode.cpp:47 VARIABLE mul_ln47_1268 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1251_fu_40457_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1251 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U338 SOURCE decode.cpp:47 VARIABLE mul_ln47_1269 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1252_fu_40859_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1252 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U367 SOURCE decode.cpp:47 VARIABLE mul_ln47_1270 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1253_fu_41282_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1253 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U334 SOURCE decode.cpp:47 VARIABLE mul_ln47_1271 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1254_fu_41699_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1254 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U393 SOURCE decode.cpp:47 VARIABLE mul_ln47_1272 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1255_fu_42115_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1255 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U464 SOURCE decode.cpp:47 VARIABLE mul_ln47_1273 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1256_fu_42531_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1256 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U378 SOURCE decode.cpp:47 VARIABLE mul_ln47_1274 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1257_fu_42947_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1257 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U379 SOURCE decode.cpp:47 VARIABLE mul_ln47_1275 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1258_fu_43359_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1258 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U394 SOURCE decode.cpp:47 VARIABLE mul_ln47_1276 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1259_fu_43775_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1259 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U448 SOURCE decode.cpp:47 VARIABLE mul_ln47_1277 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1260_fu_40476_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1260 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U436 SOURCE decode.cpp:47 VARIABLE mul_ln47_1278 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1261_fu_40885_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1261 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U389 SOURCE decode.cpp:47 VARIABLE mul_ln47_1279 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1262_fu_41309_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1262 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U370 SOURCE decode.cpp:47 VARIABLE mul_ln47_1280 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1263_fu_41725_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1263 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U395 SOURCE decode.cpp:47 VARIABLE mul_ln47_1281 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1264_fu_42141_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1264 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U465 SOURCE decode.cpp:47 VARIABLE mul_ln47_1282 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1265_fu_42557_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1265 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U451 SOURCE decode.cpp:47 VARIABLE mul_ln47_1283 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1266_fu_42973_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1266 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U435 SOURCE decode.cpp:47 VARIABLE mul_ln47_1284 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1267_fu_43385_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1267 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U415 SOURCE decode.cpp:47 VARIABLE mul_ln47_1285 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1268_fu_43801_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1268 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U458 SOURCE decode.cpp:47 VARIABLE mul_ln47_1286 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1269_fu_40495_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1269 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U371 SOURCE decode.cpp:47 VARIABLE mul_ln47_1287 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1270_fu_40911_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1270 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25ns_64_2_1_U332 SOURCE decode.cpp:47 VARIABLE mul_ln47_1288 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1271_fu_41335_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1271 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U432 SOURCE decode.cpp:47 VARIABLE mul_ln47_1289 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1272_fu_41751_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1272 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U380 SOURCE decode.cpp:47 VARIABLE mul_ln47_1290 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1273_fu_42167_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1273 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U359 SOURCE decode.cpp:47 VARIABLE mul_ln47_1291 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1274_fu_42583_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1274 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U381 SOURCE decode.cpp:47 VARIABLE mul_ln47_1292 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1275_fu_42999_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1275 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U436 SOURCE decode.cpp:47 VARIABLE mul_ln47_1293 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1276_fu_43411_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1276 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U408 SOURCE decode.cpp:47 VARIABLE mul_ln47_1294 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1277_fu_43827_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1277 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_43843_p2 SOURCE decode.cpp:50 VARIABLE add_ln50 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_43849_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_2_fu_43855_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_3_fu_43861_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_3 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_4_fu_43867_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_4 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_5_fu_43873_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_5 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_6_fu_43879_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_6 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_7_fu_43885_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_8_fu_43891_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_8 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_9_fu_43897_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_9 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_10_fu_43903_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_10 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_11_fu_43909_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_11 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_12_fu_43915_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_12 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_13_fu_43921_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_13 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_14_fu_43927_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_15_fu_43933_p2 SOURCE decode.cpp:50 VARIABLE add_ln50_15 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_7755_p2 SOURCE decode.cpp:15 VARIABLE add_ln15 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 586 BRAM 0 URAM 0}} upsamp6 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME upsam_buf6_U SOURCE decode.cpp:129 VARIABLE upsam_buf6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_423_p2 SOURCE decode.cpp:76 VARIABLE add_ln76 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_449_p2 SOURCE decode.cpp:76 VARIABLE add_ln76_1 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_497_p2 SOURCE decode.cpp:84 VARIABLE add_ln84 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_1_fu_508_p2 SOURCE decode.cpp:84 VARIABLE add_ln84_1 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_2_fu_522_p2 SOURCE decode.cpp:84 VARIABLE add_ln84_2 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_3_fu_532_p2 SOURCE decode.cpp:84 VARIABLE add_ln84_3 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_4_fu_543_p2 SOURCE decode.cpp:84 VARIABLE add_ln84_4 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_5_fu_553_p2 SOURCE decode.cpp:84 VARIABLE add_ln84_5 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_6_fu_563_p2 SOURCE decode.cpp:84 VARIABLE add_ln84_6 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_7_fu_596_p2 SOURCE decode.cpp:84 VARIABLE add_ln84_7 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_8_fu_607_p2 SOURCE decode.cpp:84 VARIABLE add_ln84_8 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_9_fu_618_p2 SOURCE decode.cpp:84 VARIABLE add_ln84_9 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_10_fu_628_p2 SOURCE decode.cpp:84 VARIABLE add_ln84_10 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_11_fu_638_p2 SOURCE decode.cpp:84 VARIABLE add_ln84_11 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_12_fu_648_p2 SOURCE decode.cpp:84 VARIABLE add_ln84_12 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_394_p2 SOURCE decode.cpp:82 VARIABLE add_ln82 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_394_p2 SOURCE decode.cpp:84 VARIABLE add_ln84_13 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cona_col_1_fu_662_p2 SOURCE decode.cpp:77 VARIABLE cona_col_1 LOOP UHeight_UWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 3 URAM 0}} conv7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_5323_p2 SOURCE decode.cpp:14 VARIABLE add_ln14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_1_fu_5379_p2 SOURCE decode.cpp:14 VARIABLE add_ln14_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U538 SOURCE decode.cpp:47 VARIABLE mul_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U543 SOURCE decode.cpp:47 VARIABLE mul_ln47_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_7364_p2 SOURCE decode.cpp:47 VARIABLE add_ln47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U538 SOURCE decode.cpp:47 VARIABLE mul_ln47_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_8132_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U544 SOURCE decode.cpp:47 VARIABLE mul_ln47_3 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2_fu_8896_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U535 SOURCE decode.cpp:47 VARIABLE mul_ln47_4 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_3_fu_9662_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_3 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U539 SOURCE decode.cpp:47 VARIABLE mul_ln47_5 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_4_fu_10429_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_4 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U536 SOURCE decode.cpp:47 VARIABLE mul_ln47_6 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_5_fu_11196_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_5 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U537 SOURCE decode.cpp:47 VARIABLE mul_ln47_7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_6_fu_11963_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_6 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U538 SOURCE decode.cpp:47 VARIABLE mul_ln47_8 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_7_fu_12731_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U531 SOURCE decode.cpp:47 VARIABLE mul_ln47_9 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_8_fu_13505_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_8 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U514 SOURCE decode.cpp:47 VARIABLE mul_ln47_10 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_9_fu_14272_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_9 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U531 SOURCE decode.cpp:47 VARIABLE mul_ln47_11 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_10_fu_15039_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_10 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U533 SOURCE decode.cpp:47 VARIABLE mul_ln47_12 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_11_fu_15806_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_11 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U535 SOURCE decode.cpp:47 VARIABLE mul_ln47_13 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_12_fu_16573_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_12 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U540 SOURCE decode.cpp:47 VARIABLE mul_ln47_14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_13_fu_17158_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_13 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U536 SOURCE decode.cpp:47 VARIABLE mul_ln47_15 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_14_fu_17575_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_14 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U543 SOURCE decode.cpp:47 VARIABLE mul_ln47_16 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_15_fu_17759_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_15 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U538 SOURCE decode.cpp:47 VARIABLE mul_ln47_17 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_16_fu_17946_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_16 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U532 SOURCE decode.cpp:47 VARIABLE mul_ln47_18 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_17_fu_17979_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_17 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U514 SOURCE decode.cpp:47 VARIABLE mul_ln47_19 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_18_fu_18005_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_18 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U533 SOURCE decode.cpp:47 VARIABLE mul_ln47_20 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_19_fu_18031_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_19 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U517 SOURCE decode.cpp:47 VARIABLE mul_ln47_21 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_20_fu_18057_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_20 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U539 SOURCE decode.cpp:47 VARIABLE mul_ln47_22 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_21_fu_18083_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_21 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U535 SOURCE decode.cpp:47 VARIABLE mul_ln47_23 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_22_fu_18109_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_22 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U518 SOURCE decode.cpp:47 VARIABLE mul_ln47_24 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_23_fu_18135_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_23 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U536 SOURCE decode.cpp:47 VARIABLE mul_ln47_25 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_24_fu_18161_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_24 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U538 SOURCE decode.cpp:47 VARIABLE mul_ln47_26 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_25_fu_18187_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_25 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U537 SOURCE decode.cpp:47 VARIABLE mul_ln47_27 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_26_fu_18220_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_26 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U540 SOURCE decode.cpp:47 VARIABLE mul_ln47_28 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_27_fu_18246_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_27 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U533 SOURCE decode.cpp:47 VARIABLE mul_ln47_29 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_28_fu_18272_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_28 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U535 SOURCE decode.cpp:47 VARIABLE mul_ln47_30 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_29_fu_18303_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_29 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U539 SOURCE decode.cpp:47 VARIABLE mul_ln47_31 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_30_fu_18334_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_30 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U534 SOURCE decode.cpp:47 VARIABLE mul_ln47_32 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_31_fu_18360_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_31 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U514 SOURCE decode.cpp:47 VARIABLE mul_ln47_33 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_32_fu_18386_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_32 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U515 SOURCE decode.cpp:47 VARIABLE mul_ln47_34 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_33_fu_18412_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_33 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U517 SOURCE decode.cpp:47 VARIABLE mul_ln47_35 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_34_fu_18438_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_34 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U536 SOURCE decode.cpp:47 VARIABLE mul_ln47_36 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_35_fu_18471_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_35 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U540 SOURCE decode.cpp:47 VARIABLE mul_ln47_37 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_36_fu_18497_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_36 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U531 SOURCE decode.cpp:47 VARIABLE mul_ln47_38 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_37_fu_18523_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_37 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U539 SOURCE decode.cpp:47 VARIABLE mul_ln47_39 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_38_fu_18549_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_38 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U540 SOURCE decode.cpp:47 VARIABLE mul_ln47_40 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_39_fu_18575_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_39 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U535 SOURCE decode.cpp:47 VARIABLE mul_ln47_41 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_40_fu_18601_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_40 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U536 SOURCE decode.cpp:47 VARIABLE mul_ln47_42 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_41_fu_18627_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_41 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U537 SOURCE decode.cpp:47 VARIABLE mul_ln47_43 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_42_fu_18653_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_42 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U533 SOURCE decode.cpp:47 VARIABLE mul_ln47_44 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_43_fu_18679_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_43 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U541 SOURCE decode.cpp:47 VARIABLE mul_ln47_45 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_44_fu_18712_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_44 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U533 SOURCE decode.cpp:47 VARIABLE mul_ln47_46 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_45_fu_18738_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_45 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U538 SOURCE decode.cpp:47 VARIABLE mul_ln47_47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_46_fu_18764_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_46 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U535 SOURCE decode.cpp:47 VARIABLE mul_ln47_48 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_47_fu_18790_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_47 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U539 SOURCE decode.cpp:47 VARIABLE mul_ln47_49 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_48_fu_18816_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_48 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U540 SOURCE decode.cpp:47 VARIABLE mul_ln47_50 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_49_fu_18842_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_49 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U541 SOURCE decode.cpp:47 VARIABLE mul_ln47_51 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_50_fu_18868_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_50 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U542 SOURCE decode.cpp:47 VARIABLE mul_ln47_52 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_51_fu_18894_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_51 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U530 SOURCE decode.cpp:47 VARIABLE mul_ln47_53 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_52_fu_18920_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_52 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U513 SOURCE decode.cpp:47 VARIABLE mul_ln47_54 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_53_fu_18953_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_53 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U514 SOURCE decode.cpp:47 VARIABLE mul_ln47_55 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_54_fu_18979_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_54 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U517 SOURCE decode.cpp:47 VARIABLE mul_ln47_56 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_55_fu_19005_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_55 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27ns_66_2_1_U513 SOURCE decode.cpp:47 VARIABLE mul_ln47_57 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_56_fu_19031_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_56 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U518 SOURCE decode.cpp:47 VARIABLE mul_ln47_58 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_57_fu_19057_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_57 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U519 SOURCE decode.cpp:47 VARIABLE mul_ln47_59 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_58_fu_19083_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_58 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U523 SOURCE decode.cpp:47 VARIABLE mul_ln47_60 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_59_fu_19109_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_59 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U520 SOURCE decode.cpp:47 VARIABLE mul_ln47_61 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_60_fu_19135_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_60 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U517 SOURCE decode.cpp:47 VARIABLE mul_ln47_62 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_61_fu_19161_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_61 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U514 SOURCE decode.cpp:47 VARIABLE mul_ln47_63 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_62_fu_19194_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_62 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U534 SOURCE decode.cpp:47 VARIABLE mul_ln47_64 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_63_fu_19220_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_63 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U535 SOURCE decode.cpp:47 VARIABLE mul_ln47_65 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_64_fu_19246_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_64 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U538 SOURCE decode.cpp:47 VARIABLE mul_ln47_66 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_65_fu_19272_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_65 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U543 SOURCE decode.cpp:47 VARIABLE mul_ln47_67 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_66_fu_19295_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_66 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U539 SOURCE decode.cpp:47 VARIABLE mul_ln47_68 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_67_fu_19320_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_67 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U540 SOURCE decode.cpp:47 VARIABLE mul_ln47_69 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_68_fu_19346_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_68 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U541 SOURCE decode.cpp:47 VARIABLE mul_ln47_70 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_69_fu_19372_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_69 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U535 SOURCE decode.cpp:47 VARIABLE mul_ln47_71 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_70_fu_19398_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_70 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U528 SOURCE decode.cpp:47 VARIABLE mul_ln47_72 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_71_fu_19428_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_71 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U531 SOURCE decode.cpp:47 VARIABLE mul_ln47_73 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_72_fu_19453_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_72 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U514 SOURCE decode.cpp:47 VARIABLE mul_ln47_74 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_73_fu_19479_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_73 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U535 SOURCE decode.cpp:47 VARIABLE mul_ln47_75 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_74_fu_19505_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_74 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U543 SOURCE decode.cpp:47 VARIABLE mul_ln47_76 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_75_fu_19528_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_75 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U538 SOURCE decode.cpp:47 VARIABLE mul_ln47_77 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_76_fu_19553_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_76 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U536 SOURCE decode.cpp:47 VARIABLE mul_ln47_78 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_77_fu_19579_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_77 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U544 SOURCE decode.cpp:47 VARIABLE mul_ln47_79 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_78_fu_19602_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_78 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U533 SOURCE decode.cpp:47 VARIABLE mul_ln47_80 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_79_fu_19627_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_79 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U539 SOURCE decode.cpp:47 VARIABLE mul_ln47_81 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_80_fu_19660_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_80 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U540 SOURCE decode.cpp:47 VARIABLE mul_ln47_82 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_81_fu_19686_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_81 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U533 SOURCE decode.cpp:47 VARIABLE mul_ln47_83 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_82_fu_19712_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_82 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U538 SOURCE decode.cpp:47 VARIABLE mul_ln47_84 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_83_fu_19738_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_83 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U534 SOURCE decode.cpp:47 VARIABLE mul_ln47_85 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_84_fu_19764_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_84 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_22ns_61_2_1_U511 SOURCE decode.cpp:47 VARIABLE mul_ln47_86 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_85_fu_19790_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_85 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U539 SOURCE decode.cpp:47 VARIABLE mul_ln47_87 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_86_fu_19816_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_86 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26s_65_2_1_U530 SOURCE decode.cpp:47 VARIABLE mul_ln47_88 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_87_fu_19842_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_87 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_24s_63_2_1_U529 SOURCE decode.cpp:47 VARIABLE mul_ln47_89 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_88_fu_19868_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_88 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U517 SOURCE decode.cpp:47 VARIABLE mul_ln47_90 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_89_fu_19901_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_89 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U536 SOURCE decode.cpp:47 VARIABLE mul_ln47_91 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_90_fu_19927_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_90 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U538 SOURCE decode.cpp:47 VARIABLE mul_ln47_92 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_91_fu_19953_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_91 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U535 SOURCE decode.cpp:47 VARIABLE mul_ln47_93 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_92_fu_19979_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_92 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U539 SOURCE decode.cpp:47 VARIABLE mul_ln47_94 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_93_fu_20005_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_93 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U540 SOURCE decode.cpp:47 VARIABLE mul_ln47_95 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_94_fu_20031_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_94 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_27s_66_2_1_U531 SOURCE decode.cpp:47 VARIABLE mul_ln47_96 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_95_fu_20057_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_95 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U536 SOURCE decode.cpp:47 VARIABLE mul_ln47_97 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_96_fu_20083_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_96 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U523 SOURCE decode.cpp:47 VARIABLE mul_ln47_98 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_97_fu_20109_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_97 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_26ns_65_2_1_U512 SOURCE decode.cpp:47 VARIABLE mul_ln47_99 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_98_fu_20142_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_98 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28s_67_2_1_U534 SOURCE decode.cpp:47 VARIABLE mul_ln47_100 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_99_fu_20168_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_99 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U538 SOURCE decode.cpp:47 VARIABLE mul_ln47_101 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_100_fu_20194_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_100 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U535 SOURCE decode.cpp:47 VARIABLE mul_ln47_102 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_101_fu_20220_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_101 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31s_70_2_1_U543 SOURCE decode.cpp:47 VARIABLE mul_ln47_103 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_102_fu_20243_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_102 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U539 SOURCE decode.cpp:47 VARIABLE mul_ln47_104 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_103_fu_20268_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_103 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U540 SOURCE decode.cpp:47 VARIABLE mul_ln47_105 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_104_fu_20294_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_104 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U536 SOURCE decode.cpp:47 VARIABLE mul_ln47_106 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_105_fu_20320_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_105 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U517 SOURCE decode.cpp:47 VARIABLE mul_ln47_107 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_106_fu_20346_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_106 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U517 SOURCE decode.cpp:47 VARIABLE mul_ln47_108 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_107_fu_20379_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_107 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U523 SOURCE decode.cpp:47 VARIABLE mul_ln47_109 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_108_fu_20405_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_108 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U514 SOURCE decode.cpp:47 VARIABLE mul_ln47_110 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_109_fu_20431_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_109 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U524 SOURCE decode.cpp:47 VARIABLE mul_ln47_111 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_110_fu_20457_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_110 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U517 SOURCE decode.cpp:47 VARIABLE mul_ln47_112 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_111_fu_20483_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_111 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U535 SOURCE decode.cpp:47 VARIABLE mul_ln47_113 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_112_fu_20509_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_112 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U515 SOURCE decode.cpp:47 VARIABLE mul_ln47_114 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_113_fu_20535_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_113 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U536 SOURCE decode.cpp:47 VARIABLE mul_ln47_115 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_114_fu_20561_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_114 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30s_69_2_1_U538 SOURCE decode.cpp:47 VARIABLE mul_ln47_116 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_115_fu_20587_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_115 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29s_68_2_1_U537 SOURCE decode.cpp:47 VARIABLE mul_ln47_117 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_116_fu_20620_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_116 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U516 SOURCE decode.cpp:47 VARIABLE mul_ln47_118 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_117_fu_20646_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_117 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U518 SOURCE decode.cpp:47 VARIABLE mul_ln47_119 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_118_fu_20672_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_118 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U514 SOURCE decode.cpp:47 VARIABLE mul_ln47_120 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_119_fu_20698_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_119 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U523 SOURCE decode.cpp:47 VARIABLE mul_ln47_121 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_120_fu_20724_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_120 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U524 SOURCE decode.cpp:47 VARIABLE mul_ln47_122 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_121_fu_20750_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_121 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U525 SOURCE decode.cpp:47 VARIABLE mul_ln47_123 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_122_fu_20776_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_122 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U526 SOURCE decode.cpp:47 VARIABLE mul_ln47_124 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_123_fu_20802_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_123 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U517 SOURCE decode.cpp:47 VARIABLE mul_ln47_125 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_124_fu_20828_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_124 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U515 SOURCE decode.cpp:47 VARIABLE mul_ln47_126 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_125_fu_20861_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_125 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U527 SOURCE decode.cpp:47 VARIABLE mul_ln47_127 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_126_fu_20887_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_126 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U523 SOURCE decode.cpp:47 VARIABLE mul_ln47_128 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_127_fu_20913_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_127 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_28ns_67_2_1_U514 SOURCE decode.cpp:47 VARIABLE mul_ln47_129 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_128_fu_20939_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_128 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U517 SOURCE decode.cpp:47 VARIABLE mul_ln47_130 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_129_fu_20965_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_129 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U518 SOURCE decode.cpp:47 VARIABLE mul_ln47_131 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_130_fu_20991_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_130 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U524 SOURCE decode.cpp:47 VARIABLE mul_ln47_132 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_131_fu_21017_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_131 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U519 SOURCE decode.cpp:47 VARIABLE mul_ln47_133 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_132_fu_21043_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_132 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U521 SOURCE decode.cpp:47 VARIABLE mul_ln47_134 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_133_fu_21069_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_133 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U520 SOURCE decode.cpp:47 VARIABLE mul_ln47_135 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_134_fu_21102_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_134 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U518 SOURCE decode.cpp:47 VARIABLE mul_ln47_136 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_135_fu_21128_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_135 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U519 SOURCE decode.cpp:47 VARIABLE mul_ln47_137 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_136_fu_21154_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_136 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U523 SOURCE decode.cpp:47 VARIABLE mul_ln47_138 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_137_fu_21180_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_137 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U520 SOURCE decode.cpp:47 VARIABLE mul_ln47_139 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_138_fu_21206_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_138 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_31ns_70_2_1_U528 SOURCE decode.cpp:47 VARIABLE mul_ln47_140 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_139_fu_21229_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_139 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U521 SOURCE decode.cpp:47 VARIABLE mul_ln47_141 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_140_fu_21254_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_140 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_30ns_69_2_1_U524 SOURCE decode.cpp:47 VARIABLE mul_ln47_142 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_141_fu_21280_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_141 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_29ns_68_2_1_U522 SOURCE decode.cpp:47 VARIABLE mul_ln47_143 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_142_fu_21306_p2 SOURCE decode.cpp:47 VARIABLE add_ln47_142 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_fu_21322_p2 SOURCE decode.cpp:65 VARIABLE x LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_fu_21331_p2 SOURCE ./activation.h:12 VARIABLE sub_ln12 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_1_fu_21389_p2 SOURCE ./activation.h:12 VARIABLE sub_ln12_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_21442_p2 SOURCE ./activation.h:12 VARIABLE add_ln12 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_7_fu_21403_p2 SOURCE ./activation.h:12 VARIABLE sub_ln12_7 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_1_fu_21428_p2 SOURCE ./activation.h:12 VARIABLE add_ln12_1 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_2_fu_21515_p2 SOURCE ./activation.h:12 VARIABLE sub_ln12_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_2_fu_21541_p2 SOURCE ./activation.h:12 VARIABLE add_ln12_2 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U508 SOURCE ./activation.h:12 VARIABLE tmp_36 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_U509 SOURCE ./activation.h:12 VARIABLE add_i LOOP CHeight_CWidth BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 58 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_59_no_dsp_1_U510 SOURCE ./activation.h:12 VARIABLE pf LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_3_fu_21665_p2 SOURCE ./activation.h:12 VARIABLE sub_ln12_3 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_4_fu_21685_p2 SOURCE ./activation.h:12 VARIABLE sub_ln12_4 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_4_fu_21697_p2 SOURCE ./activation.h:12 VARIABLE add_ln12_4 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_5_fu_21703_p2 SOURCE ./activation.h:12 VARIABLE sub_ln12_5 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_6469_p2 SOURCE decode.cpp:15 VARIABLE add_ln15 LOOP CHeight_CWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 144 BRAM 0 URAM 0}} decode {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv4_out_U SOURCE decode.cpp:139 VARIABLE conv4_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME upsamp4_out_U SOURCE decode.cpp:141 VARIABLE upsamp4_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv5_out_U SOURCE decode.cpp:143 VARIABLE conv5_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME upsamp5_out_U SOURCE decode.cpp:145 VARIABLE upsamp5_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv6_out_U SOURCE decode.cpp:147 VARIABLE conv6_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME upsamp6_out_U SOURCE decode.cpp:149 VARIABLE upsamp6_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 1695 BRAM 9 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.2 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.078 seconds; current allocated memory: 1.183 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for decode.
INFO: [VLOG 209-307] Generating Verilog RTL for decode.
Execute       syn_report -model decode -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.61 MHz
Command     autosyn done; 297.96 sec.
Command   csynth_design done; 419.134 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 322 seconds. CPU system time: 24 seconds. Elapsed time: 419.134 seconds; current allocated memory: 1.099 GB.
Command ap_source done; 420.429 sec.
Execute cleanup_all 
Command cleanup_all done; 0.398 sec.
INFO-FLOW: Workspace C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1 opened at Wed Jan 31 18:25:53 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010iclg225-1L 
Execute       create_platform xc7z010iclg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 0.546 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.117 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.679 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -disable_deadlock_detection=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -disable_deadlock_detection=1
Execute     config_cosim -disable_deadlock_detection=1 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -enable_dataflow_profiling=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_dataflow_profiling=1
Execute     config_cosim -enable_dataflow_profiling=1 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -enable_fifo_sizing=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_fifo_sizing=1
Execute     config_cosim -enable_fifo_sizing=1 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Command   open_solution done; 0.831 sec.
Execute   set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
Execute     create_platform xc7z010iclg225-1L -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.111 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.135 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -disable_deadlock_detection -enable_dataflow_profiling -enable_fifo_sizing -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -disable_deadlock_detection -enable_dataflow_profiling -enable_fifo_sizing -tool xsim -trace_level all -wave_debug 
Execute   cosim_design -wave_debug -disable_deadlock_detection -enable_dataflow_profiling -enable_fifo_sizing -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -disable_deadlock_detection -enable_dataflow_profiling -enable_fifo_sizing -trace_level all 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.109 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/ADMIN/GithubClonedRepo/decode/decode_test.cpp C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/./sim/autowrap/testbench/decode_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/./sim/autowrap/testbench/decode_test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/./sim/autowrap/testbench/decode_test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.476 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: C:/Users/ADMIN/GithubClonedRepo/decode/decode.cpp C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/./sim/autowrap/testbench/decode.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/./sim/autowrap/testbench/decode.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/./sim/autowrap/testbench/decode.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.364 sec.
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.788 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.DependenceCheck.tcl 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
Execute     ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute     source C:/Users/ADMIN/GithubClonedRepo/decode/LSI_decoder/solution1/.autopilot/db/decode.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source fifo_sizing.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
