Item(by='tverbeure', descendants=None, kids=None, score=None, time=1609867549, title=None, item_type='comment', url=None, parent=25645356, text='I wrote a long blog post about the VexRiscv RISC-V CPU and how its design methodology is radically different than traditional RTL languages.<p>The VexRiscv is written in SpinalHDL, which is a close relative of Chisel.<p>The advantage of SpinalHDL&#x2F;Chisel is that it supports plug and play configurability that’s impossible with languages like SystemVerilog or VHDL.<p>You can read about it here: \n<a href="https:&#x2F;&#x2F;tomverbeure.github.io&#x2F;rtl&#x2F;2018&#x2F;12&#x2F;06&#x2F;The-VexRiscV-CPU-A-New-Way-To-Design.html" rel="nofollow">https:&#x2F;&#x2F;tomverbeure.github.io&#x2F;rtl&#x2F;2018&#x2F;12&#x2F;06&#x2F;The-VexRiscV-CP...</a><p>That said: there must be at least 50 open source RISC-V cores out there, and only a small fraction is written in Chisel. I don’t see how the use of Chisel has held back RISC-V in any meaningful way.')