[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/Chisel_Tester_File_cu/controlunit.lo.fir"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~controlunit|controlunit>io_imm",
    "sources":[
      "~controlunit|controlunit>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~controlunit|controlunit>io_en_reg",
    "sources":[
      "~controlunit|controlunit>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~controlunit|controlunit>io_rd",
    "sources":[
      "~controlunit|controlunit>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~controlunit|controlunit>io_rs1",
    "sources":[
      "~controlunit|controlunit>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~controlunit|controlunit>io_rs2",
    "sources":[
      "~controlunit|controlunit>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~controlunit|controlunit>io_func3_7",
    "sources":[
      "~controlunit|controlunit>io_instruction"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/Chisel_Tester_File_cu"
  }
]