Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Nov 26 21:31:52 2016
| Host         : ECE400-5FGC082 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file topmodule_timing_summary_routed.rpt -rpx topmodule_timing_summary_routed.rpx
| Design       : topmodule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.285        0.000                      0                 1685        0.100        0.000                      0                 1685        4.500        0.000                       0                   856  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.285        0.000                      0                 1685        0.100        0.000                      0                 1685        4.500        0.000                       0                   856  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 URCVR/COR_BIT16/shreg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/time_count_empty_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 2.135ns (25.962%)  route 6.089ns (74.038%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.712     5.314    URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  URCVR/COR_BIT16/shreg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.518     5.832 r  URCVR/COR_BIT16/shreg_reg[46]/Q
                         net (fo=6, routed)           1.258     7.090    URCVR/COR_BIT16/shreg_reg_n_0_[46]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.146     7.236 r  URCVR/COR_BIT16/last_value_i_120/O
                         net (fo=2, routed)           0.977     8.213    URCVR/COR_BIT16/last_value_i_120_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.328     8.541 r  URCVR/COR_BIT16/last_value_i_94/O
                         net (fo=2, routed)           0.548     9.089    URCVR/COR_BIT16/last_value_i_94_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I3_O)        0.119     9.208 f  URCVR/COR_BIT16/last_value_i_48/O
                         net (fo=3, routed)           0.570     9.778    URCVR/COR_BIT16/last_value_i_48_n_0
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.324    10.102 r  URCVR/COR_BIT16/last_value_i_19/O
                         net (fo=4, routed)           0.842    10.944    URCVR/COR_BIT16/last_value_i_19_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.328    11.272 r  URCVR/COR_BIT16/last_value_i_9/O
                         net (fo=2, routed)           0.679    11.951    URCVR/COR_BIT16/last_value_i_9_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.075 f  URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.583    12.658    URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X84Y111        LUT6 (Prop_lut6_I2_O)        0.124    12.782 f  URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.292    13.074    URCVR/COR_BIT16/time_empty_up
    SLICE_X83Y111        LUT6 (Prop_lut6_I5_O)        0.124    13.198 r  URCVR/COR_BIT16/time_count_empty[3]_i_1/O
                         net (fo=4, routed)           0.340    13.538    URCVR/COR_BIT16_n_5
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.590    15.012    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[0]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X83Y112        FDRE (Setup_fdre_C_R)       -0.429    14.823    URCVR/time_count_empty_reg[0]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 URCVR/COR_BIT16/shreg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/time_count_empty_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 2.135ns (25.962%)  route 6.089ns (74.038%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.712     5.314    URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  URCVR/COR_BIT16/shreg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.518     5.832 r  URCVR/COR_BIT16/shreg_reg[46]/Q
                         net (fo=6, routed)           1.258     7.090    URCVR/COR_BIT16/shreg_reg_n_0_[46]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.146     7.236 r  URCVR/COR_BIT16/last_value_i_120/O
                         net (fo=2, routed)           0.977     8.213    URCVR/COR_BIT16/last_value_i_120_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.328     8.541 r  URCVR/COR_BIT16/last_value_i_94/O
                         net (fo=2, routed)           0.548     9.089    URCVR/COR_BIT16/last_value_i_94_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I3_O)        0.119     9.208 f  URCVR/COR_BIT16/last_value_i_48/O
                         net (fo=3, routed)           0.570     9.778    URCVR/COR_BIT16/last_value_i_48_n_0
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.324    10.102 r  URCVR/COR_BIT16/last_value_i_19/O
                         net (fo=4, routed)           0.842    10.944    URCVR/COR_BIT16/last_value_i_19_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.328    11.272 r  URCVR/COR_BIT16/last_value_i_9/O
                         net (fo=2, routed)           0.679    11.951    URCVR/COR_BIT16/last_value_i_9_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.075 f  URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.583    12.658    URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X84Y111        LUT6 (Prop_lut6_I2_O)        0.124    12.782 f  URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.292    13.074    URCVR/COR_BIT16/time_empty_up
    SLICE_X83Y111        LUT6 (Prop_lut6_I5_O)        0.124    13.198 r  URCVR/COR_BIT16/time_count_empty[3]_i_1/O
                         net (fo=4, routed)           0.340    13.538    URCVR/COR_BIT16_n_5
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.590    15.012    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X83Y112        FDRE (Setup_fdre_C_R)       -0.429    14.823    URCVR/time_count_empty_reg[1]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 URCVR/COR_BIT16/shreg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/time_count_empty_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 2.135ns (25.962%)  route 6.089ns (74.038%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.712     5.314    URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  URCVR/COR_BIT16/shreg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.518     5.832 r  URCVR/COR_BIT16/shreg_reg[46]/Q
                         net (fo=6, routed)           1.258     7.090    URCVR/COR_BIT16/shreg_reg_n_0_[46]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.146     7.236 r  URCVR/COR_BIT16/last_value_i_120/O
                         net (fo=2, routed)           0.977     8.213    URCVR/COR_BIT16/last_value_i_120_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.328     8.541 r  URCVR/COR_BIT16/last_value_i_94/O
                         net (fo=2, routed)           0.548     9.089    URCVR/COR_BIT16/last_value_i_94_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I3_O)        0.119     9.208 f  URCVR/COR_BIT16/last_value_i_48/O
                         net (fo=3, routed)           0.570     9.778    URCVR/COR_BIT16/last_value_i_48_n_0
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.324    10.102 r  URCVR/COR_BIT16/last_value_i_19/O
                         net (fo=4, routed)           0.842    10.944    URCVR/COR_BIT16/last_value_i_19_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.328    11.272 r  URCVR/COR_BIT16/last_value_i_9/O
                         net (fo=2, routed)           0.679    11.951    URCVR/COR_BIT16/last_value_i_9_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.075 f  URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.583    12.658    URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X84Y111        LUT6 (Prop_lut6_I2_O)        0.124    12.782 f  URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.292    13.074    URCVR/COR_BIT16/time_empty_up
    SLICE_X83Y111        LUT6 (Prop_lut6_I5_O)        0.124    13.198 r  URCVR/COR_BIT16/time_count_empty[3]_i_1/O
                         net (fo=4, routed)           0.340    13.538    URCVR/COR_BIT16_n_5
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.590    15.012    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[2]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X83Y112        FDRE (Setup_fdre_C_R)       -0.429    14.823    URCVR/time_count_empty_reg[2]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 URCVR/COR_BIT16/shreg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/time_count_empty_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 2.135ns (25.962%)  route 6.089ns (74.038%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.712     5.314    URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  URCVR/COR_BIT16/shreg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.518     5.832 r  URCVR/COR_BIT16/shreg_reg[46]/Q
                         net (fo=6, routed)           1.258     7.090    URCVR/COR_BIT16/shreg_reg_n_0_[46]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.146     7.236 r  URCVR/COR_BIT16/last_value_i_120/O
                         net (fo=2, routed)           0.977     8.213    URCVR/COR_BIT16/last_value_i_120_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.328     8.541 r  URCVR/COR_BIT16/last_value_i_94/O
                         net (fo=2, routed)           0.548     9.089    URCVR/COR_BIT16/last_value_i_94_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I3_O)        0.119     9.208 f  URCVR/COR_BIT16/last_value_i_48/O
                         net (fo=3, routed)           0.570     9.778    URCVR/COR_BIT16/last_value_i_48_n_0
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.324    10.102 r  URCVR/COR_BIT16/last_value_i_19/O
                         net (fo=4, routed)           0.842    10.944    URCVR/COR_BIT16/last_value_i_19_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.328    11.272 r  URCVR/COR_BIT16/last_value_i_9/O
                         net (fo=2, routed)           0.679    11.951    URCVR/COR_BIT16/last_value_i_9_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.075 f  URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.583    12.658    URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X84Y111        LUT6 (Prop_lut6_I2_O)        0.124    12.782 f  URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.292    13.074    URCVR/COR_BIT16/time_empty_up
    SLICE_X83Y111        LUT6 (Prop_lut6_I5_O)        0.124    13.198 r  URCVR/COR_BIT16/time_count_empty[3]_i_1/O
                         net (fo=4, routed)           0.340    13.538    URCVR/COR_BIT16_n_5
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.590    15.012    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[3]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X83Y112        FDRE (Setup_fdre_C_R)       -0.429    14.823    URCVR/time_count_empty_reg[3]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 URCVR/COR_BIT16/shreg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/time_count_empty_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 2.135ns (25.396%)  route 6.272ns (74.604%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.712     5.314    URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  URCVR/COR_BIT16/shreg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.518     5.832 r  URCVR/COR_BIT16/shreg_reg[46]/Q
                         net (fo=6, routed)           1.258     7.090    URCVR/COR_BIT16/shreg_reg_n_0_[46]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.146     7.236 r  URCVR/COR_BIT16/last_value_i_120/O
                         net (fo=2, routed)           0.977     8.213    URCVR/COR_BIT16/last_value_i_120_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.328     8.541 r  URCVR/COR_BIT16/last_value_i_94/O
                         net (fo=2, routed)           0.548     9.089    URCVR/COR_BIT16/last_value_i_94_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I3_O)        0.119     9.208 f  URCVR/COR_BIT16/last_value_i_48/O
                         net (fo=3, routed)           0.570     9.778    URCVR/COR_BIT16/last_value_i_48_n_0
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.324    10.102 r  URCVR/COR_BIT16/last_value_i_19/O
                         net (fo=4, routed)           0.842    10.944    URCVR/COR_BIT16/last_value_i_19_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.328    11.272 f  URCVR/COR_BIT16/last_value_i_9/O
                         net (fo=2, routed)           0.679    11.951    URCVR/COR_BIT16/last_value_i_9_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.075 r  URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.583    12.658    URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X84Y111        LUT6 (Prop_lut6_I2_O)        0.124    12.782 r  URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.436    13.218    URCVR/CLKENB2/time_empty_up
    SLICE_X83Y112        LUT2 (Prop_lut2_I1_O)        0.124    13.342 r  URCVR/CLKENB2/time_count_empty[3]_i_2/O
                         net (fo=4, routed)           0.379    13.721    URCVR/CLKENB2_n_0
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.590    15.012    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[0]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X83Y112        FDRE (Setup_fdre_C_CE)      -0.205    15.047    URCVR/time_count_empty_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 URCVR/COR_BIT16/shreg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/time_count_empty_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 2.135ns (25.396%)  route 6.272ns (74.604%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.712     5.314    URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  URCVR/COR_BIT16/shreg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.518     5.832 r  URCVR/COR_BIT16/shreg_reg[46]/Q
                         net (fo=6, routed)           1.258     7.090    URCVR/COR_BIT16/shreg_reg_n_0_[46]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.146     7.236 r  URCVR/COR_BIT16/last_value_i_120/O
                         net (fo=2, routed)           0.977     8.213    URCVR/COR_BIT16/last_value_i_120_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.328     8.541 r  URCVR/COR_BIT16/last_value_i_94/O
                         net (fo=2, routed)           0.548     9.089    URCVR/COR_BIT16/last_value_i_94_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I3_O)        0.119     9.208 f  URCVR/COR_BIT16/last_value_i_48/O
                         net (fo=3, routed)           0.570     9.778    URCVR/COR_BIT16/last_value_i_48_n_0
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.324    10.102 r  URCVR/COR_BIT16/last_value_i_19/O
                         net (fo=4, routed)           0.842    10.944    URCVR/COR_BIT16/last_value_i_19_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.328    11.272 f  URCVR/COR_BIT16/last_value_i_9/O
                         net (fo=2, routed)           0.679    11.951    URCVR/COR_BIT16/last_value_i_9_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.075 r  URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.583    12.658    URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X84Y111        LUT6 (Prop_lut6_I2_O)        0.124    12.782 r  URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.436    13.218    URCVR/CLKENB2/time_empty_up
    SLICE_X83Y112        LUT2 (Prop_lut2_I1_O)        0.124    13.342 r  URCVR/CLKENB2/time_count_empty[3]_i_2/O
                         net (fo=4, routed)           0.379    13.721    URCVR/CLKENB2_n_0
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.590    15.012    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X83Y112        FDRE (Setup_fdre_C_CE)      -0.205    15.047    URCVR/time_count_empty_reg[1]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 URCVR/COR_BIT16/shreg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/time_count_empty_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 2.135ns (25.396%)  route 6.272ns (74.604%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.712     5.314    URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  URCVR/COR_BIT16/shreg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.518     5.832 r  URCVR/COR_BIT16/shreg_reg[46]/Q
                         net (fo=6, routed)           1.258     7.090    URCVR/COR_BIT16/shreg_reg_n_0_[46]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.146     7.236 r  URCVR/COR_BIT16/last_value_i_120/O
                         net (fo=2, routed)           0.977     8.213    URCVR/COR_BIT16/last_value_i_120_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.328     8.541 r  URCVR/COR_BIT16/last_value_i_94/O
                         net (fo=2, routed)           0.548     9.089    URCVR/COR_BIT16/last_value_i_94_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I3_O)        0.119     9.208 f  URCVR/COR_BIT16/last_value_i_48/O
                         net (fo=3, routed)           0.570     9.778    URCVR/COR_BIT16/last_value_i_48_n_0
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.324    10.102 r  URCVR/COR_BIT16/last_value_i_19/O
                         net (fo=4, routed)           0.842    10.944    URCVR/COR_BIT16/last_value_i_19_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.328    11.272 f  URCVR/COR_BIT16/last_value_i_9/O
                         net (fo=2, routed)           0.679    11.951    URCVR/COR_BIT16/last_value_i_9_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.075 r  URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.583    12.658    URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X84Y111        LUT6 (Prop_lut6_I2_O)        0.124    12.782 r  URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.436    13.218    URCVR/CLKENB2/time_empty_up
    SLICE_X83Y112        LUT2 (Prop_lut2_I1_O)        0.124    13.342 r  URCVR/CLKENB2/time_count_empty[3]_i_2/O
                         net (fo=4, routed)           0.379    13.721    URCVR/CLKENB2_n_0
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.590    15.012    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[2]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X83Y112        FDRE (Setup_fdre_C_CE)      -0.205    15.047    URCVR/time_count_empty_reg[2]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 URCVR/COR_BIT16/shreg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/time_count_empty_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 2.135ns (25.396%)  route 6.272ns (74.604%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.712     5.314    URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  URCVR/COR_BIT16/shreg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.518     5.832 r  URCVR/COR_BIT16/shreg_reg[46]/Q
                         net (fo=6, routed)           1.258     7.090    URCVR/COR_BIT16/shreg_reg_n_0_[46]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.146     7.236 r  URCVR/COR_BIT16/last_value_i_120/O
                         net (fo=2, routed)           0.977     8.213    URCVR/COR_BIT16/last_value_i_120_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.328     8.541 r  URCVR/COR_BIT16/last_value_i_94/O
                         net (fo=2, routed)           0.548     9.089    URCVR/COR_BIT16/last_value_i_94_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I3_O)        0.119     9.208 f  URCVR/COR_BIT16/last_value_i_48/O
                         net (fo=3, routed)           0.570     9.778    URCVR/COR_BIT16/last_value_i_48_n_0
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.324    10.102 r  URCVR/COR_BIT16/last_value_i_19/O
                         net (fo=4, routed)           0.842    10.944    URCVR/COR_BIT16/last_value_i_19_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.328    11.272 f  URCVR/COR_BIT16/last_value_i_9/O
                         net (fo=2, routed)           0.679    11.951    URCVR/COR_BIT16/last_value_i_9_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.075 r  URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.583    12.658    URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X84Y111        LUT6 (Prop_lut6_I2_O)        0.124    12.782 r  URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.436    13.218    URCVR/CLKENB2/time_empty_up
    SLICE_X83Y112        LUT2 (Prop_lut2_I1_O)        0.124    13.342 r  URCVR/CLKENB2/time_count_empty[3]_i_2/O
                         net (fo=4, routed)           0.379    13.721    URCVR/CLKENB2_n_0
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.590    15.012    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y112        FDRE                                         r  URCVR/time_count_empty_reg[3]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X83Y112        FDRE (Setup_fdre_C_CE)      -0.205    15.047    URCVR/time_count_empty_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 URCVR/COR_BIT16/shreg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/fourth_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.566ns  (logic 2.522ns (29.442%)  route 6.044ns (70.558%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.712     5.314    URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  URCVR/COR_BIT16/shreg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.518     5.832 r  URCVR/COR_BIT16/shreg_reg[46]/Q
                         net (fo=6, routed)           1.258     7.090    URCVR/COR_BIT16/shreg_reg_n_0_[46]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.146     7.236 r  URCVR/COR_BIT16/last_value_i_120/O
                         net (fo=2, routed)           0.977     8.213    URCVR/COR_BIT16/last_value_i_120_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.328     8.541 r  URCVR/COR_BIT16/last_value_i_94/O
                         net (fo=2, routed)           0.548     9.089    URCVR/COR_BIT16/last_value_i_94_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I3_O)        0.119     9.208 f  URCVR/COR_BIT16/last_value_i_48/O
                         net (fo=3, routed)           0.570     9.778    URCVR/COR_BIT16/last_value_i_48_n_0
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.324    10.102 r  URCVR/COR_BIT16/last_value_i_19/O
                         net (fo=4, routed)           0.842    10.944    URCVR/COR_BIT16/last_value_i_19_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.328    11.272 r  URCVR/COR_BIT16/last_value_i_9/O
                         net (fo=2, routed)           0.679    11.951    URCVR/COR_BIT16/last_value_i_9_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.075 f  URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.587    12.662    URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X86Y111        LUT6 (Prop_lut6_I5_O)        0.124    12.786 r  URCVR/COR_BIT16/fourth_count[1]_i_3/O
                         net (fo=1, routed)           0.000    12.786    URCVR/COR_BIT16/fourth_count[1]_i_3_n_0
    SLICE_X86Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    12.998 r  URCVR/COR_BIT16/fourth_count_reg[1]_i_2/O
                         net (fo=2, routed)           0.583    13.581    URCVR/COR_BIT16/fourth_count_up
    SLICE_X85Y111        LUT5 (Prop_lut5_I0_O)        0.299    13.880 r  URCVR/COR_BIT16/fourth_count[0]_i_1/O
                         net (fo=1, routed)           0.000    13.880    URCVR/COR_BIT16_n_3
    SLICE_X85Y111        FDRE                                         r  URCVR/fourth_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.591    15.013    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y111        FDRE                                         r  URCVR/fourth_count_reg[0]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X85Y111        FDRE (Setup_fdre_C_D)        0.031    15.284    URCVR/fourth_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 URCVR/COR_BIT16/shreg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/fourth_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 2.548ns (29.656%)  route 6.044ns (70.344%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.712     5.314    URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  URCVR/COR_BIT16/shreg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.518     5.832 r  URCVR/COR_BIT16/shreg_reg[46]/Q
                         net (fo=6, routed)           1.258     7.090    URCVR/COR_BIT16/shreg_reg_n_0_[46]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.146     7.236 r  URCVR/COR_BIT16/last_value_i_120/O
                         net (fo=2, routed)           0.977     8.213    URCVR/COR_BIT16/last_value_i_120_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.328     8.541 r  URCVR/COR_BIT16/last_value_i_94/O
                         net (fo=2, routed)           0.548     9.089    URCVR/COR_BIT16/last_value_i_94_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I3_O)        0.119     9.208 f  URCVR/COR_BIT16/last_value_i_48/O
                         net (fo=3, routed)           0.570     9.778    URCVR/COR_BIT16/last_value_i_48_n_0
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.324    10.102 r  URCVR/COR_BIT16/last_value_i_19/O
                         net (fo=4, routed)           0.842    10.944    URCVR/COR_BIT16/last_value_i_19_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.328    11.272 r  URCVR/COR_BIT16/last_value_i_9/O
                         net (fo=2, routed)           0.679    11.951    URCVR/COR_BIT16/last_value_i_9_n_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.075 f  URCVR/COR_BIT16/last_value_i_5/O
                         net (fo=3, routed)           0.587    12.662    URCVR/COR_BIT16/time_count_empty_reg[3]
    SLICE_X86Y111        LUT6 (Prop_lut6_I5_O)        0.124    12.786 r  URCVR/COR_BIT16/fourth_count[1]_i_3/O
                         net (fo=1, routed)           0.000    12.786    URCVR/COR_BIT16/fourth_count[1]_i_3_n_0
    SLICE_X86Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    12.998 r  URCVR/COR_BIT16/fourth_count_reg[1]_i_2/O
                         net (fo=2, routed)           0.583    13.581    URCVR/COR_BIT16/fourth_count_up
    SLICE_X85Y111        LUT5 (Prop_lut5_I0_O)        0.325    13.906 r  URCVR/COR_BIT16/fourth_count[1]_i_1/O
                         net (fo=1, routed)           0.000    13.906    URCVR/COR_BIT16_n_4
    SLICE_X85Y111        FDRE                                         r  URCVR/fourth_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         1.591    15.013    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y111        FDRE                                         r  URCVR/fourth_count_reg[1]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X85Y111        FDRE (Setup_fdre_C_D)        0.075    15.328    URCVR/fourth_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  1.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U_MXTEST/wait_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/wait_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.607     1.526    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  U_MXTEST/wait_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  U_MXTEST/wait_count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.816    U_MXTEST/wait_count_reg[10]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.972 r  U_MXTEST/wait_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    U_MXTEST/wait_count_reg[8]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.026 r  U_MXTEST/wait_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    U_MXTEST/wait_count_reg[12]_i_1_n_7
    SLICE_X84Y100        FDRE                                         r  U_MXTEST/wait_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.873     2.038    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y100        FDRE                                         r  U_MXTEST/wait_count_reg[12]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    U_MXTEST/wait_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 U_MXTEST/wait_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/wait_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.607     1.526    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  U_MXTEST/wait_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  U_MXTEST/wait_count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.816    U_MXTEST/wait_count_reg[10]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.972 r  U_MXTEST/wait_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    U_MXTEST/wait_count_reg[8]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.039 r  U_MXTEST/wait_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.039    U_MXTEST/wait_count_reg[12]_i_1_n_5
    SLICE_X84Y100        FDRE                                         r  U_MXTEST/wait_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.873     2.038    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y100        FDRE                                         r  U_MXTEST/wait_count_reg[14]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    U_MXTEST/wait_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_MXTEST/wait_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/wait_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.607     1.526    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  U_MXTEST/wait_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  U_MXTEST/wait_count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.816    U_MXTEST/wait_count_reg[10]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.972 r  U_MXTEST/wait_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    U_MXTEST/wait_count_reg[8]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.062 r  U_MXTEST/wait_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.062    U_MXTEST/wait_count_reg[12]_i_1_n_6
    SLICE_X84Y100        FDRE                                         r  U_MXTEST/wait_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.873     2.038    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y100        FDRE                                         r  U_MXTEST/wait_count_reg[13]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    U_MXTEST/wait_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_MXTEST/wait_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/wait_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.607     1.526    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  U_MXTEST/wait_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  U_MXTEST/wait_count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.816    U_MXTEST/wait_count_reg[10]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.972 r  U_MXTEST/wait_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    U_MXTEST/wait_count_reg[8]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.064 r  U_MXTEST/wait_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.064    U_MXTEST/wait_count_reg[12]_i_1_n_4
    SLICE_X84Y100        FDRE                                         r  U_MXTEST/wait_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.873     2.038    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y100        FDRE                                         r  U_MXTEST/wait_count_reg[15]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    U_MXTEST/wait_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_MXTEST/wait_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/wait_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.607     1.526    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  U_MXTEST/wait_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  U_MXTEST/wait_count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.816    U_MXTEST/wait_count_reg[10]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.972 r  U_MXTEST/wait_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    U_MXTEST/wait_count_reg[8]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.013 r  U_MXTEST/wait_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    U_MXTEST/wait_count_reg[12]_i_1_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.066 r  U_MXTEST/wait_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.066    U_MXTEST/wait_count_reg[16]_i_1_n_7
    SLICE_X84Y101        FDRE                                         r  U_MXTEST/wait_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.873     2.038    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y101        FDRE                                         r  U_MXTEST/wait_count_reg[16]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.134     1.926    U_MXTEST/wait_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_MXTEST/wait_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/wait_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.607     1.526    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  U_MXTEST/wait_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  U_MXTEST/wait_count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.816    U_MXTEST/wait_count_reg[10]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.972 r  U_MXTEST/wait_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    U_MXTEST/wait_count_reg[8]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.013 r  U_MXTEST/wait_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    U_MXTEST/wait_count_reg[12]_i_1_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.079 r  U_MXTEST/wait_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.079    U_MXTEST/wait_count_reg[16]_i_1_n_5
    SLICE_X84Y101        FDRE                                         r  U_MXTEST/wait_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.873     2.038    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y101        FDRE                                         r  U_MXTEST/wait_count_reg[18]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.134     1.926    U_MXTEST/wait_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tempsend_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MTRANS/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X81Y98         FDRE                                         r  tempsend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141     1.663 f  tempsend_reg/Q
                         net (fo=3, routed)           0.109     1.773    MTRANS/tempsend
    SLICE_X80Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  MTRANS/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    MTRANS/FSM_sequential_state[1]_i_1_n_0
    SLICE_X80Y98         FDRE                                         r  MTRANS/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.875     2.040    MTRANS/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y98         FDRE                                         r  MTRANS/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.504     1.535    
    SLICE_X80Y98         FDRE (Hold_fdre_C_D)         0.120     1.655    MTRANS/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 URCVR/COR_BIT16/shreg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/COR_BIT16/shreg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.800%)  route 0.131ns (48.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.599     1.518    URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y107        FDRE                                         r  URCVR/COR_BIT16/shreg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  URCVR/COR_BIT16/shreg_reg[56]/Q
                         net (fo=4, routed)           0.131     1.791    URCVR/COR_BIT16/shreg_reg_n_0_[56]
    SLICE_X86Y108        FDRE                                         r  URCVR/COR_BIT16/shreg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.871     2.037    URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y108        FDRE                                         r  URCVR/COR_BIT16/shreg_reg[57]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X86Y108        FDRE (Hold_fdre_C_D)         0.070     1.627    URCVR/COR_BIT16/shreg_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tempsend_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MTRANS/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X81Y98         FDRE                                         r  tempsend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141     1.663 f  tempsend_reg/Q
                         net (fo=3, routed)           0.113     1.777    MTRANS/tempsend
    SLICE_X80Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  MTRANS/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    MTRANS/FSM_sequential_state[3]_i_1_n_0
    SLICE_X80Y98         FDRE                                         r  MTRANS/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.875     2.040    MTRANS/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y98         FDRE                                         r  MTRANS/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.504     1.535    
    SLICE_X80Y98         FDRE (Hold_fdre_C_D)         0.121     1.656    MTRANS/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_MXTEST/wait_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/wait_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (78.012%)  route 0.127ns (21.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.607     1.526    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  U_MXTEST/wait_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  U_MXTEST/wait_count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.816    U_MXTEST/wait_count_reg[10]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.972 r  U_MXTEST/wait_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    U_MXTEST/wait_count_reg[8]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.013 r  U_MXTEST/wait_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    U_MXTEST/wait_count_reg[12]_i_1_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.102 r  U_MXTEST/wait_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.102    U_MXTEST/wait_count_reg[16]_i_1_n_6
    SLICE_X84Y101        FDRE                                         r  U_MXTEST/wait_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=855, routed)         0.873     2.038    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y101        FDRE                                         r  U_MXTEST/wait_count_reg[17]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.134     1.926    U_MXTEST/wait_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y116   CLKENBEIGHT/enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y115   DISPCTL/CLKENB/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y115   DISPCTL/CLKENB/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y129   FIFO/gb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y128   FIFO/mem_reg[13][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y126   FIFO/mem_reg[13][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y127   FIFO/mem_reg[14][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y127   FIFO/mem_reg[14][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y127   FIFO/mem_reg[14][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y128   FIFO/mem_reg[13][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y131   FIFO/mem_reg[36][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y131   FIFO/mem_reg[59][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y131   FIFO/mem_reg[59][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y131   FIFO/mem_reg[59][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y131   FIFO/mem_reg[62][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y131   FIFO/mem_reg[62][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y136   FIFO/mem_reg[52][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y136   FIFO/mem_reg[52][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y136   FIFO/mem_reg[52][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y124   FIFO/mem_reg[16][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y130   FIFO/mem_reg[25][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y129   FIFO/mem_reg[27][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y131   FIFO/mem_reg[36][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y132   FIFO/mem_reg[47][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y132   FIFO/mem_reg[47][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y132   FIFO/mem_reg[47][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y131   FIFO/mem_reg[48][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y132   FIFO/mem_reg[60][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X79Y130   FIFO/wp_reg[2]/C



