<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p82" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_82{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_82{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_82{left:110px;bottom:1082px;letter-spacing:-0.15px;}
#t4_82{left:146px;bottom:1082px;letter-spacing:-0.17px;}
#t5_82{left:173px;bottom:1082px;letter-spacing:-0.17px;word-spacing:2.6px;}
#t6_82{left:256px;bottom:1082px;letter-spacing:-0.17px;}
#t7_82{left:282px;bottom:1082px;letter-spacing:-0.15px;word-spacing:2.61px;}
#t8_82{left:110px;bottom:1062px;letter-spacing:-0.19px;word-spacing:3px;}
#t9_82{left:284px;bottom:1062px;letter-spacing:-0.17px;word-spacing:3px;}
#ta_82{left:567px;bottom:1062px;letter-spacing:-0.18px;}
#tb_82{left:594px;bottom:1062px;letter-spacing:-0.18px;word-spacing:3px;}
#tc_82{left:110px;bottom:1041px;letter-spacing:-0.2px;word-spacing:1.48px;}
#td_82{left:110px;bottom:1005px;letter-spacing:-0.15px;}
#te_82{left:147px;bottom:1005px;letter-spacing:-0.17px;}
#tf_82{left:173px;bottom:1005px;letter-spacing:-0.17px;word-spacing:3.1px;}
#tg_82{left:255px;bottom:1005px;letter-spacing:-0.17px;}
#th_82{left:281px;bottom:1005px;letter-spacing:-0.15px;word-spacing:3.11px;}
#ti_82{left:110px;bottom:984px;letter-spacing:-0.2px;word-spacing:2.8px;}
#tj_82{left:569px;bottom:984px;letter-spacing:-0.18px;}
#tk_82{left:602px;bottom:984px;letter-spacing:-0.19px;word-spacing:2.31px;}
#tl_82{left:110px;bottom:964px;letter-spacing:-0.16px;word-spacing:1.41px;}
#tm_82{left:152px;bottom:919px;letter-spacing:0.03px;word-spacing:2.69px;}
#tn_82{left:152px;bottom:901px;letter-spacing:0.01px;word-spacing:1.8px;}
#to_82{left:560px;bottom:901px;letter-spacing:0.12px;}
#tp_82{left:589px;bottom:901px;letter-spacing:-0.11px;}
#tq_82{left:110px;bottom:864px;letter-spacing:-0.19px;word-spacing:4.15px;}
#tr_82{left:110px;bottom:843px;letter-spacing:-0.14px;word-spacing:1.42px;}
#ts_82{left:767px;bottom:843px;letter-spacing:-0.17px;}
#tt_82{left:798px;bottom:843px;letter-spacing:-0.18px;}
#tu_82{left:110px;bottom:823px;letter-spacing:-0.17px;}
#tv_82{left:144px;bottom:823px;letter-spacing:-0.15px;}
#tw_82{left:173px;bottom:823px;letter-spacing:-1px;}
#tx_82{left:239px;bottom:823px;letter-spacing:-0.14px;}
#ty_82{left:293px;bottom:823px;letter-spacing:-0.2px;word-spacing:3.28px;}
#tz_82{left:110px;bottom:802px;letter-spacing:-0.08px;word-spacing:1.27px;}
#t10_82{left:193px;bottom:802px;letter-spacing:-0.17px;}
#t11_82{left:219px;bottom:802px;letter-spacing:-0.16px;word-spacing:1.42px;}
#t12_82{left:152px;bottom:757px;letter-spacing:0.12px;}
#t13_82{left:183px;bottom:757px;letter-spacing:0.12px;}
#t14_82{left:213px;bottom:757px;letter-spacing:0.12px;}
#t15_82{left:243px;bottom:757px;letter-spacing:0.12px;}
#t16_82{left:273px;bottom:757px;letter-spacing:-0.03px;word-spacing:2.33px;}
#t17_82{left:455px;bottom:757px;letter-spacing:0.12px;}
#t18_82{left:485px;bottom:757px;letter-spacing:0.12px;}
#t19_82{left:515px;bottom:757px;letter-spacing:0.12px;}
#t1a_82{left:545px;bottom:757px;letter-spacing:-0.04px;word-spacing:3.19px;}
#t1b_82{left:152px;bottom:739px;letter-spacing:0.09px;word-spacing:2.09px;}
#t1c_82{left:405px;bottom:739px;letter-spacing:0.12px;}
#t1d_82{left:429px;bottom:739px;}
#t1e_82{left:437px;bottom:739px;letter-spacing:0.12px;}
#t1f_82{left:467px;bottom:739px;letter-spacing:0.02px;word-spacing:2.22px;}
#t1g_82{left:152px;bottom:721px;letter-spacing:0.09px;}
#t1h_82{left:170px;bottom:721px;letter-spacing:0.12px;}
#t1i_82{left:194px;bottom:721px;}
#t1j_82{left:201px;bottom:721px;letter-spacing:0.12px;}
#t1k_82{left:225px;bottom:721px;}
#t1l_82{left:177px;bottom:703px;letter-spacing:0.1px;word-spacing:3.56px;}
#t1m_82{left:324px;bottom:703px;letter-spacing:0.12px;}
#t1n_82{left:356px;bottom:703px;letter-spacing:0.12px;}
#t1o_82{left:387px;bottom:703px;letter-spacing:0.12px;}
#t1p_82{left:418px;bottom:703px;word-spacing:3.74px;}
#t1q_82{left:152px;bottom:684px;letter-spacing:0.05px;word-spacing:2px;}
#t1r_82{left:152px;bottom:666px;letter-spacing:-0.01px;word-spacing:1.87px;}
#t1s_82{left:609px;bottom:666px;letter-spacing:0.1px;}
#t1t_82{left:634px;bottom:666px;letter-spacing:0.12px;}
#t1u_82{left:664px;bottom:666px;letter-spacing:0.1px;}
#t1v_82{left:684px;bottom:666px;}
#t1w_82{left:110px;bottom:629px;letter-spacing:-0.15px;word-spacing:0.3px;}
#t1x_82{left:110px;bottom:609px;letter-spacing:-0.16px;word-spacing:1.8px;}
#t1y_82{left:110px;bottom:548px;letter-spacing:0.12px;}
#t1z_82{left:173px;bottom:548px;letter-spacing:0.13px;word-spacing:2.32px;}
#t20_82{left:110px;bottom:502px;letter-spacing:-0.17px;word-spacing:0.28px;}
#t21_82{left:110px;bottom:482px;letter-spacing:-0.15px;word-spacing:1.67px;}
#t22_82{left:211px;bottom:482px;letter-spacing:-0.17px;}
#t23_82{left:246px;bottom:482px;}
#t24_82{left:257px;bottom:482px;letter-spacing:-0.17px;}
#t25_82{left:301px;bottom:482px;letter-spacing:-0.15px;word-spacing:1.73px;}
#t26_82{left:344px;bottom:482px;letter-spacing:-0.17px;}
#t27_82{left:411px;bottom:482px;letter-spacing:-0.2px;word-spacing:2.15px;}
#t28_82{left:110px;bottom:461px;letter-spacing:-0.19px;word-spacing:1.48px;}
#t29_82{left:110px;bottom:425px;letter-spacing:-0.18px;word-spacing:0.41px;}
#t2a_82{left:110px;bottom:404px;letter-spacing:-0.21px;}
#t2b_82{left:174px;bottom:404px;letter-spacing:-0.17px;}
#t2c_82{left:209px;bottom:404px;}
#t2d_82{left:110px;bottom:344px;letter-spacing:0.12px;}
#t2e_82{left:173px;bottom:344px;letter-spacing:0.11px;word-spacing:2.34px;}
#t2f_82{left:410px;bottom:344px;letter-spacing:0.14px;}
#t2g_82{left:504px;bottom:344px;}
#t2h_82{left:146px;bottom:301px;letter-spacing:0.09px;}
#t2i_82{left:206px;bottom:301px;letter-spacing:0.09px;}
#t2j_82{left:266px;bottom:301px;letter-spacing:0.09px;}
#t2k_82{left:313px;bottom:301px;letter-spacing:0.09px;}
#t2l_82{left:544px;bottom:301px;}
#t2m_82{left:580px;bottom:301px;}
#t2n_82{left:633px;bottom:301px;}
#t2o_82{left:686px;bottom:301px;}
#t2p_82{left:726px;bottom:301px;}
#t2q_82{left:758px;bottom:301px;}
#t2r_82{left:793px;bottom:301px;}
#t2s_82{left:129px;bottom:283px;letter-spacing:-0.21px;}
#t2t_82{left:189px;bottom:283px;letter-spacing:-0.21px;}
#t2u_82{left:249px;bottom:283px;letter-spacing:-0.21px;}
#t2v_82{left:423px;bottom:283px;letter-spacing:-0.09px;}
#t2w_82{left:563px;bottom:283px;letter-spacing:-0.22px;}
#t2x_82{left:616px;bottom:283px;letter-spacing:-0.22px;}
#t2y_82{left:668px;bottom:283px;letter-spacing:-0.22px;}
#t2z_82{left:721px;bottom:283px;letter-spacing:-0.17px;}
#t30_82{left:750px;bottom:283px;letter-spacing:-0.25px;}
#t31_82{left:785px;bottom:283px;letter-spacing:-0.23px;}
#t32_82{left:149px;bottom:266px;}
#t33_82{left:209px;bottom:266px;}
#t34_82{left:269px;bottom:266px;}
#t35_82{left:423px;bottom:266px;letter-spacing:-0.15px;}
#t36_82{left:580px;bottom:266px;}
#t37_82{left:632px;bottom:266px;}
#t38_82{left:685px;bottom:266px;}
#t39_82{left:726px;bottom:266px;}
#t3a_82{left:758px;bottom:266px;}
#t3b_82{left:793px;bottom:266px;}
#t3c_82{left:284px;bottom:223px;letter-spacing:-0.16px;word-spacing:1.89px;}
#t3d_82{left:552px;bottom:223px;letter-spacing:-0.18px;}
#t3e_82{left:640px;bottom:223px;letter-spacing:-0.11px;}
#t3f_82{left:110px;bottom:184px;letter-spacing:-0.17px;word-spacing:3.25px;}
#t3g_82{left:321px;bottom:184px;letter-spacing:-0.17px;}
#t3h_82{left:416px;bottom:184px;letter-spacing:-0.2px;word-spacing:3.32px;}
#t3i_82{left:110px;bottom:164px;letter-spacing:-0.16px;word-spacing:1.39px;}

.s1_82{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_82{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_82{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s4_82{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s5_82{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.s6_82{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.s7_82{font-size:15px;font-family:CMTI10_1gf;color:#000080;}
.s8_82{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s9_82{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.sa_82{font-size:12px;font-family:CMR8_1g3;color:#000;}
.sb_82{font-size:14px;font-family:CMR9_1g5;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts82" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg82Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg82" style="-webkit-user-select: none;"><object width="935" height="1210" data="82/82.svg" type="image/svg+xml" id="pdf82" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_82" class="t s1_82">68 </span><span id="t2_82" class="t s2_82">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_82" class="t s1_82">Bits </span><span id="t4_82" class="t s3_82">sip</span><span id="t5_82" class="t s1_82">.STIP and </span><span id="t6_82" class="t s3_82">sie</span><span id="t7_82" class="t s1_82">.STIE are the interrupt-pending and interrupt-enable bits for supervisor- </span>
<span id="t8_82" class="t s1_82">level timer interrupts. </span><span id="t9_82" class="t s1_82">If implemented, STIP is read-only in </span><span id="ta_82" class="t s3_82">sip</span><span id="tb_82" class="t s1_82">, and is set and cleared by the </span>
<span id="tc_82" class="t s1_82">execution environment. </span>
<span id="td_82" class="t s1_82">Bits </span><span id="te_82" class="t s3_82">sip</span><span id="tf_82" class="t s1_82">.SSIP and </span><span id="tg_82" class="t s3_82">sie</span><span id="th_82" class="t s1_82">.SSIE are the interrupt-pending and interrupt-enable bits for supervisor- </span>
<span id="ti_82" class="t s1_82">level software interrupts. If implemented, SSIP is writable in </span><span id="tj_82" class="t s3_82">sip </span><span id="tk_82" class="t s1_82">and may also be set to 1 by a </span>
<span id="tl_82" class="t s1_82" data-mappings='[[14,"fi"]]'>platform-speciﬁc interrupt controller. </span>
<span id="tm_82" class="t s4_82" data-mappings='[[73,"fi"]]'>Interprocessor interrupts are sent to other harts by implementation-speciﬁc means, which will </span>
<span id="tn_82" class="t s4_82">ultimately cause the SSIP bit to be set in the recipient hart’s </span><span id="to_82" class="t s5_82">sip </span><span id="tp_82" class="t s4_82">register. </span>
<span id="tq_82" class="t s1_82">Each standard interrupt type (SEI, STI, or SSI) may not be implemented, in which case the </span>
<span id="tr_82" class="t s1_82">corresponding interrupt-pending and interrupt-enable bits are read-only zeros. All bits in </span><span id="ts_82" class="t s3_82">sip </span><span id="tt_82" class="t s1_82">and </span>
<span id="tu_82" class="t s3_82">sie </span><span id="tv_82" class="t s1_82">are </span><span id="tw_82" class="t s6_82">WARL </span><span id="tx_82" class="t s1_82" data-mappings='[[0,"fi"]]'>ﬁelds. </span><span id="ty_82" class="t s1_82">The implemented interrupts may be found by writing one to every bit </span>
<span id="tz_82" class="t s1_82">location in </span><span id="t10_82" class="t s3_82">sie</span><span id="t11_82" class="t s1_82">, then reading back to see which bit positions hold a one. </span>
<span id="t12_82" class="t s4_82">The </span><span id="t13_82" class="t s5_82">sip </span><span id="t14_82" class="t s4_82">and </span><span id="t15_82" class="t s5_82">sie </span><span id="t16_82" class="t s4_82">registers are subsets of the </span><span id="t17_82" class="t s5_82">mip </span><span id="t18_82" class="t s4_82">and </span><span id="t19_82" class="t s5_82">mie </span><span id="t1a_82" class="t s4_82">registers. Reading any implemented </span>
<span id="t1b_82" class="t s4_82" data-mappings='[[0,"fi"],[30,"fi"]]'>ﬁeld, or writing any writable ﬁeld, of </span><span id="t1c_82" class="t s5_82">sip</span><span id="t1d_82" class="t s4_82">/</span><span id="t1e_82" class="t s5_82">sie </span><span id="t1f_82" class="t s4_82" data-mappings='[[1,"ff"],[41,"fi"]]'>eﬀects a read or write of the homonymous ﬁeld </span>
<span id="t1g_82" class="t s4_82">of </span><span id="t1h_82" class="t s5_82">mip</span><span id="t1i_82" class="t s4_82">/</span><span id="t1j_82" class="t s5_82">mie</span><span id="t1k_82" class="t s4_82">. </span>
<span id="t1l_82" class="t s4_82">Bits 3, 7, and 11 of </span><span id="t1m_82" class="t s5_82">sip </span><span id="t1n_82" class="t s4_82">and </span><span id="t1o_82" class="t s5_82">sie </span><span id="t1p_82" class="t s4_82">correspond to the machine-mode software, timer, and </span>
<span id="t1q_82" class="t s4_82">external interrupts, respectively. Since most platforms will choose not to make these interrupts </span>
<span id="t1r_82" class="t s4_82">delegatable from M-mode to S-mode, they are shown as 0 in Figures </span><span id="t1s_82" class="t s7_82">4.6 </span><span id="t1t_82" class="t s4_82">and </span><span id="t1u_82" class="t s7_82">4.7</span><span id="t1v_82" class="t s4_82">. </span>
<span id="t1w_82" class="t s1_82">Multiple simultaneous interrupts destined for supervisor mode are handled in the following decreas- </span>
<span id="t1x_82" class="t s1_82">ing priority order: SEI, SSI, STI. </span>
<span id="t1y_82" class="t s8_82">4.1.4 </span><span id="t1z_82" class="t s8_82">Supervisor Timers and Performance Counters </span>
<span id="t20_82" class="t s1_82">Supervisor software uses the same hardware performance monitoring facility as user-mode software, </span>
<span id="t21_82" class="t s1_82">including the </span><span id="t22_82" class="t s3_82">time</span><span id="t23_82" class="t s1_82">, </span><span id="t24_82" class="t s3_82">cycle</span><span id="t25_82" class="t s1_82">, and </span><span id="t26_82" class="t s3_82">instret </span><span id="t27_82" class="t s1_82">CSRs. The implementation should provide a mechanism </span>
<span id="t28_82" class="t s1_82">to modify the counter values. </span>
<span id="t29_82" class="t s1_82">The implementation must provide a facility for scheduling timer interrupts in terms of the real-time </span>
<span id="t2a_82" class="t s1_82">counter, </span><span id="t2b_82" class="t s3_82">time</span><span id="t2c_82" class="t s1_82">. </span>
<span id="t2d_82" class="t s8_82">4.1.5 </span><span id="t2e_82" class="t s8_82">Counter-Enable Register (</span><span id="t2f_82" class="t s9_82">scounteren</span><span id="t2g_82" class="t s8_82">) </span>
<span id="t2h_82" class="t sa_82">31 </span><span id="t2i_82" class="t sa_82">30 </span><span id="t2j_82" class="t sa_82">29 </span><span id="t2k_82" class="t sa_82">28 </span><span id="t2l_82" class="t sa_82">6 </span><span id="t2m_82" class="t sa_82">5 </span><span id="t2n_82" class="t sa_82">4 </span><span id="t2o_82" class="t sa_82">3 </span><span id="t2p_82" class="t sa_82">2 </span><span id="t2q_82" class="t sa_82">1 </span><span id="t2r_82" class="t sa_82">0 </span>
<span id="t2s_82" class="t sb_82">HPM31 </span><span id="t2t_82" class="t sb_82">HPM30 </span><span id="t2u_82" class="t sb_82">HPM29 </span><span id="t2v_82" class="t sb_82">... </span><span id="t2w_82" class="t sb_82">HPM5 </span><span id="t2x_82" class="t sb_82">HPM4 </span><span id="t2y_82" class="t sb_82">HPM3 </span><span id="t2z_82" class="t sb_82">IR </span><span id="t30_82" class="t sb_82">TM </span><span id="t31_82" class="t sb_82">CY </span>
<span id="t32_82" class="t sb_82">1 </span><span id="t33_82" class="t sb_82">1 </span><span id="t34_82" class="t sb_82">1 </span><span id="t35_82" class="t sb_82">23 </span><span id="t36_82" class="t sb_82">1 </span><span id="t37_82" class="t sb_82">1 </span><span id="t38_82" class="t sb_82">1 </span><span id="t39_82" class="t sb_82">1 </span><span id="t3a_82" class="t sb_82">1 </span><span id="t3b_82" class="t sb_82">1 </span>
<span id="t3c_82" class="t s1_82">Figure 4.8: Counter-enable register (</span><span id="t3d_82" class="t s3_82">scounteren</span><span id="t3e_82" class="t s1_82">). </span>
<span id="t3f_82" class="t s1_82">The counter-enable register </span><span id="t3g_82" class="t s3_82">scounteren </span><span id="t3h_82" class="t s1_82">is a 32-bit register that controls the availability of the </span>
<span id="t3i_82" class="t s1_82">hardware performance monitoring counters to U-mode. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
