<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</text>
<text>Date: Wed Feb 12 15:22:31 2025
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S025T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>No</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>prj_2_memory_sb</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\synthesis\prj_2_memory_sb.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>341</cell>
 <cell>27696</cell>
 <cell>1.23</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>38</cell>
 <cell>27696</cell>
 <cell>0.14</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>414</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>109</cell>
 <cell>138</cell>
 <cell>78.99</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>109</cell>
 <cell>138</cell>
 <cell>78.99</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>65</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>34</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>31</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>34</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>4</cell>
 <cell>16</cell>
 <cell>25.00</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>0</cell>
 <cell>6</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>SERDESIF Blocks</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>-- SERDESIF Lanes</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>341</cell>
 <cell>38</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>341</cell>
 <cell>38</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>29</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>32</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>48</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 29</cell>
 <cell> 32</cell>
 <cell> 48</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0/modulo/data_out_right_up9_i_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/modulo/data_out_right_up9_inferred_clock_RNI8B517_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0/modulo/un1_sel_2_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/modulo/un1_sel_2_inferred_clock_RNI5KU02_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0_modulo_decodificador1_quad117</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/modulo/decodificador1/quad117_inferred_clock_RNI034A/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : OSC_C0_0_RCOSC_25_50MHZ_O2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>155</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0_mcu_fpga_io_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/mcu_fpga_io_1</cell>
</row>
<row>
 <cell>30</cell>
 <cell>INT_NET</cell>
 <cell>Net   : un1_sel_2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/modulo/un1_sel_2_inferred_clock_RNO</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0_modulo_data_out_right_up11</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/modulo/m3</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0_modulo_decodificador2_quad117</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/modulo/decodificador2/quad117_a0_0_2_RNIHL6FB</cell>
</row>
<row>
 <cell>23</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0_modulo_data_out_right_up10</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/modulo/m2</cell>
</row>
<row>
 <cell>22</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ecc_sel1_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ecc_sel1_ibuf</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mcu_mem_io_up_in[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mcu_mem_io_up_iobuf[6]</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0_modulo_data_out_right_up9</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/modulo/data_out_right_up9_inferred_clock_RNO</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mcu_mem_io_up_in[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mcu_mem_io_up_iobuf[4]</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0_mcu_fpga_io_1_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/mcu_fpga_io_1_RNIF86G</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>155</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0_mcu_fpga_io_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/mcu_fpga_io_1</cell>
</row>
<row>
 <cell>30</cell>
 <cell>INT_NET</cell>
 <cell>Net   : un1_sel_2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/modulo/un1_sel_2_inferred_clock_RNO</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0_modulo_data_out_right_up11</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/modulo/m3</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0_modulo_decodificador2_quad117</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/modulo/decodificador2/quad117_a0_0_2_RNIHL6FB</cell>
</row>
<row>
 <cell>23</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0_modulo_data_out_right_up10</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/modulo/m2</cell>
</row>
<row>
 <cell>22</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ecc_sel1_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ecc_sel1_ibuf</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mcu_mem_io_up_in[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mcu_mem_io_up_iobuf[6]</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0_modulo_data_out_right_up9</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/modulo/data_out_right_up9_inferred_clock_RNO</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mcu_mem_io_up_in[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mcu_mem_io_up_iobuf[4]</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fpga_top_design_0_mcu_fpga_io_1_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fpga_top_design_0/mcu_fpga_io_1_RNIF86G</cell>
</row>
</table>
</doc>
