###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        64863   # Number of WRITE/WRITEP commands
num_reads_done                 =      1241126   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       942318   # Number of read row buffer hits
num_read_cmds                  =      1241117   # Number of READ/READP commands
num_writes_done                =        64866   # Number of read requests issued
num_write_row_hits             =        38614   # Number of write row buffer hits
num_act_cmds                   =       326839   # Number of ACT commands
num_pre_cmds                   =       326810   # Number of PRE commands
num_ondemand_pres              =       302692   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9486203   # Cyles of rank active rank.0
rank_active_cycles.1           =      9242134   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       513797   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       757866   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1232759   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22877   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9777   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4337   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4496   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5332   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1681   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1092   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1396   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          855   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21390   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =            6   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           25   # Write cmd latency (cycles)
write_latency[80-99]           =           51   # Write cmd latency (cycles)
write_latency[100-119]         =           63   # Write cmd latency (cycles)
write_latency[120-139]         =          107   # Write cmd latency (cycles)
write_latency[140-159]         =          145   # Write cmd latency (cycles)
write_latency[160-179]         =          269   # Write cmd latency (cycles)
write_latency[180-199]         =          486   # Write cmd latency (cycles)
write_latency[200-]            =        63704   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       318704   # Read request latency (cycles)
read_latency[40-59]            =       124591   # Read request latency (cycles)
read_latency[60-79]            =       145134   # Read request latency (cycles)
read_latency[80-99]            =        83291   # Read request latency (cycles)
read_latency[100-119]          =        69060   # Read request latency (cycles)
read_latency[120-139]          =        64053   # Read request latency (cycles)
read_latency[140-159]          =        50574   # Read request latency (cycles)
read_latency[160-179]          =        43025   # Read request latency (cycles)
read_latency[180-199]          =        36154   # Read request latency (cycles)
read_latency[200-]             =       306532   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.23796e+08   # Write energy
read_energy                    =  5.00418e+09   # Read energy
act_energy                     =  8.94232e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.46623e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.63776e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91939e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76709e+09   # Active standby energy rank.1
average_read_latency           =      171.759   # Average read request latency (cycles)
average_interarrival           =      7.65693   # Average request interarrival latency (cycles)
total_energy                   =  1.92237e+10   # Total energy (pJ)
average_power                  =      1922.37   # Average power (mW)
average_bandwidth              =      11.1445   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        61645   # Number of WRITE/WRITEP commands
num_reads_done                 =      1230065   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       955748   # Number of read row buffer hits
num_read_cmds                  =      1230061   # Number of READ/READP commands
num_writes_done                =        61648   # Number of read requests issued
num_write_row_hits             =        38267   # Number of write row buffer hits
num_act_cmds                   =       299124   # Number of ACT commands
num_pre_cmds                   =       299095   # Number of PRE commands
num_ondemand_pres              =       274981   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9393965   # Cyles of rank active rank.0
rank_active_cycles.1           =      9315774   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       606035   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       684226   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1216639   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24019   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9961   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4523   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4596   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5331   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1758   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1119   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1501   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          869   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21403   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           16   # Write cmd latency (cycles)
write_latency[40-59]           =           14   # Write cmd latency (cycles)
write_latency[60-79]           =           47   # Write cmd latency (cycles)
write_latency[80-99]           =           56   # Write cmd latency (cycles)
write_latency[100-119]         =           88   # Write cmd latency (cycles)
write_latency[120-139]         =          156   # Write cmd latency (cycles)
write_latency[140-159]         =          241   # Write cmd latency (cycles)
write_latency[160-179]         =          388   # Write cmd latency (cycles)
write_latency[180-199]         =          590   # Write cmd latency (cycles)
write_latency[200-]            =        60045   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       352887   # Read request latency (cycles)
read_latency[40-59]            =       133677   # Read request latency (cycles)
read_latency[60-79]            =       146699   # Read request latency (cycles)
read_latency[80-99]            =        84698   # Read request latency (cycles)
read_latency[100-119]          =        69599   # Read request latency (cycles)
read_latency[120-139]          =        63371   # Read request latency (cycles)
read_latency[140-159]          =        48439   # Read request latency (cycles)
read_latency[160-179]          =        40487   # Read request latency (cycles)
read_latency[180-199]          =        34203   # Read request latency (cycles)
read_latency[200-]             =       255997   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.07732e+08   # Write energy
read_energy                    =  4.95961e+09   # Read energy
act_energy                     =  8.18403e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.90897e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.28428e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86183e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81304e+09   # Active standby energy rank.1
average_read_latency           =      149.787   # Average read request latency (cycles)
average_interarrival           =      7.74153   # Average request interarrival latency (cycles)
total_energy                   =  1.90846e+10   # Total energy (pJ)
average_power                  =      1908.46   # Average power (mW)
average_bandwidth              =      11.0226   # Average bandwidth
