// Seed: 136402780
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output wire id_2,
    input tri0 id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    output tri0 id_8,
    input wire id_9,
    input tri0 id_10
);
  logic id_12;
  ;
  assign id_2 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd64,
    parameter id_1 = 32'd35
) (
    input supply1 _id_0,
    input supply0 _id_1,
    output wire id_2,
    output wire id_3,
    input tri id_4,
    output tri0 id_5,
    output tri0 id_6
);
  tri1 [id_1 : id_0] id_8 = -1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  logic id_9;
  ;
endmodule
