 
****************************************
check_design summary:
Version:     S-2021.06-SP5
Date:        Wed May 25 13:59:03 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'eric_clapton', a pin on submodule 'mux4to1_assign' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a[3]' is connected to logic 1. 
Warning: In design 'eric_clapton', a pin on submodule 'mux4to1_assign' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a[2]' is connected to logic 0. 
1
