// Seed: 1737069856
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  module_0(
      id_3, id_1
  );
  wire module_1;
  wire id_9;
  initial begin
    disable id_10;
    id_10[1] <= id_6;
  end
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_3 = ~id_6;
  wire id_14;
  assign id_2 = id_7;
endmodule
