date_time,file,committer_name
Wed Aug 25 18:55:33 2021,Makefile,Greg Martin
Wed Aug 25 18:55:33 2021,core-v-mcu.core,Greg Martin
Wed Aug 25 18:55:33 2021,fpga_interleaved_ram.sv,Greg Martin
Wed Aug 25 18:55:33 2021,fpga_private_ram.sv,Greg Martin
Wed Aug 25 18:55:33 2021,a2_bootrom.sv,Greg Martin
Wed Aug 25 18:55:33 2021,boot_rom.sv,Greg Martin
Wed Aug 25 18:55:33 2021,l2_ram_multi_bank.sv,Greg Martin
Wed Aug 25 18:55:33 2021,soc_clk_rst_gen.sv,Greg Martin
Wed Aug 25 18:55:33 2021,soc_peripherals.sv,Greg Martin
Wed Aug 25 18:55:33 2021,core_v_mcu.sv,Greg Martin
Wed Aug 25 18:55:33 2021,core_v_mcu_wrapper.sv,Greg Martin
Wed Aug 25 18:55:33 2021,pad_control.sv,Greg Martin
Wed Aug 25 18:55:33 2021,pad_frame.sv,Greg Martin
Wed Aug 25 18:55:33 2021,safe_domain.sv,Greg Martin
Wed Aug 25 18:55:33 2021,soc_domain.sv,Greg Martin
Wed Aug 25 18:55:33 2021,pulp_peripheral_defines.svh,Greg Martin
Wed Aug 25 18:55:33 2021,ioscript.py,Greg Martin
Sat Aug 28 17:30:22 2021,lint.yml,Greg Martin
Sat Aug 28 17:30:22 2021,Makefile,Greg Martin
Sat Aug 28 17:30:22 2021,core-v-mcu.core,Greg Martin
Sat Aug 28 17:30:22 2021,Makefile,Greg Martin
Sat Aug 28 17:30:22 2021,apb_soc_ctrl.sv,Greg Martin
Sat Aug 28 17:30:22 2021,core-v-mcu.core,Greg Martin
Sat Aug 28 17:30:22 2021,apbt1_interface.sv,Greg Martin
Sat Aug 28 17:30:22 2021,efpga_subsystem.sv,Greg Martin
Sat Aug 28 17:30:22 2021,fc_subsystem.sv,Greg Martin
Sat Aug 28 17:30:22 2021,a2_bootrom.sv,Greg Martin
Sat Aug 28 17:30:22 2021,boot_rom.sv,Greg Martin
Sat Aug 28 17:30:22 2021,periph_bus_wrap.sv,Greg Martin
Sat Aug 28 17:30:22 2021,soc_clk_rst_gen.sv,Greg Martin
Sat Aug 28 17:30:22 2021,soc_peripherals.sv,Greg Martin
Sat Aug 28 17:30:22 2021,core_v_mcu.sv,Greg Martin
Sat Aug 28 17:30:22 2021,pad_control.sv,Greg Martin
Sat Aug 28 17:30:22 2021,pad_frame.sv,Greg Martin
Sat Aug 28 17:30:22 2021,safe_domain.sv,Greg Martin
Sat Aug 28 17:30:22 2021,soc_domain.sv,Greg Martin
Sat Aug 28 17:30:22 2021,tpram_wrap.v,Greg Martin
Sat Aug 28 17:30:22 2021,top.sv,Greg Martin
Sat Aug 28 17:30:22 2021,pulp_peripheral_defines.svh,Greg Martin
Sat Aug 28 17:30:22 2021,0002-Make-generic-memory-pre-loadable.patch,Greg Martin
Sat Aug 28 17:30:22 2021,generic_memory.sv,Greg Martin
Sat Aug 28 17:30:22 2021,Makefile,Greg Martin
Sat Aug 28 17:30:22 2021,cli.txt,Greg Martin
Sat Aug 28 17:30:22 2021,core_v_mcu_tb.sv,Greg Martin
Sat Aug 28 17:30:22 2021,boot.mem,Greg Martin
Sat Aug 28 17:30:22 2021,cli_sim.txt,Greg Martin
Sat Aug 28 17:30:22 2021,col0.mem,Greg Martin
Sat Aug 28 17:30:22 2021,col1.mem,Greg Martin
Sat Aug 28 17:30:22 2021,col2.mem,Greg Martin
Sat Aug 28 17:30:22 2021,col3.mem,Greg Martin
Sat Aug 28 17:30:22 2021,privateBank0.mem,Greg Martin
Sat Aug 28 17:30:22 2021,privateBank1.mem,Greg Martin
Sat Aug 28 17:30:22 2021,GD25Q128B.v,Greg Martin
Sat Aug 28 17:30:22 2021,initGD25Q128B.txt,Greg Martin
Sat Aug 28 17:30:22 2021,sim_clk_gen.sv,Greg Martin
Sat Aug 28 17:30:22 2021,uartdpi.c,Greg Martin
Sat Aug 28 17:30:22 2021,uartdpi.sv,Greg Martin
Sat Aug 28 17:30:22 2021,wave.do,Greg Martin
Sat Aug 28 17:30:22 2021,ioscript.py,Greg Martin
Mon Aug 30 15:43:33 2021,Makefile,Greg Martin
Mon Aug 30 15:43:33 2021,objects.mk,Greg Martin
Mon Aug 30 15:43:33 2021,sources.mk,Greg Martin
Mon Aug 30 15:43:33 2021,subdir.mk,Greg Martin
Mon Aug 30 15:43:33 2021,subdir.mk,Greg Martin
Mon Aug 30 15:43:33 2021,dbg.h,Greg Martin
Mon Aug 30 15:43:33 2021,flash.h,Greg Martin
Mon Aug 30 15:43:33 2021,hal_apb_i2cs.h,Greg Martin
Mon Aug 30 15:43:33 2021,udma_qspi_driver.h,Greg Martin
Mon Aug 30 15:43:33 2021,dbg.c,Greg Martin
Mon Aug 30 15:43:33 2021,hal_apb_i2cs.c,Greg Martin
Mon Aug 30 15:43:33 2021,main.c,Greg Martin
Mon Aug 30 15:43:33 2021,spi.c,Greg Martin
Mon Aug 30 15:43:33 2021,uart.c,Greg Martin
Mon Aug 30 15:43:33 2021,srec2verilog.py,Greg Martin
Mon Aug 30 15:43:33 2021,core-v-mcu.ld,Greg Martin
Mon Aug 30 15:43:33 2021,core-v-mcu2-rom.ld,Greg Martin
Mon Aug 30 15:43:33 2021,core-v-mcu-config.h,Greg Martin
Mon Aug 30 15:43:33 2021,crt0.S,Greg Martin
Mon Aug 30 15:43:33 2021,apb_soc_ctrl_reg_defs.csv,Greg Martin
Mon Aug 30 15:43:33 2021,boot.mem,Greg Martin
Mon Aug 30 15:43:33 2021,ioscript.py,Greg Martin
Thu Sep  2 18:26:05 2021,makefile,Greg Martin
Thu Sep  2 18:26:05 2021,subdir.mk,Greg Martin
Thu Sep  2 18:26:05 2021,subdir.mk,Greg Martin
Thu Sep  2 18:26:05 2021,I2CProtocol.c,Greg Martin
Thu Sep  2 18:26:05 2021,I2CProtocol.h,Greg Martin
Thu Sep  2 18:26:05 2021,crc.c,Greg Martin
Thu Sep  2 18:26:05 2021,crc.h,Greg Martin
Thu Sep  2 18:26:05 2021,main.c,Greg Martin
Thu Sep  2 18:26:05 2021,core_v_mcu_tb.sv,Greg Martin
Thu Sep  2 18:26:05 2021,boot.mem,Greg Martin
Thu Sep  2 18:26:05 2021,cli_sim.txt,Greg Martin
Thu Sep  2 18:26:05 2021,col0.mem,Greg Martin
Thu Sep  2 18:26:05 2021,col1.mem,Greg Martin
Thu Sep  2 18:26:05 2021,col2.mem,Greg Martin
Thu Sep  2 18:26:05 2021,col3.mem,Greg Martin
Thu Sep  2 18:26:05 2021,privateBank0.mem,Greg Martin
Thu Sep  2 18:26:05 2021,privateBank1.mem,Greg Martin
Thu Sep  2 20:43:27 2021,main.c,Greg Martin
Thu Sep  2 20:43:27 2021,a2_bootrom.sv,Greg Martin
Thu Sep  2 20:43:27 2021,boot.mem,Greg Martin
Tue Sep  7 16:40:10 2021,pulp_soc_defines.sv,Greg Martin
Tue Sep  7 16:40:10 2021,ioscript.py,Greg Martin
