set tool_name "Questa Intel FPGA (Verilog)"
set corner_file_list {
    {{"Slow Model"} {Lab1c.vo Lab1c_v.sdo}}
}
