# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do SeqDet1001_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/User/Desktop/uni/LSD/trabalho9/parte1/SeqDetFSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:14 on May 16,2019
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/uni/LSD/trabalho9/parte1/SeqDetFSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM
# -- Compiling architecture MealyArch of SeqDetFSM
# End time: 10:53:14 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho9/parte1/SeqDetFSM_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:33 on May 16,2019
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/uni/LSD/trabalho9/parte1/SeqDetFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM_Tb
# -- Compiling architecture Stimulus of SeqDetFSM_Tb
# -- Loading entity SeqDetFSM
# End time: 10:53:33 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.seqdetfsm_tb
# vsim work.seqdetfsm_tb 
# Start time: 10:53:52 on May 16,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seqdetfsm_tb(stimulus)
# Loading work.seqdetfsm(mealyarch)
# BKMARK_ERROR: Unknown client: .main_pane.source
vsim work.seqdetfsm_tb(stimulus)
# End time: 10:54:34 on May 16,2019, Elapsed time: 0:00:42
# Errors: 1, Warnings: 0
# vsim work.seqdetfsm_tb(stimulus) 
# Start time: 10:54:34 on May 16,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seqdetfsm_tb(stimulus)
# Loading work.seqdetfsm(mealyarch)
vsim work.seqdetfsm_tb(stimulus)
# End time: 10:55:17 on May 16,2019, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim work.seqdetfsm_tb(stimulus) 
# Start time: 10:55:17 on May 16,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seqdetfsm_tb(stimulus)
# Loading work.seqdetfsm(mealyarch)
add wave -position end  sim:/seqdetfsm_tb/s_reset
add wave -position end  sim:/seqdetfsm_tb/s_clk
add wave -position end  sim:/seqdetfsm_tb/s_in
add wave -position end  sim:/seqdetfsm_tb/s_out
run
add wave -position end  sim:/seqdetfsm_tb/s_reset
add wave -position end  sim:/seqdetfsm_tb/s_clk
add wave -position end  sim:/seqdetfsm_tb/s_in
add wave -position end  sim:/seqdetfsm_tb/s_out
run -all
add wave -position end  sim:/seqdetfsm_tb/s_reset
add wave -position end  sim:/seqdetfsm_tb/s_clk
add wave -position end  sim:/seqdetfsm_tb/s_in
add wave -position end  sim:/seqdetfsm_tb/s_out
add wave -position end  sim:/seqdetfsm_tb/s_reset
add wave -position end  sim:/seqdetfsm_tb/s_clk
add wave -position end  sim:/seqdetfsm_tb/s_in
add wave -position end  sim:/seqdetfsm_tb/s_out
add wave -position end  sim:/seqdetfsm_tb/s_reset
add wave -position end  sim:/seqdetfsm_tb/s_clk
add wave -position end  sim:/seqdetfsm_tb/s_in
add wave -position end  sim:/seqdetfsm_tb/s_out
# Break key hit
# Break in Process comb_proc at C:/Users/User/Desktop/uni/LSD/trabalho9/parte1/SeqDetFSM.vhd line 28
# End time: 11:02:27 on May 16,2019, Elapsed time: 0:07:10
# Errors: 0, Warnings: 0
