#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 19 15:46:44 2024
# Process ID: 22331
# Current directory: /home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.runs/impl_1
# Command line: vivado -log mb_ddr3_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_ddr3_top.tcl -notrace
# Log file: /home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.runs/impl_1/mb_ddr3_top.vdi
# Journal file: /home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.runs/impl_1/vivado.jou
# Running On: SgoSkzD, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 12, Host memory: 33545 MB
#-----------------------------------------------------------
source mb_ddr3_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sean/Downloads/git/ECE385_FP/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/alottadata/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_ddr3_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga2hdmi'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_axi_gpio_0_0/ddr3_re2_axi_gpio_0_0.dcp' for cell 'mb_ddr3_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_axi_timer_0_0/ddr3_re2_axi_timer_0_0.dcp' for cell 'mb_ddr3_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_axi_uartlite_0_0/ddr3_re2_axi_uartlite_0_0.dcp' for cell 'mb_ddr3_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_clk_wiz_0_0/ddr3_re2_clk_wiz_0_0.dcp' for cell 'mb_ddr3_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_mdm_1_0/ddr3_re2_mdm_1_0.dcp' for cell 'mb_ddr3_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_microblaze_0_0/ddr3_re2_microblaze_0_0.dcp' for cell 'mb_ddr3_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_microblaze_0_axi_intc_0/ddr3_re2_microblaze_0_axi_intc_0.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_mig_7series_0_0/ddr3_re2_mig_7series_0_0.dcp' for cell 'mb_ddr3_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_rst_mig_7series_0_197M_0/ddr3_re2_rst_mig_7series_0_197M_0.dcp' for cell 'mb_ddr3_i/rst_mig_7series_0_197M'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_xbar_0/ddr3_re2_xbar_0.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_ds_0/ddr3_re2_auto_ds_0.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_pc_0/ddr3_re2_auto_pc_0.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_ds_1/ddr3_re2_auto_ds_1.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_pc_1/ddr3_re2_auto_pc_1.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_ds_2/ddr3_re2_auto_ds_2.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_pc_2/ddr3_re2_auto_pc_2.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_ds_3/ddr3_re2_auto_ds_3.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_pc_3/ddr3_re2_auto_pc_3.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_pc_4/ddr3_re2_auto_pc_4.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_us_0/ddr3_re2_auto_us_0.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_us_1/ddr3_re2_auto_us_1.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_us_2/ddr3_re2_auto_us_2.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1935.594 ; gain = 0.000 ; free physical = 22177 ; free virtual = 25425
INFO: [Netlist 29-17] Analyzing 1118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. mb_ddr3_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_ddr3_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_microblaze_0_0/ddr3_re2_microblaze_0_0.xdc] for cell 'mb_ddr3_i/microblaze_0/U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_microblaze_0_0/ddr3_re2_microblaze_0_0.xdc] for cell 'mb_ddr3_i/microblaze_0/U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_mig_7series_0_0/ddr3_re2_mig_7series_0_0/user_design/constraints/ddr3_re2_mig_7series_0_0.xdc] for cell 'mb_ddr3_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: mb_ddr3_i/mig_7series_0/sys_clk_p). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_mig_7series_0_0/ddr3_re2_mig_7series_0_0/user_design/constraints/ddr3_re2_mig_7series_0_0.xdc:41]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_mig_7series_0_0/ddr3_re2_mig_7series_0_0/user_design/constraints/ddr3_re2_mig_7series_0_0.xdc] for cell 'mb_ddr3_i/mig_7series_0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_microblaze_0_axi_intc_0/ddr3_re2_microblaze_0_axi_intc_0.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_microblaze_0_axi_intc_0/ddr3_re2_microblaze_0_axi_intc_0.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_rst_mig_7series_0_197M_0/ddr3_re2_rst_mig_7series_0_197M_0_board.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_197M/U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_rst_mig_7series_0_197M_0/ddr3_re2_rst_mig_7series_0_197M_0_board.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_197M/U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_rst_mig_7series_0_197M_0/ddr3_re2_rst_mig_7series_0_197M_0.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_197M/U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_rst_mig_7series_0_197M_0/ddr3_re2_rst_mig_7series_0_197M_0.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_197M/U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_axi_timer_0_0/ddr3_re2_axi_timer_0_0.xdc] for cell 'mb_ddr3_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_axi_timer_0_0/ddr3_re2_axi_timer_0_0.xdc] for cell 'mb_ddr3_i/axi_timer_0/U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_axi_uartlite_0_0/ddr3_re2_axi_uartlite_0_0_board.xdc] for cell 'mb_ddr3_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_axi_uartlite_0_0/ddr3_re2_axi_uartlite_0_0_board.xdc] for cell 'mb_ddr3_i/axi_uartlite_0/U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_axi_uartlite_0_0/ddr3_re2_axi_uartlite_0_0.xdc] for cell 'mb_ddr3_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_axi_uartlite_0_0/ddr3_re2_axi_uartlite_0_0.xdc] for cell 'mb_ddr3_i/axi_uartlite_0/U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_axi_gpio_0_0/ddr3_re2_axi_gpio_0_0_board.xdc] for cell 'mb_ddr3_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_axi_gpio_0_0/ddr3_re2_axi_gpio_0_0_board.xdc] for cell 'mb_ddr3_i/axi_gpio_0/U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_axi_gpio_0_0/ddr3_re2_axi_gpio_0_0.xdc] for cell 'mb_ddr3_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_axi_gpio_0_0/ddr3_re2_axi_gpio_0_0.xdc] for cell 'mb_ddr3_i/axi_gpio_0/U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_clk_wiz_0_0/ddr3_re2_clk_wiz_0_0_board.xdc] for cell 'mb_ddr3_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_clk_wiz_0_0/ddr3_re2_clk_wiz_0_0_board.xdc] for cell 'mb_ddr3_i/clk_wiz_0/inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_clk_wiz_0_0/ddr3_re2_clk_wiz_0_0.xdc] for cell 'mb_ddr3_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_clk_wiz_0_0/ddr3_re2_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_clk_wiz_0_0/ddr3_re2_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_clk_wiz_0_0/ddr3_re2_clk_wiz_0_0.xdc] for cell 'mb_ddr3_i/clk_wiz_0/inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:260]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:260]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:265]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:265]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:266]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:266]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:316]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:316]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:317]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:317]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:320]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:320]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:321]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:321]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:322]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:322]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:323]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:323]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc]
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_us_0/ddr3_re2_auto_us_0_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_us_0/ddr3_re2_auto_us_0_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_us_1/ddr3_re2_auto_us_1_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_us_1/ddr3_re2_auto_us_1_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_us_2/ddr3_re2_auto_us_2_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_us_2/ddr3_re2_auto_us_2_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_ds_0/ddr3_re2_auto_ds_0_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_ds_0/ddr3_re2_auto_ds_0_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_ds_1/ddr3_re2_auto_ds_1_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_ds_1/ddr3_re2_auto_ds_1_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_ds_2/ddr3_re2_auto_ds_2_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_ds_2/ddr3_re2_auto_ds_2_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_ds_3/ddr3_re2_auto_ds_3_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_auto_ds_3/ddr3_re2_auto_ds_3_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_microblaze_0_axi_intc_0/ddr3_re2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_microblaze_0_axi_intc_0/ddr3_re2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_mdm_1_0/ddr3_re2_mdm_1_0.xdc] for cell 'mb_ddr3_i/mdm_1/U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.gen/sources_1/bd/ddr3_re2/ip/ddr3_re2_mdm_1_0/ddr3_re2_mdm_1_0.xdc] for cell 'mb_ddr3_i/mdm_1/U0'
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Memdata 28-127] data2mem failed because the ADDRESS_SPACE specification is incorrect or empty. Check the bmm file or the bmm_info_* properties. The design BRAM initialization strings have not been updated.
 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2910.543 ; gain = 0.000 ; free physical = 21652 ; free virtual = 24913
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 318 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 156 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 11 instances

37 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2910.543 ; gain = 1367.168 ; free physical = 21651 ; free virtual = 24913
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2910.543 ; gain = 0.000 ; free physical = 21607 ; free virtual = 24869

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15227cc2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2910.543 ; gain = 0.000 ; free physical = 21618 ; free virtual = 24879

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_FPU.mem_NanA_2_i_1 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_FPU.mem_NanA_2_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_i_1 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_30__0 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_31__0, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_1__0 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.r_fifo_mem_reg[15][10]_srl16_i_1 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_4, which resulted in an inversion of 41 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1[3]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0_i_1, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1[3]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0_i_1, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1[3]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0_i_1, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1[3]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0_i_1, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_issue.active_target_hot[5]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_issue.active_target_hot[5]_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_issue.active_target_hot[5]_i_1__0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_issue.active_target_hot[5]_i_2__0, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot[5]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot[5]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot[5]_i_1__0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_thread.active_target_hot[5]_i_2__0, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot[5]_i_1__1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot[5]_i_2__1, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_full[5]_i_3 into driver instance mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_1 into driver instance mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__0, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2__1, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_i_1__3 into driver instance mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_i_2__3, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_i_1__4 into driver instance mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_i_2__4, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_i_1__5 into driver instance mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_i_2__5, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_i_1__6 into driver instance mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_i_2__6, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[0]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[48]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[10]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[58]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[11]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[59]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[12]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[60]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[13]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[61]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[14]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[62]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[15]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[63]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[1]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[49]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[2]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[50]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[3]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[51]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[4]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[52]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[5]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[53]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[6]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[54]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[7]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[55]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[8]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[56]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_mask[9]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wstrb[57]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 10 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1162ad523

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 21401 ; free virtual = 24663
INFO: [Opt 31-389] Phase Retarget created 82 cells and removed 272 cells
INFO: [Opt 31-1021] In phase Retarget, 131 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 37 inverter(s) to 102 load pin(s).
Phase 2 Constant propagation | Checksum: ff689b60

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 21400 ; free virtual = 24662
INFO: [Opt 31-389] Phase Constant propagation created 2472 cells and removed 5403 cells
INFO: [Opt 31-1021] In phase Constant propagation, 110 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a43d2422

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 21400 ; free virtual = 24662
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3162 cells
INFO: [Opt 31-1021] In phase Sweep, 386 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1d0bdf52d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 21400 ; free virtual = 24662
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d0bdf52d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 21400 ; free virtual = 24662
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 159494567

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 21400 ; free virtual = 24662
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 134 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              82  |             272  |                                            131  |
|  Constant propagation         |            2472  |            5403  |                                            110  |
|  Sweep                        |               0  |            3162  |                                            386  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            134  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 21400 ; free virtual = 24662
Ending Logic Optimization Task | Checksum: e2ce7638

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 21400 ; free virtual = 24662

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 263d89bc9

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3344.465 ; gain = 0.000 ; free physical = 21357 ; free virtual = 24621
Ending Power Optimization Task | Checksum: 263d89bc9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3344.465 ; gain = 375.375 ; free physical = 21379 ; free virtual = 24643

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1962b6e03

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3344.465 ; gain = 0.000 ; free physical = 21388 ; free virtual = 24652
Ending Final Cleanup Task | Checksum: 1962b6e03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3344.465 ; gain = 0.000 ; free physical = 21388 ; free virtual = 24652

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3344.465 ; gain = 0.000 ; free physical = 21388 ; free virtual = 24652
Ending Netlist Obfuscation Task | Checksum: 1962b6e03

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3344.465 ; gain = 0.000 ; free physical = 21388 ; free virtual = 24652
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3344.465 ; gain = 433.922 ; free physical = 21388 ; free virtual = 24652
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3344.465 ; gain = 0.000 ; free physical = 21357 ; free virtual = 24624
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.runs/impl_1/mb_ddr3_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_ddr3_top_drc_opted.rpt -pb mb_ddr3_top_drc_opted.pb -rpx mb_ddr3_top_drc_opted.rpx
Command: report_drc -file mb_ddr3_top_drc_opted.rpt -pb mb_ddr3_top_drc_opted.pb -rpx mb_ddr3_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.runs/impl_1/mb_ddr3_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21313 ; free virtual = 24588
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 143ba2ac6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21313 ; free virtual = 24588
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21313 ; free virtual = 24588

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11651da04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21299 ; free virtual = 24574

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 115daf759

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21287 ; free virtual = 24561

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 115daf759

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21287 ; free virtual = 24561
Phase 1 Placer Initialization | Checksum: 115daf759

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21287 ; free virtual = 24561

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 91649bd3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21241 ; free virtual = 24516

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c05af88c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21235 ; free virtual = 24510

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 174c34629

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21235 ; free virtual = 24510

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1082ede3a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21211 ; free virtual = 24485

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 2257 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 0, total 8, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 942 nets or LUTs. Breaked 8 LUTs, combined 934 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 11 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21209 ; free virtual = 24484
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21209 ; free virtual = 24484

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |            934  |                   942  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           11  |              0  |                    10  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           19  |            934  |                   952  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 225973dd8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21215 ; free virtual = 24489
Phase 2.4 Global Placement Core | Checksum: 12eaebcec

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21204 ; free virtual = 24479
Phase 2 Global Placement | Checksum: 12eaebcec

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21211 ; free virtual = 24486

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 100909e28

Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21211 ; free virtual = 24486

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 172719353

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21221 ; free virtual = 24496

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a6acda0c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21221 ; free virtual = 24496

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a9395692

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21221 ; free virtual = 24496

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2310b04bd

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21228 ; free virtual = 24502

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1efe0656a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21207 ; free virtual = 24482

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1da2b9149

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21207 ; free virtual = 24482

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 183db4390

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21207 ; free virtual = 24482

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1278414f5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21181 ; free virtual = 24458
Phase 3 Detail Placement | Checksum: 1278414f5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21181 ; free virtual = 24458

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b3d84403

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.672 | TNS=-63.168 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f58b9d09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21154 ; free virtual = 24431
INFO: [Place 46-33] Processed net mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12bf187cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21153 ; free virtual = 24430
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b3d84403

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21153 ; free virtual = 24430

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.334. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 171579f38

Time (s): cpu = 00:01:14 ; elapsed = 00:00:32 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21150 ; free virtual = 24427

Time (s): cpu = 00:01:14 ; elapsed = 00:00:32 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21150 ; free virtual = 24427
Phase 4.1 Post Commit Optimization | Checksum: 171579f38

Time (s): cpu = 00:01:14 ; elapsed = 00:00:32 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21150 ; free virtual = 24427

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 171579f38

Time (s): cpu = 00:01:14 ; elapsed = 00:00:32 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21150 ; free virtual = 24427

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 171579f38

Time (s): cpu = 00:01:15 ; elapsed = 00:00:32 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21145 ; free virtual = 24422
Phase 4.3 Placer Reporting | Checksum: 171579f38

Time (s): cpu = 00:01:15 ; elapsed = 00:00:32 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21145 ; free virtual = 24422

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21145 ; free virtual = 24422

Time (s): cpu = 00:01:15 ; elapsed = 00:00:32 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21145 ; free virtual = 24422
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16c89a81e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:32 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21145 ; free virtual = 24422
Ending Placer Task | Checksum: d95c5274

Time (s): cpu = 00:01:15 ; elapsed = 00:00:32 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21145 ; free virtual = 24422
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21174 ; free virtual = 24451
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21118 ; free virtual = 24437
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.runs/impl_1/mb_ddr3_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_ddr3_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21158 ; free virtual = 24448
INFO: [runtcl-4] Executing : report_utilization -file mb_ddr3_top_utilization_placed.rpt -pb mb_ddr3_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_ddr3_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21169 ; free virtual = 24461
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21148 ; free virtual = 24439
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.70s |  WALL: 2.06s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21148 ; free virtual = 24439

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.356 | TNS=-55.621 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a3fa60a6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21133 ; free virtual = 24424
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.356 | TNS=-55.621 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1a3fa60a6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21133 ; free virtual = 24424

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.356 | TNS=-55.621 |
INFO: [Physopt 32-663] Processed net vga2hdmi/inst/srldly_0/srlopt_n_6.  Re-placed instance vga2hdmi/inst/srldly_0/srl[38].srl16_i_srlopt
INFO: [Physopt 32-735] Processed net vga2hdmi/inst/srldly_0/srlopt_n_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.336 | TNS=-55.601 |
INFO: [Physopt 32-702] Processed net vga2hdmi/inst/srldly_0/srlopt_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_ddr3_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga2hdmi/inst/srldly_0/srlopt_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_ddr3_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.336 | TNS=-55.601 |
Phase 3 Critical Path Optimization | Checksum: 1a3fa60a6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21130 ; free virtual = 24421

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.336 | TNS=-55.601 |
INFO: [Physopt 32-702] Processed net vga2hdmi/inst/srldly_0/srlopt_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_ddr3_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga2hdmi/inst/srldly_0/srlopt_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_ddr3_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.336 | TNS=-55.601 |
Phase 4 Critical Path Optimization | Checksum: 1a3fa60a6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21130 ; free virtual = 24421
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21130 ; free virtual = 24421
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.336 | TNS=-55.601 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.020  |          0.020  |            0  |              0  |                     1  |           0  |           2  |  00:00:01  |
|  Total          |          0.020  |          0.020  |            0  |              0  |                     1  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21130 ; free virtual = 24421
Ending Physical Synthesis Task | Checksum: 18d740c5b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21130 ; free virtual = 24421
INFO: [Common 17-83] Releasing license: Implementation
195 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21087 ; free virtual = 24419
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.runs/impl_1/mb_ddr3_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: af9c63cc ConstDB: 0 ShapeSum: 6db61958 RouteDB: 0
Post Restoration Checksum: NetGraph: fbe481d5 NumContArr: 2af64547 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 126dac71c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21022 ; free virtual = 24325

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 126dac71c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20993 ; free virtual = 24296

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 126dac71c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20993 ; free virtual = 24296
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 127c2ec79

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20989 ; free virtual = 24292
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.330 | TNS=-55.523| WHS=-0.303 | THS=-446.506|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00685641 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28275
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28275
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 1ed2a64e0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20988 ; free virtual = 24291

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ed2a64e0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20988 ; free virtual = 24291
Phase 3 Initial Routing | Checksum: 1c3146cd1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20977 ; free virtual = 24280

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3259
 Number of Nodes with overlaps = 305
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.339 | TNS=-55.657| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 142df4dc8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24282

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.339 | TNS=-55.657| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 28db02606

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24282

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.339 | TNS=-55.657| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: eb56c761

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24282
Phase 4 Rip-up And Reroute | Checksum: eb56c761

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24282

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15474814f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24282
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.339 | TNS=-55.657| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e33f27c4

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24282

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e33f27c4

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24282
Phase 5 Delay and Skew Optimization | Checksum: 1e33f27c4

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24282

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21119e8e6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24282
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.339 | TNS=-55.649| WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e0e49d89

Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24282
Phase 6 Post Hold Fix | Checksum: 1e0e49d89

Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24282

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.84597 %
  Global Horizontal Routing Utilization  = 11.3429 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 216b90fd7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24282

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 216b90fd7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24282

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28074adc2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20978 ; free virtual = 24281

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.339 | TNS=-55.649| WHS=0.023  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 28074adc2

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20978 ; free virtual = 24281
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21016 ; free virtual = 24319

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
211 Infos, 15 Warnings, 13 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 21016 ; free virtual = 24319
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3383.590 ; gain = 0.000 ; free physical = 20970 ; free virtual = 24319
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.runs/impl_1/mb_ddr3_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_ddr3_top_drc_routed.rpt -pb mb_ddr3_top_drc_routed.pb -rpx mb_ddr3_top_drc_routed.rpx
Command: report_drc -file mb_ddr3_top_drc_routed.rpt -pb mb_ddr3_top_drc_routed.pb -rpx mb_ddr3_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.runs/impl_1/mb_ddr3_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_ddr3_top_methodology_drc_routed.rpt -pb mb_ddr3_top_methodology_drc_routed.pb -rpx mb_ddr3_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_ddr3_top_methodology_drc_routed.rpt -pb mb_ddr3_top_methodology_drc_routed.pb -rpx mb_ddr3_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sean/Downloads/git/ECE385_FP/DDR3_RE2/DDR3_RE2.runs/impl_1/mb_ddr3_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_ddr3_top_power_routed.rpt -pb mb_ddr3_top_power_summary_routed.pb -rpx mb_ddr3_top_power_routed.rpx
Command: report_power -file mb_ddr3_top_power_routed.rpt -pb mb_ddr3_top_power_summary_routed.pb -rpx mb_ddr3_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
223 Infos, 16 Warnings, 13 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_ddr3_top_route_status.rpt -pb mb_ddr3_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_ddr3_top_timing_summary_routed.rpt -pb mb_ddr3_top_timing_summary_routed.pb -rpx mb_ddr3_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_ddr3_re2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_ddr3_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_ddr3_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_ddr3_top_bus_skew_routed.rpt -pb mb_ddr3_top_bus_skew_routed.pb -rpx mb_ddr3_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 15:48:53 2024...
