[01/16 11:49:56     0s] Checking out Encounter license ...
[01/16 11:49:56     0s] 	edsxl		CHECKED OUT:	"Encounter_Digital_Impl_Sys_XL"
[01/16 11:49:56     0s] Encounter_Digital_Impl_Sys_XL 14.2 license checkout succeeded.
[01/16 11:49:56     0s] You can run 2 CPU jobs with the base license that is currently checked out.
[01/16 11:49:56     0s] If required, use the setMultiCpuUsage command to enable multi-CPU processing.
[01/16 11:50:08     5s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[01/16 11:50:08     5s] @(#)CDS: Encounter v14.24-s039_1 (64bit) 04/28/2015 11:46 (Linux 2.6.18-194.el5)
[01/16 11:50:08     5s] @(#)CDS: NanoRoute v14.24-s029 NR150421-2040/14_24-UB (database version 2.30, 264.6.1) {superthreading v1.25}
[01/16 11:50:08     5s] @(#)CDS: CeltIC v14.24-s017_1 (64bit) 04/17/2015 04:49:06 (Linux 2.6.18-194.el5)
[01/16 11:50:08     5s] @(#)CDS: AAE 14.24-s007 (64bit) 04/28/2015 (Linux 2.6.18-194.el5)
[01/16 11:50:08     5s] @(#)CDS: CTE 14.24-s019_1 (64bit) Apr 24 2015 04:06:27 (Linux 2.6.18-194.el5)
[01/16 11:50:08     5s] @(#)CDS: CPE v14.24-s029
[01/16 11:50:08     5s] @(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
[01/16 11:50:08     5s] @(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
[01/16 11:50:08     5s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[01/16 11:50:08     5s] @(#)CDS: RCDB 11.5
[01/16 11:50:08     5s] --- Starting "Encounter v14.24-s039_1" on Tue Jan 16 11:50:08 2018 (mem=100.0M) ---
[01/16 11:50:08     5s] --- Running on ee03.EE.NCTU.edu.tw (x86_64 w/Linux 2.6.32-573.el6.x86_64) ---
[01/16 11:50:08     5s] This version was compiled on Tue Apr 28 11:46:37 PDT 2015.
[01/16 11:50:08     5s] Set DBUPerIGU to 1000.
[01/16 11:50:08     5s] Set net toggle Scale Factor to 1.00
[01/16 11:50:08     5s] Set Shrink Factor to 1.00000
[01/16 11:50:09     5s] 
[01/16 11:50:09     5s] **INFO:  MMMC transition support version v31-84 
[01/16 11:50:09     5s] 
[01/16 11:50:09     5s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/16 11:50:09     5s] <CMD> suppressMessage ENCEXT-2799
[01/16 11:50:09     5s] <CMD> win
[01/16 11:50:49     7s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/16 11:50:49     7s] <CMD> set conf_qxconf_file NULL
[01/16 11:50:49     7s] <CMD> set conf_qxlib_file NULL
[01/16 11:50:49     7s] <CMD> set defHierChar /
[01/16 11:50:49     7s] <CMD> set distributed_client_message_echo 1
[01/16 11:50:49     7s] <CMD> set init_gnd_net GND
[01/16 11:50:49     7s] <CMD> set init_io_file CHIP.io
[01/16 11:50:49     7s] <CMD> set init_lef_file {umc18_6lm.lef umc18_6lm_antenna.lef umc18io3v5v_6lm.lef RA1SH.vclef}
[01/16 11:50:49     7s] <CMD> set init_mmmc_file CHIP_mmmc.view
[01/16 11:50:49     7s] <CMD> set init_pwr_net VDD
[01/16 11:50:49     7s] <CMD> set init_top_cell CHIP
[01/16 11:50:49     7s] <CMD> set init_verilog CHIP_unique.v
[01/16 11:50:49     7s] <CMD> set lsgOCPGainMult 1.000000
[01/16 11:50:49     7s] <CMD> set pegDefaultResScaleFactor 1.000000
[01/16 11:50:49     7s] <CMD> set pegDetailResScaleFactor 1.000000
[01/16 11:50:49     7s] <CMD> set timing_library_float_precision_tol 0.000010
[01/16 11:50:49     7s] <CMD> set timing_library_load_pin_cap_indices {}
[01/16 11:50:49     7s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[01/16 11:50:50     7s] <CMD> init_design
[01/16 11:50:50     7s] 
[01/16 11:50:50     7s] Loading LEF file umc18_6lm.lef ...
[01/16 11:50:50     7s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file umc18_6lm.lef at line 40.
[01/16 11:50:50     7s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file umc18_6lm.lef at line 216.
[01/16 11:50:50     7s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file umc18_6lm.lef at line 238.
[01/16 11:50:50     7s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file umc18_6lm.lef at line 260.
[01/16 11:50:50     7s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file umc18_6lm.lef at line 282.
[01/16 11:50:50     7s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file umc18_6lm.lef at line 295.
[01/16 11:50:50     7s] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file umc18_6lm.lef at line 296.
[01/16 11:50:50     7s] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file umc18_6lm.lef at line 297.
[01/16 11:50:50     7s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file umc18_6lm.lef at line 300.
[01/16 11:50:50     7s] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file umc18_6lm.lef at line 301.
[01/16 11:50:50     7s] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file umc18_6lm.lef at line 302.
[01/16 11:50:50     7s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file umc18_6lm.lef at line 311.
[01/16 11:50:50     7s] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file umc18_6lm.lef at line 312.
[01/16 11:50:50     7s] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file umc18_6lm.lef at line 313.
[01/16 11:50:50     7s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file umc18_6lm.lef at line 316.
[01/16 11:50:50     7s] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file umc18_6lm.lef at line 317.
[01/16 11:50:50     7s] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file umc18_6lm.lef at line 318.
[01/16 11:50:50     7s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file umc18_6lm.lef at line 327.
[01/16 11:50:50     7s] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file umc18_6lm.lef at line 328.
[01/16 11:50:50     7s] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[01/16 11:50:50     7s] The LEF parser will ignore this statement.
[01/16 11:50:50     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file umc18_6lm.lef at line 329.
[01/16 11:50:50     7s] Set DBUPerIGU to M2 pitch 660.
[01/16 11:50:51     7s] 
[01/16 11:50:51     7s] Loading LEF file umc18_6lm_antenna.lef ...
[01/16 11:50:51     7s] **WARN: (ENCLF-119):	LAYER 'met1' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-119' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-119):	LAYER 'met2' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-119' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-119):	LAYER 'met3' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-119' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-119):	LAYER 'met4' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-119' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-119):	LAYER 'met5' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-119' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-119):	LAYER 'met6' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-119' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'RFRDX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'RFRDX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'RFRDX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'RF2R1WX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'RF1R1WX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'AFCSHCONX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'AFCSHCONX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'AFCSHCINX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'AFCSHCINX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'AHHCONX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'AHHCONX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'AHHCINX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'AHHCINX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'AFHCONX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'AFHCINX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'CMPR42X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'CMPR42X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'BMXX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'BENCX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-58):	MACRO 'XOR3X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-58' for more detail.
[01/16 11:50:51     7s] **WARN: (EMS-63):	Message <ENCLF-58> has exceeded the default message display limit of 20.
[01/16 11:50:51     7s] To avoid this warning, increase the display limit per unique message by
[01/16 11:50:51     7s] using the set_message -limit <number> command.
[01/16 11:50:51     7s] The message limit can be removed by using the set_message -no_limit command.
[01/16 11:50:51     7s] Note that setting a very large number using the set_message -limit command
[01/16 11:50:51     7s] or removing the message limit using the set_message -no_limit command can
[01/16 11:50:51     7s] significantly increase the log file size.
[01/16 11:50:51     7s] To suppress a message, use the set_message -suppress command.
[01/16 11:50:51     7s] WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
[01/16 11:50:51     7s] Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
[01/16 11:50:51     7s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file umc18_6lm_antenna.lef at line 13192.
[01/16 11:50:51     7s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[01/16 11:50:51     7s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[01/16 11:50:51     7s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file umc18_6lm_antenna.lef at line 13192.
[01/16 11:50:51     7s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[01/16 11:50:51     7s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[01/16 11:50:51     7s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file umc18_6lm_antenna.lef at line 13192.
[01/16 11:50:51     7s] 
[01/16 11:50:51     7s] Loading LEF file umc18io3v5v_6lm.lef ...
[01/16 11:50:51     7s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[01/16 11:50:51     7s] The LEF parser will ignore this statement.
[01/16 11:50:51     7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file umc18io3v5v_6lm.lef at line 49.
[01/16 11:50:51     7s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file umc18io3v5v_6lm.lef at line 2504.
[01/16 11:50:51     7s] 
[01/16 11:50:51     7s] Loading LEF file RA1SH.vclef ...
[01/16 11:50:51     7s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[01/16 11:50:51     7s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[01/16 11:50:51     7s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file RA1SH.vclef at line 809.
[01/16 11:50:51     7s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[01/16 11:50:51     7s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[01/16 11:50:51     7s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file RA1SH.vclef at line 809.
[01/16 11:50:51     7s] **WARN: (ENCLF-61):	478 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[01/16 11:50:51     7s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/16 11:50:51     7s] Type 'man ENCLF-61' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'A[0]' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'A[1]' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'A[2]' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'A[3]' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'A[4]' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'A[5]' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'A[6]' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'CEN' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'CLK' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'D[0]' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'D[1]' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'D[2]' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'D[3]' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'OEN' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'Q[0]' in macro 'RA1SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'Q[1]' in macro 'RA1SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'Q[2]' in macro 'RA1SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'Q[3]' in macro 'RA1SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'WEN' in macro 'RA1SH' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'DGND' in macro 'PVSSR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'DGND' in macro 'PVSSR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'DVDD' in macro 'PVDDR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'DVDD' in macro 'PVDDR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'CK' in macro 'POSC1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'E0' in macro 'POSC1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'E1' in macro 'POSC1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'PO' in macro 'POSC1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-200):	Pin 'PI' in macro 'POSC1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-200' for more detail.
[01/16 11:50:51     7s] **WARN: (EMS-63):	Message <ENCLF-200> has exceeded the default message display limit of 20.
[01/16 11:50:51     7s] To avoid this warning, increase the display limit per unique message by
[01/16 11:50:51     7s] using the set_message -limit <number> command.
[01/16 11:50:51     7s] The message limit can be removed by using the set_message -no_limit command.
[01/16 11:50:51     7s] Note that setting a very large number using the set_message -limit command
[01/16 11:50:51     7s] or removing the message limit using the set_message -no_limit command can
[01/16 11:50:51     7s] significantly increase the log file size.
[01/16 11:50:51     7s] To suppress a message, use the set_message -suppress command.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'P8C' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'P' in macro 'P8C' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'P8B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'P' in macro 'P8B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'P8A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'P' in macro 'P8A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'P4C' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'P' in macro 'P4C' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'P4A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'P' in macro 'P4A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'P2C' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (ENCLF-201):	Pin 'P' in macro 'P2C' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 11:50:51     7s] Type 'man ENCLF-201' for more detail.
[01/16 11:50:51     7s] **WARN: (EMS-63):	Message <ENCLF-201> has exceeded the default message display limit of 20.
[01/16 11:50:51     7s] To avoid this warning, increase the display limit per unique message by
[01/16 11:50:51     7s] using the set_message -limit <number> command.
[01/16 11:50:51     7s] The message limit can be removed by using the set_message -no_limit command.
[01/16 11:50:51     7s] Note that setting a very large number using the set_message -limit command
[01/16 11:50:51     7s] or removing the message limit using the set_message -no_limit command can
[01/16 11:50:51     7s] significantly increase the log file size.
[01/16 11:50:51     7s] To suppress a message, use the set_message -suppress command.
[01/16 11:50:51     7s] 
[01/16 11:50:51     7s] viaInitial starts at Tue Jan 16 11:50:51 2018
viaInitial ends at Tue Jan 16 11:50:51 2018
*** Begin netlist parsing (mem=390.9M) ***
[01/16 11:50:51     7s] Reading netlist ...
[01/16 11:50:51     7s] Backslashed names will retain backslash and a trailing blank character.
[01/16 11:50:51     7s] Reading verilog netlist 'CHIP_unique.v'
[01/16 11:50:51     8s] 
[01/16 11:50:51     8s] *** Memory Usage v#1 (Current mem = 405.902M, initial mem = 100.039M) ***
[01/16 11:50:51     8s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=405.9M) ***
[01/16 11:50:51     8s] Set top cell to CHIP.
[01/16 11:50:51     8s] Loading view definition file from CHIP_mmmc.view
[01/16 11:50:51     8s] Reading lib_max timing library '/misc/RAID2/COURSE/iclab/iclabta01/umc018/Lib/slow.lib' ...
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX2' is not defined in the library.
[01/16 11:50:51     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library.
[01/16 11:50:51     8s] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[01/16 11:50:52     8s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
[01/16 11:50:52     8s] Read 470 cells in library 'slow' 
[01/16 11:50:52     8s] Reading lib_max timing library '/misc/RAID2/COURSE/iclab/iclabta01/umc018/Lib/umc18io3v5v_slow.lib' ...
[01/16 11:50:52     8s] **WARN: (TECHLIB-9108):	input_threshold_pct_rise not specifed in the library, using .lib default of 50%.
[01/16 11:50:52     8s] **WARN: (TECHLIB-9108):	slew_lower_threshold_pct_rise not specifed in the library, using .lib default of 20%.
[01/16 11:50:52     8s] Read 14 cells in library 'umc18io3v5v_slow' 
[01/16 11:50:52     8s] Reading lib_max timing library '/misc/RAID2/COURSE/iclab/iclab39/FP/04_MEM/RA1SH_slow_syn.lib' ...
[01/16 11:50:52     8s] **WARN: (TECHLIB-9108):	input_threshold_pct_rise not specifed in the library, using .lib default of 50%.
[01/16 11:50:52     8s] **WARN: (TECHLIB-9108):	slew_lower_threshold_pct_rise not specifed in the library, using .lib default of 20%.
[01/16 11:50:52     8s] Read 1 cells in library 'USERLIB' 
[01/16 11:50:52     8s] Reading lib_min timing library '/misc/RAID2/COURSE/iclab/iclabta01/umc018/Lib/fast.lib' ...
[01/16 11:50:52     9s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
[01/16 11:50:52     9s] Read 470 cells in library 'fast' 
[01/16 11:50:52     9s] Reading lib_min timing library '/misc/RAID2/COURSE/iclab/iclabta01/umc018/Lib/umc18io3v5v_fast.lib' ...
[01/16 11:50:52     9s] **WARN: (TECHLIB-9108):	input_threshold_pct_rise not specifed in the library, using .lib default of 50%.
[01/16 11:50:52     9s] **WARN: (TECHLIB-9108):	slew_lower_threshold_pct_rise not specifed in the library, using .lib default of 20%.
[01/16 11:50:52     9s] Read 14 cells in library 'umc18io3v5v_fast' 
[01/16 11:50:52     9s] Reading lib_min timing library '/misc/RAID2/COURSE/iclab/iclab39/FP/04_MEM/RA1SH_fast_syn.lib' ...
[01/16 11:50:53     9s] **WARN: (TECHLIB-9108):	input_threshold_pct_rise not specifed in the library, using .lib default of 50%.
[01/16 11:50:53     9s] **WARN: (TECHLIB-9108):	slew_lower_threshold_pct_rise not specifed in the library, using .lib default of 20%.
[01/16 11:50:53     9s] Read 1 cells in library 'USERLIB' 
[01/16 11:50:53     9s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.16min, fe_real=0.95min, fe_mem=455.4M) ***
[01/16 11:50:53     9s] Starting recursive module instantiation check.
[01/16 11:50:53     9s] No recursion found.
[01/16 11:50:53     9s] Building hierarchical netlist for Cell CHIP ...
[01/16 11:50:53     9s] *** Netlist is unique.
[01/16 11:50:53     9s] ** info: there are 990 modules.
[01/16 11:50:53     9s] ** info: there are 24930 stdCell insts.
[01/16 11:50:53     9s] ** info: there are 39 Pad insts.
[01/16 11:50:53     9s] ** info: there are 1 macros.
[01/16 11:50:53     9s] 
[01/16 11:50:53     9s] *** Memory Usage v#1 (Current mem = 473.168M, initial mem = 100.039M) ***
[01/16 11:50:53     9s] Reading IO assignment file "CHIP.io" ...
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'VDDP0' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'GNDP0' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'VDDP1' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'GNDP1' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'VDDP2' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'GNDP2' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'VDDP3' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'GNDP3' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'VDDC0' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'GNDC0' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'VDDC1' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'GNDC1' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'VDDC2' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'GNDC2' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'VDDC3' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] **WARN: (ENCFP-780):	IO instance 'GNDC3' isn't defined in IO file, io placement might be incorrect.
[01/16 11:50:53     9s] Adjusting Core to Left to: 0.4600. Core to Bottom to: 0.5400.
[01/16 11:50:53     9s] **WARN: (ENCFP-3961):	The techSite 'umc18cornersite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[01/16 11:50:53     9s] Type 'man ENCFP-3961' for more detail.
[01/16 11:50:53     9s] **WARN: (ENCFP-3961):	The techSite 'umc18iosite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[01/16 11:50:53     9s] Type 'man ENCFP-3961' for more detail.
[01/16 11:50:53     9s] Horizontal Layer M1 offset = 280 (guessed)
[01/16 11:50:53     9s] Vertical Layer M2 offset = 330 (derived)
[01/16 11:50:53     9s] Suggestion: specify LAYER OFFSET in LEF file
[01/16 11:50:53     9s] Reason: hard to extract LAYER OFFSET from standard cells
[01/16 11:50:53     9s] Generated pitch 0.99 in met6 is different from 1.32 defined in technology file in preferred direction.
[01/16 11:50:53     9s] Set Default Net Delay as 1000 ps.
[01/16 11:50:53     9s] Set Default Net Load as 0.5 pF. 
[01/16 11:50:53     9s] Set Input Pin Transition Delay as 0.1 ps.
[01/16 11:50:53     9s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/16 11:50:53     9s] **WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
[01/16 11:50:53     9s] Type 'man ENCEXT-6202' for more detail.
[01/16 11:50:53     9s] Reading Capacitance Table File umc18_1p6m.captbl ...
[01/16 11:50:53     9s] Cap table was created using Encounter 04.20-s274_1.
[01/16 11:50:53     9s] Process name: G-04-LOGIC-18-1P6M-INTERCAP_Ver:1.7_8/14/01.
[01/16 11:50:53     9s] Importing multi-corner RC tables ... 
[01/16 11:50:53     9s] Summary of Active RC-Corners : 
[01/16 11:50:53     9s]  
[01/16 11:50:53     9s]  Analysis View: av_func_mode_max
[01/16 11:50:53     9s]     RC-Corner Name        : RC_Corner
[01/16 11:50:53     9s]     RC-Corner Index       : 0
[01/16 11:50:53     9s]     RC-Corner Temperature : 25 Celsius
[01/16 11:50:53     9s]     RC-Corner Cap Table   : 'umc18_1p6m.captbl'
[01/16 11:50:53     9s]     RC-Corner PreRoute Res Factor         : 1
[01/16 11:50:53     9s]     RC-Corner PreRoute Cap Factor         : 1
[01/16 11:50:53     9s]     RC-Corner PostRoute Res Factor        : 1
[01/16 11:50:53     9s]     RC-Corner PostRoute Cap Factor        : 1
[01/16 11:50:53     9s]     RC-Corner PostRoute XCap Factor       : 1
[01/16 11:50:53     9s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/16 11:50:53     9s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/16 11:50:53     9s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[01/16 11:50:53     9s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[01/16 11:50:53     9s]     RC-Corner Technology file: 'icecaps.tch'
[01/16 11:50:53     9s]  
[01/16 11:50:53     9s]  Analysis View: av_func_mode_min
[01/16 11:50:53     9s]     RC-Corner Name        : RC_Corner
[01/16 11:50:53     9s]     RC-Corner Index       : 0
[01/16 11:50:53     9s]     RC-Corner Temperature : 25 Celsius
[01/16 11:50:53     9s]     RC-Corner Cap Table   : 'umc18_1p6m.captbl'
[01/16 11:50:53     9s]     RC-Corner PreRoute Res Factor         : 1
[01/16 11:50:53     9s]     RC-Corner PreRoute Cap Factor         : 1
[01/16 11:50:53     9s]     RC-Corner PostRoute Res Factor        : 1
[01/16 11:50:53     9s]     RC-Corner PostRoute Cap Factor        : 1
[01/16 11:50:53     9s]     RC-Corner PostRoute XCap Factor       : 1
[01/16 11:50:53     9s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/16 11:50:53     9s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/16 11:50:53     9s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[01/16 11:50:53     9s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[01/16 11:50:53     9s]     RC-Corner Technology file: 'icecaps.tch'
[01/16 11:50:53     9s] *Info: initialize multi-corner CTS.
[01/16 11:50:53    10s] CTE reading timing constraint file 'CHIP.sdc' ...
[01/16 11:50:53    10s] Current (total cpu=0:00:10.0, real=0:00:57.0, peak res=451.0M, current mem=578.9M)
[01/16 11:50:53    10s] INFO (CTE): Constraints read successfully.
[01/16 11:50:53    10s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=465.6M, current mem=593.4M)
[01/16 11:50:53    10s] Current (total cpu=0:00:10.1, real=0:00:57.0, peak res=465.6M, current mem=593.4M)
[01/16 11:50:53    10s] Total number of combinational cells: 265
[01/16 11:50:53    10s] Total number of sequential cells: 186
[01/16 11:50:53    10s] Total number of tristate cells: 18
[01/16 11:50:53    10s] Total number of level shifter cells: 0
[01/16 11:50:53    10s] Total number of power gating cells: 0
[01/16 11:50:53    10s] Total number of isolation cells: 0
[01/16 11:50:53    10s] Total number of power switch cells: 0
[01/16 11:50:53    10s] Total number of pulse generator cells: 0
[01/16 11:50:53    10s] Total number of always on buffers: 0
[01/16 11:50:53    10s] Total number of retention cells: 0
[01/16 11:50:53    10s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX4 BUFX3 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX3 CLKBUFX8 CLKBUFXL
[01/16 11:50:53    10s] Total number of usable buffers: 18
[01/16 11:50:53    10s] List of unusable buffers:
[01/16 11:50:53    10s] Total number of unusable buffers: 0
[01/16 11:50:53    10s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX8 CLKINVXL INVX2 INVX1 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[01/16 11:50:53    10s] Total number of usable inverters: 18
[01/16 11:50:53    10s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[01/16 11:50:53    10s] Total number of unusable inverters: 3
[01/16 11:50:53    10s] List of identified usable delay cells: DLY1X1 DLY2X1 DLY4X1 DLY3X1
[01/16 11:50:53    10s] Total number of identified usable delay cells: 4
[01/16 11:50:53    10s] List of identified unusable delay cells:
[01/16 11:50:53    10s] Total number of identified unusable delay cells: 0
[01/16 11:50:53    10s] 
[01/16 11:50:53    10s] *** Summary of all messages that are not suppressed in this session:
[01/16 11:50:53    10s] Severity  ID               Count  Summary                                  
[01/16 11:50:53    10s] WARNING   ENCLF-58           478  MACRO '%s' has been found in the databas...
[01/16 11:50:53    10s] WARNING   ENCLF-61             1  %d duplicated MACRO definitions have bee...
[01/16 11:50:53    10s] WARNING   ENCLF-200          127  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/16 11:50:53    10s] WARNING   ENCLF-201           36  Pin '%s' in macro '%s' has no ANTENNADIF...
[01/16 11:50:53    10s] WARNING   ENCLF-119            6  LAYER '%s' has been found in the databas...
[01/16 11:50:53    10s] WARNING   ENCFP-780           16  IO instance '%s' isn't defined in IO fil...
[01/16 11:50:53    10s] WARNING   ENCFP-3961           2  The techSite '%s' has no related cells i...
[01/16 11:50:53    10s] WARNING   ENCEXT-6202          1  In addition to the technology file, capa...
[01/16 11:50:53    10s] *** Message Summary: 667 warning(s), 0 error(s)
[01/16 11:50:53    10s] 
[01/16 11:51:03    10s] <CMD> fit
[01/16 11:51:05    10s] <CMD> setDrawView fplan
[01/16 11:51:06    10s] <CMD> setDrawView place
[01/16 11:51:15    11s] <CMD> setDrawView fplan
[01/16 11:51:17    11s] <CMD> uiSetTool move
[01/16 11:51:18    11s] <CMD> selectInst CNN/R1
[01/16 11:51:31    11s] <CMD> setObjFPlanBox Instance CNN/R1 579.255 716.419 732.955 914.269
[01/16 11:51:39    12s] <CMD> getIoFlowFlag
[01/16 11:52:03    13s] <CMD> setIoFlowFlag 0
[01/16 11:52:03    13s] <CMD> floorPlan -site umc6site -r 0.989790050453 0.5 100 100 100 100
[01/16 11:52:03    13s] Adjusting Core to Left to: 100.1200. Core to Bottom to: 100.2200.
[01/16 11:52:03    13s] Horizontal Layer M1 offset = 280 (guessed)
[01/16 11:52:03    13s] Vertical Layer M2 offset = 330 (derived)
[01/16 11:52:03    13s] Suggestion: specify LAYER OFFSET in LEF file
[01/16 11:52:03    13s] Reason: hard to extract LAYER OFFSET from standard cells
[01/16 11:52:03    13s] Generated pitch 0.99 in met6 is different from 1.32 defined in technology file in preferred direction.
[01/16 11:52:03    13s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/16 11:52:03    13s] <CMD> uiSetTool select
[01/16 11:52:03    13s] <CMD> getIoFlowFlag
[01/16 11:52:03    13s] <CMD> fit
[01/16 11:52:08    13s] <CMD> uiSetTool move
[01/16 11:52:26    14s] <CMD> setObjFPlanBox Instance CNN/R1 305.991 1158.24 459.691 1356.09
[01/16 11:53:05    16s] <CMD> addHaloToBlock {15 15 15 15} CNN/R1
[01/16 11:54:02    18s] <CMD> clearGlobalNets
[01/16 11:54:02    18s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[01/16 11:54:02    18s] <CMD> globalNetConnect VDD -type net -net VDD
[01/16 11:54:02    18s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -inst *
[01/16 11:54:02    18s] <CMD> globalNetConnect GND -type pgpin -pin GND -inst *
[01/16 11:54:02    18s] <CMD> globalNetConnect GND -type net -net GND
[01/16 11:54:02    18s] <CMD> globalNetConnect GND -type tielo -pin GND -inst *
[01/16 11:54:02    18s] <CMD> globalNetConnect GND -type pgpin -pin VSS -inst *
[01/16 11:54:02    18s] Warning: term WEN of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OEN of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term D[3] of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term D[2] of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term D[1] of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term D[0] of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A[6] of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A[5] of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A[4] of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A[3] of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A[2] of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A[1] of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A[0] of inst CNN/R1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_CLK is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_CLK is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_CLK is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_CLK is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_CLK is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_CLK is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_CLK is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_RESET is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_RESET is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_RESET is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_RESET is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_RESET is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_RESET is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_RESET is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_VALID_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_VALID_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_VALID_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_VALID_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_VALID_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_VALID_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_VALID_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_VALID_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_VALID_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_VALID_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_VALID_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_VALID_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_VALID_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_VALID_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_0 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_0 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_0 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_0 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_0 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_0 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_0 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_1 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_3 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_3 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_3 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_3 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_3 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_3 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_3 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_4 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_4 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_4 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_4 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_4 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_4 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_4 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_5 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_5 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_5 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_5 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_5 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_5 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_5 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_6 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_6 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_6 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_6 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_6 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_6 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_6 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_7 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_7 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_7 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_7 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_7 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_7 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_7 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_8 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_8 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_8 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_8 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_8 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_8 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_8 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_9 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_9 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_9 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_9 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_9 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_9 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_9 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_10 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_10 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_10 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_10 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_10 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_10 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_10 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_11 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_11 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_11 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_11 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_11 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_11 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_11 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_12 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_12 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_12 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_12 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_12 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_12 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_12 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_13 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_13 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_13 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_13 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_13 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_13 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_13 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst I_IN_14 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst I_IN_14 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst I_IN_14 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst I_IN_14 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst I_IN_14 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst I_IN_14 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term A of inst I_IN_14 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst O_VALID is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst O_VALID is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst O_VALID is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst O_VALID is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst O_VALID is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst O_VALID is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst O_NUM_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst O_NUM_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst O_NUM_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst O_NUM_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst O_NUM_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst O_NUM_2 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst O_NUM_4 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst O_NUM_4 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst O_NUM_4 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst O_NUM_4 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst O_NUM_4 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst O_NUM_4 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PU of inst O_NUM_6 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term PD of inst O_NUM_6 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term ODEN of inst O_NUM_6 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term OCEN of inst O_NUM_6 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CSEN of inst O_NUM_6 is not connect to global special net.
[01/16 11:54:02    18s] Warning: term CEN of inst O_NUM_6 is not connect to global special net.
[01/16 11:54:14    19s] <CMD> set sprCreateIeRingNets {}
[01/16 11:54:14    19s] <CMD> set sprCreateIeRingLayers {}
[01/16 11:54:14    19s] <CMD> set sprCreateIeRingWidth 1.0
[01/16 11:54:14    19s] <CMD> set sprCreateIeRingSpacing 1.0
[01/16 11:54:14    19s] <CMD> set sprCreateIeRingOffset 1.0
[01/16 11:54:14    19s] <CMD> set sprCreateIeRingThreshold 1.0
[01/16 11:54:14    19s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/16 11:55:22    21s] <CMD> addRing -skip_via_on_wire_shape Noshape -use_wire_group_bits 4 -use_interleaving_wire_group 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer met6 -use_wire_group 1 -type core_rings -jog_distance 0.66 -threshold 0.66 -nets {GND VDD} -follow core -stacked_via_bottom_layer met1 -layer {bottom met3 top met3 right met2 left met2} -width 9 -spacing 0.28 -offset 0.66
[01/16 11:55:22    21s] 
[01/16 11:55:22    21s] Becasue pins or blockages occur outside the OVERLAP layer boundary, the rectilinear rings feature is disabled for instance CNN/R1.
[01/16 11:55:22    21s] The power planner created 32 wires.
[01/16 11:55:22    21s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 606.7M) ***
[01/16 11:55:47    23s] <CMD> sroute -connect { padPin } -layerChangeRange { met1 met6 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1 met6 } -nets { GND VDD } -allowLayerChange 1 -targetViaLayerRange { met1 met6 }
[01/16 11:55:47    23s] **WARN: (ENCSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[01/16 11:55:48    23s] *** Begin SPECIAL ROUTE on Tue Jan 16 11:55:48 2018 ***
[01/16 11:55:48    23s] SPECIAL ROUTE ran on directory: /misc/RAID2/COURSE/iclab/iclab39/FP/05_APR
[01/16 11:55:48    23s] SPECIAL ROUTE ran on machine: ee03.EE.NCTU.edu.tw (Linux 2.6.32-573.el6.x86_64 x86_64 2.83Ghz)
[01/16 11:55:48    23s] 
[01/16 11:55:48    23s] Begin option processing ...
[01/16 11:55:48    23s] srouteConnectPowerBump set to false
[01/16 11:55:48    23s] routeSelectNet set to "GND VDD"
[01/16 11:55:48    23s] routeSpecial set to true
[01/16 11:55:48    23s] srouteBottomLayerLimit set to 1
[01/16 11:55:48    23s] srouteBottomTargetLayerLimit set to 1
[01/16 11:55:48    23s] srouteConnectBlockPin set to false
[01/16 11:55:48    23s] srouteConnectConverterPin set to false
[01/16 11:55:48    23s] srouteConnectCorePin set to false
[01/16 11:55:48    23s] srouteConnectStripe set to false
[01/16 11:55:48    23s] srouteCrossoverViaBottomLayer set to 1
[01/16 11:55:48    23s] srouteCrossoverViaTopLayer set to 6
[01/16 11:55:48    23s] srouteFollowCorePinEnd set to 3
[01/16 11:55:48    23s] srouteFollowPadPin set to false
[01/16 11:55:48    23s] srouteJogControl set to "preferWithChanges differentLayer"
[01/16 11:55:48    23s] sroutePadPinAllPorts set to true
[01/16 11:55:48    23s] sroutePreserveExistingRoutes set to true
[01/16 11:55:48    23s] srouteRoutePowerBarPortOnBothDir set to true
[01/16 11:55:48    23s] srouteStopBlockPin set to "nearestTarget"
[01/16 11:55:48    23s] srouteTopLayerLimit set to 6
[01/16 11:55:48    23s] srouteTopTargetLayerLimit set to 6
[01/16 11:55:48    23s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1180.00 megs.
[01/16 11:55:48    23s] 
[01/16 11:55:48    23s] Reading DB technology information...
[01/16 11:55:48    23s] Finished reading DB technology information.
[01/16 11:55:48    23s] Reading floorplan and netlist information...
[01/16 11:55:48    23s] Finished reading floorplan and netlist information.
[01/16 11:55:48    23s] Read in 12 layers, 6 routing layers, 1 overlap layer
[01/16 11:55:48    23s] Read in 123 macros, 123 used
[01/16 11:55:48    23s] Read in 167 components
[01/16 11:55:48    23s]   114 core components: 114 unplaced, 0 placed, 0 fixed
[01/16 11:55:48    23s]   48 pad components: 0 unplaced, 16 placed, 32 fixed
[01/16 11:55:48    23s]   1 block/ring components: 0 unplaced, 0 placed, 1 fixed
[01/16 11:55:48    23s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[01/16 11:55:48    23s] Read in 23 logical pins
[01/16 11:55:48    23s] Read in 1 blockages
[01/16 11:55:48    23s] Read in 23 nets
[01/16 11:55:48    23s] Read in 2 special nets, 2 routed
[01/16 11:55:48    23s] Read in 238 terminals
[01/16 11:55:48    23s] 2 nets selected.
[01/16 11:55:48    23s] 
[01/16 11:55:48    23s] Begin power routing ...
[01/16 11:55:48    23s]   Number of IO ports routed: 8
[01/16 11:55:48    23s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1195.00 megs.
[01/16 11:55:48    23s] 
[01/16 11:55:48    23s] 
[01/16 11:55:48    23s] 
[01/16 11:55:48    23s]  Begin updating DB with routing results ...
[01/16 11:55:48    23s]  Updating DB with 12 via definition ...Extracting standard cell pins and blockage ...... 
[01/16 11:55:48    23s] Pin and blockage extraction finished
[01/16 11:55:48    23s] 
[01/16 11:55:48    23s] 
sroute post-processing starts at Tue Jan 16 11:55:48 2018
The viaGen is rebuilding shadow vias for net GND.
[01/16 11:55:48    23s] sroute post-processing ends at Tue Jan 16 11:55:48 2018

sroute post-processing starts at Tue Jan 16 11:55:48 2018
The viaGen is rebuilding shadow vias for net VDD.
[01/16 11:55:48    23s] sroute post-processing ends at Tue Jan 16 11:55:48 2018
sroute: Total CPU time used = 0:0:0
[01/16 11:55:48    23s] sroute: Total Real time used = 0:0:1
[01/16 11:55:48    23s] sroute: Total Memory used = 16.30 megs
[01/16 11:55:48    23s] sroute: Total Peak Memory used = 627.14 megs
[01/16 11:56:00    24s] <CMD> set sprCreateIeStripeNets {}
[01/16 11:56:00    24s] <CMD> set sprCreateIeStripeLayers {}
[01/16 11:56:00    24s] <CMD> set sprCreateIeStripeWidth 10.0
[01/16 11:56:00    24s] <CMD> set sprCreateIeStripeSpacing 2.0
[01/16 11:56:00    24s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/16 11:56:26    25s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit met5 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit met3 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer met6 -padcore_ring_top_layer_limit met5 -spacing 0.28 -merge_stripes_value 0.66 -layer met4 -block_ring_bottom_layer_limit met3 -width 2 -nets {GND VDD} -stacked_via_bottom_layer met1
[01/16 11:56:26    25s] 
[01/16 11:56:26    25s] Starting stripe generation ...
[01/16 11:56:26    25s] Non-Default setAddStripeOption Settings :
[01/16 11:56:26    25s]   NONE
[01/16 11:56:26    25s] Stripe generation is complete; vias are now being generated.
[01/16 11:56:26    25s] **WARN: (ENCPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met4 & met2 at (1097.30, 208.03) (1099.30, 272.71)
[01/16 11:56:26    25s] **WARN: (ENCPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met4 & met2 at (1097.30, 1395.98) (1099.30, 1460.66)
[01/16 11:56:26    25s] **WARN: (ENCPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met4 & met2 at (997.30, 208.03) (999.30, 272.71)
[01/16 11:56:26    25s] **WARN: (ENCPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met4 & met2 at (997.30, 1395.98) (999.30, 1460.66)
[01/16 11:56:26    25s] The power planner created 24 wires.
[01/16 11:56:26    25s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 627.1M) ***
[01/16 11:56:45    26s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit met6 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit met4 -set_to_set_distance 80 -skip_via_on_pin Standardcell -stacked_via_top_layer met6 -padcore_ring_top_layer_limit met6 -spacing 0.28 -merge_stripes_value 0.66 -direction horizontal -layer met5 -block_ring_bottom_layer_limit met4 -width 4 -nets {GND VDD} -stacked_via_bottom_layer met1
[01/16 11:56:45    26s] 
[01/16 11:56:45    26s] Starting stripe generation ...
[01/16 11:56:45    26s] Non-Default setAddStripeOption Settings :
[01/16 11:56:45    26s]   NONE
[01/16 11:56:45    26s] Stripe generation is complete; vias are now being generated.
[01/16 11:56:45    26s] **WARN: (ENCPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met5 & met1 at (217.26, 1095.12) (281.94, 1099.12)
[01/16 11:56:45    26s] **WARN: (ENCPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met5 & met1 at (1399.20, 1095.12) (1463.88, 1099.12)
[01/16 11:56:45    26s] The power planner created 28 wires.
[01/16 11:56:45    26s] *** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 627.1M) ***
[01/16 11:57:02    27s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit met6 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit met4 -set_to_set_distance 80 -skip_via_on_pin Standardcell -stacked_via_top_layer met6 -padcore_ring_top_layer_limit met6 -spacing 0.28 -merge_stripes_value 0.66 -direction horizontal -layer met5 -block_ring_bottom_layer_limit met4 -width 4 -nets {GND VDD} -stacked_via_bottom_layer met1
[01/16 11:57:02    27s] 
[01/16 11:57:02    27s] Starting stripe generation ...
[01/16 11:57:02    27s] Non-Default setAddStripeOption Settings :
[01/16 11:57:02    27s]   NONE
[01/16 11:57:02    27s] Stripe generation is complete; vias are now being generated.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 297.12) (1463.88, 297.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 377.12) (1463.88, 377.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 457.12) (1463.88, 457.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 537.12) (1463.88, 537.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 617.12) (1463.88, 617.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 697.12) (1463.88, 697.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 777.12) (1463.88, 777.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 857.12) (1463.88, 857.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 937.12) (1463.88, 937.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 1017.12) (1463.88, 1017.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 1097.12) (1463.88, 1097.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 1177.12) (1463.88, 1177.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 1257.12) (1463.88, 1257.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (217.26, 1337.12) (1463.88, 1337.12) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (207.98, 301.40) (1473.16, 301.40) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (207.98, 381.40) (1473.16, 381.40) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (207.98, 461.40) (1473.16, 461.40) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (207.98, 541.40) (1473.16, 541.40) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (207.98, 621.40) (1473.16, 621.40) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (207.98, 701.40) (1473.16, 701.40) because same wire already exists.
[01/16 11:57:02    27s] **WARN: (EMS-63):	Message <ENCPP-170> has exceeded the default message display limit of 20.
[01/16 11:57:02    27s] To avoid this warning, increase the display limit per unique message by
[01/16 11:57:02    27s] using the set_message -limit <number> command.
[01/16 11:57:02    27s] The message limit can be removed by using the set_message -no_limit command.
[01/16 11:57:02    27s] Note that setting a very large number using the set_message -limit command
[01/16 11:57:02    27s] or removing the message limit using the set_message -no_limit command can
[01/16 11:57:02    27s] significantly increase the log file size.
[01/16 11:57:02    27s] To suppress a message, use the set_message -suppress command.
[01/16 11:57:02    27s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 627.1M) ***
[01/16 11:57:14    27s] <CMD> sroute -connect { corePin } -layerChangeRange { met1 met6 } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { met1 met6 } -allowLayerChange 1 -nets { GND VDD } -targetViaLayerRange { met1 met6 }
[01/16 11:57:14    27s] **WARN: (ENCSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[01/16 11:57:15    28s] *** Begin SPECIAL ROUTE on Tue Jan 16 11:57:15 2018 ***
[01/16 11:57:15    28s] SPECIAL ROUTE ran on directory: /misc/RAID2/COURSE/iclab/iclab39/FP/05_APR
[01/16 11:57:15    28s] SPECIAL ROUTE ran on machine: ee03.EE.NCTU.edu.tw (Linux 2.6.32-573.el6.x86_64 x86_64 2.83Ghz)
[01/16 11:57:15    28s] 
[01/16 11:57:15    28s] Begin option processing ...
[01/16 11:57:15    28s] srouteConnectPowerBump set to false
[01/16 11:57:15    28s] routeSelectNet set to "GND VDD"
[01/16 11:57:15    28s] routeSpecial set to true
[01/16 11:57:15    28s] srouteBottomLayerLimit set to 1
[01/16 11:57:15    28s] srouteBottomTargetLayerLimit set to 1
[01/16 11:57:15    28s] srouteConnectBlockPin set to false
[01/16 11:57:15    28s] srouteConnectConverterPin set to false
[01/16 11:57:15    28s] srouteConnectPadPin set to false
[01/16 11:57:15    28s] srouteConnectStripe set to false
[01/16 11:57:15    28s] srouteCrossoverViaBottomLayer set to 1
[01/16 11:57:15    28s] srouteCrossoverViaTopLayer set to 6
[01/16 11:57:15    28s] srouteFollowCorePinEnd set to 3
[01/16 11:57:15    28s] srouteFollowPadPin set to false
[01/16 11:57:15    28s] srouteJogControl set to "preferWithChanges differentLayer"
[01/16 11:57:15    28s] sroutePadPinAllPorts set to true
[01/16 11:57:15    28s] sroutePreserveExistingRoutes set to true
[01/16 11:57:15    28s] srouteRoutePowerBarPortOnBothDir set to true
[01/16 11:57:15    28s] srouteStopBlockPin set to "nearestTarget"
[01/16 11:57:15    28s] srouteTopLayerLimit set to 6
[01/16 11:57:15    28s] srouteTopTargetLayerLimit set to 6
[01/16 11:57:15    28s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1195.00 megs.
[01/16 11:57:15    28s] 
[01/16 11:57:15    28s] Reading DB technology information...
[01/16 11:57:15    28s] Finished reading DB technology information.
[01/16 11:57:15    28s] Reading floorplan and netlist information...
[01/16 11:57:15    28s] Finished reading floorplan and netlist information.
[01/16 11:57:15    28s] Read in 12 layers, 6 routing layers, 1 overlap layer
[01/16 11:57:15    28s] Read in 487 macros, 123 used
[01/16 11:57:15    28s] Read in 167 components
[01/16 11:57:15    28s]   114 core components: 114 unplaced, 0 placed, 0 fixed
[01/16 11:57:15    28s]   48 pad components: 0 unplaced, 16 placed, 32 fixed
[01/16 11:57:15    28s]   1 block/ring components: 0 unplaced, 0 placed, 1 fixed
[01/16 11:57:15    28s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[01/16 11:57:15    28s] Read in 23 logical pins
[01/16 11:57:15    28s] Read in 1 blockages
[01/16 11:57:15    28s] Read in 23 nets
[01/16 11:57:15    28s] Read in 2 special nets, 2 routed
[01/16 11:57:15    28s] Read in 238 terminals
[01/16 11:57:15    28s] 2 nets selected.
[01/16 11:57:15    28s] 
[01/16 11:57:15    28s] Begin power routing ...
[01/16 11:57:15    28s] CPU time for FollowPin 0 seconds
[01/16 11:57:15    28s] CPU time for FollowPin 0 seconds
[01/16 11:57:15    28s]   Number of Core ports routed: 520
[01/16 11:57:15    28s]   Number of Followpin connections: 260
[01/16 11:57:15    28s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1204.00 megs.
[01/16 11:57:15    28s] 
[01/16 11:57:15    28s] 
[01/16 11:57:15    28s] 
[01/16 11:57:15    28s]  Begin updating DB with routing results ...
[01/16 11:57:15    28s]  Updating DB with 34 via definition ...
[01/16 11:57:15    28s] 
sroute post-processing starts at Tue Jan 16 11:57:15 2018
The viaGen is rebuilding shadow vias for net GND.
[01/16 11:57:15    28s] sroute post-processing ends at Tue Jan 16 11:57:15 2018

sroute post-processing starts at Tue Jan 16 11:57:15 2018
The viaGen is rebuilding shadow vias for net VDD.
[01/16 11:57:15    28s] sroute post-processing ends at Tue Jan 16 11:57:15 2018
sroute: Total CPU time used = 0:0:0
[01/16 11:57:15    28s] sroute: Total Real time used = 0:0:1
[01/16 11:57:15    28s] sroute: Total Memory used = 5.29 megs
[01/16 11:57:15    28s] sroute: Total Peak Memory used = 632.43 megs
[01/16 11:57:32    29s] <CMD> setPlaceMode -prerouteAsObs {4 5 6}
[01/16 11:57:42    30s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[01/16 11:57:42    30s] <CMD> verifyGeometry
[01/16 11:57:42    30s]  *** Starting Verify Geometry (MEM: 633.4) ***
[01/16 11:57:42    30s] 
[01/16 11:57:42    30s]   VERIFY GEOMETRY ...... Starting Verification
[01/16 11:57:42    30s]   VERIFY GEOMETRY ...... Initializing
[01/16 11:57:42    30s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[01/16 11:57:42    30s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[01/16 11:57:42    30s]                   ...... bin size: 4160
[01/16 11:57:42    30s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[01/16 11:57:43    30s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[01/16 11:57:43    31s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[01/16 11:57:43    31s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[01/16 11:57:43    31s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[01/16 11:57:43    31s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[01/16 11:57:43    31s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[01/16 11:57:43    31s] VG: elapsed time: 1.00
[01/16 11:57:43    31s] Begin Summary ...
[01/16 11:57:43    31s]   Cells       : 0
[01/16 11:57:43    31s]   SameNet     : 0
[01/16 11:57:43    31s]   Wiring      : 0
[01/16 11:57:43    31s]   Antenna     : 0
[01/16 11:57:43    31s]   Short       : 0
[01/16 11:57:43    31s]   Overlap     : 0
[01/16 11:57:43    31s] End Summary
[01/16 11:57:43    31s] 
[01/16 11:57:43    31s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/16 11:57:43    31s] 
[01/16 11:57:43    31s] **********End: VERIFY GEOMETRY**********
[01/16 11:57:43    31s]  *** verify geometry (CPU: 0:00:01.1  MEM: 86.1M)
[01/16 11:57:43    31s] 
[01/16 11:57:43    31s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[01/16 11:58:10    32s] <CMD> verifyConnectivity -nets {VDD GND} -type special -error 1000 -warning 50
[01/16 11:58:10    32s] VERIFY_CONNECTIVITY use new engine.
[01/16 11:58:10    32s] 
[01/16 11:58:10    32s] ******** Start: VERIFY CONNECTIVITY ********
[01/16 11:58:10    32s] Start Time: Tue Jan 16 11:58:10 2018
[01/16 11:58:10    32s] 
[01/16 11:58:10    32s] Design Name: CHIP
[01/16 11:58:10    32s] Database Units: 1000
[01/16 11:58:10    32s] Design Boundary: (0.0000, 0.0000) (1681.2500, 1668.5800)
[01/16 11:58:10    32s] Error Limit = 1000; Warning Limit = 50
[01/16 11:58:10    32s] Check specified nets
[01/16 11:58:10    32s] *** Checking Net VDD
[01/16 11:58:10    32s] Net VDD: dangling Wire.
[01/16 11:58:10    32s] *** Checking Net GND
[01/16 11:58:10    32s] Net GND: dangling Wire.
[01/16 11:58:10    32s] 
[01/16 11:58:10    32s] Begin Summary 
[01/16 11:58:10    32s]     3 Problem(s) (ENCVFC-94): The net has dangling wire(s).
[01/16 11:58:10    32s]     3 total info(s) created.
[01/16 11:58:10    32s] End Summary
[01/16 11:58:10    32s] 
[01/16 11:58:10    32s] End Time: Tue Jan 16 11:58:10 2018
[01/16 11:58:10    32s] Time Elapsed: 0:00:00.0
[01/16 11:58:10    32s] 
[01/16 11:58:10    32s] ******** End: VERIFY CONNECTIVITY ********
[01/16 11:58:10    32s]   Verification Complete : 3 Viols.  0 Wrngs.
[01/16 11:58:10    32s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[01/16 11:58:10    32s] 
[01/16 11:58:13    32s] <CMD> panCenter 390.864 1356.843
[01/16 11:58:15    32s] <CMD> uiSetTool move
[01/16 11:58:15    32s] <CMD> uiSetTool select
[01/16 11:58:19    33s] <CMD> deselectAll
[01/16 11:58:19    33s] <CMD> selectWire 397.3000 1356.5700 399.3000 1460.6600 4 VDD
[01/16 11:58:20    33s] <CMD> deleteSelectedFromFPlan
[01/16 11:58:22    33s] <CMD> selectWire 395.0200 1356.5700 397.0200 1451.3800 4 GND
[01/16 11:58:22    33s] <CMD> deleteSelectedFromFPlan
[01/16 11:58:24    33s] <CMD> fit
[01/16 11:58:29    33s] <CMD> selectWire 397.3000 208.0300 399.3000 1157.7600 4 VDD
[01/16 11:58:30    33s] <CMD> deleteSelectedFromFPlan
[01/16 11:58:36    34s] <CMD> verifyConnectivity -nets {VDD GND} -type special -error 1000 -warning 50
[01/16 11:58:36    34s] VERIFY_CONNECTIVITY use new engine.
[01/16 11:58:36    34s] 
[01/16 11:58:36    34s] ******** Start: VERIFY CONNECTIVITY ********
[01/16 11:58:36    34s] Start Time: Tue Jan 16 11:58:36 2018
[01/16 11:58:36    34s] 
[01/16 11:58:36    34s] Design Name: CHIP
[01/16 11:58:36    34s] Database Units: 1000
[01/16 11:58:36    34s] Design Boundary: (0.0000, 0.0000) (1681.2500, 1668.5800)
[01/16 11:58:36    34s] Error Limit = 1000; Warning Limit = 50
[01/16 11:58:36    34s] Check specified nets
[01/16 11:58:36    34s] *** Checking Net VDD
[01/16 11:58:36    34s] *** Checking Net GND
[01/16 11:58:36    34s] 
[01/16 11:58:36    34s] Begin Summary 
[01/16 11:58:36    34s]   Found no problems or warnings.
[01/16 11:58:36    34s] End Summary
[01/16 11:58:36    34s] 
[01/16 11:58:36    34s] End Time: Tue Jan 16 11:58:36 2018
[01/16 11:58:36    34s] Time Elapsed: 0:00:00.0
[01/16 11:58:36    34s] 
[01/16 11:58:36    34s] ******** End: VERIFY CONNECTIVITY ********
[01/16 11:58:36    34s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/16 11:58:36    34s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[01/16 11:58:36    34s] 
[01/16 11:58:38    34s] <CMD> fit
[01/16 11:59:08    35s] <CMD> setPlaceMode -fp false
[01/16 11:59:08    35s] <CMD> placeDesign -noPrePlaceOpt
[01/16 11:59:08    35s] *** Starting placeDesign default flow ***
[01/16 11:59:08    35s] **INFO: Enable pre-place timing setting for timing analysis
[01/16 11:59:08    35s] Set Using Default Delay Limit as 101.
[01/16 11:59:08    35s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/16 11:59:08    35s] Set Default Net Delay as 0 ps.
[01/16 11:59:08    35s] Set Default Net Load as 0 pF. 
[01/16 11:59:08    35s] **INFO: Analyzing IO path groups for slack adjustment
[01/16 11:59:09    36s] Effort level <high> specified for reg2reg_tmp.19375 path_group
[01/16 11:59:09    36s] #################################################################################
[01/16 11:59:09    36s] # Design Stage: PreRoute
[01/16 11:59:09    36s] # Design Mode: 90nm
[01/16 11:59:09    36s] # Analysis Mode: MMMC non-OCV
[01/16 11:59:09    36s] # Extraction Mode: default
[01/16 11:59:09    36s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[01/16 11:59:09    36s] # Switching Delay Calculation Engine to AAE
[01/16 11:59:09    36s] #################################################################################
[01/16 11:59:09    36s] Calculate delays in BcWc mode...
[01/16 11:59:09    36s] Topological Sorting (CPU = 0:00:00.1, MEM = 718.5M, InitMEM = 718.5M)
[01/16 11:59:09    36s] AAE_INFO: Cdb files are: 
[01/16 11:59:09    36s]  	slow.cdb
[01/16 11:59:09    36s] 	fast.cdb
[01/16 11:59:09    36s]  
[01/16 11:59:15    37s] **WARN: (ENCESI-3086):	The following cell(s) will use the default parameters from the timing models because the characterized noise model(s) (cdB) could not be found: P8C , P4C , RA1SH , .
[01/16 11:59:19    40s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 11:59:19    40s] AAE_THRD: End delay calculation. (MEM=758.746 CPU=0:00:03.0 REAL=0:00:03.0)
[01/16 11:59:19    40s] *** CDM Built up (cpu=0:00:04.1  real=0:00:10.0  mem= 758.7M) ***
[01/16 11:59:20    41s] **INFO: Disable pre-place timing setting for timing analysis
[01/16 11:59:20    41s] Set Using Default Delay Limit as 1000.
[01/16 11:59:20    41s] Set Default Net Delay as 1000 ps.
[01/16 11:59:20    41s] Set Default Net Load as 0.5 pF. 
[01/16 11:59:20    41s] *** Starting "NanoPlace(TM) placement v#2 (mem=750.7M)" ...
[01/16 11:59:20    41s] **WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[01/16 11:59:20    41s] Type 'man ENCTS-403' for more detail.
[01/16 11:59:25    46s] *** Build Buffered Sizing Timing Model
[01/16 11:59:25    46s] (cpu=0:00:04.8 mem=750.7M) ***
[01/16 11:59:25    46s] *** Build Virtual Sizing Timing Model
[01/16 11:59:25    46s] (cpu=0:00:05.1 mem=750.7M) ***
[01/16 11:59:25    46s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/16 11:59:25    47s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[01/16 11:59:25    47s] Define the scan chains before using this option.
[01/16 11:59:25    47s] Type 'man ENCSP-9042' for more detail.
[01/16 11:59:26    47s] #std cell=24930 (0 fixed + 24930 movable) #block=1 (0 floating + 1 preplaced)
[01/16 11:59:26    47s] #ioInst=52 #net=25367 #term=99668 #term/net=3.93, #fixedIo=52, #floatIo=0, #fixedPin=23, #floatPin=0
[01/16 11:59:26    47s] stdCell: 24930 single + 0 double + 0 multi
[01/16 11:59:26    47s] Total standard cell length = 111.9235 (mm), area = 0.5641 (mm^2)
[01/16 11:59:26    47s] Core basic site is umc6site
[01/16 11:59:26    47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 11:59:26    47s] Average module density = 0.637.
[01/16 11:59:26    47s] Density for the design = 0.637.
[01/16 11:59:26    47s]        = stdcell_area 169581 sites (564094 um^2) / alloc_area 266118 sites (885216 um^2).
[01/16 11:59:26    47s] Pin Density = 0.547.
[01/16 11:59:26    47s]             = total # of pins 99668 / total Instance area 182164.
[01/16 11:59:26    47s] === lastAutoLevel = 9 
[01/16 11:59:29    51s] Clock gating cells determined by native netlist tracing.
[01/16 11:59:29    51s] Effort level <high> specified for reg2reg path_group
[01/16 11:59:32    52s] Iteration  1: Total net bbox = 3.535e+04 (1.96e+04 1.57e+04)
[01/16 11:59:32    52s]               Est.  stn bbox = 4.424e+04 (2.37e+04 2.05e+04)
[01/16 11:59:32    52s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 815.4M
[01/16 11:59:32    52s] Iteration  2: Total net bbox = 3.535e+04 (1.96e+04 1.57e+04)
[01/16 11:59:32    52s]               Est.  stn bbox = 4.424e+04 (2.37e+04 2.05e+04)
[01/16 11:59:32    52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 815.4M
[01/16 11:59:38    58s] Iteration  3: Total net bbox = 2.685e+05 (1.35e+05 1.34e+05)
[01/16 11:59:38    58s]               Est.  stn bbox = 3.607e+05 (1.81e+05 1.80e+05)
[01/16 11:59:38    58s]               cpu = 0:00:05.5 real = 0:00:06.0 mem = 823.0M
[01/16 11:59:38    58s] Total number of setup views is 1.
[01/16 11:59:38    58s] Total number of active setup views is 1.
[01/16 11:59:56    76s] Iteration  4: Total net bbox = 1.049e+06 (5.57e+05 4.91e+05)
[01/16 11:59:56    76s]               Est.  stn bbox = 1.496e+06 (7.92e+05 7.04e+05)
[01/16 11:59:56    76s]               cpu = 0:00:17.6 real = 0:00:18.0 mem = 831.0M
[01/16 12:00:13    92s] Iteration  5: Total net bbox = 1.358e+06 (7.23e+05 6.36e+05)
[01/16 12:00:13    92s]               Est.  stn bbox = 1.918e+06 (1.02e+06 9.01e+05)
[01/16 12:00:13    92s]               cpu = 0:00:16.5 real = 0:00:17.0 mem = 828.6M
[01/16 12:00:33   112s] Iteration  6: Total net bbox = 1.426e+06 (7.65e+05 6.61e+05)
[01/16 12:00:33   112s]               Est.  stn bbox = 2.013e+06 (1.08e+06 9.37e+05)
[01/16 12:00:33   112s]               cpu = 0:00:19.4 real = 0:00:20.0 mem = 831.4M
[01/16 12:00:34   112s] Congestion driven padding in post-place stage.
[01/16 12:00:34   112s] Congestion driven padding increases utilization from 0.637 to 0.794
[01/16 12:00:34   112s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 831.4M
[01/16 12:00:38   117s] Iteration  7: Total net bbox = 1.436e+06 (7.76e+05 6.60e+05)
[01/16 12:00:38   117s]               Est.  stn bbox = 2.027e+06 (1.09e+06 9.38e+05)
[01/16 12:00:38   117s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 834.2M
[01/16 12:00:42   120s] nrCritNet: 0.00% ( 0 / 25367 ) cutoffSlk: 214748364.7ps stdDelay: 57.6ps
[01/16 12:00:46   124s] nrCritNet: 0.00% ( 0 / 25367 ) cutoffSlk: 214748364.7ps stdDelay: 57.6ps
[01/16 12:00:46   124s] Iteration  8: Total net bbox = 1.436e+06 (7.76e+05 6.60e+05)
[01/16 12:00:46   124s]               Est.  stn bbox = 2.027e+06 (1.09e+06 9.38e+05)
[01/16 12:00:46   124s]               cpu = 0:00:07.8 real = 0:00:08.0 mem = 834.2M
[01/16 12:01:10   148s] Congestion driven padding in post-place stage.
[01/16 12:01:10   148s] Congestion driven padding increases utilization from 0.637 to 0.794
[01/16 12:01:10   148s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 830.4M
[01/16 12:01:12   149s] Iteration  9: Total net bbox = 1.455e+06 (7.80e+05 6.75e+05)
[01/16 12:01:12   149s]               Est.  stn bbox = 2.056e+06 (1.10e+06 9.57e+05)
[01/16 12:01:12   149s]               cpu = 0:00:24.7 real = 0:00:26.0 mem = 833.3M
[01/16 12:01:16   153s] nrCritNet: 0.00% ( 0 / 25367 ) cutoffSlk: 214748364.7ps stdDelay: 57.6ps
[01/16 12:01:20   157s] nrCritNet: 0.00% ( 0 / 25367 ) cutoffSlk: 214748364.7ps stdDelay: 57.6ps
[01/16 12:01:20   157s] Iteration 10: Total net bbox = 1.455e+06 (7.80e+05 6.75e+05)
[01/16 12:01:20   157s]               Est.  stn bbox = 2.056e+06 (1.10e+06 9.57e+05)
[01/16 12:01:20   157s]               cpu = 0:00:07.8 real = 0:00:08.0 mem = 833.3M
[01/16 12:01:44   180s] Congestion driven padding in post-place stage.
[01/16 12:01:44   180s] Congestion driven padding increases utilization from 0.637 to 0.794
[01/16 12:01:44   180s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 831.6M
[01/16 12:01:51   187s] Iteration 11: Total net bbox = 1.464e+06 (7.85e+05 6.79e+05)
[01/16 12:01:51   187s]               Est.  stn bbox = 2.065e+06 (1.11e+06 9.60e+05)
[01/16 12:01:51   187s]               cpu = 0:00:30.2 real = 0:00:31.0 mem = 834.6M
[01/16 12:01:55   191s] nrCritNet: 0.00% ( 0 / 25367 ) cutoffSlk: 214748364.7ps stdDelay: 57.6ps
[01/16 12:01:59   195s] nrCritNet: 0.00% ( 0 / 25367 ) cutoffSlk: 214748364.7ps stdDelay: 57.6ps
[01/16 12:01:59   195s] Iteration 12: Total net bbox = 1.464e+06 (7.85e+05 6.79e+05)
[01/16 12:01:59   195s]               Est.  stn bbox = 2.065e+06 (1.11e+06 9.60e+05)
[01/16 12:01:59   195s]               cpu = 0:00:07.8 real = 0:00:08.0 mem = 834.6M
[01/16 12:02:34   228s] Iteration 13: Total net bbox = 1.494e+06 (7.92e+05 7.01e+05)
[01/16 12:02:34   228s]               Est.  stn bbox = 2.086e+06 (1.11e+06 9.80e+05)
[01/16 12:02:34   228s]               cpu = 0:00:33.4 real = 0:00:35.0 mem = 838.1M
[01/16 12:02:34   228s] Iteration 14: Total net bbox = 1.494e+06 (7.92e+05 7.01e+05)
[01/16 12:02:34   228s]               Est.  stn bbox = 2.086e+06 (1.11e+06 9.80e+05)
[01/16 12:02:34   228s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 838.1M
[01/16 12:02:34   229s] Iteration 15: Total net bbox = 1.494e+06 (7.92e+05 7.01e+05)
[01/16 12:02:34   229s]               Est.  stn bbox = 2.086e+06 (1.11e+06 9.80e+05)
[01/16 12:02:34   229s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 838.1M
[01/16 12:02:34   229s] *** cost = 1.494e+06 (7.92e+05 7.01e+05) (cpu for global=0:02:58) real=0:03:05***
[01/16 12:02:34   229s] Info: 2 clock gating cells identified, 0 (on average) moved
[01/16 12:02:34   229s] Core Placement runtime cpu: 0:02:31 real: 0:02:37
[01/16 12:02:34   229s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[01/16 12:02:34   229s] Type 'man ENCSP-9025' for more detail.
[01/16 12:02:35   229s] Core basic site is umc6site
[01/16 12:02:35   229s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 12:02:35   229s] *** Starting refinePlace (0:03:49 mem=782.4M) ***
[01/16 12:02:35   229s] Total net length = 1.494e+06 (7.924e+05 7.013e+05) (ext = 0.000e+00)
[01/16 12:02:35   229s] Starting refinePlace ...
[01/16 12:02:35   229s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/16 12:02:38   233s]   Spread Effort: high, pre-route mode, useDDP on.
[01/16 12:02:38   233s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.9, real=0:00:03.0, mem=794.3MB) @(0:03:49 - 0:03:53).
[01/16 12:02:38   233s] Move report: preRPlace moves 24930 insts, mean move: 1.55 um, max move: 11.28 um
[01/16 12:02:38   233s] 	Max move on inst (CNN/U28128): (473.02, 855.98) --> (477.84, 849.52)
[01/16 12:02:38   233s] 	Length: 3 sites, height: 1 rows, site name: umc6site, cell type: INVXL
[01/16 12:02:38   233s] 	Violation at original loc: Placement Blockage Violation
[01/16 12:02:38   233s] wireLenOptFixPriorityInst 0 inst fixed
[01/16 12:02:38   233s] Placement tweakage begins.
[01/16 12:02:39   233s] wire length = 2.086e+06
[01/16 12:02:42   237s] wire length = 2.042e+06
[01/16 12:02:42   237s] Placement tweakage ends.
[01/16 12:02:42   237s] Move report: tweak moves 6929 insts, mean move: 7.57 um, max move: 52.26 um
[01/16 12:02:42   237s] 	Max move on inst (CNN/U18941): (700.92, 925.12) --> (673.86, 899.92)
[01/16 12:02:42   237s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.9, real=0:00:04.0, mem=794.3MB) @(0:03:53 - 0:03:57).
[01/16 12:02:43   237s] Move report: legalization moves 52 insts, mean move: 3.90 um, max move: 11.22 um
[01/16 12:02:43   237s] 	Max move on inst (CNN/U35347): (786.06, 1187.20) --> (774.84, 1187.20)
[01/16 12:02:43   237s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=794.3MB) @(0:03:57 - 0:03:57).
[01/16 12:02:43   237s] Move report: Detail placement moves 24930 insts, mean move: 3.34 um, max move: 49.59 um
[01/16 12:02:43   237s] 	Max move on inst (CNN/U20596): (679.48, 944.93) --> (704.22, 920.08)
[01/16 12:02:43   237s] 	Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 794.3MB
[01/16 12:02:43   237s] Statistics of distance of Instance movement in refine placement:
[01/16 12:02:43   237s]   maximum (X+Y) =        49.59 um
[01/16 12:02:43   237s]   inst (CNN/U20596) with max move: (679.484, 944.93) -> (704.22, 920.08)
[01/16 12:02:43   237s]   mean    (X+Y) =         3.34 um
[01/16 12:02:43   237s] Total instances flipped for WireLenOpt: 1804
[01/16 12:02:43   237s] Summary Report:
[01/16 12:02:43   237s] Instances move: 24930 (out of 24930 movable)
[01/16 12:02:43   237s] Mean displacement: 3.34 um
[01/16 12:02:43   237s] Max displacement: 49.59 um (Instance: CNN/U20596) (679.484, 944.93) -> (704.22, 920.08)
[01/16 12:02:43   237s] 	Length: 4 sites, height: 1 rows, site name: umc6site, cell type: INVX4
[01/16 12:02:43   237s] 	Violation at original loc: Placement Blockage Violation
[01/16 12:02:43   237s] Total instances moved : 24930
[01/16 12:02:43   237s] Total net length = 1.467e+06 (7.651e+05 7.020e+05) (ext = 0.000e+00)
[01/16 12:02:43   237s] Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 794.3MB
[01/16 12:02:43   237s] [CPU] RefinePlace/total (cpu=0:00:08.0, real=0:00:08.0, mem=794.3MB) @(0:03:49 - 0:03:57).
[01/16 12:02:43   237s] *** Finished refinePlace (0:03:57 mem=794.3M) ***
[01/16 12:02:43   237s] Total net length = 1.466e+06 (7.630e+05 7.033e+05) (ext = 0.000e+00)
[01/16 12:02:43   237s] *** End of Placement (cpu=0:03:16, real=0:03:23, mem=794.3M) ***
[01/16 12:02:43   237s] Core basic site is umc6site
[01/16 12:02:43   237s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 12:02:43   237s] default core: bins with density >  0.75 = 4.75 % ( 23 / 484 )
[01/16 12:02:43   237s] Density distribution unevenness ratio = 6.247%
[01/16 12:02:43   237s] *** Free Virtual Timing Model ...(mem=794.3M)
[01/16 12:02:43   237s] Starting IO pin assignment...
[01/16 12:02:43   237s] Starting congestion repair ...
[01/16 12:02:43   237s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[01/16 12:02:43   237s] *** Starting trialRoute (mem=794.3M) ***
[01/16 12:02:43   237s] 
[01/16 12:02:43   237s] There are 0 guide points passed to trialRoute for fixed pins.
[01/16 12:02:43   237s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[01/16 12:02:43   237s] **WARN: (ENCTR-2325):	There are 23 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[01/16 12:02:43   237s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[01/16 12:02:43   237s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[01/16 12:02:43   237s] Type 'man ENCTR-2325' for more detail.
[01/16 12:02:43   237s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[01/16 12:02:43   237s] Options:  -noPinGuide
[01/16 12:02:43   237s] 
[01/16 12:02:43   237s] Nr of prerouted/Fixed nets = 23
[01/16 12:02:43   238s] routingBox: (330 280) (1680690 1668520)
[01/16 12:02:43   238s] coreBox:    (295020 295120) (1386350 1373680)
[01/16 12:02:43   238s] Number of multi-gpin terms=4986, multi-gpins=10127, moved blk term=8/8
[01/16 12:02:44   238s] 
[01/16 12:02:44   238s] Phase 1a route (0:00:00.4 794.3M):
[01/16 12:02:44   238s] Est net length = 1.956e+06um = 9.976e+05H + 9.580e+05V
[01/16 12:02:44   238s] Usage: (19.1%H 18.1%V) = (1.116e+06um 1.379e+06um) = (337184 273567)
[01/16 12:02:44   238s] Obstruct: 45341 = 22769 (17.7%H) + 22572 (17.5%V)
[01/16 12:02:44   238s] Overflow: 19 = 4 (0.00% H) + 14 (0.01% V)
[01/16 12:02:44   238s] 
[01/16 12:02:44   238s] Phase 1b route (0:00:00.2 794.3M):
[01/16 12:02:44   238s] Usage: (19.1%H 18.1%V) = (1.113e+06um 1.379e+06um) = (336228 273567)
[01/16 12:02:44   238s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:02:44   238s] 
[01/16 12:02:44   239s] Phase 1c route (0:00:00.2 794.3M):
[01/16 12:02:44   239s] Usage: (19.0%H 18.1%V) = (1.110e+06um 1.378e+06um) = (335345 273477)
[01/16 12:02:44   239s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:02:44   239s] 
[01/16 12:02:44   239s] Phase 1d route (0:00:00.2 794.3M):
[01/16 12:02:44   239s] Usage: (19.0%H 18.1%V) = (1.110e+06um 1.378e+06um) = (335345 273474)
[01/16 12:02:44   239s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:02:44   239s] 
[01/16 12:02:44   239s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:01.0 794.3M)

[01/16 12:02:44   239s] 
[01/16 12:02:44   239s] Phase 1e route (0:00:00.1 794.3M):
[01/16 12:02:44   239s] Usage: (19.0%H 18.1%V) = (1.110e+06um 1.378e+06um) = (335345 273474)
[01/16 12:02:44   239s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:02:44   239s] 
[01/16 12:02:44   239s] Overflow: 0.00% H + 0.00% V (0:00:00.1 794.3M)

[01/16 12:02:44   239s] Usage: (19.0%H 18.1%V) = (1.110e+06um 1.378e+06um) = (335345 273474)
[01/16 12:02:44   239s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:02:44   239s] 
[01/16 12:02:44   239s] Congestion distribution:
[01/16 12:02:44   239s] 
[01/16 12:02:44   239s] Remain	cntH		cntV
[01/16 12:02:44   239s] --------------------------------------
[01/16 12:02:44   239s] --------------------------------------
[01/16 12:02:44   239s]   0:	0	 0.00%	11	 0.01%
[01/16 12:02:44   239s]   1:	30	 0.03%	85	 0.08%
[01/16 12:02:44   239s]   2:	235	 0.22%	505	 0.47%
[01/16 12:02:44   239s]   3:	355	 0.33%	3610	 3.39%
[01/16 12:02:44   239s]   4:	1420	 1.34%	3365	 3.16%
[01/16 12:02:44   239s]   5:	104119	98.08%	98780	92.88%
[01/16 12:02:44   239s] 
[01/16 12:02:44   239s] Global route (cpu=1.1s real=1.1s 794.3M)
[01/16 12:02:46   240s] 
[01/16 12:02:46   240s] 
[01/16 12:02:46   240s] *** After '-updateRemainTrks' operation: 
[01/16 12:02:46   240s] 
[01/16 12:02:46   240s] Usage: (19.8%H 19.0%V) = (1.156e+06um 1.449e+06um) = (349115 287488)
[01/16 12:02:46   240s] Overflow: 47 = 3 (0.00% H) + 44 (0.04% V)
[01/16 12:02:46   240s] 
[01/16 12:02:46   240s] Phase 1l Overflow: 0.00% H + 0.04% V (0:00:01.4 794.3M)

[01/16 12:02:46   240s] 
[01/16 12:02:46   240s] Congestion distribution:
[01/16 12:02:46   240s] 
[01/16 12:02:46   240s] Remain	cntH		cntV
[01/16 12:02:46   240s] --------------------------------------
[01/16 12:02:46   240s]  -3:	0	 0.00%	2	 0.00%
[01/16 12:02:46   240s]  -2:	0	 0.00%	5	 0.00%
[01/16 12:02:46   240s]  -1:	3	 0.00%	33	 0.03%
[01/16 12:02:46   240s] --------------------------------------
[01/16 12:02:46   240s]   0:	8	 0.01%	153	 0.14%
[01/16 12:02:46   240s]   1:	88	 0.08%	383	 0.36%
[01/16 12:02:46   240s]   2:	448	 0.42%	1139	 1.07%
[01/16 12:02:46   240s]   3:	674	 0.63%	4320	 4.06%
[01/16 12:02:46   240s]   4:	1679	 1.58%	3669	 3.45%
[01/16 12:02:46   240s]   5:	103259	97.27%	96652	90.88%
[01/16 12:02:46   240s] 
[01/16 12:02:46   240s] 
[01/16 12:02:46   240s] *** Completed Phase 1 route (0:00:02.9 794.3M) ***
[01/16 12:02:46   240s] 
[01/16 12:02:46   240s] 
[01/16 12:02:46   240s] ** np local hotspot detection info verbose **
[01/16 12:02:46   240s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[01/16 12:02:46   240s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[01/16 12:02:46   240s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[01/16 12:02:46   240s] 
[01/16 12:02:48   243s] 
[01/16 12:02:48   243s] Total length: 2.018e+06um, number of vias: 220009
[01/16 12:02:48   243s] M1(H) length: 2.490e+00um, number of vias: 99613
[01/16 12:02:48   243s] M2(V) length: 4.496e+05um, number of vias: 87226
[01/16 12:02:48   243s] M3(H) length: 6.667e+05um, number of vias: 22581
[01/16 12:02:48   243s] M4(V) length: 4.718e+05um, number of vias: 8275
[01/16 12:02:48   243s] M5(H) length: 3.296e+05um, number of vias: 2314
[01/16 12:02:48   243s] M6(V) length: 1.001e+05um
[01/16 12:02:48   243s] *** Completed Phase 2 route (0:00:02.3 794.3M) ***
[01/16 12:02:48   243s] 
[01/16 12:02:48   243s] *** Finished all Phases (cpu=0:00:05.3 mem=794.3M) ***
[01/16 12:02:49   243s] dbSprFixZeroViaCodes runtime= 0:00:00.1
[01/16 12:02:49   243s] Peak Memory Usage was 794.3M 
[01/16 12:02:49   243s] TrialRoute+GlbRouteEst total runtime= +0:00:05.7 = 0:00:06.5
[01/16 12:02:49   243s]   TrialRoute full (called once) runtime= 0:00:05.7
[01/16 12:02:49   243s]   GlbRouteEst (called 3x) runtime= 0:00:00.8
[01/16 12:02:49   243s] *** Finished trialRoute (cpu=0:00:05.6 mem=794.3M) ***
[01/16 12:02:49   243s] 
[01/16 12:02:49   243s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/16 12:02:49   243s] 
[01/16 12:02:49   243s] ** np local hotspot detection info verbose **
[01/16 12:02:49   243s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[01/16 12:02:49   243s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[01/16 12:02:49   243s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[01/16 12:02:49   243s] 
[01/16 12:02:49   243s] describeCongestion: hCong = 0.00 vCong = 0.00
[01/16 12:02:49   243s] Trial Route Overflow 0.002826(H) 0.040933(V).
[01/16 12:02:49   243s] Start repairing congestion with level 1.
[01/16 12:02:49   243s] Skipped repairing congestion.
[01/16 12:02:49   243s] End of congRepair (cpu=0:00:05.7, real=0:00:06.0)
[01/16 12:02:49   243s] *** Finishing placeDesign default flow ***
[01/16 12:02:49   243s] **placeDesign ... cpu = 0: 3:28, real = 0: 3:41, mem = 774.4M **
[01/16 12:02:49   243s] 
[01/16 12:02:49   243s] *** Summary of all messages that are not suppressed in this session:
[01/16 12:02:49   243s] Severity  ID               Count  Summary                                  
[01/16 12:02:49   243s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[01/16 12:02:49   243s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[01/16 12:02:49   243s] WARNING   ENCESI-3086          1  The following cell(s) will use the defau...
[01/16 12:02:49   243s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[01/16 12:02:49   243s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[01/16 12:02:49   243s] WARNING   ENCTR-2325           1  There are %d nets connecting a pad term ...
[01/16 12:02:49   243s] *** Message Summary: 6 warning(s), 0 error(s)
[01/16 12:02:49   243s] 
[01/16 12:03:35   245s] <CMD> setDrawView place
[01/16 12:03:36   245s] <CMD> setDrawView fplan
[01/16 12:03:52   246s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/16 12:03:52   246s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[01/16 12:03:52   246s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[01/16 12:03:52   246s] *** Starting trialRoute (mem=778.9M) ***
[01/16 12:03:52   246s] 
[01/16 12:03:52   246s] There are 0 guide points passed to trialRoute for fixed pins.
[01/16 12:03:52   246s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[01/16 12:03:52   246s] Start to check current routing status for nets...
[01/16 12:03:52   246s] All nets are already routed correctly.
[01/16 12:03:52   246s] TrialRoute+GlbRouteEst total runtime= +0:00:00.2 = 0:00:06.7
[01/16 12:03:52   246s]   TrialRoute full (called once) runtime= 0:00:05.7
[01/16 12:03:52   246s]   TrialRoute check only (called once) runtime= 0:00:00.2
[01/16 12:03:52   246s]   GlbRouteEst (called 3x) runtime= 0:00:00.8
[01/16 12:03:52   246s] *** Finishing trialRoute (mem=778.9M) ***
[01/16 12:03:52   246s] 
[01/16 12:03:52   246s] Extraction called for design 'CHIP' of instances=24983 and nets=25373 using extraction engine 'preRoute' .
[01/16 12:03:52   246s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:03:52   246s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:03:52   246s] PreRoute RC Extraction called for design CHIP.
[01/16 12:03:52   246s] RC Extraction called in multi-corner(1) mode.
[01/16 12:03:52   246s] RCMode: PreRoute
[01/16 12:03:52   246s]       RC Corner Indexes            0   
[01/16 12:03:52   246s] Capacitance Scaling Factor   : 1.00000 
[01/16 12:03:52   246s] Resistance Scaling Factor    : 1.00000 
[01/16 12:03:52   246s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 12:03:52   246s] Clock Res. Scaling Factor    : 1.00000 
[01/16 12:03:52   246s] Shrink Factor                : 1.00000
[01/16 12:03:52   246s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/16 12:03:52   246s] Using capacitance table file ...
[01/16 12:03:52   246s] Updating RC grid for preRoute extraction ...
[01/16 12:03:52   246s] Initializing multi-corner capacitance tables ... 
[01/16 12:03:52   246s] Initializing multi-corner resistance tables ...
[01/16 12:03:52   246s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 778.906M)
[01/16 12:03:52   246s] Effort level <high> specified for reg2reg path_group
[01/16 12:03:53   247s] Found active setup analysis view av_func_mode_max
[01/16 12:03:53   247s] Found active hold analysis view av_func_mode_min
[01/16 12:03:58   252s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:03:58   252s] AAE_THRD: End delay calculation. (MEM=846.422 CPU=0:00:04.2 REAL=0:00:04.0)
[01/16 12:04:01   254s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -17.145 | -17.145 | -12.621 |
|           TNS (ns):|-21552.1 |-21503.8 |-17876.3 |
|    Violating Paths:|  2577   |  2577   |  2546   |
|          All Paths:|  5354   |  2675   |  5352   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    278 (278)     |  -13.073   |    279 (279)     |
|   max_tran     |   437 (14309)    |  -11.629   |   437 (14309)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.134%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
Reported timing to dir timingReports
[01/16 12:04:01   254s] Total CPU time: 8.6 sec
[01/16 12:04:01   254s] Total Real time: 9.0 sec
[01/16 12:04:01   254s] Total Memory Usage: 811.265625 Mbytes
[01/16 12:05:15   257s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[01/16 12:05:15   257s] <CMD> optDesign -preCTS
[01/16 12:05:15   257s] Core basic site is umc6site
[01/16 12:05:15   257s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 12:05:15   257s] GigaOpt running with 1 threads.
[01/16 12:05:16   258s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 821.3M, totSessionCpu=0:04:18 **
[01/16 12:05:16   258s] Added -handlePreroute to trialRouteMode
[01/16 12:05:16   258s] *** optDesign -preCTS ***
[01/16 12:05:16   258s] DRC Margin: user margin 0.0; extra margin 0.2
[01/16 12:05:16   258s] Setup Target Slack: user slack 0; extra slack 0.1
[01/16 12:05:16   258s] Hold Target Slack: user slack 0
[01/16 12:05:16   258s] Include MVT Delays for Hold Opt
[01/16 12:05:16   258s] Multi-VT timing optimization disabled based on library information.
[01/16 12:05:16   258s] *** Starting trialRoute (mem=826.3M) ***
[01/16 12:05:16   258s] 
[01/16 12:05:16   258s] There are 0 guide points passed to trialRoute for fixed pins.
[01/16 12:05:16   258s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[01/16 12:05:16   258s] Start to check current routing status for nets...
[01/16 12:05:16   258s] All nets are already routed correctly.
[01/16 12:05:16   258s] TrialRoute+GlbRouteEst total runtime= +0:00:00.2 = 0:00:06.9
[01/16 12:05:16   258s]   TrialRoute full (called once) runtime= 0:00:05.7
[01/16 12:05:16   258s]   TrialRoute check only (called 2x) runtime= 0:00:00.4
[01/16 12:05:16   258s]   GlbRouteEst (called 3x) runtime= 0:00:00.8
[01/16 12:05:16   258s] *** Finishing trialRoute (mem=826.3M) ***
[01/16 12:05:16   258s] 
[01/16 12:05:16   258s] Found active setup analysis view av_func_mode_max
[01/16 12:05:16   258s] Found active hold analysis view av_func_mode_min
[01/16 12:05:18   260s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -17.145 |
|           TNS (ns):|-21552.1 |
|    Violating Paths:|  2577   |
|          All Paths:|  5354   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    278 (278)     |  -13.073   |    279 (279)     |
|   max_tran     |   437 (14309)    |  -11.629   |   437 (14309)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.134%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 820.3M, totSessionCpu=0:04:21 **
[01/16 12:05:18   260s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[01/16 12:05:19   260s] *** Starting optimizing excluded clock nets MEM= 820.3M) ***
[01/16 12:05:19   260s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 820.3M) ***
[01/16 12:05:19   261s] Info: 23 top-level, potential tri-state nets excluded from IPO operation.
[01/16 12:05:19   261s] Info: 23 io nets excluded
[01/16 12:05:20   261s] Info: 3 clock nets excluded from IPO operation.
[01/16 12:05:20   262s] *info: There are 15 candidate Buffer cells
[01/16 12:05:20   262s] *info: There are 17 candidate Inverter cells
[01/16 12:05:21   263s] 
[01/16 12:05:21   263s] Netlist preparation processing... 
[01/16 12:05:21   263s] Removed 0 instance
[01/16 12:05:21   263s] *info: Marking 0 isolation instances dont touch
[01/16 12:05:21   263s] *info: Marking 0 level shifter instances dont touch
[01/16 12:05:21   263s] **optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 887.8M, totSessionCpu=0:04:24 **
[01/16 12:05:22   264s] Begin: GigaOpt high fanout net optimization
[01/16 12:05:22   264s] Info: 23 top-level, potential tri-state nets excluded from IPO operation.
[01/16 12:05:22   264s] Info: 23 io nets excluded
[01/16 12:05:22   264s] Info: 3 clock nets excluded from IPO operation.
[01/16 12:05:26   268s] End: GigaOpt high fanout net optimization
[01/16 12:05:26   268s] Begin: GigaOpt DRV Optimization
[01/16 12:05:26   268s] Info: 23 top-level, potential tri-state nets excluded from IPO operation.
[01/16 12:05:26   268s] Info: 23 io nets excluded
[01/16 12:05:26   268s] Info: 3 clock nets excluded from IPO operation.
[01/16 12:05:28   270s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 12:05:28   270s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
[01/16 12:05:28   270s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 12:05:28   270s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
[01/16 12:05:28   270s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 12:05:28   270s] |   706   | 17223   |   398   |    398  |     0   |     0   |     0   |     0   | -17.14 |          0|          0|  63.13  |            |           |
[01/16 12:06:13   314s] |     5   |    88   |     0   |      0  |     0   |     0   |     0   |     0   | -9.45 |        135|        604|  63.67  |   0:00:45.0|    1033.2M|
[01/16 12:06:13   314s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 12:06:13   314s] 
[01/16 12:06:13   314s] *** Finish DRV Fixing (cpu=0:00:44.4 real=0:00:46.0 mem=1033.2M) ***
[01/16 12:06:13   314s] 
[01/16 12:06:13   314s] End: GigaOpt DRV Optimization
[01/16 12:06:13   314s] **optDesign ... cpu = 0:00:56, real = 0:00:57, mem = 937.8M, totSessionCpu=0:05:14 **
[01/16 12:06:13   314s] Begin: GigaOpt Global Optimization
[01/16 12:06:13   314s] Info: 23 top-level, potential tri-state nets excluded from IPO operation.
[01/16 12:06:13   314s] Info: 23 io nets excluded
[01/16 12:06:13   314s] Info: 3 clock nets excluded from IPO operation.
[01/16 12:06:14   315s] *info: 23 io nets excluded
[01/16 12:06:14   315s] Info: 23 top-level, potential tri-state nets excluded from IPO operation.
[01/16 12:06:14   315s] *info: 3 clock nets excluded
[01/16 12:06:14   315s] *info: 2 special nets excluded.
[01/16 12:06:14   315s] *info: 4 external nets with a tri-state driver excluded.
[01/16 12:06:14   315s] *info: 19 multi-driver nets excluded.
[01/16 12:06:14   315s] *info: 2 no-driver nets excluded.
[01/16 12:06:18   319s] ** GigaOpt Global Opt WNS Slack -9.452  TNS Slack -11764.090 
[01/16 12:06:18   319s] +--------+----------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:06:18   319s] |  WNS   |   TNS    | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|           End Point           |
[01/16 12:06:18   319s] +--------+----------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:06:18   319s] |  -9.452|-11764.090|    63.67%|   0:00:00.0| 1033.2M|av_func_mode_max|  default| CNN/conv_2_reg_19__14_/D      |
[01/16 12:06:36   337s] |  -9.470| -9727.171|    66.65%|   0:00:18.0| 1060.6M|av_func_mode_max|  default| CNN/conv_2_reg_19__14_/D      |
[01/16 12:07:07   368s] |  -3.616| -1395.029|    70.41%|   0:00:31.0| 1065.9M|av_func_mode_max|  default| CNN/conv_2_reg_20__14_/D      |
[01/16 12:07:26   387s] |  -1.241|  -144.270|    71.47%|   0:00:19.0| 1065.9M|av_func_mode_max|  default| CNN/conv_1_reg_31__13_/D      |
[01/16 12:07:31   392s] |  -1.212|  -134.671|    71.49%|   0:00:05.0| 1065.9M|av_func_mode_max|  default| CNN/conv_1_reg_31__13_/D      |
[01/16 12:07:36   397s] |  -0.637|   -27.745|    72.26%|   0:00:05.0| 1065.9M|av_func_mode_max|  default| CNN/conv_2_reg_21__14_/D      |
[01/16 12:07:36   397s] +--------+----------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:07:36   397s] 
[01/16 12:07:36   397s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:18 real=0:01:18 mem=1065.9M) ***
[01/16 12:07:36   397s] 
[01/16 12:07:36   397s] *** Finish pre-CTS Setup Fixing (cpu=0:01:18 real=0:01:18 mem=1065.9M) ***
[01/16 12:07:36   397s] ** GigaOpt Global Opt End WNS Slack -0.637  TNS Slack -27.745 
[01/16 12:07:37   397s] End: GigaOpt Global Optimization
[01/16 12:07:37   397s] **optDesign ... cpu = 0:02:19, real = 0:02:21, mem = 953.6M, totSessionCpu=0:06:37 **
[01/16 12:07:37   397s] *** Timing NOT met, worst failing slack is -0.637
[01/16 12:07:37   397s] *** Check timing (0:00:00.0)
[01/16 12:07:37   397s] Info: 23 top-level, potential tri-state nets excluded from IPO operation.
[01/16 12:07:37   397s] Info: 23 io nets excluded
[01/16 12:07:37   397s] Info: 3 clock nets excluded from IPO operation.
[01/16 12:07:37   397s] Begin: Area Reclaim Optimization
[01/16 12:07:38   398s] Reclaim Optimization WNS Slack -0.637  TNS Slack -27.745 Density 72.26
[01/16 12:07:38   398s] +----------+---------+--------+--------+------------+--------+
[01/16 12:07:38   398s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/16 12:07:38   398s] +----------+---------+--------+--------+------------+--------+
[01/16 12:07:38   398s] |    72.26%|        -|  -0.637| -27.745|   0:00:00.0| 1051.0M|
[01/16 12:07:38   398s] |    72.26%|        0|  -0.637| -27.745|   0:00:00.0| 1051.0M|
[01/16 12:07:51   411s] |    70.75%|      637|  -0.496| -17.835|   0:00:13.0| 1051.0M|
[01/16 12:08:16   435s] |    68.10%|     1650|  -0.282|  -2.214|   0:00:25.0| 1072.1M|
[01/16 12:08:19   438s] |    68.01%|      106|  -0.283|  -2.231|   0:00:03.0| 1072.1M|
[01/16 12:08:19   439s] |    68.01%|        2|  -0.283|  -2.231|   0:00:00.0| 1072.1M|
[01/16 12:08:20   439s] |    68.01%|        0|  -0.283|  -2.231|   0:00:01.0| 1072.1M|
[01/16 12:08:20   439s] +----------+---------+--------+--------+------------+--------+
[01/16 12:08:20   439s] Reclaim Optimization End WNS Slack -0.283  TNS Slack -2.231 Density 68.01
[01/16 12:08:20   439s] 
[01/16 12:08:20   439s] ** Summary: Restruct = 0 Buffer Deletion = 589 Declone = 48 Resize = 1720 **
[01/16 12:08:20   439s] --------------------------------------------------------------
[01/16 12:08:20   439s] |                                   | Total     | Sequential |
[01/16 12:08:20   439s] --------------------------------------------------------------
[01/16 12:08:20   439s] | Num insts resized                 |    1632  |       2    |
[01/16 12:08:20   439s] | Num insts undone                  |      35  |       0    |
[01/16 12:08:20   439s] | Num insts Downsized               |    1632  |       2    |
[01/16 12:08:20   439s] | Num insts Samesized               |       0  |       0    |
[01/16 12:08:20   439s] | Num insts Upsized                 |       0  |       0    |
[01/16 12:08:20   439s] | Num multiple commits+uncommits    |      94  |       -    |
[01/16 12:08:20   439s] --------------------------------------------------------------
[01/16 12:08:20   439s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:41.4) (real = 0:00:43.0) **
[01/16 12:08:20   439s] Executing incremental physical updates
[01/16 12:08:20   439s] Executing incremental physical updates
[01/16 12:08:20   439s] *** Finished Area Reclaim Optimization (cpu=0:00:42, real=0:00:43, mem=955.58M, totSessionCpu=0:07:19).
[01/16 12:08:20   439s] **optDesign ... cpu = 0:03:01, real = 0:03:04, mem = 955.6M, totSessionCpu=0:07:19 **
[01/16 12:08:20   439s] **INFO: Flow update: Design is easy to close.
[01/16 12:08:20   440s] *** Starting refinePlace (0:07:20 mem=955.6M) ***
[01/16 12:08:20   440s] Total net length = 1.757e+06 (9.095e+05 8.479e+05) (ext = 0.000e+00)
[01/16 12:08:20   440s] default core: bins with density >  0.75 = 15.5 % ( 75 / 484 )
[01/16 12:08:20   440s] Density distribution unevenness ratio = 3.984%
[01/16 12:08:20   440s] RPlace IncrNP: Rollback Lev = -3
[01/16 12:08:20   440s] RPlace: Density =1.230263, incremental np is triggered.
[01/16 12:08:21   440s] nrCritNet: 1.92% ( 518 / 26929 ) cutoffSlk: -116.1ps stdDelay: 50.7ps
[01/16 12:08:36   454s] default core: bins with density >  0.75 = 34.5 % ( 167 / 484 )
[01/16 12:08:36   454s] Density distribution unevenness ratio = 6.198%
[01/16 12:08:36   454s] RPlace postIncrNP: Density = 1.230263 -> 0.868726.
[01/16 12:08:36   454s] RPlace postIncrNP Info: Density distribution changes:
[01/16 12:08:36   454s] [1.10+      ] :	 2 (0.41%) -> 0 (0.00%)
[01/16 12:08:36   454s] [1.05 - 1.10] :	 1 (0.21%) -> 0 (0.00%)
[01/16 12:08:36   454s] [1.00 - 1.05] :	 1 (0.21%) -> 0 (0.00%)
[01/16 12:08:36   454s] [0.95 - 1.00] :	 1 (0.21%) -> 0 (0.00%)
[01/16 12:08:36   454s] [0.90 - 0.95] :	 5 (1.03%) -> 0 (0.00%)
[01/16 12:08:36   454s] [0.85 - 0.90] :	 7 (1.45%) -> 4 (0.83%)
[01/16 12:08:36   454s] [0.80 - 0.85] :	 13 (2.69%) -> 53 (10.95%)
[01/16 12:08:36   454s] [CPU] RefinePlace/IncrNP (cpu=0:00:14.8, real=0:00:16.0, mem=979.9MB) @(0:07:20 - 0:07:35).
[01/16 12:08:36   454s] Move report: incrNP moves 25968 insts, mean move: 10.83 um, max move: 371.94 um
[01/16 12:08:36   454s] 	Max move on inst (CNN/U24351): (1147.08, 627.76) --> (961.62, 814.24)
[01/16 12:08:36   454s] Move report: Timing Driven Placement moves 25968 insts, mean move: 10.83 um, max move: 371.94 um
[01/16 12:08:36   454s] 	Max move on inst (CNN/U24351): (1147.08, 627.76) --> (961.62, 814.24)
[01/16 12:08:36   454s] 	Runtime: CPU: 0:00:14.9 REAL: 0:00:16.0 MEM: 979.9MB
[01/16 12:08:36   454s] Starting refinePlace ...
[01/16 12:08:48   467s]   Spread Effort: high, pre-route mode, useDDP on.
[01/16 12:08:48   467s] [CPU] RefinePlace/preRPlace (cpu=0:00:12.2, real=0:00:12.0, mem=969.9MB) @(0:07:35 - 0:07:47).
[01/16 12:08:48   467s] Move report: preRPlace moves 8009 insts, mean move: 1.63 um, max move: 16.26 um
[01/16 12:08:48   467s] 	Max move on inst (CNN/pool_reg_11__1_): (692.34, 854.56) --> (681.12, 849.52)
[01/16 12:08:48   467s] 	Length: 21 sites, height: 1 rows, site name: umc6site, cell type: DFFRHQXL
[01/16 12:08:48   467s] 	Violation at original loc: Placement Blockage Violation
[01/16 12:08:48   467s] wireLenOptFixPriorityInst 2675 inst fixed
[01/16 12:08:48   467s] Placement tweakage begins.
[01/16 12:08:48   467s] wire length = 2.097e+06
[01/16 12:08:50   469s] wire length = 2.055e+06
[01/16 12:08:50   469s] Placement tweakage ends.
[01/16 12:08:50   469s] Move report: tweak moves 6504 insts, mean move: 4.77 um, max move: 50.16 um
[01/16 12:08:50   469s] 	Max move on inst (CNN/FE_OFC1411_n16662): (923.34, 728.56) --> (973.50, 728.56)
[01/16 12:08:50   469s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.0, real=0:00:02.0, mem=969.9MB) @(0:07:47 - 0:07:49).
[01/16 12:08:50   469s] Move report: legalization moves 72 insts, mean move: 3.53 um, max move: 9.24 um
[01/16 12:08:50   469s] 	Max move on inst (CNN/U22120): (1120.68, 1293.04) --> (1129.92, 1293.04)
[01/16 12:08:50   469s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=969.9MB) @(0:07:49 - 0:07:49).
[01/16 12:08:50   469s] Move report: Detail placement moves 11821 insts, mean move: 3.38 um, max move: 48.84 um
[01/16 12:08:50   469s] 	Max move on inst (CNN/FE_OFC1411_n16662): (924.66, 728.56) --> (973.50, 728.56)
[01/16 12:08:50   469s] 	Runtime: CPU: 0:00:14.5 REAL: 0:00:14.0 MEM: 969.9MB
[01/16 12:08:50   469s] Statistics of distance of Instance movement in refine placement:
[01/16 12:08:50   469s]   maximum (X+Y) =       342.90 um
[01/16 12:08:50   469s]   inst (CNN/U24351) with max move: (1147.08, 627.76) -> (990.66, 814.24)
[01/16 12:08:50   469s]   mean    (X+Y) =        11.12 um
[01/16 12:08:50   469s] Total instances flipped for WireLenOpt: 2772
[01/16 12:08:50   469s] Total instances flipped, including legalization: 116
[01/16 12:08:50   469s] Summary Report:
[01/16 12:08:50   469s] Instances move: 25986 (out of 26440 movable)
[01/16 12:08:50   469s] Mean displacement: 11.12 um
[01/16 12:08:50   469s] Max displacement: 342.90 um (Instance: CNN/U24351) (1147.08, 627.76) -> (990.66, 814.24)
[01/16 12:08:50   469s] 	Length: 6 sites, height: 1 rows, site name: umc6site, cell type: OAI22XL
[01/16 12:08:50   469s] Total instances moved : 25986
[01/16 12:08:50   469s] Total net length = 1.643e+06 (8.465e+05 7.968e+05) (ext = 0.000e+00)
[01/16 12:08:50   469s] Runtime: CPU: 0:00:29.4 REAL: 0:00:30.0 MEM: 969.9MB
[01/16 12:08:50   469s] [CPU] RefinePlace/total (cpu=0:00:29.4, real=0:00:30.0, mem=969.9MB) @(0:07:20 - 0:07:49).
[01/16 12:08:50   469s] *** Finished refinePlace (0:07:49 mem=969.9M) ***
[01/16 12:08:50   469s] Total net length = 1.636e+06 (8.388e+05 7.972e+05) (ext = 0.000e+00)
[01/16 12:08:51   469s] default core: bins with density >  0.75 = 36.6 % ( 177 / 484 )
[01/16 12:08:51   469s] Density distribution unevenness ratio = 8.991%
[01/16 12:08:51   469s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[01/16 12:08:51   469s] Type 'man ENCSP-9025' for more detail.
[01/16 12:08:51   469s] *** Starting trialRoute (mem=969.9M) ***
[01/16 12:08:51   469s] 
[01/16 12:08:51   469s] There are 0 guide points passed to trialRoute for fixed pins.
[01/16 12:08:51   469s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[01/16 12:08:51   469s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[01/16 12:08:51   469s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[01/16 12:08:51   469s] 
[01/16 12:08:51   469s] Nr of prerouted/Fixed nets = 23
[01/16 12:08:51   469s] routingBox: (330 280) (1680690 1668520)
[01/16 12:08:51   469s] coreBox:    (295020 295120) (1386350 1373680)
[01/16 12:08:51   470s] Number of multi-gpin terms=6590, multi-gpins=13468, moved blk term=8/8
[01/16 12:08:51   470s] 
[01/16 12:08:51   470s] Phase 1a route (0:00:00.3 969.9M):
[01/16 12:08:51   470s] Est net length = 1.960e+06um = 1.000e+06H + 9.594e+05V
[01/16 12:08:51   470s] Usage: (19.2%H 18.3%V) = (1.120e+06um 1.394e+06um) = (338271 276595)
[01/16 12:08:51   470s] Obstruct: 45341 = 22769 (17.7%H) + 22572 (17.5%V)
[01/16 12:08:51   470s] Overflow: 97 = 62 (0.06% H) + 35 (0.03% V)
[01/16 12:08:51   470s] 
[01/16 12:08:52   470s] Phase 1b route (0:00:00.2 969.9M):
[01/16 12:08:52   470s] Usage: (19.1%H 18.3%V) = (1.117e+06um 1.394e+06um) = (337279 276594)
[01/16 12:08:52   470s] Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)
[01/16 12:08:52   470s] 
[01/16 12:08:52   470s] Phase 1c route (0:00:00.2 969.9M):
[01/16 12:08:52   470s] Usage: (19.1%H 18.3%V) = (1.114e+06um 1.394e+06um) = (336644 276598)
[01/16 12:08:52   470s] Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)
[01/16 12:08:52   470s] 
[01/16 12:08:52   470s] Phase 1d route (0:00:00.2 969.9M):
[01/16 12:08:52   470s] Usage: (19.1%H 18.3%V) = (1.115e+06um 1.394e+06um) = (336650 276602)
[01/16 12:08:52   470s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:08:52   470s] 
[01/16 12:08:52   470s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.9 969.9M)

[01/16 12:08:52   470s] 
[01/16 12:08:52   471s] Phase 1e route (0:00:00.1 969.9M):
[01/16 12:08:52   471s] Usage: (19.1%H 18.3%V) = (1.115e+06um 1.394e+06um) = (336648 276604)
[01/16 12:08:52   471s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:08:52   471s] 
[01/16 12:08:52   471s] Phase 1f route (0:00:00.1 969.9M):
[01/16 12:08:52   471s] Usage: (19.1%H 18.3%V) = (1.115e+06um 1.394e+06um) = (336648 276604)
[01/16 12:08:52   471s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:08:52   471s] 
[01/16 12:08:52   471s] Congestion distribution:
[01/16 12:08:52   471s] 
[01/16 12:08:52   471s] Remain	cntH		cntV
[01/16 12:08:52   471s] --------------------------------------
[01/16 12:08:52   471s] --------------------------------------
[01/16 12:08:52   471s]   0:	1	 0.00%	39	 0.04%
[01/16 12:08:52   471s]   1:	69	 0.06%	215	 0.20%
[01/16 12:08:52   471s]   2:	379	 0.36%	931	 0.88%
[01/16 12:08:52   471s]   3:	631	 0.59%	4231	 3.98%
[01/16 12:08:52   471s]   4:	1873	 1.76%	3902	 3.67%
[01/16 12:08:52   471s]   5:	103206	97.22%	97038	91.24%
[01/16 12:08:52   471s] 
[01/16 12:08:52   471s] 
[01/16 12:08:52   471s] Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.2 969.9M)

[01/16 12:08:52   471s] Global route (cpu=1.2s real=1.2s 969.9M)
[01/16 12:08:54   472s] 
[01/16 12:08:54   472s] 
[01/16 12:08:54   472s] *** After '-updateRemainTrks' operation: 
[01/16 12:08:54   472s] 
[01/16 12:08:54   472s] Usage: (20.1%H 19.3%V) = (1.170e+06um 1.474e+06um) = (353448 292368)
[01/16 12:08:54   472s] Overflow: 181 = 14 (0.01% H) + 167 (0.16% V)
[01/16 12:08:54   472s] 
[01/16 12:08:54   472s] Phase 1l Overflow: 0.01% H + 0.16% V (0:00:01.6 977.9M)

[01/16 12:08:54   472s] 
[01/16 12:08:54   472s] Congestion distribution:
[01/16 12:08:54   472s] 
[01/16 12:08:54   472s] Remain	cntH		cntV
[01/16 12:08:54   472s] --------------------------------------
[01/16 12:08:54   472s]  -3:	0	 0.00%	2	 0.00%
[01/16 12:08:54   472s]  -2:	1	 0.00%	22	 0.02%
[01/16 12:08:54   472s]  -1:	13	 0.01%	132	 0.12%
[01/16 12:08:54   472s] --------------------------------------
[01/16 12:08:54   472s]   0:	72	 0.07%	412	 0.39%
[01/16 12:08:54   472s]   1:	334	 0.31%	885	 0.83%
[01/16 12:08:54   472s]   2:	778	 0.73%	1617	 1.52%
[01/16 12:08:54   472s]   3:	1120	 1.06%	4817	 4.53%
[01/16 12:08:54   472s]   4:	2066	 1.95%	3756	 3.53%
[01/16 12:08:54   472s]   5:	101775	95.87%	94713	89.05%
[01/16 12:08:54   472s] 
[01/16 12:08:54   472s] 
[01/16 12:08:54   472s] *** Completed Phase 1 route (0:00:03.2 977.9M) ***
[01/16 12:08:54   472s] 
[01/16 12:08:56   475s] 
[01/16 12:08:56   475s] Total length: 2.030e+06um, number of vias: 229496
[01/16 12:08:56   475s] M1(H) length: 2.490e+00um, number of vias: 102633
[01/16 12:08:56   475s] M2(V) length: 4.206e+05um, number of vias: 87353
[01/16 12:08:56   475s] M3(H) length: 6.313e+05um, number of vias: 25884
[01/16 12:08:56   475s] M4(V) length: 4.786e+05um, number of vias: 10264
[01/16 12:08:56   475s] M5(H) length: 3.700e+05um, number of vias: 3362
[01/16 12:08:56   475s] M6(V) length: 1.295e+05um
[01/16 12:08:56   475s] *** Completed Phase 2 route (0:00:02.4 977.9M) ***
[01/16 12:08:56   475s] 
[01/16 12:08:57   475s] *** Finished all Phases (cpu=0:00:05.7 mem=977.9M) ***
[01/16 12:08:57   475s] dbSprFixZeroViaCodes runtime= 0:00:00.2
[01/16 12:08:57   475s] Peak Memory Usage was 977.9M 
[01/16 12:08:57   475s] TrialRoute+GlbRouteEst total runtime= +0:00:06.1 = 0:00:13.1
[01/16 12:08:57   475s]   TrialRoute full (called 2x) runtime= 0:00:11.8
[01/16 12:08:57   475s]   TrialRoute check only (called 2x) runtime= 0:00:00.4
[01/16 12:08:57   475s]   GlbRouteEst (called 3x) runtime= 0:00:00.8
[01/16 12:08:57   475s] *** Finished trialRoute (cpu=0:00:06.0 mem=977.9M) ***
[01/16 12:08:57   475s] 
[01/16 12:08:57   475s] Extraction called for design 'CHIP' of instances=26493 and nets=26931 using extraction engine 'preRoute' .
[01/16 12:08:57   475s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:08:57   475s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:08:57   475s] PreRoute RC Extraction called for design CHIP.
[01/16 12:08:57   475s] RC Extraction called in multi-corner(1) mode.
[01/16 12:08:57   475s] RCMode: PreRoute
[01/16 12:08:57   475s]       RC Corner Indexes            0   
[01/16 12:08:57   475s] Capacitance Scaling Factor   : 1.00000 
[01/16 12:08:57   475s] Resistance Scaling Factor    : 1.00000 
[01/16 12:08:57   475s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 12:08:57   475s] Clock Res. Scaling Factor    : 1.00000 
[01/16 12:08:57   475s] Shrink Factor                : 1.00000
[01/16 12:08:57   475s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/16 12:08:57   475s] Using capacitance table file ...
[01/16 12:08:57   475s] Updating RC grid for preRoute extraction ...
[01/16 12:08:57   475s] Initializing multi-corner capacitance tables ... 
[01/16 12:08:57   475s] Initializing multi-corner resistance tables ...
[01/16 12:08:57   475s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 977.941M)
[01/16 12:08:58   476s] Trial Route Overflow 0.0135779477598(H) 0.156621911305(V)
[01/16 12:08:58   476s] Starting congestion repair ...
[01/16 12:08:58   476s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[01/16 12:08:58   476s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/16 12:08:58   476s] 
[01/16 12:08:58   476s] ** np local hotspot detection info verbose **
[01/16 12:08:58   476s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[01/16 12:08:58   476s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[01/16 12:08:58   476s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[01/16 12:08:58   476s] 
[01/16 12:08:58   476s] describeCongestion: hCong = 0.00 vCong = 0.00
[01/16 12:08:58   476s] Start repairing congestion with level 1.
[01/16 12:08:58   476s] Skipped repairing congestion.
[01/16 12:08:58   476s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[01/16 12:08:58   476s] *** Starting trialRoute (mem=1008.1M) ***
[01/16 12:08:58   476s] 
[01/16 12:08:58   476s] There are 0 guide points passed to trialRoute for fixed pins.
[01/16 12:08:58   476s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[01/16 12:08:58   476s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[01/16 12:08:58   476s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[01/16 12:08:58   476s] 
[01/16 12:08:58   477s] Nr of prerouted/Fixed nets = 23
[01/16 12:08:58   477s] routingBox: (330 280) (1680690 1668520)
[01/16 12:08:58   477s] coreBox:    (295020 295120) (1386350 1373680)
[01/16 12:08:59   477s] Number of multi-gpin terms=6590, multi-gpins=13468, moved blk term=8/8
[01/16 12:08:59   477s] 
[01/16 12:08:59   477s] Phase 1a route (0:00:00.3 1008.1M):
[01/16 12:08:59   477s] Est net length = 1.960e+06um = 1.000e+06H + 9.594e+05V
[01/16 12:08:59   477s] Usage: (19.2%H 18.3%V) = (1.120e+06um 1.394e+06um) = (338271 276595)
[01/16 12:08:59   477s] Obstruct: 45341 = 22769 (17.7%H) + 22572 (17.5%V)
[01/16 12:08:59   477s] Overflow: 97 = 62 (0.06% H) + 35 (0.03% V)
[01/16 12:08:59   477s] 
[01/16 12:08:59   478s] Phase 1b route (0:00:00.3 1008.1M):
[01/16 12:08:59   478s] Usage: (19.1%H 18.3%V) = (1.117e+06um 1.394e+06um) = (337279 276594)
[01/16 12:08:59   478s] Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)
[01/16 12:08:59   478s] 
[01/16 12:08:59   478s] Phase 1c route (0:00:00.2 1008.1M):
[01/16 12:08:59   478s] Usage: (19.1%H 18.3%V) = (1.114e+06um 1.394e+06um) = (336644 276598)
[01/16 12:08:59   478s] Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)
[01/16 12:08:59   478s] 
[01/16 12:09:00   478s] Phase 1d route (0:00:00.2 1008.1M):
[01/16 12:09:00   478s] Usage: (19.1%H 18.3%V) = (1.115e+06um 1.394e+06um) = (336650 276602)
[01/16 12:09:00   478s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:09:00   478s] 
[01/16 12:09:00   478s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:01.1 1008.1M)

[01/16 12:09:00   478s] 
[01/16 12:09:00   478s] Phase 1e route (0:00:00.1 1008.1M):
[01/16 12:09:00   478s] Usage: (19.1%H 18.3%V) = (1.115e+06um 1.394e+06um) = (336648 276604)
[01/16 12:09:00   478s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:09:00   478s] 
[01/16 12:09:00   478s] Phase 1f route (0:00:00.1 1008.1M):
[01/16 12:09:00   478s] Usage: (19.1%H 18.3%V) = (1.115e+06um 1.394e+06um) = (336648 276604)
[01/16 12:09:00   478s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:09:00   478s] 
[01/16 12:09:00   478s] Congestion distribution:
[01/16 12:09:00   478s] 
[01/16 12:09:00   478s] Remain	cntH		cntV
[01/16 12:09:00   478s] --------------------------------------
[01/16 12:09:00   478s] --------------------------------------
[01/16 12:09:00   478s]   0:	1	 0.00%	39	 0.04%
[01/16 12:09:00   478s]   1:	69	 0.06%	215	 0.20%
[01/16 12:09:00   478s]   2:	379	 0.36%	931	 0.88%
[01/16 12:09:00   478s]   3:	631	 0.59%	4231	 3.98%
[01/16 12:09:00   478s]   4:	1873	 1.76%	3902	 3.67%
[01/16 12:09:00   478s]   5:	103206	97.22%	97038	91.24%
[01/16 12:09:00   478s] 
[01/16 12:09:00   478s] 
[01/16 12:09:00   478s] Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.3 1008.1M)

[01/16 12:09:00   478s] Global route (cpu=1.4s real=1.4s 1008.1M)
[01/16 12:09:02   480s] 
[01/16 12:09:02   480s] 
[01/16 12:09:02   480s] *** After '-updateRemainTrks' operation: 
[01/16 12:09:02   480s] 
[01/16 12:09:02   480s] Usage: (20.1%H 19.3%V) = (1.170e+06um 1.474e+06um) = (353448 292368)
[01/16 12:09:02   480s] Overflow: 181 = 14 (0.01% H) + 167 (0.16% V)
[01/16 12:09:02   480s] 
[01/16 12:09:02   480s] Phase 1l Overflow: 0.01% H + 0.16% V (0:00:01.9 1008.1M)

[01/16 12:09:02   480s] 
[01/16 12:09:02   480s] Congestion distribution:
[01/16 12:09:02   480s] 
[01/16 12:09:02   480s] Remain	cntH		cntV
[01/16 12:09:02   480s] --------------------------------------
[01/16 12:09:02   480s]  -3:	0	 0.00%	2	 0.00%
[01/16 12:09:02   480s]  -2:	1	 0.00%	22	 0.02%
[01/16 12:09:02   480s]  -1:	13	 0.01%	132	 0.12%
[01/16 12:09:02   480s] --------------------------------------
[01/16 12:09:02   480s]   0:	72	 0.07%	412	 0.39%
[01/16 12:09:02   480s]   1:	334	 0.31%	885	 0.83%
[01/16 12:09:02   480s]   2:	778	 0.73%	1617	 1.52%
[01/16 12:09:02   480s]   3:	1120	 1.06%	4817	 4.53%
[01/16 12:09:02   480s]   4:	2066	 1.95%	3756	 3.53%
[01/16 12:09:02   480s]   5:	101775	95.87%	94713	89.05%
[01/16 12:09:02   480s] 
[01/16 12:09:02   480s] 
[01/16 12:09:02   480s] *** Completed Phase 1 route (0:00:03.9 1008.1M) ***
[01/16 12:09:02   480s] 
[01/16 12:09:05   483s] 
[01/16 12:09:05   483s] Total length: 2.030e+06um, number of vias: 229496
[01/16 12:09:05   483s] M1(H) length: 2.490e+00um, number of vias: 102633
[01/16 12:09:05   483s] M2(V) length: 4.206e+05um, number of vias: 87353
[01/16 12:09:05   483s] M3(H) length: 6.313e+05um, number of vias: 25884
[01/16 12:09:05   483s] M4(V) length: 4.786e+05um, number of vias: 10264
[01/16 12:09:05   483s] M5(H) length: 3.700e+05um, number of vias: 3362
[01/16 12:09:05   483s] M6(V) length: 1.295e+05um
[01/16 12:09:05   483s] *** Completed Phase 2 route (0:00:02.7 1008.1M) ***
[01/16 12:09:05   483s] 
[01/16 12:09:05   483s] *** Finished all Phases (cpu=0:00:06.7 mem=1008.1M) ***
[01/16 12:09:05   483s] dbSprFixZeroViaCodes runtime= 0:00:00.2
[01/16 12:09:05   483s] Peak Memory Usage was 1008.1M 
[01/16 12:09:05   483s] TrialRoute+GlbRouteEst total runtime= +0:00:07.2 = 0:00:20.3
[01/16 12:09:05   483s]   TrialRoute full (called 3x) runtime= 0:00:19.0
[01/16 12:09:05   483s]   TrialRoute check only (called 2x) runtime= 0:00:00.4
[01/16 12:09:05   483s]   GlbRouteEst (called 3x) runtime= 0:00:00.8
[01/16 12:09:05   483s] *** Finished trialRoute (cpu=0:00:07.1 mem=1008.1M) ***
[01/16 12:09:05   483s] 
[01/16 12:09:05   483s] Extraction called for design 'CHIP' of instances=26493 and nets=26931 using extraction engine 'preRoute' .
[01/16 12:09:05   483s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:09:05   483s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:09:05   483s] PreRoute RC Extraction called for design CHIP.
[01/16 12:09:05   483s] RC Extraction called in multi-corner(1) mode.
[01/16 12:09:05   483s] RCMode: PreRoute
[01/16 12:09:05   483s]       RC Corner Indexes            0   
[01/16 12:09:05   483s] Capacitance Scaling Factor   : 1.00000 
[01/16 12:09:05   483s] Resistance Scaling Factor    : 1.00000 
[01/16 12:09:05   483s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 12:09:05   483s] Clock Res. Scaling Factor    : 1.00000 
[01/16 12:09:05   483s] Shrink Factor                : 1.00000
[01/16 12:09:05   483s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/16 12:09:05   483s] Using capacitance table file ...
[01/16 12:09:05   484s] Updating RC grid for preRoute extraction ...
[01/16 12:09:05   484s] Initializing multi-corner capacitance tables ... 
[01/16 12:09:05   484s] Initializing multi-corner resistance tables ...
[01/16 12:09:05   484s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1008.051M)
[01/16 12:09:06   485s] Extraction called for design 'CHIP' of instances=26493 and nets=26931 using extraction engine 'preRoute' .
[01/16 12:09:06   485s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:09:06   485s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:09:06   485s] PreRoute RC Extraction called for design CHIP.
[01/16 12:09:06   485s] RC Extraction called in multi-corner(1) mode.
[01/16 12:09:06   485s] RCMode: PreRoute
[01/16 12:09:06   485s]       RC Corner Indexes            0   
[01/16 12:09:06   485s] Capacitance Scaling Factor   : 1.00000 
[01/16 12:09:06   485s] Resistance Scaling Factor    : 1.00000 
[01/16 12:09:06   485s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 12:09:06   485s] Clock Res. Scaling Factor    : 1.00000 
[01/16 12:09:06   485s] Shrink Factor                : 1.00000
[01/16 12:09:06   485s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/16 12:09:06   485s] Using capacitance table file ...
[01/16 12:09:06   485s] Initializing multi-corner capacitance tables ... 
[01/16 12:09:06   485s] Initializing multi-corner resistance tables ...
[01/16 12:09:07   485s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1008.051M)
[01/16 12:09:07   485s] #################################################################################
[01/16 12:09:07   485s] # Design Stage: PreRoute
[01/16 12:09:07   485s] # Design Mode: 90nm
[01/16 12:09:07   485s] # Analysis Mode: MMMC non-OCV
[01/16 12:09:07   485s] # Extraction Mode: default
[01/16 12:09:07   485s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[01/16 12:09:07   485s] # Switching Delay Calculation Engine to AAE
[01/16 12:09:07   485s] #################################################################################
[01/16 12:09:07   485s] AAE_INFO: 1 threads acquired from CTE.
[01/16 12:09:07   485s] Calculate delays in BcWc mode...
[01/16 12:09:07   485s] Topological Sorting (CPU = 0:00:00.1, MEM = 1006.1M, InitMEM = 1006.1M)
[01/16 12:09:12   490s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:09:12   490s] AAE_THRD: End delay calculation. (MEM=977.492 CPU=0:00:04.4 REAL=0:00:05.0)
[01/16 12:09:12   490s] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 977.5M) ***
[01/16 12:09:13   491s] *** Timing NOT met, worst failing slack is -1.521
[01/16 12:09:13   491s] *** Check timing (0:00:06.4)
[01/16 12:09:13   491s] Core basic site is umc6site
[01/16 12:09:13   491s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 12:09:13   491s] *** Starting refinePlace (0:08:12 mem=977.5M) ***
[01/16 12:09:13   491s] Total net length = 1.668e+06 (8.562e+05 8.113e+05) (ext = 0.000e+00)
[01/16 12:09:15   493s] Total net length = 1.636e+06 (8.388e+05 7.972e+05) (ext = 0.000e+00)
[01/16 12:09:15   493s] ....10....20....30....40....50
[01/16 12:09:16   494s] INFO: #iter = 50, old_wl=7.22996e+08, new_wl=4.46918e+08, |g|=15321.4, maxD=203979.00, avgD=0.44
[01/16 12:09:16   494s] Total net length = 1.668e+06 (8.555e+05 8.128e+05) (ext = 0.000e+00)
[01/16 12:09:16   494s] nrCritNet: 4.97% ( 1336 / 26881 ) cutoffSlk: -11.3ps stdDelay: 50.7ps
[01/16 12:09:16   494s] [CPU] RefinePlace/CPR (cpu=0:00:02.3, real=0:00:03.0, mem=977.5MB) @(0:08:12 - 0:08:14).
[01/16 12:09:16   494s] Move report: CPR moves 2772 insts, mean move: 15.91 um, max move: 303.90 um
[01/16 12:09:16   494s] 	Max move on inst (CNN/U36450): (690.36, 910.00) --> (792.66, 1111.60)
[01/16 12:09:16   494s] default core: bins with density >  0.75 = 33.9 % ( 164 / 484 )
[01/16 12:09:16   494s] Density distribution unevenness ratio = 8.184%
[01/16 12:09:16   494s] RPlace IncrNP: Rollback Lev = -3
[01/16 12:09:16   494s] RPlace: Density =1.114474, incremental np is triggered.
[01/16 12:09:16   494s] nrCritNet: 1.87% ( 503 / 26881 ) cutoffSlk: -101.1ps stdDelay: 50.7ps
[01/16 12:09:36   513s] default core: bins with density >  0.75 = 30.6 % ( 148 / 484 )
[01/16 12:09:36   513s] Density distribution unevenness ratio = 7.950%
[01/16 12:09:36   513s] RPlace postIncrNP: Density = 1.114474 -> 1.118421.
[01/16 12:09:36   513s] RPlace postIncrNP Info: Density distribution changes:
[01/16 12:09:36   513s] [1.10+      ] :	 1 (0.21%) -> 2 (0.41%)
[01/16 12:09:36   513s] [1.05 - 1.10] :	 1 (0.21%) -> 0 (0.00%)
[01/16 12:09:36   513s] [1.00 - 1.05] :	 0 (0.00%) -> 1 (0.21%)
[01/16 12:09:36   513s] [0.95 - 1.00] :	 1 (0.21%) -> 3 (0.62%)
[01/16 12:09:36   513s] [0.90 - 0.95] :	 6 (1.24%) -> 7 (1.45%)
[01/16 12:09:36   513s] [0.85 - 0.90] :	 6 (1.24%) -> 12 (2.48%)
[01/16 12:09:36   513s] [0.80 - 0.85] :	 47 (9.71%) -> 36 (7.44%)
[01/16 12:09:36   513s] [CPU] RefinePlace/IncrNP (cpu=0:00:19.5, real=0:00:20.0, mem=977.5MB) @(0:08:14 - 0:08:34).
[01/16 12:09:36   513s] Move report: incrNP moves 5720 insts, mean move: 34.95 um, max move: 445.02 um
[01/16 12:09:36   513s] 	Max move on inst (CNN/U30481): (1001.22, 587.44) --> (843.48, 874.72)
[01/16 12:09:36   513s] Move report: Timing Driven Placement moves 5642 insts, mean move: 39.81 um, max move: 480.30 um
[01/16 12:09:36   513s] 	Max move on inst (CNN/U30481): (1001.22, 552.16) --> (843.48, 874.72)
[01/16 12:09:36   513s] 	Runtime: CPU: 0:00:21.8 REAL: 0:00:23.0 MEM: 977.5MB
[01/16 12:09:36   513s] Starting refinePlace ...
[01/16 12:09:44   521s]   Spread Effort: high, pre-route mode, useDDP on.
[01/16 12:09:44   521s] [CPU] RefinePlace/preRPlace (cpu=0:00:07.6, real=0:00:08.0, mem=977.5MB) @(0:08:34 - 0:08:41).
[01/16 12:09:44   521s] Move report: preRPlace moves 3669 insts, mean move: 2.76 um, max move: 22.62 um
[01/16 12:09:44   521s] 	Max move on inst (CNN/U29377): (800.58, 935.20) --> (813.12, 945.28)
[01/16 12:09:44   521s] 	Length: 6 sites, height: 1 rows, site name: umc6site, cell type: OAI22XL
[01/16 12:09:44   521s] 	Violation at original loc: Placement Blockage Violation
[01/16 12:09:44   521s] wireLenOptFixPriorityInst 7207 inst fixed
[01/16 12:09:44   521s] Placement tweakage begins.
[01/16 12:09:44   521s] wire length = 2.368e+06
[01/16 12:09:45   522s] wire length = 2.356e+06
[01/16 12:09:45   522s] Placement tweakage ends.
[01/16 12:09:45   522s] Move report: tweak moves 2840 insts, mean move: 5.22 um, max move: 44.88 um
[01/16 12:09:45   522s] 	Max move on inst (CNN/U15809): (1260.60, 627.76) --> (1215.72, 627.76)
[01/16 12:09:45   522s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=977.5MB) @(0:08:41 - 0:08:42).
[01/16 12:09:45   522s] Move report: legalization moves 34 insts, mean move: 4.37 um, max move: 11.64 um
[01/16 12:09:45   522s] 	Max move on inst (CNN/U31996): (707.52, 763.84) --> (700.92, 768.88)
[01/16 12:09:45   522s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=977.5MB) @(0:08:42 - 0:08:43).
[01/16 12:09:45   522s] Move report: Detail placement moves 6077 insts, mean move: 4.01 um, max move: 44.88 um
[01/16 12:09:45   522s] 	Max move on inst (CNN/U15809): (1260.60, 627.76) --> (1215.72, 627.76)
[01/16 12:09:45   522s] 	Runtime: CPU: 0:00:09.2 REAL: 0:00:09.0 MEM: 977.5MB
[01/16 12:09:45   522s] Statistics of distance of Instance movement in refine placement:
[01/16 12:09:45   522s]   maximum (X+Y) =       480.96 um
[01/16 12:09:45   522s]   inst (CNN/U30481) with max move: (1001.22, 552.16) -> (842.82, 874.72)
[01/16 12:09:45   522s]   mean    (X+Y) =        26.38 um
[01/16 12:09:45   522s] Total instances flipped for WireLenOpt: 3039
[01/16 12:09:45   522s] Total instances flipped, including legalization: 712
[01/16 12:09:45   522s] Summary Report:
[01/16 12:09:45   522s] Instances move: 9083 (out of 26440 movable)
[01/16 12:09:45   522s] Mean displacement: 26.38 um
[01/16 12:09:45   522s] Max displacement: 480.96 um (Instance: CNN/U30481) (1001.22, 552.16) -> (842.82, 874.72)
[01/16 12:09:45   522s] 	Length: 3 sites, height: 1 rows, site name: umc6site, cell type: NAND2XL
[01/16 12:09:45   522s] Total instances moved : 9083
[01/16 12:09:45   522s] Total net length = 1.919e+06 (9.908e+05 9.287e+05) (ext = 0.000e+00)
[01/16 12:09:45   522s] Runtime: CPU: 0:00:31.0 REAL: 0:00:32.0 MEM: 977.5MB
[01/16 12:09:45   522s] [CPU] RefinePlace/total (cpu=0:00:31.0, real=0:00:32.0, mem=977.5MB) @(0:08:12 - 0:08:43).
[01/16 12:09:45   522s] *** Finished refinePlace (0:08:43 mem=977.5M) ***
[01/16 12:09:45   522s] Total net length = 1.913e+06 (9.839e+05 9.287e+05) (ext = 0.000e+00)
[01/16 12:09:45   522s] default core: bins with density >  0.75 = 33.7 % ( 163 / 484 )
[01/16 12:09:45   522s] Density distribution unevenness ratio = 9.292%
[01/16 12:09:45   523s] *** Starting trialRoute (mem=977.5M) ***
[01/16 12:09:45   523s] 
[01/16 12:09:46   523s] There are 0 guide points passed to trialRoute for fixed pins.
[01/16 12:09:46   523s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[01/16 12:09:46   523s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[01/16 12:09:46   523s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[01/16 12:09:46   523s] 
[01/16 12:09:46   523s] Nr of prerouted/Fixed nets = 23
[01/16 12:09:46   523s] routingBox: (330 280) (1680690 1668520)
[01/16 12:09:46   523s] coreBox:    (295020 295120) (1386350 1373680)
[01/16 12:09:46   523s] Number of multi-gpin terms=6605, multi-gpins=13499, moved blk term=8/8
[01/16 12:09:46   523s] 
[01/16 12:09:46   523s] Phase 1a route (0:00:00.3 977.5M):
[01/16 12:09:46   523s] Est net length = 2.247e+06um = 1.149e+06H + 1.098e+06V
[01/16 12:09:46   523s] Usage: (21.8%H 20.2%V) = (1.272e+06um 1.539e+06um) = (384250 305311)
[01/16 12:09:46   523s] Obstruct: 45341 = 22769 (17.7%H) + 22572 (17.5%V)
[01/16 12:09:46   523s] Overflow: 2371 = 1681 (1.58% H) + 691 (0.65% V)
[01/16 12:09:46   523s] 
[01/16 12:09:46   523s] Phase 1b route (0:00:00.2 977.5M):
[01/16 12:09:46   523s] Usage: (21.8%H 20.2%V) = (1.270e+06um 1.539e+06um) = (383524 305311)
[01/16 12:09:46   523s] Overflow: 877 = 562 (0.53% H) + 315 (0.30% V)
[01/16 12:09:46   523s] 
[01/16 12:09:47   524s] Phase 1c route (0:00:00.2 977.5M):
[01/16 12:09:47   524s] Usage: (21.7%H 20.2%V) = (1.268e+06um 1.539e+06um) = (382955 305315)
[01/16 12:09:47   524s] Overflow: 672 = 452 (0.43% H) + 220 (0.21% V)
[01/16 12:09:47   524s] 
[01/16 12:09:47   524s] Phase 1d route (0:00:00.2 977.5M):
[01/16 12:09:47   524s] Usage: (21.7%H 20.2%V) = (1.269e+06um 1.540e+06um) = (383244 305533)
[01/16 12:09:47   524s] Overflow: 21 = 11 (0.01% H) + 10 (0.01% V)
[01/16 12:09:47   524s] 
[01/16 12:09:47   524s] Phase 1a-1d Overflow: 0.01% H + 0.01% V (0:00:01.0 977.5M)

[01/16 12:09:47   524s] 
[01/16 12:09:47   524s] Phase 1e route (0:00:00.1 977.5M):
[01/16 12:09:47   524s] Usage: (21.7%H 20.2%V) = (1.268e+06um 1.541e+06um) = (383012 305663)
[01/16 12:09:47   524s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[01/16 12:09:47   524s] 
[01/16 12:09:47   524s] Phase 1f route (0:00:00.1 977.5M):
[01/16 12:09:47   524s] Usage: (21.7%H 20.2%V) = (1.268e+06um 1.541e+06um) = (382986 305672)
[01/16 12:09:47   524s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:09:47   524s] 
[01/16 12:09:47   524s] Congestion distribution:
[01/16 12:09:47   524s] 
[01/16 12:09:47   524s] Remain	cntH		cntV
[01/16 12:09:47   524s] --------------------------------------
[01/16 12:09:47   524s] --------------------------------------
[01/16 12:09:47   524s]   0:	152	 0.14%	346	 0.33%
[01/16 12:09:47   524s]   1:	611	 0.58%	1114	 1.05%
[01/16 12:09:47   524s]   2:	1186	 1.12%	1949	 1.83%
[01/16 12:09:47   524s]   3:	1570	 1.48%	5022	 4.72%
[01/16 12:09:47   524s]   4:	2900	 2.73%	4470	 4.20%
[01/16 12:09:47   524s]   5:	99740	93.95%	93455	87.87%
[01/16 12:09:47   524s] 
[01/16 12:09:47   524s] 
[01/16 12:09:47   524s] Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.3 977.5M)

[01/16 12:09:47   524s] Global route (cpu=1.2s real=1.2s 977.5M)
[01/16 12:09:49   526s] 
[01/16 12:09:49   526s] 
[01/16 12:09:49   526s] *** After '-updateRemainTrks' operation: 
[01/16 12:09:49   526s] 
[01/16 12:09:49   526s] Usage: (22.9%H 21.6%V) = (1.339e+06um 1.645e+06um) = (404382 326298)
[01/16 12:09:49   526s] Overflow: 1518 = 409 (0.39% H) + 1109 (1.04% V)
[01/16 12:09:49   526s] 
[01/16 12:09:49   526s] Phase 1l Overflow: 0.39% H + 1.04% V (0:00:01.7 977.5M)

[01/16 12:09:49   526s] 
[01/16 12:09:49   526s] Congestion distribution:
[01/16 12:09:49   526s] 
[01/16 12:09:49   526s] Remain	cntH		cntV
[01/16 12:09:49   526s] --------------------------------------
[01/16 12:09:49   526s]  -5:	0	 0.00%	1	 0.00%
[01/16 12:09:49   526s]  -4:	1	 0.00%	7	 0.01%
[01/16 12:09:49   526s]  -3:	10	 0.01%	45	 0.04%
[01/16 12:09:49   526s]  -2:	77	 0.07%	207	 0.19%
[01/16 12:09:49   526s]  -1:	281	 0.26%	722	 0.68%
[01/16 12:09:49   526s] --------------------------------------
[01/16 12:09:49   526s]   0:	743	 0.70%	1222	 1.15%
[01/16 12:09:49   526s]   1:	1089	 1.03%	1588	 1.49%
[01/16 12:09:49   526s]   2:	1547	 1.46%	2285	 2.15%
[01/16 12:09:49   526s]   3:	1861	 1.75%	5162	 4.85%
[01/16 12:09:49   526s]   4:	2758	 2.60%	4224	 3.97%
[01/16 12:09:49   526s]   5:	97792	92.12%	90893	85.46%
[01/16 12:09:49   526s] 
[01/16 12:09:49   526s] 
[01/16 12:09:49   526s] *** Completed Phase 1 route (0:00:03.4 977.5M) ***
[01/16 12:09:49   526s] 
[01/16 12:09:52   529s] 
[01/16 12:09:52   529s] Total length: 2.326e+06um, number of vias: 242144
[01/16 12:09:52   529s] M1(H) length: 2.490e+00um, number of vias: 102633
[01/16 12:09:52   529s] M2(V) length: 4.487e+05um, number of vias: 89496
[01/16 12:09:52   529s] M3(H) length: 7.010e+05um, number of vias: 30402
[01/16 12:09:52   529s] M4(V) length: 5.257e+05um, number of vias: 14032
[01/16 12:09:52   529s] M5(H) length: 4.521e+05um, number of vias: 5581
[01/16 12:09:52   529s] M6(V) length: 1.988e+05um
[01/16 12:09:52   529s] *** Completed Phase 2 route (0:00:02.5 977.5M) ***
[01/16 12:09:52   529s] 
[01/16 12:09:52   529s] *** Finished all Phases (cpu=0:00:06.1 mem=977.5M) ***
[01/16 12:09:52   529s] dbSprFixZeroViaCodes runtime= 0:00:00.2
[01/16 12:09:52   529s] Peak Memory Usage was 977.5M 
[01/16 12:09:52   529s] TrialRoute+GlbRouteEst total runtime= +0:00:06.4 = 0:00:26.7
[01/16 12:09:52   529s]   TrialRoute full (called 4x) runtime= 0:00:25.5
[01/16 12:09:52   529s]   TrialRoute check only (called 2x) runtime= 0:00:00.4
[01/16 12:09:52   529s]   GlbRouteEst (called 3x) runtime= 0:00:00.8
[01/16 12:09:52   529s] *** Finished trialRoute (cpu=0:00:06.4 mem=977.5M) ***
[01/16 12:09:52   529s] 
[01/16 12:09:52   529s] Extraction called for design 'CHIP' of instances=26493 and nets=26931 using extraction engine 'preRoute' .
[01/16 12:09:52   529s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:09:52   529s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:09:52   529s] PreRoute RC Extraction called for design CHIP.
[01/16 12:09:52   529s] RC Extraction called in multi-corner(1) mode.
[01/16 12:09:52   529s] RCMode: PreRoute
[01/16 12:09:52   529s]       RC Corner Indexes            0   
[01/16 12:09:52   529s] Capacitance Scaling Factor   : 1.00000 
[01/16 12:09:52   529s] Resistance Scaling Factor    : 1.00000 
[01/16 12:09:52   529s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 12:09:52   529s] Clock Res. Scaling Factor    : 1.00000 
[01/16 12:09:52   529s] Shrink Factor                : 1.00000
[01/16 12:09:52   529s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/16 12:09:52   529s] Using capacitance table file ...
[01/16 12:09:52   529s] Updating RC grid for preRoute extraction ...
[01/16 12:09:52   529s] Initializing multi-corner capacitance tables ... 
[01/16 12:09:52   529s] Initializing multi-corner resistance tables ...
[01/16 12:09:52   529s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 977.492M)
[01/16 12:09:53   530s] Found active setup analysis view av_func_mode_max
[01/16 12:09:53   530s] Found active hold analysis view av_func_mode_min
[01/16 12:09:58   535s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:09:58   535s] AAE_THRD: End delay calculation. (MEM=977.492 CPU=0:00:04.6 REAL=0:00:04.0)
[01/16 12:10:01   538s] 
------------------------------------------------------------
     Summary (cpu=1.52min real=1.55min mem=931.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.073  |
|           TNS (ns):|-225.685 |
|    Violating Paths:|   382   |
|          All Paths:|  5354   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.035   |      2 (2)       |
|   max_tran     |     64 (343)     |   -2.564   |     64 (343)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.007%
------------------------------------------------------------
**optDesign ... cpu = 0:04:40, real = 0:04:45, mem = 941.3M, totSessionCpu=0:08:58 **
[01/16 12:10:01   538s] Begin: GigaOpt DRV Optimization
[01/16 12:10:01   538s] Info: 23 top-level, potential tri-state nets excluded from IPO operation.
[01/16 12:10:01   538s] Info: 23 io nets excluded
[01/16 12:10:01   538s] Info: 3 clock nets excluded from IPO operation.
[01/16 12:10:04   541s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 12:10:04   541s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
[01/16 12:10:04   541s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 12:10:04   541s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
[01/16 12:10:04   541s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 12:10:05   542s] |   205   |  1161   |    32   |     32  |     0   |     0   |     0   |     0   | -4.07 |          0|          0|  68.01  |            |           |
[01/16 12:10:21   557s] |     4   |    19   |     0   |      0  |     0   |     0   |     0   |     0   | -2.63 |         39|        191|  68.19  |   0:00:16.0|    1112.7M|
[01/16 12:10:22   558s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.18 |          2|          2|  68.20  |   0:00:01.0|    1112.7M|
[01/16 12:10:22   558s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.18 |          0|          0|  68.20  |   0:00:00.0|    1112.7M|
[01/16 12:10:22   558s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 12:10:22   558s] 
[01/16 12:10:22   558s] *** Finish DRV Fixing (cpu=0:00:17.3 real=0:00:18.0 mem=1112.7M) ***
[01/16 12:10:22   558s] 
[01/16 12:10:22   558s] *** Starting refinePlace (0:09:19 mem=1112.7M) ***
[01/16 12:10:22   559s] *** Starting refinePlace (0:09:19 mem=1112.7M) ***
[01/16 12:10:22   559s] Total net length = 1.951e+06 (1.005e+06 9.452e+05) (ext = 0.000e+00)
[01/16 12:10:22   559s] default core: bins with density >  0.75 = 31.4 % ( 152 / 484 )
[01/16 12:10:22   559s] Density distribution unevenness ratio = 7.960%
[01/16 12:10:22   559s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1112.7MB) @(0:09:19 - 0:09:19).
[01/16 12:10:22   559s] Starting refinePlace ...
[01/16 12:10:22   559s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/16 12:10:24   560s]   Spread Effort: high, pre-route mode, useDDP on.
[01/16 12:10:24   560s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=1112.7MB) @(0:09:19 - 0:09:21).
[01/16 12:10:24   560s] Move report: preRPlace moves 465 insts, mean move: 1.37 um, max move: 10.32 um
[01/16 12:10:24   560s] 	Max move on inst (CNN/U31506): (1279.74, 350.56) --> (1285.02, 345.52)
[01/16 12:10:24   560s] 	Length: 3 sites, height: 1 rows, site name: umc6site, cell type: NAND2XL
[01/16 12:10:24   560s] wireLenOptFixPriorityInst 0 inst fixed
[01/16 12:10:24   560s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/16 12:10:24   560s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1112.7MB) @(0:09:21 - 0:09:21).
[01/16 12:10:24   560s] Move report: Detail placement moves 465 insts, mean move: 1.37 um, max move: 10.32 um
[01/16 12:10:24   560s] 	Max move on inst (CNN/U31506): (1279.74, 350.56) --> (1285.02, 345.52)
[01/16 12:10:24   560s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1112.7MB
[01/16 12:10:24   560s] Statistics of distance of Instance movement in refine placement:
[01/16 12:10:24   560s]   maximum (X+Y) =        10.32 um
[01/16 12:10:24   560s]   inst (CNN/U31506) with max move: (1279.74, 350.56) -> (1285.02, 345.52)
[01/16 12:10:24   560s]   mean    (X+Y) =         1.37 um
[01/16 12:10:24   560s] Total instances flipped for legalization: 9
[01/16 12:10:24   560s] Summary Report:
[01/16 12:10:24   560s] Instances move: 465 (out of 26481 movable)
[01/16 12:10:24   560s] Mean displacement: 1.37 um
[01/16 12:10:24   560s] Max displacement: 10.32 um (Instance: CNN/U31506) (1279.74, 350.56) -> (1285.02, 345.52)
[01/16 12:10:24   560s] 	Length: 3 sites, height: 1 rows, site name: umc6site, cell type: NAND2XL
[01/16 12:10:24   560s] Total instances moved : 465
[01/16 12:10:24   560s] Total net length = 1.951e+06 (1.005e+06 9.452e+05) (ext = 0.000e+00)
[01/16 12:10:24   560s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1112.7MB
[01/16 12:10:24   560s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=1112.7MB) @(0:09:19 - 0:09:21).
[01/16 12:10:24   560s] *** Finished refinePlace (0:09:21 mem=1112.7M) ***
[01/16 12:10:24   561s] *** maximum move = 10.32 um ***
[01/16 12:10:24   561s] *** Finished refinePlace (0:09:21 mem=1112.7M) ***
[01/16 12:10:24   561s] *** Finished re-routing un-routed nets (1112.7M) ***
[01/16 12:10:24   561s] 
[01/16 12:10:24   561s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=1112.7M) ***
[01/16 12:10:24   561s] End: GigaOpt DRV Optimization
[01/16 12:10:24   561s] Found active setup analysis view av_func_mode_max
[01/16 12:10:24   561s] Found active hold analysis view av_func_mode_min
[01/16 12:10:25   562s] 
------------------------------------------------------------
     Summary (cpu=0.38min real=0.38min mem=963.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.182  |
|           TNS (ns):|-161.067 |
|    Violating Paths:|   373   |
|          All Paths:|  5354   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.196%
Routing Overflow: 0.39% H and 1.04% V
------------------------------------------------------------
**optDesign ... cpu = 0:05:04, real = 0:05:09, mem = 963.3M, totSessionCpu=0:09:22 **
[01/16 12:10:25   562s] *** Timing NOT met, worst failing slack is -2.182
[01/16 12:10:25   562s] *** Check timing (0:00:00.0)
[01/16 12:10:25   562s] Begin: GigaOpt Optimization in WNS mode
[01/16 12:10:25   562s] Info: 23 top-level, potential tri-state nets excluded from IPO operation.
[01/16 12:10:25   562s] Info: 23 io nets excluded
[01/16 12:10:25   562s] Info: 3 clock nets excluded from IPO operation.
[01/16 12:10:26   563s] *info: 23 io nets excluded
[01/16 12:10:26   563s] Info: 23 top-level, potential tri-state nets excluded from IPO operation.
[01/16 12:10:26   563s] *info: 3 clock nets excluded
[01/16 12:10:26   563s] *info: 2 special nets excluded.
[01/16 12:10:26   563s] *info: 4 external nets with a tri-state driver excluded.
[01/16 12:10:26   563s] *info: 19 multi-driver nets excluded.
[01/16 12:10:26   563s] *info: 50 no-driver nets excluded.
[01/16 12:10:26   563s] Effort level <high> specified for reg2reg path_group
[01/16 12:10:29   565s] ** GigaOpt Optimizer WNS Slack -2.182 TNS Slack -161.066 Density 68.20
[01/16 12:10:29   565s] Optimizer WNS Pass 0
[01/16 12:10:29   565s] Active Path Group: reg2reg  
[01/16 12:10:29   565s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:10:29   565s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|           End Point           |
[01/16 12:10:29   565s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:10:29   565s] |  -2.182|   -2.182|-157.370| -161.066|    68.20%|   0:00:00.0| 1058.7M|av_func_mode_max|  reg2reg| CNN/pool_reg_24__4_/D         |
[01/16 12:10:30   566s] |  -1.828|   -1.828|-172.761| -176.449|    68.21%|   0:00:01.0| 1063.4M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_0__13_/D       |
[01/16 12:10:30   566s] |  -1.798|   -1.798|-171.432| -175.120|    68.22%|   0:00:00.0| 1063.4M|av_func_mode_max|  reg2reg| CNN/pool_reg_10__3_/D         |
[01/16 12:10:30   566s] |  -1.770|   -1.770|-141.114| -144.811|    68.21%|   0:00:00.0| 1063.4M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_0__13_/D       |
[01/16 12:10:30   566s] |  -1.730|   -1.730|-139.675| -143.371|    68.22%|   0:00:00.0| 1063.4M|av_func_mode_max|  reg2reg| CNN/pool_reg_2__1_/D          |
[01/16 12:10:30   567s] |  -1.683|   -1.683|-138.730| -142.423|    68.22%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_20__2_/D         |
[01/16 12:10:31   567s] |  -1.619|   -1.619|-137.363| -141.056|    68.23%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_2__1_/D          |
[01/16 12:10:31   567s] |  -1.599|   -1.599|-135.853| -139.567|    68.23%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_2__1_/D          |
[01/16 12:10:32   568s] |  -1.544|   -1.544|-118.383| -122.225|    68.25%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_10__3_/D         |
[01/16 12:10:32   568s] |  -1.522|   -1.522|-118.524| -122.366|    68.26%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_10__3_/D         |
[01/16 12:10:32   569s] |  -1.465|   -1.465|-115.929| -119.771|    68.26%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_10__3_/D         |
[01/16 12:10:33   569s] |  -1.404|   -1.404|-115.868| -119.710|    68.30%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_0__13_/D       |
[01/16 12:10:33   569s] |  -1.368|   -1.368|-114.536| -118.378|    68.31%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_7__13_/D       |
[01/16 12:10:33   569s] |  -1.314|   -1.314| -99.525| -103.395|    68.33%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_10__3_/D         |
[01/16 12:10:33   570s] |  -1.256|   -1.256| -92.746|  -96.616|    68.34%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_24__4_/D         |
[01/16 12:10:33   570s] |  -1.201|   -1.208| -92.099|  -95.969|    68.35%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_2__1_/D          |
[01/16 12:10:34   570s] |  -1.171|   -1.208| -92.530|  -96.400|    68.36%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_2__1_/D          |
[01/16 12:10:34   570s] |  -1.123|   -1.208| -94.045|  -97.914|    68.37%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_2__1_/D          |
[01/16 12:10:34   570s] |  -1.085|   -1.209| -91.952|  -95.832|    68.38%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_18__3_/D         |
[01/16 12:10:34   571s] |  -1.055|   -1.209| -88.212|  -92.092|    68.39%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_0__13_/D       |
[01/16 12:10:34   571s] |  -1.015|   -1.209| -86.664|  -90.544|    68.40%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_16__0_/D         |
[01/16 12:10:35   571s] |  -0.957|   -1.209| -77.905|  -81.785|    68.44%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_3_reg_15__13_/D      |
[01/16 12:10:35   571s] |  -0.905|   -1.209| -83.793|  -87.631|    68.46%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_7__13_/D       |
[01/16 12:10:35   571s] |  -0.877|   -1.209| -83.837|  -87.675|    68.47%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_11__1_/D         |
[01/16 12:10:35   572s] |  -0.851|   -1.209| -75.241|  -79.237|    68.49%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_0__13_/D       |
[01/16 12:10:36   572s] |  -0.805|   -1.209| -73.143|  -77.138|    68.50%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_26__3_/D         |
[01/16 12:10:36   572s] |  -0.752|   -1.209| -72.481|  -76.465|    68.51%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_7__1_/D          |
[01/16 12:10:36   572s] |  -0.715|   -1.209| -71.478|  -75.474|    68.54%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_2_reg_23__9_/D       |
[01/16 12:10:36   573s] |  -0.689|   -0.872| -68.942|  -72.951|    68.54%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_10__3_/D         |
[01/16 12:10:37   573s] |  -0.658|   -0.872| -65.841|  -69.849|    68.54%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_3_reg_0__14_/D       |
[01/16 12:10:37   573s] |  -0.637|   -0.872| -64.453|  -68.461|    68.54%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_10__3_/D         |
[01/16 12:10:37   574s] |  -0.608|   -0.872| -61.571|  -65.568|    68.55%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_9__1_/D          |
[01/16 12:10:38   574s] |  -0.572|   -0.875| -55.948|  -60.069|    68.56%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_3_reg_0__14_/D       |
[01/16 12:10:38   574s] |  -0.561|   -0.875| -55.390|  -59.512|    68.55%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_2_reg_0__14_/D       |
[01/16 12:10:38   575s] |  -0.528|   -0.875| -52.973|  -57.095|    68.56%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/affine_1_reg_1__9_/D      |
[01/16 12:10:39   575s] |  -0.502|   -0.875| -44.833|  -48.993|    68.56%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_10__3_/D         |
[01/16 12:10:39   575s] |  -0.475|   -0.875| -41.633|  -45.793|    68.57%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_3_reg_0__14_/D       |
[01/16 12:10:39   576s] |  -0.446|   -0.875| -41.096|  -45.256|    68.58%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_2_reg_0__14_/D       |
[01/16 12:10:40   576s] |  -0.419|   -0.874| -38.259|  -42.435|    68.58%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_3_reg_2__14_/D       |
[01/16 12:10:40   576s] |  -0.393|   -0.874| -34.745|  -38.926|    68.59%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_17__3_/D         |
[01/16 12:10:40   577s] |  -0.366|   -0.874| -31.223|  -35.406|    68.59%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_15__13_/D      |
[01/16 12:10:41   577s] |  -0.340|   -0.874| -29.749|  -33.932|    68.59%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_5__1_/D          |
[01/16 12:10:41   578s] |  -0.307|   -0.874| -22.142|  -26.373|    68.61%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_10__3_/D         |
[01/16 12:10:42   578s] |  -0.279|   -0.874| -19.798|  -24.029|    68.62%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_3_reg_17__14_/D      |
[01/16 12:10:43   579s] |  -0.268|   -0.874| -18.333|  -22.621|    68.64%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_3_reg_2__14_/D       |
[01/16 12:10:43   579s] |  -0.244|   -0.874| -17.041|  -21.329|    68.64%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_31__12_/D      |
[01/16 12:10:43   579s] |  -0.218|   -0.874| -15.239|  -19.526|    68.65%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_20__14_/D      |
[01/16 12:10:44   580s] |  -0.192|   -0.874| -11.257|  -15.555|    68.67%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_18__13_/D      |
[01/16 12:10:45   581s] |  -0.163|   -0.874|  -9.218|  -13.516|    68.68%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_2_reg_31__10_/D      |
[01/16 12:10:45   581s] |  -0.138|   -0.823|  -7.079|  -11.272|    68.70%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/affine_1_reg_2__9_/D      |
[01/16 12:10:46   582s] |  -0.133|   -0.823|  -5.319|   -9.513|    68.71%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_2__2_/D          |
[01/16 12:10:47   583s] |  -0.108|   -0.823|  -4.683|   -8.876|    68.72%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_3_reg_15__13_/D      |
[01/16 12:10:48   584s] |  -0.082|   -0.823|  -2.252|   -6.445|    68.75%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/affine_2_reg_1__15_/D     |
[01/16 12:10:49   585s] |  -0.063|   -0.823|  -1.315|   -5.513|    68.77%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/affine_2_reg_1__15_/D     |
[01/16 12:10:49   585s] |  -0.042|   -0.823|  -0.681|   -4.913|    68.78%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_3_reg_17__14_/D      |
[01/16 12:10:50   586s] |  -0.016|   -0.824|  -0.099|   -4.384|    68.80%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_12__13_/D      |
[01/16 12:10:51   587s] |  -0.002|   -0.824|  -0.002|   -4.288|    68.82%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_1__14_/D       |
[01/16 12:10:52   588s] |   0.023|   -0.824|   0.000|   -4.286|    68.84%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_16__4_/D         |
[01/16 12:10:53   589s] |   0.049|   -0.824|   0.000|   -4.286|    68.87%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_26__13_/D      |
[01/16 12:10:54   590s] |   0.074|   -0.824|   0.000|   -4.293|    68.87%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_18__13_/D      |
[01/16 12:10:54   590s] |   0.100|   -0.824|   0.000|   -4.293|    68.89%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/pool_reg_24__1_/D         |
[01/16 12:10:54   590s] |   0.100|   -0.824|   0.000|   -4.293|    68.89%|   0:00:00.0| 1101.6M|              NA|       NA| NA                            |
[01/16 12:10:54   590s] |   0.100|   -0.824|   0.000|   -4.293|    68.89%|   0:00:00.0| 1101.6M|av_func_mode_max|       NA| NA                            |
[01/16 12:10:54   590s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:10:54   590s] 
[01/16 12:10:54   590s] *** Finish Optimize Step (cpu=0:00:24.9 real=0:00:25.0 mem=1101.6M) ***
[01/16 12:10:54   590s] Active Path Group: default 
[01/16 12:10:54   590s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:10:54   590s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|           End Point           |
[01/16 12:10:54   590s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:10:54   590s] |  -0.824|   -0.824|  -4.293|   -4.293|    68.89%|   0:00:00.0| 1101.6M|av_func_mode_max|  default| CNN/conv_3_reg_20__0_/D       |
[01/16 12:10:55   590s] |  -0.766|   -0.766|  -3.760|   -3.760|    68.89%|   0:00:01.0| 1101.6M|av_func_mode_max|  default| CNN/conv_3_reg_20__0_/D       |
[01/16 12:10:55   591s] |  -0.766|   -0.766|  -3.616|   -3.616|    68.89%|   0:00:00.0| 1101.6M|av_func_mode_max|  default| CNN/conv_3_reg_20__0_/D       |
[01/16 12:10:55   591s] |  -0.687|   -0.687|  -5.472|   -5.472|    68.90%|   0:00:00.0| 1101.6M|av_func_mode_max|  default| CNN/conv_3_reg_20__0_/D       |
[01/16 12:10:55   591s] |  -0.662|   -0.662|  -5.326|   -5.326|    68.90%|   0:00:00.0| 1101.6M|av_func_mode_max|  default| CNN/conv_3_reg_20__0_/D       |
[01/16 12:10:55   591s] |  -0.623|   -0.623|  -5.083|   -5.083|    68.90%|   0:00:00.0| 1101.6M|av_func_mode_max|  default| CNN/conv_3_reg_20__0_/D       |
[01/16 12:10:56   591s] |  -0.595|   -0.595|  -1.738|   -1.738|    68.91%|   0:00:01.0| 1101.6M|av_func_mode_max|  default| CNN/conv_3_reg_20__0_/D       |
[01/16 12:10:56   592s] |  -0.556|   -0.556|  -1.597|   -1.597|    68.91%|   0:00:00.0| 1101.6M|av_func_mode_max|  default| CNN/conv_3_reg_20__0_/D       |
[01/16 12:10:56   592s] |  -0.545|   -0.545|  -1.017|   -1.017|    68.91%|   0:00:00.0| 1101.6M|av_func_mode_max|  default| CNN/conv_3_reg_20__0_/D       |
[01/16 12:10:57   593s] |  -0.486|   -0.486| -14.458|  -14.458|    68.92%|   0:00:01.0| 1101.6M|av_func_mode_max|  default| CNN/conv_3_reg_20__0_/D       |
[01/16 12:10:57   593s] |  -0.263|   -0.263| -13.926|  -13.926|    68.92%|   0:00:00.0| 1101.6M|av_func_mode_max|  default| CNN/conv_2_reg_23__9_/D       |
[01/16 12:10:57   593s] |  -0.210|   -0.210| -17.933|  -17.933|    68.93%|   0:00:00.0| 1101.6M|av_func_mode_max|  default| CNN/conv_3_reg_13__9_/D       |
[01/16 12:10:58   593s] |  -0.134|   -0.134|  -0.366|   -0.366|    68.93%|   0:00:01.0| 1101.6M|av_func_mode_max|  default| CNN/conv_2_reg_23__9_/D       |
[01/16 12:10:58   594s] |  -0.041|   -0.041|  -0.071|   -0.071|    68.93%|   0:00:00.0| 1101.6M|av_func_mode_max|  default| CNN/conv_2_reg_23__9_/D       |
[01/16 12:10:58   594s] |   0.054|    0.054|   0.000|    0.000|    68.93%|   0:00:00.0| 1101.6M|av_func_mode_max|  default| CNN/conv_2_reg_28__3_/RN      |
[01/16 12:10:59   594s] |   0.070|    0.070|   0.000|    0.000|    68.93%|   0:00:01.0| 1120.7M|av_func_mode_max|  default| CNN/conv_2_reg_23__9_/D       |
[01/16 12:10:59   594s] |   0.100|    0.101|   0.000|    0.000|    68.94%|   0:00:00.0| 1120.7M|              NA|       NA| NA                            |
[01/16 12:10:59   594s] |   0.100|    0.101|   0.000|    0.000|    68.94%|   0:00:00.0| 1120.7M|av_func_mode_max|       NA| NA                            |
[01/16 12:10:59   594s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:10:59   594s] 
[01/16 12:10:59   594s] *** Finish Optimize Step (cpu=0:00:04.3 real=0:00:05.0 mem=1120.7M) ***
[01/16 12:10:59   594s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 68.94
[01/16 12:10:59   595s] *** Starting refinePlace (0:09:55 mem=1120.7M) ***
[01/16 12:10:59   595s] *** Starting refinePlace (0:09:55 mem=1120.7M) ***
[01/16 12:10:59   595s] Total net length = 1.958e+06 (1.010e+06 9.481e+05) (ext = 0.000e+00)
[01/16 12:10:59   595s] default core: bins with density >  0.75 = 34.1 % ( 165 / 484 )
[01/16 12:10:59   595s] Density distribution unevenness ratio = 8.134%
[01/16 12:10:59   595s] RPlace IncrNP: Rollback Lev = -3
[01/16 12:10:59   595s] RPlace: Density =1.034211, incremental np is triggered.
[01/16 12:10:59   595s] nrCritNet: 0.00% ( 0 / 27114 ) cutoffSlk: 214748364.7ps stdDelay: 50.7ps
[01/16 12:11:09   604s] default core: bins with density >  0.75 = 38.6 % ( 187 / 484 )
[01/16 12:11:09   604s] Density distribution unevenness ratio = 7.585%
[01/16 12:11:09   604s] RPlace postIncrNP: Density = 1.034211 -> 0.895372.
[01/16 12:11:09   604s] RPlace postIncrNP Info: Density distribution changes:
[01/16 12:11:09   604s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[01/16 12:11:09   604s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[01/16 12:11:09   604s] [1.00 - 1.05] :	 3 (0.62%) -> 0 (0.00%)
[01/16 12:11:09   604s] [0.95 - 1.00] :	 6 (1.24%) -> 0 (0.00%)
[01/16 12:11:09   604s] [0.90 - 0.95] :	 13 (2.69%) -> 0 (0.00%)
[01/16 12:11:09   604s] [0.85 - 0.90] :	 15 (3.10%) -> 6 (1.24%)
[01/16 12:11:09   604s] [0.80 - 0.85] :	 35 (7.23%) -> 61 (12.60%)
[01/16 12:11:09   604s] [CPU] RefinePlace/IncrNP (cpu=0:00:09.4, real=0:00:10.0, mem=1120.7MB) @(0:09:55 - 0:10:04).
[01/16 12:11:09   604s] Move report: incrNP moves 9109 insts, mean move: 30.87 um, max move: 415.62 um
[01/16 12:11:09   604s] 	Max move on inst (CNN/U30481): (842.82, 874.72) --> (991.32, 607.60)
[01/16 12:11:09   604s] Move report: Timing Driven Placement moves 9109 insts, mean move: 30.87 um, max move: 415.62 um
[01/16 12:11:09   604s] 	Max move on inst (CNN/U30481): (842.82, 874.72) --> (991.32, 607.60)
[01/16 12:11:09   604s] 	Runtime: CPU: 0:00:09.4 REAL: 0:00:10.0 MEM: 1120.7MB
[01/16 12:11:09   604s] Starting refinePlace ...
[01/16 12:11:09   604s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/16 12:11:13   608s]   Spread Effort: high, pre-route mode, useDDP on.
[01/16 12:11:13   608s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.1, real=0:00:04.0, mem=1082.5MB) @(0:10:04 - 0:10:09).
[01/16 12:11:13   608s] Move report: preRPlace moves 3355 insts, mean move: 2.01 um, max move: 16.02 um
[01/16 12:11:13   608s] 	Max move on inst (CNN/U30528): (928.62, 456.40) --> (934.56, 446.32)
[01/16 12:11:13   608s] 	Length: 10 sites, height: 1 rows, site name: umc6site, cell type: OAI21X4
[01/16 12:11:13   608s] 	Violation at original loc: Placement Blockage Violation
[01/16 12:11:13   608s] wireLenOptFixPriorityInst 2675 inst fixed
[01/16 12:11:13   608s] Placement tweakage begins.
[01/16 12:11:13   608s] wire length = 2.180e+06
[01/16 12:11:15   610s] wire length = 2.147e+06
[01/16 12:11:15   610s] Placement tweakage ends.
[01/16 12:11:15   610s] Move report: tweak moves 5197 insts, mean move: 6.79 um, max move: 50.82 um
[01/16 12:11:15   610s] 	Max move on inst (CNN/U29351): (990.66, 990.64) --> (1041.48, 990.64)
[01/16 12:11:15   610s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=1082.5MB) @(0:10:09 - 0:10:11).
[01/16 12:11:15   611s] Move report: legalization moves 159 insts, mean move: 3.72 um, max move: 16.26 um
[01/16 12:11:15   611s] 	Max move on inst (CNN/U18760): (790.68, 683.20) --> (801.90, 678.16)
[01/16 12:11:15   611s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1082.5MB) @(0:10:11 - 0:10:11).
[01/16 12:11:15   611s] Move report: Detail placement moves 7357 insts, mean move: 5.51 um, max move: 55.62 um
[01/16 12:11:15   611s] 	Max move on inst (CNN/U24917): (1042.14, 925.12) --> (1087.68, 915.04)
[01/16 12:11:15   611s] 	Runtime: CPU: 0:00:06.5 REAL: 0:00:06.0 MEM: 1082.5MB
[01/16 12:11:15   611s] Statistics of distance of Instance movement in refine placement:
[01/16 12:11:15   611s]   maximum (X+Y) =       415.62 um
[01/16 12:11:15   611s]   inst (CNN/U30481) with max move: (842.82, 874.72) -> (991.32, 607.6)
[01/16 12:11:15   611s]   mean    (X+Y) =        25.18 um
[01/16 12:11:15   611s] Total instances flipped for WireLenOpt: 1838
[01/16 12:11:15   611s] Total instances flipped, including legalization: 454
[01/16 12:11:15   611s] Summary Report:
[01/16 12:11:15   611s] Instances move: 12065 (out of 26673 movable)
[01/16 12:11:15   611s] Mean displacement: 25.18 um
[01/16 12:11:15   611s] Max displacement: 415.62 um (Instance: CNN/U30481) (842.82, 874.72) -> (991.32, 607.6)
[01/16 12:11:15   611s] 	Length: 3 sites, height: 1 rows, site name: umc6site, cell type: NAND2XL
[01/16 12:11:15   611s] Total instances moved : 12065
[01/16 12:11:15   611s] Total net length = 2.177e+06 (1.131e+06 1.046e+06) (ext = 0.000e+00)
[01/16 12:11:15   611s] Runtime: CPU: 0:00:15.9 REAL: 0:00:16.0 MEM: 1082.5MB
[01/16 12:11:15   611s] [CPU] RefinePlace/total (cpu=0:00:15.9, real=0:00:16.0, mem=1082.5MB) @(0:09:55 - 0:10:11).
[01/16 12:11:15   611s] *** Finished refinePlace (0:10:11 mem=1082.5M) ***
[01/16 12:11:16   611s] *** maximum move = 415.62 um ***
[01/16 12:11:16   611s] *** Finished refinePlace (0:10:11 mem=1082.5M) ***
[01/16 12:11:16   611s] *** Finished re-routing un-routed nets (1082.5M) ***
[01/16 12:11:19   614s] 
[01/16 12:11:19   614s] *** Finish Physical Update (cpu=0:00:20.0 real=0:00:20.0 mem=1082.5M) ***
[01/16 12:11:20   615s] ** GigaOpt Optimizer WNS Slack -0.390 TNS Slack -2.086 Density 68.94
[01/16 12:11:20   615s] Skipped Place ECO bump recovery (WNS opt)
[01/16 12:11:20   615s] Optimizer WNS Pass 1
[01/16 12:11:20   615s] Active Path Group: reg2reg  
[01/16 12:11:20   615s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:11:20   615s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|           End Point           |
[01/16 12:11:20   615s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:11:20   615s] |  -0.390|   -0.390|  -2.086|   -2.086|    68.94%|   0:00:00.0| 1082.5M|av_func_mode_max|  reg2reg| CNN/pool_reg_3__1_/D          |
[01/16 12:11:20   615s] |  -0.168|   -0.168|  -0.991|   -0.991|    68.94%|   0:00:00.0| 1082.5M|av_func_mode_max|  reg2reg| CNN/pool_reg_8__1_/D          |
[01/16 12:11:20   616s] |  -0.127|   -0.127|  -0.655|   -0.655|    68.94%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_1_reg_34__14_/D      |
[01/16 12:11:21   616s] |  -0.089|   -0.089|  -0.331|   -0.331|    68.94%|   0:00:01.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/affine_1_reg_2__9_/D      |
[01/16 12:11:21   616s] |  -0.035|   -0.035|  -0.075|   -0.075|    68.95%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/affine_1_reg_2__9_/D      |
[01/16 12:11:21   616s] |   0.017|    0.017|   0.000|    0.000|    68.95%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/affine_1_reg_1__9_/D      |
[01/16 12:11:21   616s] |   0.055|    0.045|   0.000|    0.000|    68.95%|   0:00:00.0| 1101.6M|av_func_mode_max|  reg2reg| CNN/conv_3_reg_2__14_/D       |
[01/16 12:11:22   617s] |   0.100|    0.045|   0.000|    0.000|    68.98%|   0:00:01.0| 1101.6M|              NA|       NA| NA                            |
[01/16 12:11:22   617s] |   0.100|    0.045|   0.000|    0.000|    68.98%|   0:00:00.0| 1101.6M|av_func_mode_max|       NA| NA                            |
[01/16 12:11:22   617s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:11:22   617s] 
[01/16 12:11:22   617s] *** Finish Optimize Step (cpu=0:00:01.4 real=0:00:02.0 mem=1101.6M) ***
[01/16 12:11:22   617s] Active Path Group: default 
[01/16 12:11:22   617s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:11:22   617s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|           End Point           |
[01/16 12:11:22   617s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:11:22   617s] |   0.045|    0.045|   0.000|    0.000|    68.98%|   0:00:00.0| 1101.6M|av_func_mode_max|  default| CNN/conv_1_reg_0__13_/D       |
[01/16 12:11:22   617s] |   0.100|    0.112|   0.000|    0.000|    68.99%|   0:00:00.0| 1101.6M|              NA|       NA| NA                            |
[01/16 12:11:22   617s] |   0.100|    0.113|   0.000|    0.000|    68.99%|   0:00:00.0| 1101.6M|av_func_mode_max|       NA| NA                            |
[01/16 12:11:22   617s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-------------------------------+
[01/16 12:11:22   617s] 
[01/16 12:11:22   617s] *** Finish Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1101.6M) ***
[01/16 12:11:22   617s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 68.99
[01/16 12:11:22   617s] *** Starting refinePlace (0:10:17 mem=1101.6M) ***
[01/16 12:11:22   617s] *** Starting refinePlace (0:10:17 mem=1101.6M) ***
[01/16 12:11:22   617s] Total net length = 1.851e+06 (9.611e+05 8.896e+05) (ext = 0.000e+00)
[01/16 12:11:22   617s] default core: bins with density >  0.75 =   39 % ( 189 / 484 )
[01/16 12:11:22   617s] Density distribution unevenness ratio = 7.563%
[01/16 12:11:22   617s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1101.6MB) @(0:10:18 - 0:10:18).
[01/16 12:11:22   617s] Starting refinePlace ...
[01/16 12:11:22   617s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/16 12:11:23   618s]   Spread Effort: high, pre-route mode, useDDP on.
[01/16 12:11:23   618s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=1101.6MB) @(0:10:18 - 0:10:19).
[01/16 12:11:23   618s] Move report: preRPlace moves 94 insts, mean move: 1.80 um, max move: 11.64 um
[01/16 12:11:23   618s] 	Max move on inst (CNN/FE_OCPC2456_FE_OFN1722_N18471): (719.40, 965.44) --> (726.00, 970.48)
[01/16 12:11:23   618s] 	Length: 14 sites, height: 1 rows, site name: umc6site, cell type: BUFX16
[01/16 12:11:23   618s] wireLenOptFixPriorityInst 0 inst fixed
[01/16 12:11:23   618s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/16 12:11:23   618s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1101.6MB) @(0:10:19 - 0:10:19).
[01/16 12:11:23   618s] Move report: Detail placement moves 94 insts, mean move: 1.80 um, max move: 11.64 um
[01/16 12:11:23   618s] 	Max move on inst (CNN/FE_OCPC2456_FE_OFN1722_N18471): (719.40, 965.44) --> (726.00, 970.48)
[01/16 12:11:23   618s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1101.6MB
[01/16 12:11:23   618s] Statistics of distance of Instance movement in refine placement:
[01/16 12:11:23   618s]   maximum (X+Y) =        11.64 um
[01/16 12:11:23   618s]   inst (CNN/FE_OCPC2456_FE_OFN1722_N18471) with max move: (719.4, 965.44) -> (726, 970.48)
[01/16 12:11:23   618s]   mean    (X+Y) =         1.80 um
[01/16 12:11:23   618s] Total instances flipped for legalization: 1
[01/16 12:11:23   618s] Summary Report:
[01/16 12:11:23   618s] Instances move: 94 (out of 26692 movable)
[01/16 12:11:23   618s] Mean displacement: 1.80 um
[01/16 12:11:23   618s] Max displacement: 11.64 um (Instance: CNN/FE_OCPC2456_FE_OFN1722_N18471) (719.4, 965.44) -> (726, 970.48)
[01/16 12:11:23   618s] 	Length: 14 sites, height: 1 rows, site name: umc6site, cell type: BUFX16
[01/16 12:11:23   618s] Total instances moved : 94
[01/16 12:11:23   618s] Total net length = 1.851e+06 (9.611e+05 8.896e+05) (ext = 0.000e+00)
[01/16 12:11:23   618s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1101.6MB
[01/16 12:11:23   618s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=1101.6MB) @(0:10:17 - 0:10:19).
[01/16 12:11:23   618s] *** Finished refinePlace (0:10:19 mem=1101.6M) ***
[01/16 12:11:24   619s] *** maximum move = 11.64 um ***
[01/16 12:11:24   619s] *** Finished refinePlace (0:10:19 mem=1101.6M) ***
[01/16 12:11:24   619s] *** Finished re-routing un-routed nets (1101.6M) ***
[01/16 12:11:24   619s] 
[01/16 12:11:24   619s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1101.6M) ***
[01/16 12:11:24   619s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 68.99
[01/16 12:11:24   619s] 
[01/16 12:11:24   619s] *** Finish pre-CTS Setup Fixing (cpu=0:00:56.2 real=0:00:58.0 mem=1101.6M) ***
[01/16 12:11:24   619s] 
[01/16 12:11:24   619s] End: GigaOpt Optimization in WNS mode
[01/16 12:11:24   619s] Found active setup analysis view av_func_mode_max
[01/16 12:11:24   619s] Found active hold analysis view av_func_mode_min
[01/16 12:11:25   620s] 
------------------------------------------------------------
     Summary (cpu=0.96min real=0.98min mem=973.5M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.113  |  0.113  |  0.123  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5354   |  2675   |  5352   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.986%
Routing Overflow: 0.39% H and 1.04% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:02, real = 0:06:09, mem = 973.5M, totSessionCpu=0:10:20 **
[01/16 12:11:25   620s] Info: 23 top-level, potential tri-state nets excluded from IPO operation.
[01/16 12:11:25   620s] Info: 23 io nets excluded
[01/16 12:11:25   620s] Info: 3 clock nets excluded from IPO operation.
[01/16 12:11:25   620s] Begin: Area Reclaim Optimization
[01/16 12:11:26   621s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 68.99
[01/16 12:11:26   621s] +----------+---------+--------+--------+------------+--------+
[01/16 12:11:26   621s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/16 12:11:26   621s] +----------+---------+--------+--------+------------+--------+
[01/16 12:11:26   621s] |    68.99%|        -|   0.100|   0.000|   0:00:00.0| 1068.9M|
[01/16 12:11:37   632s] |    68.17%|      420|   0.055|   0.000|   0:00:11.0| 1068.9M|
[01/16 12:11:53   647s] |    67.33%|      770|   0.100|   0.000|   0:00:16.0| 1087.9M|
[01/16 12:11:54   648s] |    67.31%|       19|   0.091|   0.000|   0:00:01.0| 1087.9M|
[01/16 12:11:55   649s] |    67.31%|        2|   0.091|   0.000|   0:00:01.0| 1087.9M|
[01/16 12:11:55   649s] |    67.31%|        0|   0.091|   0.000|   0:00:00.0| 1087.9M|
[01/16 12:11:55   649s] +----------+---------+--------+--------+------------+--------+
[01/16 12:11:55   649s] Reclaim Optimization End WNS Slack 0.091  TNS Slack 0.000 Density 67.31
[01/16 12:11:55   649s] 
[01/16 12:11:55   649s] ** Summary: Restruct = 0 Buffer Deletion = 393 Declone = 27 Resize = 775 **
[01/16 12:11:55   649s] --------------------------------------------------------------
[01/16 12:11:55   649s] |                                   | Total     | Sequential |
[01/16 12:11:55   649s] --------------------------------------------------------------
[01/16 12:11:55   649s] | Num insts resized                 |     763  |       0    |
[01/16 12:11:55   649s] | Num insts undone                  |      16  |       0    |
[01/16 12:11:55   649s] | Num insts Downsized               |     763  |       0    |
[01/16 12:11:55   649s] | Num insts Samesized               |       0  |       0    |
[01/16 12:11:55   649s] | Num insts Upsized                 |       0  |       0    |
[01/16 12:11:55   649s] | Num multiple commits+uncommits    |      12  |       -    |
[01/16 12:11:55   649s] --------------------------------------------------------------
[01/16 12:11:55   649s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:28.5) (real = 0:00:30.0) **
[01/16 12:11:55   649s] *** Starting refinePlace (0:10:49 mem=1087.9M) ***
[01/16 12:11:55   649s] *** Starting refinePlace (0:10:49 mem=1087.9M) ***
[01/16 12:11:55   649s] Total net length = 1.835e+06 (9.539e+05 8.810e+05) (ext = 0.000e+00)
[01/16 12:11:55   649s] Starting refinePlace ...
[01/16 12:11:55   649s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/16 12:11:55   649s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/16 12:11:55   649s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1087.9MB) @(0:10:49 - 0:10:49).
[01/16 12:11:55   649s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/16 12:11:55   649s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1087.9MB
[01/16 12:11:55   649s] Statistics of distance of Instance movement in refine placement:
[01/16 12:11:55   649s]   maximum (X+Y) =         0.00 um
[01/16 12:11:55   649s]   mean    (X+Y) =         0.00 um
[01/16 12:11:55   649s] Summary Report:
[01/16 12:11:55   649s] Instances move: 0 (out of 26272 movable)
[01/16 12:11:55   649s] Mean displacement: 0.00 um
[01/16 12:11:55   649s] Max displacement: 0.00 um 
[01/16 12:11:55   649s] Total instances moved : 0
[01/16 12:11:55   649s] Total net length = 1.835e+06 (9.539e+05 8.810e+05) (ext = 0.000e+00)
[01/16 12:11:55   649s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1087.9MB
[01/16 12:11:55   649s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1087.9MB) @(0:10:49 - 0:10:49).
[01/16 12:11:55   649s] *** Finished refinePlace (0:10:49 mem=1087.9M) ***
[01/16 12:11:55   649s] *** maximum move = 0.00 um ***
[01/16 12:11:55   649s] *** Finished refinePlace (0:10:50 mem=1087.9M) ***
[01/16 12:11:55   649s] *** Finished re-routing un-routed nets (1087.9M) ***
[01/16 12:11:55   649s] 
[01/16 12:11:55   649s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1087.9M) ***
[01/16 12:11:55   649s] *** Finished Area Reclaim Optimization (cpu=0:00:29, real=0:00:30, mem=973.48M, totSessionCpu=0:10:50).
[01/16 12:11:57   651s] *** Starting trialRoute (mem=989.4M) ***
[01/16 12:11:57   651s] 
[01/16 12:11:57   651s] There are 0 guide points passed to trialRoute for fixed pins.
[01/16 12:11:57   651s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[01/16 12:11:57   651s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[01/16 12:11:57   651s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[01/16 12:11:57   651s] 
[01/16 12:11:57   651s] Nr of prerouted/Fixed nets = 38
[01/16 12:11:57   651s] routingBox: (330 280) (1680690 1668520)
[01/16 12:11:57   651s] coreBox:    (295020 295120) (1386350 1373680)
[01/16 12:11:57   651s] Number of multi-gpin terms=6427, multi-gpins=13112, moved blk term=8/8
[01/16 12:11:57   651s] 
[01/16 12:11:57   651s] Phase 1a route (0:00:00.3 989.4M):
[01/16 12:11:57   651s] Est net length = 2.021e+06um = 1.028e+06H + 9.934e+05V
[01/16 12:11:57   651s] Usage: (19.9%H 18.9%V) = (1.164e+06um 1.445e+06um) = (351585 286610)
[01/16 12:11:57   651s] Obstruct: 45341 = 22769 (17.7%H) + 22572 (17.5%V)
[01/16 12:11:57   651s] Overflow: 105 = 49 (0.05% H) + 55 (0.05% V)
[01/16 12:11:57   651s] 
[01/16 12:11:58   652s] Phase 1b route (0:00:00.3 989.4M):
[01/16 12:11:58   652s] Usage: (19.9%H 18.9%V) = (1.160e+06um 1.445e+06um) = (350560 286609)
[01/16 12:11:58   652s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[01/16 12:11:58   652s] 
[01/16 12:11:58   652s] Phase 1c route (0:00:00.3 989.4M):
[01/16 12:11:58   652s] Usage: (19.9%H 18.9%V) = (1.159e+06um 1.444e+06um) = (349958 286548)
[01/16 12:11:58   652s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:11:58   652s] 
[01/16 12:11:58   652s] Phase 1d route (0:00:00.2 989.4M):
[01/16 12:11:58   652s] Usage: (19.9%H 18.9%V) = (1.159e+06um 1.444e+06um) = (349961 286548)
[01/16 12:11:58   652s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:11:58   652s] 
[01/16 12:11:58   652s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:01.1 989.4M)

[01/16 12:11:58   652s] 
[01/16 12:11:58   652s] Phase 1e route (0:00:00.2 989.4M):
[01/16 12:11:58   652s] Usage: (19.9%H 18.9%V) = (1.159e+06um 1.444e+06um) = (349961 286548)
[01/16 12:11:58   652s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:11:58   652s] 
[01/16 12:11:59   652s] Phase 1f route (0:00:00.1 989.4M):
[01/16 12:11:59   653s] Usage: (19.9%H 18.9%V) = (1.159e+06um 1.444e+06um) = (349961 286548)
[01/16 12:11:59   653s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[01/16 12:11:59   653s] 
[01/16 12:11:59   653s] Congestion distribution:
[01/16 12:11:59   653s] 
[01/16 12:11:59   653s] Remain	cntH		cntV
[01/16 12:11:59   653s] --------------------------------------
[01/16 12:11:59   653s] --------------------------------------
[01/16 12:11:59   653s]   0:	1	 0.00%	40	 0.04%
[01/16 12:11:59   653s]   1:	47	 0.04%	244	 0.23%
[01/16 12:11:59   653s]   2:	362	 0.34%	923	 0.87%
[01/16 12:11:59   653s]   3:	580	 0.55%	4360	 4.10%
[01/16 12:11:59   653s]   4:	1929	 1.82%	4091	 3.85%
[01/16 12:11:59   653s]   5:	103240	97.25%	96698	90.92%
[01/16 12:11:59   653s] 
[01/16 12:11:59   653s] 
[01/16 12:11:59   653s] Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.3 989.4M)

[01/16 12:11:59   653s] Global route (cpu=1.4s real=1.4s 989.4M)
[01/16 12:12:00   654s] 
[01/16 12:12:00   654s] 
[01/16 12:12:00   654s] *** After '-updateRemainTrks' operation: 
[01/16 12:12:00   654s] 
[01/16 12:12:00   654s] Usage: (20.8%H 20.0%V) = (1.215e+06um 1.527e+06um) = (367061 302891)
[01/16 12:12:00   654s] Overflow: 201 = 26 (0.02% H) + 175 (0.16% V)
[01/16 12:12:01   654s] 
[01/16 12:12:01   654s] Phase 1l Overflow: 0.02% H + 0.16% V (0:00:02.0 989.4M)

[01/16 12:12:01   654s] 
[01/16 12:12:01   654s] Congestion distribution:
[01/16 12:12:01   654s] 
[01/16 12:12:01   654s] Remain	cntH		cntV
[01/16 12:12:01   654s] --------------------------------------
[01/16 12:12:01   654s]  -3:	1	 0.00%	1	 0.00%
[01/16 12:12:01   654s]  -2:	3	 0.00%	28	 0.03%
[01/16 12:12:01   654s]  -1:	20	 0.02%	134	 0.13%
[01/16 12:12:01   654s] --------------------------------------
[01/16 12:12:01   654s]   0:	76	 0.07%	423	 0.40%
[01/16 12:12:01   654s]   1:	245	 0.23%	772	 0.73%
[01/16 12:12:01   654s]   2:	742	 0.70%	1638	 1.54%
[01/16 12:12:01   654s]   3:	1095	 1.03%	4978	 4.68%
[01/16 12:12:01   654s]   4:	2136	 2.01%	4164	 3.92%
[01/16 12:12:01   654s]   5:	101841	95.93%	94218	88.59%
[01/16 12:12:01   654s] 
[01/16 12:12:01   655s] 
[01/16 12:12:01   655s] *** Completed Phase 1 route (0:00:03.9 989.4M) ***
[01/16 12:12:01   655s] 
[01/16 12:12:03   657s] 
[01/16 12:12:03   657s] Total length: 2.118e+06um, number of vias: 231465
[01/16 12:12:03   657s] M1(H) length: 2.490e+00um, number of vias: 102302
[01/16 12:12:03   657s] M2(V) length: 4.404e+05um, number of vias: 88447
[01/16 12:12:03   657s] M3(H) length: 6.624e+05um, number of vias: 26900
[01/16 12:12:03   657s] M4(V) length: 5.029e+05um, number of vias: 10360
[01/16 12:12:03   657s] M5(H) length: 3.810e+05um, number of vias: 3456
[01/16 12:12:03   657s] M6(V) length: 1.316e+05um
[01/16 12:12:03   657s] *** Completed Phase 2 route (0:00:02.7 989.4M) ***
[01/16 12:12:03   657s] 
[01/16 12:12:04   658s] *** Finished all Phases (cpu=0:00:06.8 mem=989.4M) ***
[01/16 12:12:04   658s] dbSprFixZeroViaCodes runtime= 0:00:00.2
[01/16 12:12:04   658s] Peak Memory Usage was 989.4M 
[01/16 12:12:04   658s] TrialRoute+GlbRouteEst total runtime= +0:00:07.2 = 0:00:34.7
[01/16 12:12:04   658s]   TrialRoute full (called 6x) runtime= 0:00:33.5
[01/16 12:12:04   658s]   TrialRoute check only (called 2x) runtime= 0:00:00.4
[01/16 12:12:04   658s]   GlbRouteEst (called 3x) runtime= 0:00:00.8
[01/16 12:12:04   658s] *** Finished trialRoute (cpu=0:00:07.1 mem=989.4M) ***
[01/16 12:12:04   658s] 
[01/16 12:12:04   658s] Extraction called for design 'CHIP' of instances=26325 and nets=26790 using extraction engine 'preRoute' .
[01/16 12:12:04   658s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:12:04   658s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:12:04   658s] PreRoute RC Extraction called for design CHIP.
[01/16 12:12:04   658s] RC Extraction called in multi-corner(1) mode.
[01/16 12:12:04   658s] RCMode: PreRoute
[01/16 12:12:04   658s]       RC Corner Indexes            0   
[01/16 12:12:04   658s] Capacitance Scaling Factor   : 1.00000 
[01/16 12:12:04   658s] Resistance Scaling Factor    : 1.00000 
[01/16 12:12:04   658s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 12:12:04   658s] Clock Res. Scaling Factor    : 1.00000 
[01/16 12:12:04   658s] Shrink Factor                : 1.00000
[01/16 12:12:04   658s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/16 12:12:04   658s] Using capacitance table file ...
[01/16 12:12:04   658s] Updating RC grid for preRoute extraction ...
[01/16 12:12:04   658s] Initializing multi-corner capacitance tables ... 
[01/16 12:12:04   658s] Initializing multi-corner resistance tables ...
[01/16 12:12:04   658s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 989.402M)
[01/16 12:12:05   659s] #################################################################################
[01/16 12:12:05   659s] # Design Stage: PreRoute
[01/16 12:12:05   659s] # Design Mode: 90nm
[01/16 12:12:05   659s] # Analysis Mode: MMMC non-OCV
[01/16 12:12:05   659s] # Extraction Mode: default
[01/16 12:12:05   659s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[01/16 12:12:05   659s] # Switching Delay Calculation Engine to AAE
[01/16 12:12:05   659s] #################################################################################
[01/16 12:12:05   659s] AAE_INFO: 1 threads acquired from CTE.
[01/16 12:12:05   659s] Calculate delays in BcWc mode...
[01/16 12:12:05   659s] Topological Sorting (CPU = 0:00:00.1, MEM = 1017.5M, InitMEM = 1017.5M)
[01/16 12:12:10   664s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:12:10   664s] AAE_THRD: End delay calculation. (MEM=995.375 CPU=0:00:04.5 REAL=0:00:04.0)
[01/16 12:12:10   664s] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 995.4M) ***
[01/16 12:12:11   665s] Begin: GigaOpt postEco DRV Optimization
[01/16 12:12:11   665s] Info: 23 top-level, potential tri-state nets excluded from IPO operation.
[01/16 12:12:11   665s] Info: 23 io nets excluded
[01/16 12:12:11   665s] Info: 3 clock nets excluded from IPO operation.
[01/16 12:12:11   665s] Core basic site is umc6site
[01/16 12:12:11   665s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 12:12:14   668s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 12:12:14   668s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
[01/16 12:12:14   668s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 12:12:14   668s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
[01/16 12:12:14   668s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 12:12:14   668s] |     6   |    31   |     0   |      0  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|  67.31  |            |           |
[01/16 12:12:15   669s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.02 |          0|          6|  67.33  |   0:00:01.0|    1067.9M|
[01/16 12:12:15   669s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|  67.33  |   0:00:00.0|    1067.9M|
[01/16 12:12:15   669s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 12:12:15   669s] 
[01/16 12:12:15   669s] *** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=1067.9M) ***
[01/16 12:12:15   669s] 
[01/16 12:12:15   669s] *** Starting refinePlace (0:11:10 mem=1067.9M) ***
[01/16 12:12:16   669s] *** Starting refinePlace (0:11:10 mem=1067.9M) ***
[01/16 12:12:16   669s] Total net length = 1.737e+06 (8.928e+05 8.442e+05) (ext = 0.000e+00)
[01/16 12:12:16   669s] Starting refinePlace ...
[01/16 12:12:16   669s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/16 12:12:16   670s] Move report: legalization moves 20 insts, mean move: 4.20 um, max move: 12.96 um
[01/16 12:12:16   670s] 	Max move on inst (CNN/U22376): (679.14, 360.64) --> (687.06, 355.60)
[01/16 12:12:16   670s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1067.9MB) @(0:11:10 - 0:11:10).
[01/16 12:12:16   670s] Move report: Detail placement moves 20 insts, mean move: 4.20 um, max move: 12.96 um
[01/16 12:12:16   670s] 	Max move on inst (CNN/U22376): (679.14, 360.64) --> (687.06, 355.60)
[01/16 12:12:16   670s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1067.9MB
[01/16 12:12:16   670s] Statistics of distance of Instance movement in refine placement:
[01/16 12:12:16   670s]   maximum (X+Y) =        12.96 um
[01/16 12:12:16   670s]   inst (CNN/U22376) with max move: (679.14, 360.64) -> (687.06, 355.6)
[01/16 12:12:16   670s]   mean    (X+Y) =         4.20 um
[01/16 12:12:16   670s] Summary Report:
[01/16 12:12:16   670s] Instances move: 20 (out of 26272 movable)
[01/16 12:12:16   670s] Mean displacement: 4.20 um
[01/16 12:12:16   670s] Max displacement: 12.96 um (Instance: CNN/U22376) (679.14, 360.64) -> (687.06, 355.6)
[01/16 12:12:16   670s] 	Length: 3 sites, height: 1 rows, site name: umc6site, cell type: INVXL
[01/16 12:12:16   670s] Total instances moved : 20
[01/16 12:12:16   670s] Total net length = 1.737e+06 (8.928e+05 8.442e+05) (ext = 0.000e+00)
[01/16 12:12:16   670s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1067.9MB
[01/16 12:12:16   670s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1067.9MB) @(0:11:10 - 0:11:10).
[01/16 12:12:16   670s] *** Finished refinePlace (0:11:10 mem=1067.9M) ***
[01/16 12:12:16   670s] *** maximum move = 12.96 um ***
[01/16 12:12:16   670s] *** Finished refinePlace (0:11:10 mem=1067.9M) ***
[01/16 12:12:16   670s] *** Finished re-routing un-routed nets (1067.9M) ***
[01/16 12:12:16   670s] 
[01/16 12:12:16   670s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1067.9M) ***
[01/16 12:12:16   670s] End: GigaOpt postEco DRV Optimization
[01/16 12:12:16   670s] **INFO: Flow update: Design timing is met.
[01/16 12:12:16   670s] **INFO: Flow update: Design timing is met.
[01/16 12:12:16   670s] **INFO: Flow update: Design timing is met.
[01/16 12:12:16   670s] *** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
[01/16 12:12:16   670s] *** Starting trialRoute (mem=1010.6M) ***
[01/16 12:12:16   670s] 
[01/16 12:12:16   670s] There are 0 guide points passed to trialRoute for fixed pins.
[01/16 12:12:16   670s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[01/16 12:12:16   670s] Start to check current routing status for nets...
[01/16 12:12:16   670s] All nets are already routed correctly.
[01/16 12:12:16   670s] TrialRoute+GlbRouteEst total runtime= +0:00:00.3 = 0:00:35.0
[01/16 12:12:16   670s]   TrialRoute full (called 6x) runtime= 0:00:33.5
[01/16 12:12:16   670s]   TrialRoute check only (called 3x) runtime= 0:00:00.7
[01/16 12:12:16   670s]   GlbRouteEst (called 3x) runtime= 0:00:00.8
[01/16 12:12:16   670s] *** Finishing trialRoute (mem=1010.6M) ***
[01/16 12:12:16   670s] 
[01/16 12:12:18   671s] **INFO: Flow update: Design timing is met.
[01/16 12:12:18   671s] Extraction called for design 'CHIP' of instances=26325 and nets=26790 using extraction engine 'preRoute' .
[01/16 12:12:18   671s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:12:18   671s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:12:18   671s] PreRoute RC Extraction called for design CHIP.
[01/16 12:12:18   671s] RC Extraction called in multi-corner(1) mode.
[01/16 12:12:18   671s] RCMode: PreRoute
[01/16 12:12:18   671s]       RC Corner Indexes            0   
[01/16 12:12:18   671s] Capacitance Scaling Factor   : 1.00000 
[01/16 12:12:18   671s] Resistance Scaling Factor    : 1.00000 
[01/16 12:12:18   671s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 12:12:18   671s] Clock Res. Scaling Factor    : 1.00000 
[01/16 12:12:18   671s] Shrink Factor                : 1.00000
[01/16 12:12:18   671s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/16 12:12:18   671s] Using capacitance table file ...
[01/16 12:12:18   672s] Initializing multi-corner capacitance tables ... 
[01/16 12:12:18   672s] Initializing multi-corner resistance tables ...
[01/16 12:12:18   672s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1002.590M)
[01/16 12:12:18   672s] #################################################################################
[01/16 12:12:18   672s] # Design Stage: PreRoute
[01/16 12:12:18   672s] # Design Mode: 90nm
[01/16 12:12:18   672s] # Analysis Mode: MMMC non-OCV
[01/16 12:12:18   672s] # Extraction Mode: default
[01/16 12:12:18   672s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[01/16 12:12:18   672s] # Switching Delay Calculation Engine to AAE
[01/16 12:12:18   672s] #################################################################################
[01/16 12:12:19   673s] AAE_INFO: 1 threads acquired from CTE.
[01/16 12:12:19   673s] Calculate delays in BcWc mode...
[01/16 12:12:19   673s] Topological Sorting (CPU = 0:00:00.1, MEM = 1000.6M, InitMEM = 1000.6M)
[01/16 12:12:24   677s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:12:24   677s] AAE_THRD: End delay calculation. (MEM=997.375 CPU=0:00:04.4 REAL=0:00:05.0)
[01/16 12:12:24   677s] *** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 997.4M) ***
[01/16 12:12:25   678s] Reported timing to dir ./timingReports
[01/16 12:12:25   678s] **optDesign ... cpu = 0:07:01, real = 0:07:09, mem = 959.2M, totSessionCpu=0:11:19 **
[01/16 12:12:25   678s] Found active setup analysis view av_func_mode_max
[01/16 12:12:25   678s] Found active hold analysis view av_func_mode_min
[01/16 12:12:27   680s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.019  |  0.074  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5354   |  2675   |  5352   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.327%
Routing Overflow: 0.02% H and 0.16% V
------------------------------------------------------------
**optDesign ... cpu = 0:07:03, real = 0:07:11, mem = 959.2M, totSessionCpu=0:11:21 **
[01/16 12:12:27   680s] *** Finished optDesign ***
[01/16 12:12:27   680s] 
[01/16 12:12:27   680s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:07 real=  0:07:15)
[01/16 12:12:27   680s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[01/16 12:12:27   680s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:23 real=  0:01:24)
[01/16 12:12:27   680s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=  0:01:40 real=  0:01:43)
[01/16 12:12:27   680s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:38 real=  0:01:41)
[01/16 12:12:27   680s] 	OPT_RUNTIME:          phyUpdate (count =  5): (cpu=0:00:25.2 real=0:00:25.8)
[01/16 12:12:27   680s] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:01:01 real=  0:01:03)
[01/16 12:12:27   680s] 	OPT_RUNTIME:             wnsOpt (count =  2): (cpu=0:00:31.0 real=0:00:31.8)
[01/16 12:12:27   680s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:22.7 real=0:00:23.0)
[01/16 12:13:04   682s] <CMD> createClockTreeSpec -bufferList {CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL} -file Clock.ctstch
[01/16 12:13:04   682s] **WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
[01/16 12:13:04   682s] Checking spec file integrity...
[01/16 12:13:04   682s] 
[01/16 12:13:04   682s] ******* createClockTreeSpec begin *******
[01/16 12:13:04   682s] Options:  -bufferList CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL -file Clock.ctstch 
[01/16 12:13:04   682s] New Clock Spec Generation is ON.
[01/16 12:13:04   682s] New CTE tracing is ON.
[01/16 12:13:05   683s] Handle Multi Mode on mixed active views: av_func_mode_min av_func_mode_max.
[01/16 12:13:06   684s] *Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
[01/16 12:13:06   684s] INFO: Include DontTouch Net from EDI DB.
[01/16 12:13:07   684s] Total 1 clock roots are extracted.
[01/16 12:13:07   684s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/16 12:13:07   684s] **WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
[01/16 12:13:07   684s] Type 'man ENCEXT-6202' for more detail.
[01/16 12:13:07   684s] Reading Capacitance Table File umc18_1p6m.captbl ...
[01/16 12:13:07   684s] Cap table was created using Encounter 04.20-s274_1.
[01/16 12:13:07   684s] Process name: G-04-LOGIC-18-1P6M-INTERCAP_Ver:1.7_8/14/01.
[01/16 12:13:07   684s] Importing multi-corner RC tables ... 
[01/16 12:13:07   684s] Summary of Active RC-Corners : 
[01/16 12:13:07   684s]  
[01/16 12:13:07   684s]  Analysis View: av_func_mode_max
[01/16 12:13:07   684s]     RC-Corner Name        : RC_Corner
[01/16 12:13:07   684s]     RC-Corner Index       : 0
[01/16 12:13:07   684s]     RC-Corner Temperature : 25 Celsius
[01/16 12:13:07   684s]     RC-Corner Cap Table   : 'umc18_1p6m.captbl'
[01/16 12:13:07   684s]     RC-Corner PreRoute Res Factor         : 1
[01/16 12:13:07   684s]     RC-Corner PreRoute Cap Factor         : 1
[01/16 12:13:07   684s]     RC-Corner PostRoute Res Factor        : 1
[01/16 12:13:07   684s]     RC-Corner PostRoute Cap Factor        : 1
[01/16 12:13:07   684s]     RC-Corner PostRoute XCap Factor       : 1
[01/16 12:13:07   684s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/16 12:13:07   684s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/16 12:13:07   684s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[01/16 12:13:07   684s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[01/16 12:13:07   684s]     RC-Corner Technology file: 'icecaps.tch'
[01/16 12:13:07   684s]  
[01/16 12:13:07   684s]  Analysis View: av_func_mode_min
[01/16 12:13:07   684s]     RC-Corner Name        : RC_Corner
[01/16 12:13:07   684s]     RC-Corner Index       : 0
[01/16 12:13:07   684s]     RC-Corner Temperature : 25 Celsius
[01/16 12:13:07   684s]     RC-Corner Cap Table   : 'umc18_1p6m.captbl'
[01/16 12:13:07   684s]     RC-Corner PreRoute Res Factor         : 1
[01/16 12:13:07   684s]     RC-Corner PreRoute Cap Factor         : 1
[01/16 12:13:07   684s]     RC-Corner PostRoute Res Factor        : 1
[01/16 12:13:07   684s]     RC-Corner PostRoute Cap Factor        : 1
[01/16 12:13:07   684s]     RC-Corner PostRoute XCap Factor       : 1
[01/16 12:13:07   684s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/16 12:13:07   684s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/16 12:13:07   684s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[01/16 12:13:07   684s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[01/16 12:13:07   684s]     RC-Corner Technology file: 'icecaps.tch'
[01/16 12:13:07   684s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[01/16 12:13:07   684s] CTE reading timing constraint file 'CHIP.sdc' ...
[01/16 12:13:07   684s] Current (total cpu=0:11:25, real=0:23:11, peak res=816.6M, current mem=824.2M)
[01/16 12:13:07   684s] INFO (CTE): Constraints read successfully.
[01/16 12:13:07   684s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=619.3M, current mem=831.2M)
[01/16 12:13:07   684s] Current (total cpu=0:11:25, real=0:23:11, peak res=816.6M, current mem=831.2M)
[01/16 12:13:07   684s] Total number of combinational cells: 265
[01/16 12:13:07   684s] Total number of sequential cells: 186
[01/16 12:13:07   684s] Total number of tristate cells: 18
[01/16 12:13:07   684s] Total number of level shifter cells: 0
[01/16 12:13:07   684s] Total number of power gating cells: 0
[01/16 12:13:07   684s] Total number of isolation cells: 0
[01/16 12:13:07   684s] Total number of power switch cells: 0
[01/16 12:13:07   684s] Total number of pulse generator cells: 0
[01/16 12:13:07   684s] Total number of always on buffers: 0
[01/16 12:13:07   684s] Total number of retention cells: 0
[01/16 12:13:07   684s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX4 BUFX3 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX3 CLKBUFX8 CLKBUFXL
[01/16 12:13:07   684s] Total number of usable buffers: 18
[01/16 12:13:07   684s] List of unusable buffers:
[01/16 12:13:07   684s] Total number of unusable buffers: 0
[01/16 12:13:07   684s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX8 CLKINVXL INVX2 INVX1 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[01/16 12:13:07   684s] Total number of usable inverters: 18
[01/16 12:13:07   684s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[01/16 12:13:07   684s] Total number of unusable inverters: 3
[01/16 12:13:07   684s] List of identified usable delay cells: DLY1X1 DLY2X1 DLY4X1 DLY3X1
[01/16 12:13:07   684s] Total number of identified usable delay cells: 4
[01/16 12:13:07   684s] List of identified unusable delay cells:
[01/16 12:13:07   684s] Total number of identified unusable delay cells: 0
[01/16 12:13:07   684s] createClockTreeSpec invoking cleanupSpecifyClockTree
[01/16 12:13:07   684s] 
[01/16 12:13:07   684s] Reading clock tree spec file 'Clock.ctstch' ...
[01/16 12:13:07   684s] 
[01/16 12:13:07   684s] RouteType               : FE_CTS_DEFAULT
[01/16 12:13:07   684s] PreferredExtraSpace     : 1
[01/16 12:13:07   684s] Shield                  : NONE
[01/16 12:13:07   684s] PreferLayer             : M3 M4 
[01/16 12:13:07   684s] RC Information for View av_func_mode_max :
[01/16 12:13:07   684s] Est. Cap                : 0.138279(V=0.136457 H=0.1401) (ff/um) [0.000138279]
[01/16 12:13:07   684s] Est. Res                : 0.221429(V=0.221429 H=0.221429)(ohm/um) [0.000221429]
[01/16 12:13:07   684s] Est. Via Res            : 6.5(ohm) [13]
[01/16 12:13:07   684s] Est. Via Cap            : 0.123288(ff)
[01/16 12:13:07   684s] M1(H) w=0.24(um) s=0.24(um) p=0.56(um) es=0.88(um) cap=0.127(ff/um) res=0.321(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[01/16 12:13:07   684s] M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.136(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.118844(ff)
[01/16 12:13:07   684s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.14(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.12298(ff)
[01/16 12:13:07   684s] M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.136(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.123288(ff)
[01/16 12:13:07   684s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.14(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.123288(ff)
[01/16 12:13:07   684s] M6(V) w=0.44(um) s=0.44(um) p=1.32(um) es=2.2(um) cap=0.114(ff/um) res=0.0932(ohm/um) viaRes=6.5(ohm) viaCap=0.127944(ff)
[01/16 12:13:07   684s] 
[01/16 12:13:07   684s] RC Information for View av_func_mode_min :
[01/16 12:13:07   684s] Est. Cap                : 0.138279(V=0.136457 H=0.1401) (ff/um) [0.000138279]
[01/16 12:13:07   684s] Est. Res                : 0.221429(V=0.221429 H=0.221429)(ohm/um) [0.000221429]
[01/16 12:13:07   684s] Est. Via Res            : 6.5(ohm) [13]
[01/16 12:13:07   684s] Est. Via Cap            : 0.123288(ff)
[01/16 12:13:07   684s] M1(H) w=0.24(um) s=0.24(um) p=0.56(um) es=0.88(um) cap=0.127(ff/um) res=0.321(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[01/16 12:13:07   684s] M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.136(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.118844(ff)
[01/16 12:13:07   684s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.14(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.12298(ff)
[01/16 12:13:07   684s] M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.136(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.123288(ff)
[01/16 12:13:07   684s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.14(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.123288(ff)
[01/16 12:13:07   684s] M6(V) w=0.44(um) s=0.44(um) p=1.32(um) es=2.2(um) cap=0.114(ff/um) res=0.0932(ohm/um) viaRes=6.5(ohm) viaCap=0.127944(ff)
[01/16 12:13:07   684s] 
[01/16 12:13:07   684s] RouteType               : FE_CTS_DEFAULT_LEAF
[01/16 12:13:07   684s] PreferredExtraSpace     : 1
[01/16 12:13:07   684s] Shield                  : NONE
[01/16 12:13:07   684s] PreferLayer             : M3 M4 
[01/16 12:13:07   684s] RC Information for View av_func_mode_max :
[01/16 12:13:07   684s] Est. Cap                : 0.138279(V=0.136457 H=0.1401) (ff/um) [0.000138279]
[01/16 12:13:07   685s] Est. Res                : 0.221429(V=0.221429 H=0.221429)(ohm/um) [0.000221429]
[01/16 12:13:07   685s] Est. Via Res            : 6.5(ohm) [13]
[01/16 12:13:07   685s] Est. Via Cap            : 0.123288(ff)
[01/16 12:13:07   685s] M1(H) w=0.24(um) s=0.24(um) p=0.56(um) es=0.88(um) cap=0.127(ff/um) res=0.321(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[01/16 12:13:07   685s] M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.136(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.118844(ff)
[01/16 12:13:07   685s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.14(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.12298(ff)
[01/16 12:13:07   685s] M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.136(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.123288(ff)
[01/16 12:13:07   685s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.14(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.123288(ff)
[01/16 12:13:07   685s] M6(V) w=0.44(um) s=0.44(um) p=1.32(um) es=2.2(um) cap=0.114(ff/um) res=0.0932(ohm/um) viaRes=6.5(ohm) viaCap=0.127944(ff)
[01/16 12:13:07   685s] 
[01/16 12:13:07   685s] RC Information for View av_func_mode_min :
[01/16 12:13:07   685s] Est. Cap                : 0.138279(V=0.136457 H=0.1401) (ff/um) [0.000138279]
[01/16 12:13:07   685s] Est. Res                : 0.221429(V=0.221429 H=0.221429)(ohm/um) [0.000221429]
[01/16 12:13:07   685s] Est. Via Res            : 6.5(ohm) [13]
[01/16 12:13:07   685s] Est. Via Cap            : 0.123288(ff)
[01/16 12:13:07   685s] M1(H) w=0.24(um) s=0.24(um) p=0.56(um) es=0.88(um) cap=0.127(ff/um) res=0.321(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[01/16 12:13:07   685s] M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.136(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.118844(ff)
[01/16 12:13:07   685s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.14(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.12298(ff)
[01/16 12:13:07   685s] M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.136(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.123288(ff)
[01/16 12:13:07   685s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.14(ff/um) res=0.221(ohm/um) viaRes=6.5(ohm) viaCap=0.123288(ff)
[01/16 12:13:07   685s] M6(V) w=0.44(um) s=0.44(um) p=1.32(um) es=2.2(um) cap=0.114(ff/um) res=0.0932(ohm/um) viaRes=6.5(ohm) viaCap=0.127944(ff)
[01/16 12:13:07   685s] 
[01/16 12:13:07   685s] Switching off Advanced RC Correlation modes in AAE mode.
[01/16 12:13:07   685s] Active Analysis Views for CTS are,
[01/16 12:13:07   685s] #1 av_func_mode_max
[01/16 12:13:07   685s] #2 av_func_mode_min
[01/16 12:13:07   685s] Default Analysis Views is av_func_mode_max
[01/16 12:13:07   685s] 
[01/16 12:13:07   685s] 
[01/16 12:13:07   685s] ****** AutoClockRootPin ******
[01/16 12:13:07   685s] AutoClockRootPin 1: clk
[01/16 12:13:07   685s] # NoGating         NO
[01/16 12:13:07   685s] # SetDPinAsSync    NO
[01/16 12:13:07   685s] # SetIoPinAsSync   NO
[01/16 12:13:07   685s] # SetAsyncSRPinAsSync   NO
[01/16 12:13:07   685s] # SetTriStEnPinAsSync   NO
[01/16 12:13:07   685s] # SetBBoxPinAsSync   NO
[01/16 12:13:07   685s] # RouteClkNet      YES
[01/16 12:13:07   685s] # PostOpt          YES
[01/16 12:13:07   685s] # RouteType        FE_CTS_DEFAULT
[01/16 12:13:07   685s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[01/16 12:13:07   685s] 
[01/16 12:13:07   685s] ***** !! NOTE !! *****
[01/16 12:13:07   685s] 
[01/16 12:13:07   685s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[01/16 12:13:07   685s] If you want to change the behavior, you need to use the SetDPinAsSync
[01/16 12:13:07   685s] or SetIoPinAsSync statement in the clock tree specification file,
[01/16 12:13:07   685s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[01/16 12:13:07   685s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[01/16 12:13:07   685s] before specifyClockTree command.
[01/16 12:13:07   685s] 
[01/16 12:13:07   685s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=850.2M) ***
[01/16 12:13:07   685s] *** End createClockTreeSpec (cpu=0:00:02.5, real=0:00:03.0, mem=850.2M) ***
[01/16 12:13:08   685s] <CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
[01/16 12:13:08   685s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[01/16 12:13:08   685s] **WARN: (ENCCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
[01/16 12:13:08   685s] **ERROR: (ENCCK-9000):	Option -fixedInstBeforeCTS is not supported when setCTSMode -engine is not ck, please use changeClockStatus command before clockDesign.
[01/16 12:13:08   685s] 
[01/16 12:13:08   685s]   clockDesign
[01/16 12:13:08   685s]     [-specFile {filename1 filename2 ...}]
[01/16 12:13:08   685s]     [-genSpecOnly filename]
[01/16 12:13:08   685s]     [-outDir dirname]
[01/16 12:13:08   685s]     [-clk clockname]
[01/16 12:13:08   685s]     [-macromodel filename]
[01/16 12:13:08   685s]     [-check]
[01/16 12:13:08   685s]     [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
[01/16 12:13:08   685s]     [-noDeleteClockTree]
[01/16 12:13:08   685s]     [-postCTSsdcFile filename]
[01/16 12:13:08   685s]     [-incrPostCTSsdcFile filename]
[01/16 12:13:08   685s]     [-pulsedLatch]
[01/16 12:13:08   685s]     [-honorSDCDontTouch]
[01/16 12:13:08   685s]     [-preserveAssertion]
[01/16 12:13:08   685s]     [-skipTimeDesign]
[01/16 12:13:08   685s]     [-noSkipTimeDesign]
[01/16 12:13:08   685s]   
[01/16 12:13:08   685s] 
[01/16 12:13:08   685s] *** Summary of all messages that are not suppressed in this session:
[01/16 12:13:08   685s] Severity  ID               Count  Summary                                  
[01/16 12:13:08   685s] ERROR     ENCCK-9000           2  %s                                       
[01/16 12:13:08   685s] *** Message Summary: 0 warning(s), 2 error(s)
[01/16 12:13:08   685s] 
[01/16 12:13:43   686s] <CMD> displayClockPhaseDelay -preRoute
[01/16 12:13:43   686s] Redoing specifyClockTree ...
[01/16 12:13:43   686s] Checking spec file integrity...
[01/16 12:13:43   686s] 
[01/16 12:13:43   686s] displayClockPhaseDelay Option :  -preRoute 
[01/16 12:13:43   686s] **WARN: (ENCCK-951):	Net BUF_CLK have 2677 pins.
[01/16 12:13:43   686s] **WARN: (ENCCK-951):	Net BUF_CLK have 2677 pins.
[01/16 12:14:05   688s] <CMD> displayClockTree -skew -allLevel -preRoute
[01/16 12:14:05   688s] Redoing specifyClockTree ...
[01/16 12:14:05   688s] Checking spec file integrity...
[01/16 12:14:05   688s] displayClockTree Option :  -skew -allLevel -preRoute 
[01/16 12:14:05   688s] **WARN: (ENCCK-951):	Net BUF_CLK have 2677 pins.
[01/16 12:14:05   688s] **WARN: (ENCCK-951):	Net BUF_CLK have 2677 pins.
[01/16 12:14:05   688s] Clock clk is Gated-Clock. displayClockTree on Gated Clock
[01/16 12:14:18   689s] <CMD> clearClockDisplay
[01/16 12:14:18   689s] Redoing specifyClockTree ...
[01/16 12:14:18   689s] Checking spec file integrity...
[01/16 12:14:34   690s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/16 12:14:34   690s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[01/16 12:14:34   690s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[01/16 12:14:34   690s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[01/16 12:14:34   690s] Type 'man ENCEXT-3493' for more detail.
[01/16 12:14:34   690s] *** Starting trialRoute (mem=840.2M) ***
[01/16 12:14:34   690s] 
[01/16 12:14:34   690s] There are 0 guide points passed to trialRoute for fixed pins.
[01/16 12:14:34   690s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[01/16 12:14:34   690s] Start to check current routing status for nets...
[01/16 12:14:34   690s] All nets are already routed correctly.
[01/16 12:14:34   690s] TrialRoute+GlbRouteEst total runtime= +0:00:00.3 = 0:00:35.3
[01/16 12:14:34   690s]   TrialRoute full (called 6x) runtime= 0:00:33.5
[01/16 12:14:34   690s]   TrialRoute check only (called 4x) runtime= 0:00:01.0
[01/16 12:14:34   690s]   GlbRouteEst (called 3x) runtime= 0:00:00.8
[01/16 12:14:34   690s] *** Finishing trialRoute (mem=840.2M) ***
[01/16 12:14:34   690s] 
[01/16 12:14:34   690s] Extraction called for design 'CHIP' of instances=26325 and nets=26790 using extraction engine 'preRoute' .
[01/16 12:14:34   690s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:14:34   690s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:14:34   690s] PreRoute RC Extraction called for design CHIP.
[01/16 12:14:34   690s] RC Extraction called in multi-corner(1) mode.
[01/16 12:14:34   690s] RCMode: PreRoute
[01/16 12:14:34   690s]       RC Corner Indexes            0   
[01/16 12:14:34   690s] Capacitance Scaling Factor   : 1.00000 
[01/16 12:14:34   690s] Resistance Scaling Factor    : 1.00000 
[01/16 12:14:34   690s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 12:14:34   690s] Clock Res. Scaling Factor    : 1.00000 
[01/16 12:14:34   690s] Shrink Factor                : 1.00000
[01/16 12:14:34   690s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/16 12:14:34   690s] Using capacitance table file ...
[01/16 12:14:34   690s] Initializing multi-corner capacitance tables ... 
[01/16 12:14:34   690s] Initializing multi-corner resistance tables ...
[01/16 12:14:34   690s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 840.188M)
[01/16 12:14:34   690s] Effort level <high> specified for reg2reg path_group
[01/16 12:14:35   691s] Found active setup analysis view av_func_mode_max
[01/16 12:14:35   691s] Found active hold analysis view av_func_mode_min
[01/16 12:14:36   692s] AAE_INFO: Cdb files are: 
[01/16 12:14:36   692s]  	slow.cdb
[01/16 12:14:36   692s] 	fast.cdb
[01/16 12:14:36   692s]  
[01/16 12:14:42   692s] **WARN: (ENCESI-3086):	The following cell(s) will use the default parameters from the timing models because the characterized noise model(s) (cdB) could not be found: P8C , P4C , RA1SH , .
[01/16 12:14:47   697s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:14:47   697s] AAE_THRD: End delay calculation. (MEM=921.773 CPU=0:00:04.4 REAL=0:00:05.0)
[01/16 12:14:50   700s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.019  |  2.600  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5354   |  2675   |  5352   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.327%
Routing Overflow: 0.02% H and 0.16% V
------------------------------------------------------------
Reported timing to dir timingReports
[01/16 12:14:50   700s] Total CPU time: 9.89 sec
[01/16 12:14:50   700s] Total Real time: 16.0 sec
[01/16 12:14:50   700s] Total Memory Usage: 903.695312 Mbytes
[01/16 12:15:40   702s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/16 12:15:40   702s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[01/16 12:15:40   702s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[01/16 12:15:40   702s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[01/16 12:15:40   702s] Type 'man ENCEXT-3493' for more detail.
[01/16 12:15:41   702s] *** Starting trialRoute (mem=885.3M) ***
[01/16 12:15:41   702s] 
[01/16 12:15:41   702s] There are 0 guide points passed to trialRoute for fixed pins.
[01/16 12:15:41   702s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[01/16 12:15:41   702s] Start to check current routing status for nets...
[01/16 12:15:41   702s] All nets are already routed correctly.
[01/16 12:15:41   702s] TrialRoute+GlbRouteEst total runtime= +0:00:00.3 = 0:00:35.5
[01/16 12:15:41   702s]   TrialRoute full (called 6x) runtime= 0:00:33.5
[01/16 12:15:41   702s]   TrialRoute check only (called 5x) runtime= 0:00:01.2
[01/16 12:15:41   702s]   GlbRouteEst (called 3x) runtime= 0:00:00.8
[01/16 12:15:41   702s] *** Finishing trialRoute (mem=885.3M) ***
[01/16 12:15:41   702s] 
[01/16 12:15:41   702s] Extraction called for design 'CHIP' of instances=26325 and nets=26790 using extraction engine 'preRoute' .
[01/16 12:15:41   702s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:15:41   702s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:15:41   702s] PreRoute RC Extraction called for design CHIP.
[01/16 12:15:41   702s] RC Extraction called in multi-corner(1) mode.
[01/16 12:15:41   702s] RCMode: PreRoute
[01/16 12:15:41   702s]       RC Corner Indexes            0   
[01/16 12:15:41   702s] Capacitance Scaling Factor   : 1.00000 
[01/16 12:15:41   702s] Resistance Scaling Factor    : 1.00000 
[01/16 12:15:41   702s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 12:15:41   702s] Clock Res. Scaling Factor    : 1.00000 
[01/16 12:15:41   702s] Shrink Factor                : 1.00000
[01/16 12:15:41   702s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/16 12:15:41   702s] Using capacitance table file ...
[01/16 12:15:41   702s] Initializing multi-corner capacitance tables ... 
[01/16 12:15:41   702s] Initializing multi-corner resistance tables ...
[01/16 12:15:41   703s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 885.344M)
[01/16 12:15:41   703s] Effort level <high> specified for reg2reg path_group
[01/16 12:15:42   703s] Found active setup analysis view av_func_mode_max
[01/16 12:15:42   703s] Found active hold analysis view av_func_mode_min
[01/16 12:15:47   708s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:15:47   708s] AAE_THRD: End delay calculation. (MEM=942.094 CPU=0:00:04.6 REAL=0:00:05.0)
[01/16 12:15:48   710s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.275  |  0.275  |  3.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5354   |  2675   |  5352   |
+--------------------+---------+---------+---------+

Density: 67.327%
Routing Overflow: 0.02% H and 0.16% V
------------------------------------------------------------
Reported timing to dir timingReports
[01/16 12:15:48   710s] Total CPU time: 7.88 sec
[01/16 12:15:48   710s] Total Real time: 8.0 sec
[01/16 12:15:48   710s] Total Memory Usage: 888.359375 Mbytes
[01/16 12:16:28   711s] <CMD> addIoFiller -cell PFILL -prefix IOFILLER
[01/16 12:16:28   711s] Added 0 of filler cell 'PFILL' on top side.
[01/16 12:16:28   711s] Added 0 of filler cell 'PFILL' on left side.
[01/16 12:16:28   711s] Added 0 of filler cell 'PFILL' on bottom side.
[01/16 12:16:28   711s] Added 0 of filler cell 'PFILL' on right side.
[01/16 12:16:41   712s] <CMD> addIoFiller -cell PFILL_9 -prefix IOFILLER
[01/16 12:16:41   712s] Added 52 of filler cell 'PFILL_9' on top side.
[01/16 12:16:41   712s] Added 52 of filler cell 'PFILL_9' on left side.
[01/16 12:16:41   712s] Added 52 of filler cell 'PFILL_9' on bottom side.
[01/16 12:16:41   712s] Added 52 of filler cell 'PFILL_9' on right side.
[01/16 12:16:51   712s] <CMD> addIoFiller -cell PFILL_1 -prefix IOFILLER
[01/16 12:16:51   712s] Added 91 of filler cell 'PFILL_1' on top side.
[01/16 12:16:51   712s] Added 78 of filler cell 'PFILL_1' on left side.
[01/16 12:16:51   712s] Added 91 of filler cell 'PFILL_1' on bottom side.
[01/16 12:16:51   712s] Added 78 of filler cell 'PFILL_1' on right side.
[01/16 12:17:02   713s] <CMD> addIoFiller -cell PFILL_01 -prefix fillAnyGapIOFILLER
[01/16 12:17:02   713s] Added 1101 of filler cell 'PFILL_01' on top side.
[01/16 12:17:02   713s] Added 1134 of filler cell 'PFILL_01' on left side.
[01/16 12:17:02   713s] Added 1101 of filler cell 'PFILL_01' on bottom side.
[01/16 12:17:03   713s] Added 1134 of filler cell 'PFILL_01' on right side.
[01/16 12:17:50   715s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[01/16 12:17:50   715s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[01/16 12:17:50   715s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[01/16 12:17:50   715s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[01/16 12:17:50   715s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[01/16 12:17:50   715s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 10
[01/16 12:17:50   715s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[01/16 12:17:50   715s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[01/16 12:17:50   715s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[01/16 12:17:50   715s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[01/16 12:17:50   715s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[01/16 12:17:50   715s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[01/16 12:17:50   715s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[01/16 12:17:50   715s] Running Native NanoRoute ...
[01/16 12:17:50   715s] <CMD> routeDesign -globalDetail
[01/16 12:17:50   715s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.31 (MB), peak = 989.41 (MB)
[01/16 12:17:50   715s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/16 12:17:50   715s] Core basic site is umc6site
[01/16 12:17:50   715s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 12:17:51   716s] Begin checking placement ... (start mem=888.4M, init mem=888.4M)
[01/16 12:17:51   716s] *info: Placed = 26273          (Fixed = 1)
[01/16 12:17:51   716s] *info: Unplaced = 0           
[01/16 12:17:51   716s] Placement Density:67.33%(601553/893484)
[01/16 12:17:51   716s] Finished checkPlace (cpu: total=0:00:00.7, vio checks=0:00:00.0; mem=888.4M)
[01/16 12:17:51   716s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[01/16 12:17:51   716s] #**INFO: honoring user setting for routeWithSiDriven set to true
[01/16 12:17:51   716s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[01/16 12:17:51   716s] 
[01/16 12:17:51   716s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/16 12:17:51   716s] *** Changed status on (0) nets in Clock.
[01/16 12:17:51   716s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=888.4M) ***
[01/16 12:17:51   716s] 
[01/16 12:17:51   716s] globalDetailRoute
[01/16 12:17:51   716s] 
[01/16 12:17:51   716s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[01/16 12:17:51   716s] #setNanoRouteMode -routeInsertAntennaDiode true
[01/16 12:17:51   716s] #setNanoRouteMode -routeWithSiDriven true
[01/16 12:17:51   716s] #setNanoRouteMode -routeWithTimingDriven true
[01/16 12:17:51   716s] #Start globalDetailRoute on Tue Jan 16 12:17:51 2018
[01/16 12:17:51   716s] #
[01/16 12:17:51   716s] #Generating timing graph information, please wait...
[01/16 12:17:51   716s] #26713 total nets, 0 already routed, 0 will ignore in trialRoute
[01/16 12:17:53   718s] Updating RC grid for preRoute extraction ...
[01/16 12:17:53   718s] Initializing multi-corner capacitance tables ... 
[01/16 12:17:53   718s] Initializing multi-corner resistance tables ...
[01/16 12:17:59   724s] #Dump tif for version 2.1
[01/16 12:17:59   724s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:18:05   730s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:18:05   730s] AAE_THRD: End delay calculation. (MEM=950.484 CPU=0:00:04.5 REAL=0:00:05.0)
[01/16 12:18:10   734s] #Write timing file took: cpu time = 00:00:10, elapsed time = 00:00:11, memory = 821.65 (MB), peak = 989.41 (MB)
[01/16 12:18:10   734s] #Done generating timing graph information.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN Q[0] in CELL_VIEW RA1SH does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN Q[1] in CELL_VIEW RA1SH does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN Q[2] in CELL_VIEW RA1SH does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN Q[3] in CELL_VIEW RA1SH does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN DGND in CELL_VIEW PVSSR does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN DVDD in CELL_VIEW PVDDR does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN CK in CELL_VIEW POSC1 does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN PO in CELL_VIEW POSC1 does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN P in CELL_VIEW P8C does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN Y in CELL_VIEW P8C does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN P in CELL_VIEW P8B does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN Y in CELL_VIEW P8B does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN P in CELL_VIEW P8A does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN Y in CELL_VIEW P8A does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN P in CELL_VIEW P4C does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN Y in CELL_VIEW P4C does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN P in CELL_VIEW P4A does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN Y in CELL_VIEW P4A does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN P in CELL_VIEW P2C does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (NRDB-728) PIN Y in CELL_VIEW P2C does not have antenna diff area.
[01/16 12:18:10   734s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[01/16 12:18:10   734s] #To increase the message display limit, refer to the product command reference manual.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin clk on net clk. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin rst_n on net rst_n. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_valid_1 on net in_valid_1. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_valid_2 on net in_valid_2. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[14] on net in_data[14]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[13] on net in_data[13]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[12] on net in_data[12]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[11] on net in_data[11]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[10] on net in_data[10]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[9] on net in_data[9]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[8] on net in_data[8]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[7] on net in_data[7]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[6] on net in_data[6]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[5] on net in_data[5]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[4] on net in_data[4]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[3] on net in_data[3]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[2] on net in_data[2]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[1] on net in_data[1]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin in_data[0] on net in_data[0]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (NRIG-106) Found logical pin out_valid on net out_valid. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
[01/16 12:18:11   735s] #WARNING (EMS-27) Message (NRIG-106) has exceeded the current message display limit of 20.
[01/16 12:18:11   735s] #To increase the message display limit, refer to the product command reference manual.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[0] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[10] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[11] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[12] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[13] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[14] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[1] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[2] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[3] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[4] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[5] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[6] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[7] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[8] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_data[9] in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_valid_1 in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN in_valid_2 in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN number_2 in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (NRDB-733) PIN number_4 in CELL_VIEW CHIP,init does not have physical port.
[01/16 12:18:11   736s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[01/16 12:18:11   736s] #To increase the message display limit, refer to the product command reference manual.
[01/16 12:18:11   736s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER met6. This will cause routability problems for NanoRoute.
[01/16 12:18:11   736s] #Start reading timing information from file .timing_file_19375.tif.gz ...
[01/16 12:18:12   736s] #Read in timing information for 23 ports, 26312 instances from timing file .timing_file_19375.tif.gz.
[01/16 12:18:12   736s] #NanoRoute Version v14.24-s029 NR150421-2040/14_24-UB
[01/16 12:18:12   736s] #Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
[01/16 12:18:12   736s] #Start routing data preparation.
[01/16 12:18:12   736s] #WARNING (NRDB-2077) The below via enclosure for LAYER met1 is not specified for width 0.240.
[01/16 12:18:12   736s] #WARNING (NRDB-2078) The above via enclosure for LAYER met2 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2077) The below via enclosure for LAYER met1 is not specified for width 0.240.
[01/16 12:18:12   736s] #WARNING (NRDB-2078) The above via enclosure for LAYER met2 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2077) The below via enclosure for LAYER met2 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2078) The above via enclosure for LAYER met3 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2077) The below via enclosure for LAYER met2 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2078) The above via enclosure for LAYER met3 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2077) The below via enclosure for LAYER met3 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2078) The above via enclosure for LAYER met4 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2077) The below via enclosure for LAYER met3 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2078) The above via enclosure for LAYER met4 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2077) The below via enclosure for LAYER met4 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2078) The above via enclosure for LAYER met5 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2077) The below via enclosure for LAYER met4 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2078) The above via enclosure for LAYER met5 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2077) The below via enclosure for LAYER met5 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2078) The above via enclosure for LAYER met6 is not specified for width 0.440.
[01/16 12:18:12   736s] #WARNING (NRDB-2077) The below via enclosure for LAYER met5 is not specified for width 0.280.
[01/16 12:18:12   736s] #WARNING (NRDB-2078) The above via enclosure for LAYER met6 is not specified for width 0.440.
[01/16 12:18:12   736s] #Minimum voltage of a net in the design = 0.000.
[01/16 12:18:12   736s] #Maximum voltage of a net in the design = 1.980.
[01/16 12:18:12   736s] #Voltage range [0.000 - 0.000] has 1 net.
[01/16 12:18:12   736s] #Voltage range [1.980 - 1.980] has 1 net.
[01/16 12:18:12   736s] #Voltage range [0.000 - 1.980] has 26788 nets.
[01/16 12:18:14   738s] # met1         H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
[01/16 12:18:14   738s] # met2         V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.640
[01/16 12:18:14   738s] # met3         H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[01/16 12:18:14   738s] # met4         V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.640
[01/16 12:18:14   738s] # met5         H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[01/16 12:18:14   738s] # met6         V   Track-Pitch = 0.990    Line-2-Via Pitch = 0.920
[01/16 12:18:14   738s] #Regenerating Ggrids automatically.
[01/16 12:18:14   738s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.660.
[01/16 12:18:14   738s] #Using automatically generated G-grids.
[01/16 12:18:14   738s] #Done routing data preparation.
[01/16 12:18:14   738s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 881.92 (MB), peak = 989.41 (MB)
[01/16 12:18:14   738s] #Merging special wires...
[01/16 12:18:14   739s] #Using S.M.A.R.T. routing technology.
[01/16 12:18:14   739s] #Number of eco nets is 0
[01/16 12:18:14   739s] #
[01/16 12:18:14   739s] #Start data preparation...
[01/16 12:18:14   739s] #
[01/16 12:18:14   739s] #Data preparation is done on Tue Jan 16 12:18:14 2018
[01/16 12:18:14   739s] #
[01/16 12:18:14   739s] #Analyzing routing resource...
[01/16 12:18:15   739s] #Routing resource analysis is done on Tue Jan 16 12:18:15 2018
[01/16 12:18:15   739s] #
[01/16 12:18:15   739s] #  Resource Analysis:
[01/16 12:18:15   739s] #
[01/16 12:18:15   739s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/16 12:18:15   739s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/16 12:18:15   739s] #  --------------------------------------------------------------
[01/16 12:18:15   739s] #  Metal 1        H        1921        1059       28730    63.16%
[01/16 12:18:15   739s] #  Metal 2        V        1461        1086       28730    47.46%
[01/16 12:18:15   739s] #  Metal 3        H        1739        1240       28730    47.16%
[01/16 12:18:15   739s] #  Metal 4        V        1612         935       28730    41.85%
[01/16 12:18:15   739s] #  Metal 5        H        1793        1186       28730    40.06%
[01/16 12:18:15   739s] #  Metal 6        V        1112         585       28730    41.19%
[01/16 12:18:15   739s] #  --------------------------------------------------------------
[01/16 12:18:15   739s] #  Total                   9639      38.46%  172380    46.81%
[01/16 12:18:15   739s] #
[01/16 12:18:15   739s] #
[01/16 12:18:15   739s] #
[01/16 12:18:15   739s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.18 (MB), peak = 989.41 (MB)
[01/16 12:18:15   739s] #
[01/16 12:18:15   739s] #start global routing iteration 1...
[01/16 12:18:15   739s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.45 (MB), peak = 989.41 (MB)
[01/16 12:18:15   739s] #
[01/16 12:18:15   739s] #start global routing iteration 2...
[01/16 12:18:43   767s] #cpu time = 00:00:28, elapsed time = 00:00:28, memory = 964.90 (MB), peak = 989.41 (MB)
[01/16 12:18:43   767s] #
[01/16 12:18:43   767s] #start global routing iteration 3...
[01/16 12:18:49   773s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 969.06 (MB), peak = 989.41 (MB)
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #Total number of trivial nets (e.g. < 2 pins) = 104 (skipped).
[01/16 12:18:49   773s] #Total number of routable nets = 26686.
[01/16 12:18:49   773s] #Total number of nets in the design = 26790.
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #26686 routable nets have only global wires.
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #Routed nets constraints summary:
[01/16 12:18:49   773s] #-----------------------------
[01/16 12:18:49   773s] #        Rules   Unconstrained  
[01/16 12:18:49   773s] #-----------------------------
[01/16 12:18:49   773s] #      Default           26686  
[01/16 12:18:49   773s] #-----------------------------
[01/16 12:18:49   773s] #        Total           26686  
[01/16 12:18:49   773s] #-----------------------------
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #Routing constraints summary of the whole design:
[01/16 12:18:49   773s] #-----------------------------
[01/16 12:18:49   773s] #        Rules   Unconstrained  
[01/16 12:18:49   773s] #-----------------------------
[01/16 12:18:49   773s] #      Default           26686  
[01/16 12:18:49   773s] #-----------------------------
[01/16 12:18:49   773s] #        Total           26686  
[01/16 12:18:49   773s] #-----------------------------
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #                 OverCon       OverCon       OverCon       OverCon          
[01/16 12:18:49   773s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[01/16 12:18:49   773s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
[01/16 12:18:49   773s] #  --------------------------------------------------------------------------
[01/16 12:18:49   773s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/16 12:18:49   773s] #   Metal 2    806(5.32%)    280(1.85%)     85(0.56%)     14(0.09%)   (7.83%)
[01/16 12:18:49   773s] #   Metal 3     67(0.44%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.44%)
[01/16 12:18:49   773s] #   Metal 4      3(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
[01/16 12:18:49   773s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/16 12:18:49   773s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/16 12:18:49   773s] #  --------------------------------------------------------------------------
[01/16 12:18:49   773s] #     Total    876(0.92%)    280(0.29%)     85(0.09%)     14(0.01%)   (1.32%)
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #Complete Global Routing.
[01/16 12:18:49   773s] #Total wire length = 2143474 um.
[01/16 12:18:49   773s] #Total half perimeter of net bounding box = 1771585 um.
[01/16 12:18:49   773s] #Total wire length on LAYER met1 = 43497 um.
[01/16 12:18:49   773s] #Total wire length on LAYER met2 = 347416 um.
[01/16 12:18:49   773s] #Total wire length on LAYER met3 = 566851 um.
[01/16 12:18:49   773s] #Total wire length on LAYER met4 = 491292 um.
[01/16 12:18:49   773s] #Total wire length on LAYER met5 = 462492 um.
[01/16 12:18:49   773s] #Total wire length on LAYER met6 = 231927 um.
[01/16 12:18:49   773s] #Total number of vias = 199305
[01/16 12:18:49   773s] #Up-Via Summary (total 199305):
[01/16 12:18:49   773s] #           
[01/16 12:18:49   773s] #-----------------------
[01/16 12:18:49   773s] #  Metal 1        98499
[01/16 12:18:49   773s] #  Metal 2        59966
[01/16 12:18:49   773s] #  Metal 3        25828
[01/16 12:18:49   773s] #  Metal 4        10544
[01/16 12:18:49   773s] #  Metal 5         4468
[01/16 12:18:49   773s] #-----------------------
[01/16 12:18:49   773s] #                199305 
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #Max overcon = 8 tracks.
[01/16 12:18:49   773s] #Total overcon = 1.32%.
[01/16 12:18:49   773s] #Worst layer Gcell overcon rate = 0.44%.
[01/16 12:18:49   773s] #cpu time = 00:00:34, elapsed time = 00:00:35, memory = 969.10 (MB), peak = 989.41 (MB)
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #Start data preparation for track assignment...
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #Data preparation is done on Tue Jan 16 12:18:49 2018
[01/16 12:18:49   773s] #
[01/16 12:18:49   773s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.12 (MB), peak = 989.41 (MB)
[01/16 12:18:49   773s] #Start Track Assignment.
[01/16 12:18:54   778s] #Done with 46955 horizontal wires in 2 hboxes and 51159 vertical wires in 2 hboxes.
[01/16 12:19:00   783s] #Done with 13097 horizontal wires in 2 hboxes and 10090 vertical wires in 2 hboxes.
[01/16 12:19:00   783s] #Complete Track Assignment.
[01/16 12:19:00   783s] #Total wire length = 2124999 um.
[01/16 12:19:00   783s] #Total half perimeter of net bounding box = 1771585 um.
[01/16 12:19:00   783s] #Total wire length on LAYER met1 = 43470 um.
[01/16 12:19:00   783s] #Total wire length on LAYER met2 = 338437 um.
[01/16 12:19:00   783s] #Total wire length on LAYER met3 = 555800 um.
[01/16 12:19:00   783s] #Total wire length on LAYER met4 = 489608 um.
[01/16 12:19:00   783s] #Total wire length on LAYER met5 = 464683 um.
[01/16 12:19:00   783s] #Total wire length on LAYER met6 = 233001 um.
[01/16 12:19:00   783s] #Total number of vias = 199305
[01/16 12:19:00   783s] #Up-Via Summary (total 199305):
[01/16 12:19:00   783s] #           
[01/16 12:19:00   783s] #-----------------------
[01/16 12:19:00   783s] #  Metal 1        98499
[01/16 12:19:00   783s] #  Metal 2        59966
[01/16 12:19:00   783s] #  Metal 3        25828
[01/16 12:19:00   783s] #  Metal 4        10544
[01/16 12:19:00   783s] #  Metal 5         4468
[01/16 12:19:00   783s] #-----------------------
[01/16 12:19:00   783s] #                199305 
[01/16 12:19:00   783s] #
[01/16 12:19:00   783s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 894.99 (MB), peak = 989.41 (MB)
[01/16 12:19:00   783s] #
[01/16 12:19:00   783s] #Cpu time = 00:00:47
[01/16 12:19:00   783s] #Elapsed time = 00:00:48
[01/16 12:19:00   783s] #Increased memory = 54.84 (MB)
[01/16 12:19:00   783s] #Total memory = 894.99 (MB)
[01/16 12:19:00   783s] #Peak memory = 989.41 (MB)
[01/16 12:19:00   784s] #Using S.M.A.R.T. routing technology.
[01/16 12:19:00   784s] #routeSiEffort set to high
[01/16 12:19:00   784s] #
[01/16 12:19:00   784s] #Start Detail Routing..
[01/16 12:19:00   784s] #start initial detail routing ...
[01/16 12:22:22   984s] #    number of violations = 286
[01/16 12:22:22   984s] #
[01/16 12:22:22   984s] #    By Layer and Type :
[01/16 12:22:22   984s] #	         MetSpc    Short   Totals
[01/16 12:22:22   984s] #	met1        102        3      105
[01/16 12:22:22   984s] #	met2        163       16      179
[01/16 12:22:22   984s] #	met3          1        0        1
[01/16 12:22:22   984s] #	met4          0        1        1
[01/16 12:22:22   984s] #	Totals      266       20      286
[01/16 12:22:22   984s] #cpu time = 00:03:20, elapsed time = 00:03:22, memory = 1077.34 (MB), peak = 1078.71 (MB)
[01/16 12:22:22   984s] #start 1st optimization iteration ...
[01/16 12:22:34   995s] #    number of violations = 18
[01/16 12:22:34   995s] #
[01/16 12:22:34   995s] #    By Layer and Type :
[01/16 12:22:34   995s] #	         MetSpc    NSMet     Loop   Totals
[01/16 12:22:34   995s] #	met1          2        0        0        2
[01/16 12:22:34   995s] #	met2         13        1        2       16
[01/16 12:22:34   995s] #	Totals       15        1        2       18
[01/16 12:22:34   995s] #    number of process antenna violations = 54
[01/16 12:22:34   995s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1037.68 (MB), peak = 1078.71 (MB)
[01/16 12:22:34   995s] #start 2nd optimization iteration ...
[01/16 12:22:35   997s] #    number of violations = 2
[01/16 12:22:35   997s] #
[01/16 12:22:35   997s] #    By Layer and Type :
[01/16 12:22:35   997s] #	         MetSpc   Totals
[01/16 12:22:35   997s] #	met1          0        0
[01/16 12:22:35   997s] #	met2          2        2
[01/16 12:22:35   997s] #	Totals        2        2
[01/16 12:22:35   997s] #    number of process antenna violations = 54
[01/16 12:22:35   997s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1037.68 (MB), peak = 1078.71 (MB)
[01/16 12:22:35   997s] #start 3rd optimization iteration ...
[01/16 12:22:36   997s] #    number of violations = 1
[01/16 12:22:36   997s] #
[01/16 12:22:36   997s] #    By Layer and Type :
[01/16 12:22:36   997s] #	         MetSpc   Totals
[01/16 12:22:36   997s] #	met1          0        0
[01/16 12:22:36   997s] #	met2          1        1
[01/16 12:22:36   997s] #	Totals        1        1
[01/16 12:22:36   997s] #    number of process antenna violations = 54
[01/16 12:22:36   997s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.68 (MB), peak = 1078.71 (MB)
[01/16 12:22:36   997s] #start 4th optimization iteration ...
[01/16 12:22:36   997s] #    number of violations = 1
[01/16 12:22:36   997s] #
[01/16 12:22:36   997s] #    By Layer and Type :
[01/16 12:22:36   997s] #	         MetSpc   Totals
[01/16 12:22:36   997s] #	met1          0        0
[01/16 12:22:36   997s] #	met2          1        1
[01/16 12:22:36   997s] #	Totals        1        1
[01/16 12:22:36   997s] #    number of process antenna violations = 54
[01/16 12:22:36   997s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.68 (MB), peak = 1078.71 (MB)
[01/16 12:22:36   997s] #start 5th optimization iteration ...
[01/16 12:22:36   997s] #    number of violations = 0
[01/16 12:22:36   997s] #    number of process antenna violations = 54
[01/16 12:22:36   997s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.68 (MB), peak = 1078.71 (MB)
[01/16 12:22:36   997s] #start 6th optimization iteration ...
[01/16 12:22:36   998s] #    number of violations = 0
[01/16 12:22:36   998s] #    number of process antenna violations = 54
[01/16 12:22:36   998s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.57 (MB), peak = 1078.71 (MB)
[01/16 12:22:36   998s] #start 7th optimization iteration ...
[01/16 12:22:37   998s] #    number of violations = 0
[01/16 12:22:37   998s] #    number of process antenna violations = 38
[01/16 12:22:37   998s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.57 (MB), peak = 1078.71 (MB)
[01/16 12:22:37   998s] #start 8th optimization iteration ...
[01/16 12:22:37   998s] #    number of violations = 0
[01/16 12:22:37   998s] #    number of process antenna violations = 38
[01/16 12:22:37   998s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.57 (MB), peak = 1078.71 (MB)
[01/16 12:22:37   998s] #start 9th optimization iteration ...
[01/16 12:22:37   998s] #    number of violations = 0
[01/16 12:22:37   998s] #    number of process antenna violations = 38
[01/16 12:22:37   998s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.57 (MB), peak = 1078.71 (MB)
[01/16 12:22:37   998s] #start 10th optimization iteration ...
[01/16 12:22:37   998s] #    number of violations = 0
[01/16 12:22:37   998s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.57 (MB), peak = 1078.71 (MB)
[01/16 12:22:37   998s] #Complete Detail Routing.
[01/16 12:22:37   998s] #Total wire length = 2185434 um.
[01/16 12:22:37   998s] #Total half perimeter of net bounding box = 1771585 um.
[01/16 12:22:37   998s] #Total wire length on LAYER met1 = 93920 um.
[01/16 12:22:37   998s] #Total wire length on LAYER met2 = 434842 um.
[01/16 12:22:37   998s] #Total wire length on LAYER met3 = 589702 um.
[01/16 12:22:37   998s] #Total wire length on LAYER met4 = 438896 um.
[01/16 12:22:37   998s] #Total wire length on LAYER met5 = 418139 um.
[01/16 12:22:37   998s] #Total wire length on LAYER met6 = 209934 um.
[01/16 12:22:37   998s] #Total number of vias = 231963
[01/16 12:22:37   998s] #Up-Via Summary (total 231963):
[01/16 12:22:37   998s] #           
[01/16 12:22:37   998s] #-----------------------
[01/16 12:22:37   998s] #  Metal 1       104336
[01/16 12:22:37   998s] #  Metal 2        82195
[01/16 12:22:37   998s] #  Metal 3        29108
[01/16 12:22:37   998s] #  Metal 4        12125
[01/16 12:22:37   998s] #  Metal 5         4199
[01/16 12:22:37   998s] #-----------------------
[01/16 12:22:37   998s] #                231963 
[01/16 12:22:37   998s] #
[01/16 12:22:37   998s] #Total number of DRC violations = 0
[01/16 12:22:37   998s] #Cpu time = 00:03:35
[01/16 12:22:37   998s] #Elapsed time = 00:03:37
[01/16 12:22:37   998s] #Increased memory = 143.56 (MB)
[01/16 12:22:37   998s] #Total memory = 1038.58 (MB)
[01/16 12:22:37   998s] #Peak memory = 1078.71 (MB)
[01/16 12:22:37   999s] #
[01/16 12:22:37   999s] #start routing for process antenna violation fix ...
[01/16 12:22:39  1001s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 885.27 (MB), peak = 1078.71 (MB)
[01/16 12:22:39  1001s] #
[01/16 12:22:39  1001s] #Total wire length = 2185446 um.
[01/16 12:22:39  1001s] #Total half perimeter of net bounding box = 1771585 um.
[01/16 12:22:39  1001s] #Total wire length on LAYER met1 = 93920 um.
[01/16 12:22:39  1001s] #Total wire length on LAYER met2 = 434786 um.
[01/16 12:22:39  1001s] #Total wire length on LAYER met3 = 589697 um.
[01/16 12:22:39  1001s] #Total wire length on LAYER met4 = 438906 um.
[01/16 12:22:39  1001s] #Total wire length on LAYER met5 = 418145 um.
[01/16 12:22:39  1001s] #Total wire length on LAYER met6 = 209993 um.
[01/16 12:22:39  1001s] #Total number of vias = 232015
[01/16 12:22:39  1001s] #Up-Via Summary (total 232015):
[01/16 12:22:39  1001s] #           
[01/16 12:22:39  1001s] #-----------------------
[01/16 12:22:39  1001s] #  Metal 1       104336
[01/16 12:22:39  1001s] #  Metal 2        82203
[01/16 12:22:39  1001s] #  Metal 3        29118
[01/16 12:22:39  1001s] #  Metal 4        12135
[01/16 12:22:39  1001s] #  Metal 5         4223
[01/16 12:22:39  1001s] #-----------------------
[01/16 12:22:39  1001s] #                232015 
[01/16 12:22:39  1001s] #
[01/16 12:22:39  1001s] #Total number of DRC violations = 0
[01/16 12:22:39  1001s] #Total number of net violated process antenna rule = 1
[01/16 12:22:39  1001s] #
[01/16 12:22:40  1001s] #
[01/16 12:22:40  1001s] # start diode insertion for process antenna violation fix ...
[01/16 12:22:40  1001s] # output diode eco list to '.nano_eco_diode.list6'.
[01/16 12:22:40  1001s] #
[01/16 12:22:40  1001s] Core basic site is umc6site
[01/16 12:22:40  1002s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 12:22:43  1004s] # 1 diode(s) added
[01/16 12:22:43  1004s] # 0 old filler cell(s) deleted
[01/16 12:22:43  1004s] # 0 new filler cell(s) added
[01/16 12:22:43  1004s] #
[01/16 12:22:51  1012s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 886.33 (MB), peak = 1078.71 (MB)
[01/16 12:22:51  1012s] #
[01/16 12:22:51  1012s] #Total wire length = 2185448 um.
[01/16 12:22:51  1012s] #Total half perimeter of net bounding box = 1771586 um.
[01/16 12:22:51  1012s] #Total wire length on LAYER met1 = 93923 um.
[01/16 12:22:51  1012s] #Total wire length on LAYER met2 = 434792 um.
[01/16 12:22:51  1012s] #Total wire length on LAYER met3 = 589689 um.
[01/16 12:22:51  1012s] #Total wire length on LAYER met4 = 438898 um.
[01/16 12:22:51  1012s] #Total wire length on LAYER met5 = 418154 um.
[01/16 12:22:51  1012s] #Total wire length on LAYER met6 = 209993 um.
[01/16 12:22:51  1012s] #Total number of vias = 232015
[01/16 12:22:51  1012s] #Up-Via Summary (total 232015):
[01/16 12:22:51  1012s] #           
[01/16 12:22:51  1012s] #-----------------------
[01/16 12:22:51  1012s] #  Metal 1       104338
[01/16 12:22:51  1012s] #  Metal 2        82201
[01/16 12:22:51  1012s] #  Metal 3        29118
[01/16 12:22:51  1012s] #  Metal 4        12135
[01/16 12:22:51  1012s] #  Metal 5         4223
[01/16 12:22:51  1012s] #-----------------------
[01/16 12:22:51  1012s] #                232015 
[01/16 12:22:51  1012s] #
[01/16 12:22:51  1012s] #Total number of DRC violations = 0
[01/16 12:22:51  1012s] #Total number of net violated process antenna rule = 0
[01/16 12:22:51  1012s] #
[01/16 12:22:53  1014s] #
[01/16 12:22:53  1014s] #Start Post Route wire spreading..
[01/16 12:22:53  1014s] #
[01/16 12:22:53  1014s] #Start data preparation for wire spreading...
[01/16 12:22:53  1014s] #
[01/16 12:22:53  1014s] #Data preparation is done on Tue Jan 16 12:22:53 2018
[01/16 12:22:53  1014s] #
[01/16 12:22:53  1014s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 886.45 (MB), peak = 1078.71 (MB)
[01/16 12:22:53  1014s] #
[01/16 12:22:53  1014s] #Spread distance (# of tracks): min = 0.500000; max = 2.000000
[01/16 12:22:53  1014s] #
[01/16 12:22:53  1014s] #Start Post Route Wire Spread.
[01/16 12:22:57  1018s] #Done with 16716 horizontal wires in 3 hboxes and 13381 vertical wires in 3 hboxes.
[01/16 12:22:58  1019s] #Complete Post Route Wire Spread.
[01/16 12:22:58  1019s] #
[01/16 12:22:58  1019s] #Total wire length = 2216401 um.
[01/16 12:22:58  1019s] #Total half perimeter of net bounding box = 1771586 um.
[01/16 12:22:58  1019s] #Total wire length on LAYER met1 = 94779 um.
[01/16 12:22:58  1019s] #Total wire length on LAYER met2 = 439415 um.
[01/16 12:22:58  1019s] #Total wire length on LAYER met3 = 598543 um.
[01/16 12:22:58  1019s] #Total wire length on LAYER met4 = 448225 um.
[01/16 12:22:58  1019s] #Total wire length on LAYER met5 = 423067 um.
[01/16 12:22:58  1019s] #Total wire length on LAYER met6 = 212371 um.
[01/16 12:22:58  1019s] #Total number of vias = 232015
[01/16 12:22:58  1019s] #Up-Via Summary (total 232015):
[01/16 12:22:58  1019s] #           
[01/16 12:22:58  1019s] #-----------------------
[01/16 12:22:58  1019s] #  Metal 1       104338
[01/16 12:22:58  1019s] #  Metal 2        82201
[01/16 12:22:58  1019s] #  Metal 3        29118
[01/16 12:22:58  1019s] #  Metal 4        12135
[01/16 12:22:58  1019s] #  Metal 5         4223
[01/16 12:22:58  1019s] #-----------------------
[01/16 12:22:58  1019s] #                232015 
[01/16 12:22:58  1019s] #
[01/16 12:22:58  1019s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 950.96 (MB), peak = 1078.71 (MB)
[01/16 12:22:58  1019s] #
[01/16 12:22:58  1019s] #Post Route wire spread is done.
[01/16 12:22:58  1019s] #Total wire length = 2216401 um.
[01/16 12:22:58  1019s] #Total half perimeter of net bounding box = 1771586 um.
[01/16 12:22:58  1019s] #Total wire length on LAYER met1 = 94779 um.
[01/16 12:22:58  1019s] #Total wire length on LAYER met2 = 439415 um.
[01/16 12:22:58  1019s] #Total wire length on LAYER met3 = 598543 um.
[01/16 12:22:58  1019s] #Total wire length on LAYER met4 = 448225 um.
[01/16 12:22:58  1019s] #Total wire length on LAYER met5 = 423067 um.
[01/16 12:22:58  1019s] #Total wire length on LAYER met6 = 212371 um.
[01/16 12:22:58  1019s] #Total number of vias = 232015
[01/16 12:22:58  1019s] #Up-Via Summary (total 232015):
[01/16 12:22:58  1019s] #           
[01/16 12:22:58  1019s] #-----------------------
[01/16 12:22:58  1019s] #  Metal 1       104338
[01/16 12:22:58  1019s] #  Metal 2        82201
[01/16 12:22:58  1019s] #  Metal 3        29118
[01/16 12:22:58  1019s] #  Metal 4        12135
[01/16 12:22:58  1019s] #  Metal 5         4223
[01/16 12:22:58  1019s] #-----------------------
[01/16 12:22:58  1019s] #                232015 
[01/16 12:22:58  1019s] #
[01/16 12:22:59  1020s] #
[01/16 12:22:59  1020s] #Start DRC checking..
[01/16 12:23:19  1039s] #    number of violations = 0
[01/16 12:23:19  1039s] #cpu time = 00:00:19, elapsed time = 00:00:20, memory = 994.41 (MB), peak = 1078.71 (MB)
[01/16 12:23:19  1040s] #    number of violations = 0
[01/16 12:23:19  1040s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 994.41 (MB), peak = 1078.71 (MB)
[01/16 12:23:19  1040s] #CELL_VIEW CHIP,init has no DRC violation.
[01/16 12:23:19  1040s] #Total number of DRC violations = 0
[01/16 12:23:19  1040s] #Total number of net violated process antenna rule = 0
[01/16 12:23:19  1040s] #detailRoute Statistics:
[01/16 12:23:19  1040s] #Cpu time = 00:04:16
[01/16 12:23:19  1040s] #Elapsed time = 00:04:19
[01/16 12:23:19  1040s] #Increased memory = 99.42 (MB)
[01/16 12:23:19  1040s] #Total memory = 994.41 (MB)
[01/16 12:23:19  1040s] #Peak memory = 1078.71 (MB)
[01/16 12:23:20  1040s] #
[01/16 12:23:20  1040s] #globalDetailRoute statistics:
[01/16 12:23:20  1040s] #Cpu time = 00:05:24
[01/16 12:23:20  1040s] #Elapsed time = 00:05:29
[01/16 12:23:20  1040s] #Increased memory = 202.69 (MB)
[01/16 12:23:20  1040s] #Total memory = 994.51 (MB)
[01/16 12:23:20  1040s] #Peak memory = 1078.71 (MB)
[01/16 12:23:20  1040s] #Number of warnings = 84
[01/16 12:23:20  1040s] #Total number of warnings = 86
[01/16 12:23:20  1040s] #Number of fails = 0
[01/16 12:23:20  1040s] #Total number of fails = 0
[01/16 12:23:20  1040s] #Complete globalDetailRoute on Tue Jan 16 12:23:20 2018
[01/16 12:23:20  1040s] #
[01/16 12:23:20  1040s] #routeDesign: cpu time = 00:05:25, elapsed time = 00:05:29, memory = 994.51 (MB), peak = 1078.71 (MB)
[01/16 12:23:20  1040s] 
[01/16 12:23:20  1040s] *** Summary of all messages that are not suppressed in this session:
[01/16 12:23:20  1040s] Severity  ID               Count  Summary                                  
[01/16 12:23:20  1040s] WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
[01/16 12:23:20  1040s] *** Message Summary: 1 warning(s), 0 error(s)
[01/16 12:23:20  1040s] 
[01/16 12:24:11  1043s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[01/16 12:24:11  1043s] VERIFY_CONNECTIVITY use new engine.
[01/16 12:24:11  1043s] 
[01/16 12:24:11  1043s] ******** Start: VERIFY CONNECTIVITY ********
[01/16 12:24:11  1043s] Start Time: Tue Jan 16 12:24:11 2018
[01/16 12:24:11  1043s] 
[01/16 12:24:11  1043s] Design Name: CHIP
[01/16 12:24:11  1043s] Database Units: 1000
[01/16 12:24:11  1043s] Design Boundary: (0.0000, 0.0000) (1681.2500, 1668.5800)
[01/16 12:24:11  1043s] Error Limit = 1000; Warning Limit = 50
[01/16 12:24:11  1043s] Check all nets
[01/16 12:24:11  1043s] **** 12:24:11 **** Processed 5000 nets.
[01/16 12:24:12  1043s] **** 12:24:12 **** Processed 10000 nets.
[01/16 12:24:12  1044s] **** 12:24:12 **** Processed 15000 nets.
[01/16 12:24:12  1044s] **** 12:24:12 **** Processed 20000 nets.
[01/16 12:24:13  1044s] **** 12:24:13 **** Processed 25000 nets.
[01/16 12:24:13  1045s] 
[01/16 12:24:13  1045s] Begin Summary 
[01/16 12:24:13  1045s]   Found no problems or warnings.
[01/16 12:24:13  1045s] End Summary
[01/16 12:24:13  1045s] 
[01/16 12:24:13  1045s] End Time: Tue Jan 16 12:24:13 2018
[01/16 12:24:13  1045s] Time Elapsed: 0:00:02.0
[01/16 12:24:13  1045s] 
[01/16 12:24:13  1045s] ******** End: VERIFY CONNECTIVITY ********
[01/16 12:24:13  1045s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/16 12:24:13  1045s]   (CPU Time: 0:00:02.5  MEM: -0.453M)
[01/16 12:24:13  1045s] 
[01/16 12:24:38  1046s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap false -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[01/16 12:24:38  1046s] <CMD> verifyGeometry
[01/16 12:24:38  1046s]  *** Starting Verify Geometry (MEM: 1071.5) ***
[01/16 12:24:38  1046s] 
[01/16 12:24:38  1046s]   VERIFY GEOMETRY ...... Starting Verification
[01/16 12:24:38  1046s]   VERIFY GEOMETRY ...... Initializing
[01/16 12:24:38  1046s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[01/16 12:24:38  1046s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[01/16 12:24:38  1046s]                   ...... bin size: 4160
[01/16 12:24:38  1046s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[01/16 12:24:42  1050s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[01/16 12:24:42  1050s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[01/16 12:24:42  1050s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[01/16 12:24:42  1050s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[01/16 12:24:42  1050s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[01/16 12:24:42  1050s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[01/16 12:24:46  1055s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[01/16 12:24:46  1055s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[01/16 12:24:46  1055s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[01/16 12:24:46  1055s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[01/16 12:24:46  1055s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[01/16 12:24:46  1055s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[01/16 12:24:50  1058s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[01/16 12:24:50  1058s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[01/16 12:24:50  1058s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[01/16 12:24:50  1058s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[01/16 12:24:50  1058s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[01/16 12:24:50  1058s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[01/16 12:24:54  1062s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[01/16 12:24:54  1062s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[01/16 12:24:54  1062s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[01/16 12:24:54  1062s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[01/16 12:24:54  1062s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[01/16 12:24:54  1062s] VG: elapsed time: 16.00
[01/16 12:24:54  1062s] Begin Summary ...
[01/16 12:24:54  1062s]   Cells       : 0
[01/16 12:24:54  1062s]   SameNet     : 0
[01/16 12:24:54  1062s]   Wiring      : 0
[01/16 12:24:54  1062s]   Antenna     : 0
[01/16 12:24:54  1062s]   Short       : 0
[01/16 12:24:54  1062s]   Overlap     : 0
[01/16 12:24:54  1062s] End Summary
[01/16 12:24:54  1062s] 
[01/16 12:24:54  1062s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/16 12:24:54  1062s] 
[01/16 12:24:54  1062s] **********End: VERIFY GEOMETRY**********
[01/16 12:24:54  1062s]  *** verify geometry (CPU: 0:00:15.9  MEM: 123.7M)
[01/16 12:24:54  1062s] 
[01/16 12:24:54  1062s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[01/16 12:25:15  1063s] <CMD> setAnalysisMode -cppr none -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
[01/16 12:25:33  1064s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/16 12:25:33  1064s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[01/16 12:25:33  1064s] Switching SI Aware to true by default in postroute mode   
[01/16 12:25:33  1064s]  Reset EOS DB
[01/16 12:25:33  1064s] Resetting the settings 
[01/16 12:25:33  1064s] Ignoring AAE DB Resetting ...
[01/16 12:25:33  1064s] Extraction called for design 'CHIP' of instances=31342 and nets=26790 using extraction engine 'postRoute' at effort level 'low' .
[01/16 12:25:33  1064s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:25:33  1064s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:25:33  1064s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[01/16 12:25:33  1064s] RC Extraction called in multi-corner(1) mode.
[01/16 12:25:33  1064s] Process corner(s) are loaded.
[01/16 12:25:33  1064s]  Corner: RC_Corner
[01/16 12:25:33  1064s] extractDetailRC Option : -outfile ./CHIP_19375_Kc0Yta.rcdb.d  -extended
[01/16 12:25:33  1064s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[01/16 12:25:33  1064s]       RC Corner Indexes            0   
[01/16 12:25:33  1064s] Capacitance Scaling Factor   : 1.00000 
[01/16 12:25:33  1064s] Coupling Cap. Scaling Factor : 1.00000 
[01/16 12:25:33  1064s] Resistance Scaling Factor    : 1.00000 
[01/16 12:25:33  1064s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 12:25:33  1064s] Clock Res. Scaling Factor    : 1.00000 
[01/16 12:25:33  1064s] Shrink Factor                : 1.00000
[01/16 12:25:34  1064s] Initializing multi-corner capacitance tables ... 
[01/16 12:25:34  1064s] Initializing multi-corner resistance tables ...
[01/16 12:25:34  1065s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1194.1M)
[01/16 12:25:34  1065s] Creating parasitic data file './CHIP_19375_Kc0Yta.rcdb.d' for storing RC.
[01/16 12:25:35  1065s] Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1214.8M)
[01/16 12:25:35  1066s] Extracted 20.0005% (CPU Time= 0:00:01.6  MEM= 1214.8M)
[01/16 12:25:36  1066s] Extracted 30.0005% (CPU Time= 0:00:02.1  MEM= 1214.8M)
[01/16 12:25:36  1067s] Extracted 40.0005% (CPU Time= 0:00:02.4  MEM= 1214.8M)
[01/16 12:25:36  1067s] Extracted 50.0005% (CPU Time= 0:00:02.8  MEM= 1219.8M)
[01/16 12:25:37  1068s] Extracted 60.0005% (CPU Time= 0:00:03.4  MEM= 1219.8M)
[01/16 12:25:38  1068s] Extracted 70.0005% (CPU Time= 0:00:04.1  MEM= 1219.8M)
[01/16 12:25:38  1069s] Extracted 80.0005% (CPU Time= 0:00:04.5  MEM= 1219.8M)
[01/16 12:25:39  1069s] Extracted 90.0005% (CPU Time= 0:00:04.9  MEM= 1219.8M)
[01/16 12:25:40  1071s] Extracted 100% (CPU Time= 0:00:06.3  MEM= 1219.8M)
[01/16 12:25:42  1071s] Number of Extracted Resistors     : 606584
[01/16 12:25:42  1071s] Number of Extracted Ground Cap.   : 633016
[01/16 12:25:42  1071s] Number of Extracted Coupling Cap. : 1418504
[01/16 12:25:42  1071s] Opening parasitic data file './CHIP_19375_Kc0Yta.rcdb.d' for reading.
[01/16 12:25:43  1071s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[01/16 12:25:43  1071s]  Corner: RC_Corner
[01/16 12:25:43  1071s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1169.8M)
[01/16 12:25:43  1071s] Creating parasitic data file './CHIP_19375_Kc0Yta.rcdb_Filter.rcdb.d' for storing RC.
[01/16 12:25:45  1072s] Closing parasitic data file './CHIP_19375_Kc0Yta.rcdb.d'. 26709 times net's RC data read were performed.
[01/16 12:25:45  1072s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1166.258M)
[01/16 12:25:45  1072s] Opening parasitic data file './CHIP_19375_Kc0Yta.rcdb.d' for reading.
[01/16 12:25:45  1072s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1162.258M)
[01/16 12:25:45  1072s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.7  Real Time: 0:00:12.0  MEM: 1162.258M)
[01/16 12:25:45  1072s] Generate Setup TimingWindows
[01/16 12:25:45  1072s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[01/16 12:25:45  1072s] SI iteration 1 ... 
[01/16 12:25:45  1072s] #################################################################################
[01/16 12:25:45  1072s] # Design Stage: PostRoute
[01/16 12:25:45  1072s] # Design Mode: 90nm
[01/16 12:25:45  1072s] # Analysis Mode: MMMC OCV
[01/16 12:25:45  1072s] # Extraction Mode: detail/spef
[01/16 12:25:45  1072s] # Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
[01/16 12:25:45  1072s] # Switching Delay Calculation Engine to AAE-SI
[01/16 12:25:45  1072s] #################################################################################
[01/16 12:25:46  1073s] AAE_INFO: 1 threads acquired from CTE.
[01/16 12:25:46  1073s] Setting infinite Tws ...
[01/16 12:25:46  1073s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1164.3M)
[01/16 12:25:46  1073s] 	 First Iteration Infinite Tw... 
[01/16 12:25:46  1073s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1164.3M)
[01/16 12:25:46  1073s] Calculate early delays in OCV mode...
[01/16 12:25:46  1073s] Calculate late delays in OCV mode...
[01/16 12:25:46  1073s] Topological Sorting (CPU = 0:00:00.1, MEM = 1168.3M, InitMEM = 1164.3M)
[01/16 12:25:46  1073s] Initializing multi-corner capacitance tables ... 
[01/16 12:25:46  1073s] Initializing multi-corner resistance tables ...
[01/16 12:25:46  1073s] Opening parasitic data file './CHIP_19375_Kc0Yta.rcdb.d' for reading.
[01/16 12:25:46  1073s] RC Database In Completed (CPU Time= 0:00:00.2  Real Time=0:00:00.0  MEM= 1187.3M)
[01/16 12:25:46  1073s] AAE_INFO: 1 threads acquired from CTE.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'clk' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'rst_n' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_valid_1' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_valid_2' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[14]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[13]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[12]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[11]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[10]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[9]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[8]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[7]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[6]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[5]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[4]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[3]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[2]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[1]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'in_data[0]' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (ENCESI-3095):	Net: 'clk' has no receivers. SI analysis is not performed.
[01/16 12:25:47  1074s] **WARN: (EMS-63):	Message <ENCESI-3095> has exceeded the default message display limit of 20.
[01/16 12:25:47  1074s] To avoid this warning, increase the display limit per unique message by
[01/16 12:25:47  1074s] using the set_message -limit <number> command.
[01/16 12:25:47  1074s] The message limit can be removed by using the set_message -no_limit command.
[01/16 12:25:47  1074s] Note that setting a very large number using the set_message -limit command
[01/16 12:25:47  1074s] or removing the message limit using the set_message -no_limit command can
[01/16 12:25:47  1074s] significantly increase the log file size.
[01/16 12:25:47  1074s] To suppress a message, use the set_message -suppress command.
[01/16 12:25:56  1083s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:25:56  1083s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:25:56  1083s] AAE_THRD: End delay calculation. (MEM=1197.49 CPU=0:00:09.5 REAL=0:00:09.0)
[01/16 12:25:56  1083s] *** CDM Built up (cpu=0:00:11.2  real=0:00:11.0  mem= 1197.5M) ***
[01/16 12:25:58  1084s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1197.5M)
[01/16 12:25:58  1084s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/16 12:25:58  1085s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1159.3M)
[01/16 12:25:58  1085s] SI iteration 2 ... 
[01/16 12:25:58  1085s] AAE_INFO: 1 threads acquired from CTE.
[01/16 12:25:58  1085s] Calculate early delays in OCV mode...
[01/16 12:25:58  1085s] Calculate late delays in OCV mode...
[01/16 12:26:18  1104s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:26:18  1104s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:26:18  1104s] AAE_THRD: End delay calculation. (MEM=1205.54 CPU=0:00:19.5 REAL=0:00:20.0)
[01/16 12:26:18  1104s] *** CDM Built up (cpu=0:00:19.6  real=0:00:20.0  mem= 1205.5M) ***
[01/16 12:26:18  1105s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[01/16 12:26:18  1105s] Effort level <high> specified for reg2reg path_group
[01/16 12:26:19  1105s] Begin: glitch net info
[01/16 12:26:19  1105s] glitch slack range: number of glitch nets
[01/16 12:26:19  1105s] glitch slack < -0.32 : 0
[01/16 12:26:19  1105s] -0.32 < glitch slack < -0.28 : 0
[01/16 12:26:19  1105s] -0.28 < glitch slack < -0.24 : 0
[01/16 12:26:19  1105s] -0.24 < glitch slack < -0.2 : 0
[01/16 12:26:19  1105s] -0.2 < glitch slack < -0.16 : 0
[01/16 12:26:19  1105s] -0.16 < glitch slack < -0.12 : 0
[01/16 12:26:19  1105s] -0.12 < glitch slack < -0.08 : 0
[01/16 12:26:19  1105s] -0.08 < glitch slack < -0.04 : 0
[01/16 12:26:19  1105s] -0.04 < glitch slack : 0
[01/16 12:26:19  1105s] End: glitch net info
[01/16 12:26:19  1105s] Found active setup analysis view av_func_mode_max
[01/16 12:26:19  1105s] Found active hold analysis view av_func_mode_min
[01/16 12:26:22  1109s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.208  |  0.208  |  2.732  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5354   |  2675   |  5352   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.327%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[01/16 12:26:22  1109s] Total CPU time: 44.77 sec
[01/16 12:26:22  1109s] Total Real time: 49.0 sec
[01/16 12:26:22  1109s] Total Memory Usage: 1167.378906 Mbytes
[01/16 12:26:22  1109s] Reset AAE Options
[01/16 12:26:56  1110s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/16 12:26:56  1110s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[01/16 12:26:56  1110s]  Reset EOS DB
[01/16 12:26:56  1110s] Resetting the settings 
[01/16 12:26:56  1110s] Ignoring AAE DB Resetting ...
[01/16 12:26:56  1110s] Closing parasitic data file './CHIP_19375_Kc0Yta.rcdb.d'. 26709 times net's RC data read were performed.
[01/16 12:26:56  1110s] Extraction called for design 'CHIP' of instances=31342 and nets=26790 using extraction engine 'postRoute' at effort level 'low' .
[01/16 12:26:56  1110s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:26:56  1110s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:26:56  1110s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[01/16 12:26:56  1110s] RC Extraction called in multi-corner(1) mode.
[01/16 12:26:56  1110s] Process corner(s) are loaded.
[01/16 12:26:56  1110s]  Corner: RC_Corner
[01/16 12:26:56  1110s] extractDetailRC Option : -outfile ./CHIP_19375_Kc0Yta.rcdb.d -maxResLength 200  -extended
[01/16 12:26:56  1110s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[01/16 12:26:56  1110s]       RC Corner Indexes            0   
[01/16 12:26:56  1110s] Capacitance Scaling Factor   : 1.00000 
[01/16 12:26:56  1110s] Coupling Cap. Scaling Factor : 1.00000 
[01/16 12:26:56  1110s] Resistance Scaling Factor    : 1.00000 
[01/16 12:26:56  1110s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 12:26:56  1110s] Clock Res. Scaling Factor    : 1.00000 
[01/16 12:26:56  1110s] Shrink Factor                : 1.00000
[01/16 12:26:57  1111s] Initializing multi-corner capacitance tables ... 
[01/16 12:26:57  1111s] Initializing multi-corner resistance tables ...
[01/16 12:26:57  1111s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1166.4M)
[01/16 12:26:57  1111s] Creating parasitic data file './CHIP_19375_Kc0Yta.rcdb.d' for storing RC.
[01/16 12:26:58  1112s] Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1249.1M)
[01/16 12:26:58  1112s] Extracted 20.0005% (CPU Time= 0:00:01.7  MEM= 1249.1M)
[01/16 12:26:59  1113s] Extracted 30.0005% (CPU Time= 0:00:02.1  MEM= 1249.1M)
[01/16 12:26:59  1113s] Extracted 40.0005% (CPU Time= 0:00:02.5  MEM= 1249.1M)
[01/16 12:26:59  1114s] Extracted 50.0005% (CPU Time= 0:00:02.9  MEM= 1254.1M)
[01/16 12:27:00  1114s] Extracted 60.0005% (CPU Time= 0:00:03.5  MEM= 1254.1M)
[01/16 12:27:01  1115s] Extracted 70.0005% (CPU Time= 0:00:04.1  MEM= 1254.1M)
[01/16 12:27:01  1115s] Extracted 80.0005% (CPU Time= 0:00:04.5  MEM= 1254.1M)
[01/16 12:27:02  1116s] Extracted 90.0005% (CPU Time= 0:00:05.0  MEM= 1254.1M)
[01/16 12:27:03  1117s] Extracted 100% (CPU Time= 0:00:06.3  MEM= 1254.1M)
[01/16 12:27:06  1117s] Number of Extracted Resistors     : 606584
[01/16 12:27:06  1117s] Number of Extracted Ground Cap.   : 633016
[01/16 12:27:06  1117s] Number of Extracted Coupling Cap. : 1418504
[01/16 12:27:06  1117s] Opening parasitic data file './CHIP_19375_Kc0Yta.rcdb.d' for reading.
[01/16 12:27:06  1117s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[01/16 12:27:06  1117s]  Corner: RC_Corner
[01/16 12:27:06  1118s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1204.1M)
[01/16 12:27:06  1118s] Creating parasitic data file './CHIP_19375_Kc0Yta.rcdb_Filter.rcdb.d' for storing RC.
[01/16 12:27:08  1118s] Closing parasitic data file './CHIP_19375_Kc0Yta.rcdb.d'. 26709 times net's RC data read were performed.
[01/16 12:27:08  1118s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1201.109M)
[01/16 12:27:08  1118s] Opening parasitic data file './CHIP_19375_Kc0Yta.rcdb.d' for reading.
[01/16 12:27:08  1118s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1195.094M)
[01/16 12:27:08  1118s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.8  Real Time: 0:00:12.0  MEM: 1195.094M)
[01/16 12:27:08  1118s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[01/16 12:27:08  1118s] SI iteration 1 ... 
[01/16 12:27:08  1118s] #################################################################################
[01/16 12:27:08  1118s] # Design Stage: PostRoute
[01/16 12:27:08  1118s] # Design Mode: 90nm
[01/16 12:27:08  1118s] # Analysis Mode: MMMC OCV
[01/16 12:27:08  1118s] # Extraction Mode: detail/spef
[01/16 12:27:08  1118s] # Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
[01/16 12:27:08  1118s] # Switching Delay Calculation Engine to AAE-SI
[01/16 12:27:08  1118s] #################################################################################
[01/16 12:27:09  1119s] AAE_INFO: 1 threads acquired from CTE.
[01/16 12:27:09  1119s] Setting infinite Tws ...
[01/16 12:27:09  1119s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1169.0M)
[01/16 12:27:09  1119s] 	 First Iteration Infinite Tw... 
[01/16 12:27:09  1119s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1169.0M)
[01/16 12:27:09  1119s] Calculate early delays in OCV mode...
[01/16 12:27:09  1119s] Calculate late delays in OCV mode...
[01/16 12:27:09  1119s] Topological Sorting (CPU = 0:00:00.1, MEM = 1173.0M, InitMEM = 1169.0M)
[01/16 12:27:09  1120s] Initializing multi-corner capacitance tables ... 
[01/16 12:27:09  1120s] Initializing multi-corner resistance tables ...
[01/16 12:27:09  1120s] Opening parasitic data file './CHIP_19375_Kc0Yta.rcdb.d' for reading.
[01/16 12:27:09  1120s] RC Database In Completed (CPU Time= 0:00:00.2  Real Time=0:00:00.0  MEM= 1192.1M)
[01/16 12:27:09  1120s] AAE_INFO: 1 threads acquired from CTE.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'clk' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'rst_n' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_valid_1' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_valid_2' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[14]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[13]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[12]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[11]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[10]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[9]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[8]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[7]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[6]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[5]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[4]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[3]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[2]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[1]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'in_data[0]' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (ENCESI-3095):	Net: 'clk' has no receivers. SI analysis is not performed.
[01/16 12:27:10  1120s] **WARN: (EMS-63):	Message <ENCESI-3095> has exceeded the default message display limit of 20.
[01/16 12:27:10  1120s] To avoid this warning, increase the display limit per unique message by
[01/16 12:27:10  1120s] using the set_message -limit <number> command.
[01/16 12:27:10  1120s] The message limit can be removed by using the set_message -no_limit command.
[01/16 12:27:10  1120s] Note that setting a very large number using the set_message -limit command
[01/16 12:27:10  1120s] or removing the message limit using the set_message -no_limit command can
[01/16 12:27:10  1120s] significantly increase the log file size.
[01/16 12:27:10  1120s] To suppress a message, use the set_message -suppress command.
[01/16 12:27:19  1130s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:27:19  1130s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:27:19  1130s] AAE_THRD: End delay calculation. (MEM=1196.19 CPU=0:00:09.5 REAL=0:00:09.0)
[01/16 12:27:19  1130s] *** CDM Built up (cpu=0:00:11.2  real=0:00:11.0  mem= 1196.2M) ***
[01/16 12:27:21  1131s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1196.2M)
[01/16 12:27:21  1131s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/16 12:27:21  1131s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1158.0M)
[01/16 12:27:21  1131s] SI iteration 2 ... 
[01/16 12:27:21  1131s] AAE_INFO: 1 threads acquired from CTE.
[01/16 12:27:21  1131s] Calculate early delays in OCV mode...
[01/16 12:27:21  1131s] Calculate late delays in OCV mode...
[01/16 12:27:41  1151s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:27:41  1151s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:27:41  1151s] AAE_THRD: End delay calculation. (MEM=1204.24 CPU=0:00:19.5 REAL=0:00:20.0)
[01/16 12:27:41  1151s] *** CDM Built up (cpu=0:00:19.6  real=0:00:20.0  mem= 1204.2M) ***
[01/16 12:27:41  1152s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[01/16 12:27:42  1152s] Effort level <high> specified for reg2reg path_group
[01/16 12:27:42  1153s] Found active setup analysis view av_func_mode_max
[01/16 12:27:42  1153s] Found active hold analysis view av_func_mode_min
[01/16 12:27:54  1164s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:27:54  1164s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:27:54  1164s] AAE_THRD: End delay calculation. (MEM=1193.18 CPU=0:00:10.0 REAL=0:00:10.0)
[01/16 12:28:11  1181s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:28:11  1181s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:28:11  1181s] AAE_THRD: End delay calculation. (MEM=1201.23 CPU=0:00:15.2 REAL=0:00:15.0)
[01/16 12:28:12  1182s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.026  |  0.026  |  2.662  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5354   |  2675   |  5352   |
+--------------------+---------+---------+---------+

Density: 67.327%
------------------------------------------------------------
Reported timing to dir timingReports
[01/16 12:28:12  1182s] Total CPU time: 71.97 sec
[01/16 12:28:12  1182s] Total Real time: 76.0 sec
[01/16 12:28:12  1182s] Total Memory Usage: 1132.207031 Mbytes
[01/16 12:28:12  1182s] Reset AAE Options
[01/16 12:29:39  1186s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/16 12:29:39  1186s] <CMD> timeDesign -signoff -si -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute_SI -outDir timingReports
[01/16 12:29:39  1186s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[01/16 12:29:39  1186s] **WARN: (ENCOPT-7058):	The command 'timeDesign -signoff -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign-signoff [-hold | -reportOnly]'.
[01/16 12:29:39  1186s]  Reset EOS DB
[01/16 12:29:39  1186s] Resetting the settings 
[01/16 12:29:39  1186s] Ignoring AAE DB Resetting ...
[01/16 12:29:39  1186s] This command "timeDesign -signoff -si -pathReports -drvReports ..." required an extra checkout of license tpsxl.
[01/16 12:29:39  1186s] Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
[01/16 12:29:39  1186s] Closing parasitic data file './CHIP_19375_Kc0Yta.rcdb.d'. 26709 times net's RC data read were performed.
[01/16 12:29:39  1186s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[01/16 12:29:39  1186s] Type 'man ENCEXT-3493' for more detail.
[01/16 12:29:39  1186s] Extraction called for design 'CHIP' of instances=31342 and nets=26790 using extraction engine 'postRoute' at effort level 'signoff' .
[01/16 12:29:39  1186s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:29:39  1186s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:29:39  1186s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:29:39  1186s] Generate Setup TimingWindows
[01/16 12:29:39  1186s] SI flow with analysisType aae and Signoff SI using infinite TWs ...
[01/16 12:29:39  1186s] SI iteration 1 ... 
[01/16 12:29:39  1186s] #################################################################################
[01/16 12:29:39  1186s] # Design Stage: PostRoute
[01/16 12:29:39  1186s] # Design Mode: 90nm
[01/16 12:29:39  1186s] # Analysis Mode: MMMC OCV
[01/16 12:29:39  1186s] # Extraction Mode: default
[01/16 12:29:39  1186s] # Delay Calculation Options: engine=aae SIAware=true(signoff)
[01/16 12:29:39  1186s] # Switching Delay Calculation Engine to AAE-SI
[01/16 12:29:39  1186s] #################################################################################
[01/16 12:29:39  1186s] Extraction called for design 'CHIP' of instances=31342 and nets=26790 using extraction engine 'postRoute' at effort level 'signoff' .
[01/16 12:29:39  1186s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:29:39  1186s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:29:39  1186s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:29:40  1187s] Setting infinite Tws ...
[01/16 12:29:40  1187s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1133.2M)
[01/16 12:29:40  1187s] 	 First Iteration Infinite Tw... 
[01/16 12:29:40  1187s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1133.2M)
[01/16 12:29:40  1187s] Calculate early delays in OCV mode...
[01/16 12:29:40  1187s] Calculate late delays in OCV mode...
[01/16 12:29:40  1187s] Topological Sorting (CPU = 0:00:00.1, MEM = 1137.2M, InitMEM = 1133.2M)
[01/16 12:29:40  1187s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:29:40  1187s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[01/16 12:29:40  1187s]  Report inititialization with DMWrite ... (0, Worst)
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'clk' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'rst_n' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_valid_1' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_valid_2' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[14]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[13]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[12]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[11]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[10]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[9]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[8]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[7]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[6]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[5]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[4]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[3]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[2]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[1]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'in_data[0]' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (ENCESI-3095):	Net: 'clk' has no receivers. SI analysis is not performed.
[01/16 12:29:41  1187s] **WARN: (EMS-63):	Message <ENCESI-3095> has exceeded the default message display limit of 20.
[01/16 12:29:41  1187s] To avoid this warning, increase the display limit per unique message by
[01/16 12:29:41  1187s] using the set_message -limit <number> command.
[01/16 12:29:41  1187s] The message limit can be removed by using the set_message -no_limit command.
[01/16 12:29:41  1187s] Note that setting a very large number using the set_message -limit command
[01/16 12:29:41  1187s] or removing the message limit using the set_message -no_limit command can
[01/16 12:29:41  1187s] significantly increase the log file size.
[01/16 12:29:41  1187s] To suppress a message, use the set_message -suppress command.
[01/16 12:29:48  1194s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:29:48  1194s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:29:48  1194s] AAE_THRD: End delay calculation. (MEM=1183.43 CPU=0:00:07.4 REAL=0:00:07.0)
[01/16 12:29:48  1194s] *** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 1183.4M) ***
[01/16 12:29:49  1196s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1183.4M)
[01/16 12:29:49  1196s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/16 12:29:49  1196s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1145.3M)
[01/16 12:29:49  1196s] SI iteration 2 ... 
[01/16 12:29:50  1196s] Calculate early delays in OCV mode...
[01/16 12:29:50  1196s] Calculate late delays in OCV mode...
[01/16 12:29:50  1196s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:29:50  1196s]  Report inititialization with DMUpdate ... (1, Worst)
[01/16 12:29:50  1196s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:29:50  1197s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:29:50  1197s] AAE_THRD: End delay calculation. (MEM=1191.47 CPU=0:00:00.2 REAL=0:00:00.0)
[01/16 12:29:50  1197s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1191.5M) ***
[01/16 12:29:51  1197s] SI flow with analysisType aae and Signoff SI using infinite TWs ...
[01/16 12:29:51  1197s] SI iteration 1 ... 
[01/16 12:29:51  1197s] #################################################################################
[01/16 12:29:51  1197s] # Design Stage: PostRoute
[01/16 12:29:51  1197s] # Design Mode: 90nm
[01/16 12:29:51  1197s] # Analysis Mode: MMMC OCV
[01/16 12:29:51  1197s] # Extraction Mode: default
[01/16 12:29:51  1197s] # Delay Calculation Options: engine=aae SIAware=true(signoff)
[01/16 12:29:51  1197s] # Switching Delay Calculation Engine to AAE-SI
[01/16 12:29:51  1197s] #################################################################################
[01/16 12:29:51  1197s] Extraction called for design 'CHIP' of instances=31342 and nets=26790 using extraction engine 'postRoute' at effort level 'signoff' .
[01/16 12:29:51  1197s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:29:51  1197s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:29:51  1197s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:29:51  1197s] Setting infinite Tws ...
[01/16 12:29:51  1197s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1191.5M)
[01/16 12:29:51  1197s] 	 First Iteration Infinite Tw... 
[01/16 12:29:51  1197s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1191.5M)
[01/16 12:29:51  1197s] Calculate early delays in OCV mode...
[01/16 12:29:51  1197s] Calculate late delays in OCV mode...
[01/16 12:29:51  1197s] Topological Sorting (CPU = 0:00:00.1, MEM = 1191.5M, InitMEM = 1191.5M)
[01/16 12:29:51  1197s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:29:51  1198s]  Report inititialization with DMWrite ... (0, Worst)
[01/16 12:29:59  1205s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:29:59  1205s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:29:59  1205s] AAE_THRD: End delay calculation. (MEM=1191.47 CPU=0:00:07.4 REAL=0:00:08.0)
[01/16 12:29:59  1205s] *** CDM Built up (cpu=0:00:08.0  real=0:00:08.0  mem= 1191.5M) ***
[01/16 12:30:00  1207s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1191.5M)
[01/16 12:30:00  1207s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/16 12:30:00  1207s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1153.3M)
[01/16 12:30:00  1207s] SI iteration 2 ... 
[01/16 12:30:01  1207s] Calculate early delays in OCV mode...
[01/16 12:30:01  1207s] Calculate late delays in OCV mode...
[01/16 12:30:01  1207s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:30:01  1207s]  Report inititialization with DMUpdate ... (1, Worst)
[01/16 12:30:01  1207s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:30:01  1207s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:30:01  1207s] AAE_THRD: End delay calculation. (MEM=1191.47 CPU=0:00:00.3 REAL=0:00:00.0)
[01/16 12:30:01  1207s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1191.5M) ***
[01/16 12:30:02  1208s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[01/16 12:30:02  1208s] Effort level <high> specified for reg2reg path_group
[01/16 12:30:02  1208s] Begin: glitch net info
[01/16 12:30:02  1208s] glitch slack range: number of glitch nets
[01/16 12:30:02  1208s] glitch slack < -0.32 : 0
[01/16 12:30:02  1208s] -0.32 < glitch slack < -0.28 : 0
[01/16 12:30:02  1208s] -0.28 < glitch slack < -0.24 : 0
[01/16 12:30:02  1208s] -0.24 < glitch slack < -0.2 : 0
[01/16 12:30:02  1208s] -0.2 < glitch slack < -0.16 : 0
[01/16 12:30:02  1208s] -0.16 < glitch slack < -0.12 : 0
[01/16 12:30:02  1208s] -0.12 < glitch slack < -0.08 : 0
[01/16 12:30:02  1208s] -0.08 < glitch slack < -0.04 : 0
[01/16 12:30:02  1208s] -0.04 < glitch slack : 0
[01/16 12:30:02  1208s] End: glitch net info
[01/16 12:30:02  1208s] Found active setup analysis view av_func_mode_max
[01/16 12:30:02  1208s] Found active hold analysis view av_func_mode_min
[01/16 12:30:03  1209s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:30:03  1209s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:30:03  1209s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:30:03  1209s]  Report inititialization with DMWrite ... (0, Worst)
[01/16 12:30:11  1217s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:30:11  1217s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:30:11  1217s] AAE_THRD: End delay calculation. (MEM=1190.47 CPU=0:00:07.4 REAL=0:00:08.0)
[01/16 12:30:13  1219s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:30:13  1219s]  Report inititialization with DMUpdate ... (1, Worst)
[01/16 12:30:13  1219s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:30:13  1219s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:30:13  1219s] AAE_THRD: End delay calculation. (MEM=1190.47 CPU=0:00:00.2 REAL=0:00:00.0)
[01/16 12:30:14  1220s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:30:14  1220s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:30:14  1220s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:30:14  1221s]  Report inititialization with DMWrite ... (0, Worst)
[01/16 12:30:22  1228s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:30:22  1228s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:30:22  1228s] AAE_THRD: End delay calculation. (MEM=1188.47 CPU=0:00:07.4 REAL=0:00:07.0)
[01/16 12:30:24  1230s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:30:24  1230s]  Report inititialization with DMUpdate ... (1, Worst)
[01/16 12:30:24  1230s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:30:24  1230s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:30:24  1230s] AAE_THRD: End delay calculation. (MEM=1188.47 CPU=0:00:00.2 REAL=0:00:00.0)
[01/16 12:30:25  1231s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:30:25  1231s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:30:25  1231s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:30:26  1232s]  Report inititialization with DMWrite ... (0, Worst)
[01/16 12:30:33  1239s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:30:33  1239s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:30:33  1239s] AAE_THRD: End delay calculation. (MEM=1186.47 CPU=0:00:07.4 REAL=0:00:07.0)
[01/16 12:30:35  1241s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:30:35  1241s]  Report inititialization with DMUpdate ... (1, Worst)
[01/16 12:30:35  1241s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:30:35  1241s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:30:35  1241s] AAE_THRD: End delay calculation. (MEM=1186.47 CPU=0:00:00.2 REAL=0:00:00.0)
[01/16 12:30:37  1243s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:30:37  1243s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:30:37  1243s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:30:37  1243s]  Report inititialization with DMWrite ... (0, Worst)
[01/16 12:30:45  1251s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:30:45  1251s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:30:45  1251s] AAE_THRD: End delay calculation. (MEM=1185.47 CPU=0:00:07.4 REAL=0:00:07.0)
[01/16 12:30:47  1253s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:30:47  1253s]  Report inititialization with DMUpdate ... (1, Worst)
[01/16 12:30:47  1253s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:30:47  1253s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:30:47  1253s] AAE_THRD: End delay calculation. (MEM=1185.47 CPU=0:00:00.2 REAL=0:00:00.0)
[01/16 12:30:48  1254s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:30:48  1254s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:30:49  1254s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:30:49  1254s]  Report inititialization with DMWrite ... (0, Worst)
[01/16 12:30:56  1262s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:30:56  1262s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:30:56  1262s] AAE_THRD: End delay calculation. (MEM=1185.47 CPU=0:00:07.5 REAL=0:00:07.0)
[01/16 12:30:58  1264s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:30:58  1264s]  Report inititialization with DMUpdate ... (1, Worst)
[01/16 12:30:59  1264s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:30:59  1264s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:30:59  1264s] AAE_THRD: End delay calculation. (MEM=1185.47 CPU=0:00:00.2 REAL=0:00:01.0)
[01/16 12:31:00  1265s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:31:00  1265s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:31:00  1265s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:31:00  1266s]  Report inititialization with DMWrite ... (0, Worst)
[01/16 12:31:08  1273s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:31:08  1273s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:31:08  1273s] AAE_THRD: End delay calculation. (MEM=1185.47 CPU=0:00:07.4 REAL=0:00:08.0)
[01/16 12:31:10  1275s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:31:10  1275s]  Report inititialization with DMUpdate ... (1, Worst)
[01/16 12:31:10  1275s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:31:10  1275s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:31:10  1275s] AAE_THRD: End delay calculation. (MEM=1185.47 CPU=0:00:00.2 REAL=0:00:00.0)
[01/16 12:31:11  1277s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  |  2.535  |
|           TNS (ns):| -0.047  | -0.047  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  5354   |  2675   |  5352   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.327%
Total number of glitch violations: 0
------------------------------------------------------------
Total CPU time: 91.21 sec
[01/16 12:31:11  1277s] Total Real time: 92.0 sec
[01/16 12:31:11  1277s] Total Memory Usage: 1145.316406 Mbytes
[01/16 12:31:11  1277s] Reset AAE Options
[01/16 12:32:13  1279s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[01/16 12:32:13  1279s] <CMD> optDesign -postRoute -signOff -si
[01/16 12:32:13  1279s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/16 12:32:13  1279s] Core basic site is umc6site
[01/16 12:32:13  1279s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 12:32:15  1281s] GigaOpt running with 1 threads.
[01/16 12:32:16  1282s] Effort level <high> specified for reg2reg path_group
[01/16 12:32:17  1283s] **ERROR: (ENCOPT-7055):	use setDelayCalMode -engine [feDC | signalStorm] -SIAware false before running optDesign -postRoute -signoff.
[01/16 12:32:17  1283s] 
[01/16 12:32:17  1283s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:02.0 real=0:00:02.0)
[01/16 12:32:53  1285s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/16 12:32:53  1285s] <CMD> timeDesign -signoff -hold -si -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute_SI -outDir timingReports
[01/16 12:32:53  1285s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[01/16 12:32:53  1285s] **WARN: (ENCOPT-7058):	The command 'timeDesign -signoff -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign-signoff [-hold | -reportOnly]'.
[01/16 12:32:53  1285s]  Reset EOS DB
[01/16 12:32:53  1285s] Resetting the settings 
[01/16 12:32:53  1285s] Ignoring AAE DB Resetting ...
[01/16 12:32:53  1285s] Extraction called for design 'CHIP' of instances=31342 and nets=26790 using extraction engine 'postRoute' at effort level 'signoff' .
[01/16 12:32:53  1285s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:32:53  1285s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:32:53  1285s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:32:53  1285s] SI flow with analysisType aae and Signoff SI using infinite TWs ...
[01/16 12:32:53  1285s] SI iteration 1 ... 
[01/16 12:32:53  1285s] #################################################################################
[01/16 12:32:53  1285s] # Design Stage: PostRoute
[01/16 12:32:53  1285s] # Design Mode: 90nm
[01/16 12:32:53  1285s] # Analysis Mode: MMMC OCV
[01/16 12:32:53  1285s] # Extraction Mode: default
[01/16 12:32:53  1285s] # Delay Calculation Options: engine=aae SIAware=true(signoff)
[01/16 12:32:53  1285s] # Switching Delay Calculation Engine to AAE-SI
[01/16 12:32:53  1285s] #################################################################################
[01/16 12:32:53  1285s] Extraction called for design 'CHIP' of instances=31342 and nets=26790 using extraction engine 'postRoute' at effort level 'signoff' .
[01/16 12:32:53  1285s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:32:53  1285s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:32:53  1285s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:32:54  1286s] Setting infinite Tws ...
[01/16 12:32:54  1286s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1131.3M)
[01/16 12:32:54  1286s] 	 First Iteration Infinite Tw... 
[01/16 12:32:54  1286s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1131.3M)
[01/16 12:32:54  1286s] Calculate early delays in OCV mode...
[01/16 12:32:54  1286s] Calculate late delays in OCV mode...
[01/16 12:32:54  1286s] Topological Sorting (CPU = 0:00:00.1, MEM = 1131.3M, InitMEM = 1131.3M)
[01/16 12:32:54  1286s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:32:54  1286s]  Report inititialization with DMWrite ... (0, Worst)
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'clk' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'rst_n' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_valid_1' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_valid_2' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[14]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[13]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[12]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[11]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[10]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[9]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[8]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[7]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[6]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[5]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[4]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[3]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[2]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[1]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'in_data[0]' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (ENCESI-3095):	Net: 'clk' has no receivers. SI analysis is not performed.
[01/16 12:32:54  1286s] **WARN: (EMS-63):	Message <ENCESI-3095> has exceeded the default message display limit of 20.
[01/16 12:32:54  1286s] To avoid this warning, increase the display limit per unique message by
[01/16 12:32:54  1286s] using the set_message -limit <number> command.
[01/16 12:32:54  1286s] The message limit can be removed by using the set_message -no_limit command.
[01/16 12:32:54  1286s] Note that setting a very large number using the set_message -limit command
[01/16 12:32:54  1286s] or removing the message limit using the set_message -no_limit command can
[01/16 12:32:54  1286s] significantly increase the log file size.
[01/16 12:32:54  1286s] To suppress a message, use the set_message -suppress command.
[01/16 12:33:01  1293s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:33:01  1293s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:33:01  1293s] AAE_THRD: End delay calculation. (MEM=1179.43 CPU=0:00:07.4 REAL=0:00:07.0)
[01/16 12:33:01  1293s] *** CDM Built up (cpu=0:00:08.7  real=0:00:08.0  mem= 1179.4M) ***
[01/16 12:33:03  1295s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1179.4M)
[01/16 12:33:03  1295s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/16 12:33:03  1295s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1141.3M)
[01/16 12:33:03  1295s] SI iteration 2 ... 
[01/16 12:33:03  1295s] Calculate early delays in OCV mode...
[01/16 12:33:03  1295s] Calculate late delays in OCV mode...
[01/16 12:33:03  1295s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:33:03  1295s]  Report inititialization with DMUpdate ... (1, Worst)
[01/16 12:33:04  1296s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:33:04  1296s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:33:04  1296s] AAE_THRD: End delay calculation. (MEM=1187.48 CPU=0:00:00.2 REAL=0:00:01.0)
[01/16 12:33:04  1296s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1187.5M) ***
[01/16 12:33:04  1296s] SI flow with analysisType aae and Signoff SI using infinite TWs ...
[01/16 12:33:04  1296s] SI iteration 1 ... 
[01/16 12:33:04  1296s] #################################################################################
[01/16 12:33:04  1296s] # Design Stage: PostRoute
[01/16 12:33:04  1296s] # Design Mode: 90nm
[01/16 12:33:04  1296s] # Analysis Mode: MMMC OCV
[01/16 12:33:04  1296s] # Extraction Mode: default
[01/16 12:33:04  1296s] # Delay Calculation Options: engine=aae SIAware=true(signoff)
[01/16 12:33:04  1296s] # Switching Delay Calculation Engine to AAE-SI
[01/16 12:33:04  1296s] #################################################################################
[01/16 12:33:04  1296s] Extraction called for design 'CHIP' of instances=31342 and nets=26790 using extraction engine 'postRoute' at effort level 'signoff' .
[01/16 12:33:04  1296s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:33:04  1296s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:33:04  1296s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:33:05  1296s] Setting infinite Tws ...
[01/16 12:33:05  1296s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1187.5M)
[01/16 12:33:05  1296s] 	 First Iteration Infinite Tw... 
[01/16 12:33:05  1296s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1187.5M)
[01/16 12:33:05  1296s] Calculate early delays in OCV mode...
[01/16 12:33:05  1296s] Calculate late delays in OCV mode...
[01/16 12:33:05  1297s] Topological Sorting (CPU = 0:00:00.1, MEM = 1187.5M, InitMEM = 1187.5M)
[01/16 12:33:05  1297s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:33:05  1297s]  Report inititialization with DMWrite ... (0, Worst)
[01/16 12:33:12  1304s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:33:12  1304s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:33:12  1304s] AAE_THRD: End delay calculation. (MEM=1187.48 CPU=0:00:07.4 REAL=0:00:07.0)
[01/16 12:33:12  1304s] *** CDM Built up (cpu=0:00:08.0  real=0:00:08.0  mem= 1187.5M) ***
[01/16 12:33:14  1306s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1187.5M)
[01/16 12:33:14  1306s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/16 12:33:14  1306s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1149.3M)
[01/16 12:33:14  1306s] SI iteration 2 ... 
[01/16 12:33:14  1306s] Calculate early delays in OCV mode...
[01/16 12:33:14  1306s] Calculate late delays in OCV mode...
[01/16 12:33:14  1306s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:33:14  1306s]  Report inititialization with DMUpdate ... (1, Worst)
[01/16 12:33:14  1306s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:33:14  1306s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:33:14  1306s] AAE_THRD: End delay calculation. (MEM=1187.48 CPU=0:00:00.2 REAL=0:00:00.0)
[01/16 12:33:14  1306s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1187.5M) ***
[01/16 12:33:15  1307s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[01/16 12:33:15  1307s] Effort level <high> specified for reg2reg path_group
[01/16 12:33:16  1308s] Found active setup analysis view av_func_mode_max
[01/16 12:33:16  1308s] Found active hold analysis view av_func_mode_min
[01/16 12:33:17  1309s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:33:17  1309s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:33:17  1309s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:33:17  1309s]  Report inititialization with DMWrite ... (0, Best)
[01/16 12:33:25  1317s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:33:25  1317s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:33:25  1317s] AAE_THRD: End delay calculation. (MEM=1180.43 CPU=0:00:07.5 REAL=0:00:08.0)
[01/16 12:33:27  1319s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:33:27  1319s]  Report inititialization with DMUpdate ... (1, Best)
[01/16 12:33:27  1319s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:33:27  1319s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:33:27  1319s] AAE_THRD: End delay calculation. (MEM=1188.48 CPU=0:00:00.3 REAL=0:00:00.0)
[01/16 12:33:28  1320s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:33:28  1320s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:33:28  1320s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:33:29  1320s]  Report inititialization with DMWrite ... (0, Best)
[01/16 12:33:36  1328s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:33:36  1328s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:33:36  1328s] AAE_THRD: End delay calculation. (MEM=1188.48 CPU=0:00:07.5 REAL=0:00:07.0)
[01/16 12:33:38  1330s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:33:38  1330s]  Report inititialization with DMUpdate ... (1, Best)
[01/16 12:33:38  1330s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:33:38  1330s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:33:38  1330s] AAE_THRD: End delay calculation. (MEM=1188.48 CPU=0:00:00.2 REAL=0:00:00.0)
[01/16 12:33:39  1331s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:33:39  1331s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:33:40  1331s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:33:40  1331s]  Report inititialization with DMWrite ... (0, Best)
[01/16 12:33:47  1339s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:33:47  1339s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:33:47  1339s] AAE_THRD: End delay calculation. (MEM=1188.48 CPU=0:00:07.5 REAL=0:00:07.0)
[01/16 12:33:49  1341s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:33:49  1341s]  Report inititialization with DMUpdate ... (1, Best)
[01/16 12:33:50  1341s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:33:50  1341s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:33:50  1341s] AAE_THRD: End delay calculation. (MEM=1188.48 CPU=0:00:00.2 REAL=0:00:00.0)
[01/16 12:33:51  1342s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:33:51  1342s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:33:51  1342s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:33:51  1342s]  Report inititialization with DMWrite ... (0, Best)
[01/16 12:33:59  1350s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:33:59  1350s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:33:59  1350s] AAE_THRD: End delay calculation. (MEM=1189.48 CPU=0:00:07.5 REAL=0:00:08.0)
[01/16 12:34:01  1352s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:34:01  1352s]  Report inititialization with DMUpdate ... (1, Best)
[01/16 12:34:01  1352s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:34:01  1352s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:34:01  1352s] AAE_THRD: End delay calculation. (MEM=1189.48 CPU=0:00:00.2 REAL=0:00:00.0)
[01/16 12:34:02  1353s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:34:02  1353s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:34:02  1353s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:34:03  1354s]  Report inititialization with DMWrite ... (0, Best)
[01/16 12:34:10  1361s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:34:10  1361s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:34:10  1361s] AAE_THRD: End delay calculation. (MEM=1189.48 CPU=0:00:07.5 REAL=0:00:07.0)
[01/16 12:34:12  1363s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:34:12  1363s]  Report inititialization with DMUpdate ... (1, Best)
[01/16 12:34:12  1363s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:34:12  1363s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:34:12  1363s] AAE_THRD: End delay calculation. (MEM=1189.48 CPU=0:00:00.2 REAL=0:00:00.0)
[01/16 12:34:13  1364s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:34:13  1364s] **ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
[01/16 12:34:14  1364s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:34:14  1365s]  Report inititialization with DMWrite ... (0, Best)
[01/16 12:34:21  1372s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:34:21  1372s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/16 12:34:21  1372s] AAE_THRD: End delay calculation. (MEM=1189.48 CPU=0:00:07.5 REAL=0:00:07.0)
[01/16 12:34:23  1374s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/16 12:34:23  1374s]  Report inititialization with DMUpdate ... (1, Best)
[01/16 12:34:24  1374s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:34:24  1374s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:34:24  1374s] AAE_THRD: End delay calculation. (MEM=1189.48 CPU=0:00:00.2 REAL=0:00:01.0)
[01/16 12:34:24  1375s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.270  |  0.270  |  3.047  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5354   |  2675   |  5352   |
+--------------------+---------+---------+---------+

Density: 67.327%
------------------------------------------------------------
Total CPU time: 90.8 sec
[01/16 12:34:25  1375s] Total Real time: 92.0 sec
[01/16 12:34:25  1375s] Total Memory Usage: 1121.214844 Mbytes
[01/16 12:34:25  1375s] Reset AAE Options
[01/16 12:34:55  1377s] <CMD> getFillerMode -quiet
[01/16 12:35:07  1377s] <CMD> addFiller -cell FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8 -prefix FILLER
[01/16 12:35:07  1377s] Core basic site is umc6site
[01/16 12:35:07  1377s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 12:35:09  1379s] *INFO: Adding fillers to top-module.
[01/16 12:35:09  1379s] *INFO:   Added 1086 filler insts (cell FILL64 / prefix FILLER).
[01/16 12:35:09  1379s] *INFO:   Added 239 filler insts (cell FILL32 / prefix FILLER).
[01/16 12:35:09  1379s] *INFO:   Added 818 filler insts (cell FILL16 / prefix FILLER).
[01/16 12:35:09  1379s] *INFO:   Added 2802 filler insts (cell FILL8 / prefix FILLER).
[01/16 12:35:09  1379s] *INFO:   Added 5630 filler insts (cell FILL4 / prefix FILLER).
[01/16 12:35:09  1379s] *INFO:   Added 8539 filler insts (cell FILL2 / prefix FILLER).
[01/16 12:35:09  1379s] *INFO:   Added 9833 filler insts (cell FILL1 / prefix FILLER).
[01/16 12:35:09  1379s] *INFO: Total 28947 filler insts added - prefix FILLER (CPU: 0:00:01.5).
[01/16 12:35:09  1379s] For 28947 new insts, *** Applied 3 GNC rules (cpu = 0:00:00.0)
[01/16 12:35:09  1379s] Saving Drc markers ...
[01/16 12:35:09  1379s] ... 0 markers are saved ...
[01/16 12:35:09  1379s] *INFO: Checking for DRC violations on added fillers.
[01/16 12:35:14  1384s] *INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:05.0).
[01/16 12:35:14  1384s] *INFO: Adding fillers to top-module.
[01/16 12:35:14  1384s] *INFO:   Added 0 filler inst of any cell-type.
[01/16 12:35:14  1384s] For 0 new insts, *** Applied 0 GNC rules.
[01/16 12:35:14  1384s] Loading Drc markers ...
[01/16 12:35:14  1384s] ... 0 markers are loaded ...
[01/16 12:35:14  1384s] *INFO: End DRC Checks. (real: 0:00:05.0 ).
[01/16 12:35:42  1385s] <CMD> setAnalysisMode -checkType setup -analysisType bcwc -cppr none -clockGatingCheck 1 -timeBorrowing 1 -domain clock -useOutputPinCap 1
[01/16 12:35:54  1386s] <CMD> write_sdf -edges check_edge CHIP.sdf
[01/16 12:35:54  1386s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[01/16 12:35:54  1386s] SI flow with analysisType aae and Signoff SI using infinite TWs ...
[01/16 12:35:54  1386s] SI iteration 1 ... 
[01/16 12:35:54  1386s] #################################################################################
[01/16 12:35:54  1386s] # Design Stage: PostRoute
[01/16 12:35:54  1386s] # Design Mode: 90nm
[01/16 12:35:54  1386s] # Analysis Mode: MMMC non-OCV
[01/16 12:35:54  1386s] # Extraction Mode: default
[01/16 12:35:54  1386s] # Delay Calculation Options: engine=aae SIAware=true(signoff)
[01/16 12:35:54  1386s] # Switching Delay Calculation Engine to AAE-SI
[01/16 12:35:54  1386s] #################################################################################
[01/16 12:35:54  1386s] Extraction called for design 'CHIP' of instances=60289 and nets=26790 using extraction engine 'postRoute' at effort level 'low' .
[01/16 12:35:54  1386s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 12:35:54  1386s] Type 'man ENCEXT-3530' for more detail.
[01/16 12:35:54  1386s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[01/16 12:35:54  1386s] RC Extraction called in multi-corner(1) mode.
[01/16 12:35:54  1386s] Process corner(s) are loaded.
[01/16 12:35:54  1386s]  Corner: RC_Corner
[01/16 12:35:54  1386s] extractDetailRC Option : -outfile ./CHIP_19375_Kc0Yta.rcdb.d -maxResLength 200  -extended
[01/16 12:35:54  1386s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[01/16 12:35:54  1386s]       RC Corner Indexes            0   
[01/16 12:35:54  1386s] Capacitance Scaling Factor   : 1.00000 
[01/16 12:35:54  1386s] Coupling Cap. Scaling Factor : 1.00000 
[01/16 12:35:54  1386s] Resistance Scaling Factor    : 1.00000 
[01/16 12:35:54  1386s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 12:35:54  1386s] Clock Res. Scaling Factor    : 1.00000 
[01/16 12:35:54  1386s] Shrink Factor                : 1.00000
[01/16 12:35:54  1386s] Initializing multi-corner capacitance tables ... 
[01/16 12:35:54  1386s] Initializing multi-corner resistance tables ...
[01/16 12:35:55  1387s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1178.4M)
[01/16 12:35:55  1387s] Creating parasitic data file './CHIP_19375_Kc0Yta.rcdb.d' for storing RC.
[01/16 12:35:56  1388s] Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1203.9M)
[01/16 12:35:56  1388s] Extracted 20.0005% (CPU Time= 0:00:01.7  MEM= 1203.9M)
[01/16 12:35:57  1389s] Extracted 30.0005% (CPU Time= 0:00:02.1  MEM= 1203.9M)
[01/16 12:35:57  1389s] Extracted 40.0005% (CPU Time= 0:00:02.5  MEM= 1203.9M)
[01/16 12:35:57  1389s] Extracted 50.0005% (CPU Time= 0:00:02.9  MEM= 1208.9M)
[01/16 12:35:58  1390s] Extracted 60.0005% (CPU Time= 0:00:03.5  MEM= 1208.9M)
[01/16 12:35:59  1391s] Extracted 70.0005% (CPU Time= 0:00:04.2  MEM= 1208.9M)
[01/16 12:35:59  1391s] Extracted 80.0005% (CPU Time= 0:00:04.5  MEM= 1208.9M)
[01/16 12:35:59  1391s] Extracted 90.0005% (CPU Time= 0:00:05.0  MEM= 1208.9M)
[01/16 12:36:01  1393s] Extracted 100% (CPU Time= 0:00:06.3  MEM= 1208.9M)
[01/16 12:36:03  1393s] Number of Extracted Resistors     : 606584
[01/16 12:36:03  1393s] Number of Extracted Ground Cap.   : 633016
[01/16 12:36:03  1393s] Number of Extracted Coupling Cap. : 1418504
[01/16 12:36:03  1393s] Opening parasitic data file './CHIP_19375_Kc0Yta.rcdb.d' for reading.
[01/16 12:36:03  1393s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[01/16 12:36:03  1393s]  Corner: RC_Corner
[01/16 12:36:04  1393s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1158.8M)
[01/16 12:36:04  1393s] Creating parasitic data file './CHIP_19375_Kc0Yta.rcdb_Filter.rcdb.d' for storing RC.
[01/16 12:36:05  1394s] Closing parasitic data file './CHIP_19375_Kc0Yta.rcdb.d'. 26709 times net's RC data read were performed.
[01/16 12:36:06  1394s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1152.695M)
[01/16 12:36:06  1394s] Opening parasitic data file './CHIP_19375_Kc0Yta.rcdb.d' for reading.
[01/16 12:36:06  1394s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1148.695M)
[01/16 12:36:06  1394s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.8  Real Time: 0:00:12.0  MEM: 1148.695M)
[01/16 12:36:07  1395s] Setting infinite Tws ...
[01/16 12:36:07  1395s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1152.7M)
[01/16 12:36:07  1395s] 	 First Iteration Infinite Tw... 
[01/16 12:36:07  1395s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1152.7M)
[01/16 12:36:07  1395s] Topological Sorting (CPU = 0:00:00.1, MEM = 1156.7M, InitMEM = 1152.7M)
[01/16 12:36:07  1395s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[01/16 12:36:07  1395s] Initializing multi-corner capacitance tables ... 
[01/16 12:36:07  1395s] Initializing multi-corner resistance tables ...
[01/16 12:36:07  1395s] Opening parasitic data file './CHIP_19375_Kc0Yta.rcdb.d' for reading.
[01/16 12:36:07  1396s] RC Database In Completed (CPU Time= 0:00:00.2  Real Time=0:00:00.0  MEM= 1175.8M)
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'clk' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'rst_n' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_valid_1' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_valid_2' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[14]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[13]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[12]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[11]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[10]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[9]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[8]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[7]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[6]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[5]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[4]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[3]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[2]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[1]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'in_data[0]' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (ENCESI-3095):	Net: 'clk' has no receivers. SI analysis is not performed.
[01/16 12:36:08  1396s] **WARN: (EMS-63):	Message <ENCESI-3095> has exceeded the default message display limit of 20.
[01/16 12:36:08  1396s] To avoid this warning, increase the display limit per unique message by
[01/16 12:36:08  1396s] using the set_message -limit <number> command.
[01/16 12:36:08  1396s] The message limit can be removed by using the set_message -no_limit command.
[01/16 12:36:08  1396s] Note that setting a very large number using the set_message -limit command
[01/16 12:36:08  1396s] or removing the message limit using the set_message -no_limit command can
[01/16 12:36:08  1396s] significantly increase the log file size.
[01/16 12:36:08  1396s] To suppress a message, use the set_message -suppress command.
[01/16 12:36:14  1402s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:36:21  1409s] AAE_INFO-618: Total number of nets in the design is 26790,  99.8 percent of the nets selected for SI analysis
[01/16 12:36:21  1409s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:36:21  1409s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:36:21  1409s] AAE_THRD: End delay calculation. (MEM=1183.9 CPU=0:00:12.9 REAL=0:00:13.0)
[01/16 12:36:21  1409s] *** CDM Built up (cpu=0:00:22.9  real=0:00:27.0  mem= 1183.9M) ***
[01/16 12:36:23  1411s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1183.9M)
[01/16 12:36:23  1411s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/16 12:36:23  1411s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1145.7M)
[01/16 12:36:23  1411s] SI iteration 2 ... 
[01/16 12:36:24  1412s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:36:24  1412s] AAE_INFO-618: Total number of nets in the design is 26790,  0.0 percent of the nets selected for SI analysis
[01/16 12:36:24  1412s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:36:24  1412s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 12:36:24  1412s] AAE_THRD: End delay calculation. (MEM=1183.9 CPU=0:00:00.4 REAL=0:00:01.0)
[01/16 12:36:24  1412s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1183.9M) ***
[01/16 12:37:06  1416s] <CMD> saveNetlist CHIP_LAYOUT.v
[01/16 12:37:06  1416s] Writing Netlist "CHIP_LAYOUT.v" ...
[01/16 12:37:26  1417s] <CMD> saveDesign CHIP.enc
[01/16 12:37:26  1417s] The in-memory database contained RC information but was not saved. To save 
[01/16 12:37:26  1417s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[01/16 12:37:26  1417s] so it should only be saved when it is really desired.
[01/16 12:37:26  1417s] Redoing specifyClockTree ...
[01/16 12:37:26  1417s] Checking spec file integrity...
[01/16 12:37:26  1417s] Writing Netlist "CHIP.enc.dat/CHIP.v.gz" ...
[01/16 12:37:27  1417s] Saving AAE Data ...
[01/16 12:37:27  1417s] Saving clock tree spec file 'CHIP.enc.dat/CHIP.ctstch' ...
[01/16 12:37:27  1417s] Saving configuration ...
[01/16 12:37:27  1417s] Saving preference file CHIP.enc.dat/enc.pref.tcl ...
[01/16 12:37:27  1417s] Saving floorplan ...
[01/16 12:37:27  1417s] Saving Drc markers ...
[01/16 12:37:27  1417s] ... No Drc file written since there is no markers found.
[01/16 12:37:27  1417s] Saving placement ...
[01/16 12:37:27  1418s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1145.2M) ***
[01/16 12:37:27  1418s] Saving route ...
[01/16 12:37:30  1420s] *** Completed saveRoute (cpu=0:00:00.7 real=0:00:03.0 mem=1145.2M) ***
[01/16 12:37:30  1420s] Writing DEF file 'CHIP.enc.dat/CHIP.def.gz', current time is Tue Jan 16 12:37:30 2018 ...
[01/16 12:37:30  1420s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[01/16 12:37:30  1420s] DEF file 'CHIP.enc.dat/CHIP.def.gz' is written, current time is Tue Jan 16 12:37:30 2018 ...
[01/16 12:37:30  1420s] Copying Timing Library...
[01/16 12:37:30  1420s] Copying LEF file...
[01/16 12:37:30  1420s] Copying IO file...
[01/16 12:37:30  1420s] Copying Constraints file(s) ...
[01/16 12:37:30  1420s] Modifying Mode File...
[01/16 12:37:31  1420s] Modifying View File...
[01/16 12:37:31  1420s] Copying fast.lib...
[01/16 12:37:31  1420s] Copying umc18io3v5v_fast.lib...
[01/16 12:37:31  1420s] Copying RA1SH_fast_syn.lib...
[01/16 12:37:31  1420s] Copying fast.cdb...
[01/16 12:37:31  1420s] Copying slow.cdb...
[01/16 12:37:31  1420s] Copying umc18_1p6m.captbl...
[01/16 12:37:31  1420s] Copying icecaps.tch...
[01/16 12:37:31  1421s] Modifying Globals File...
[01/16 12:37:31  1421s] Modifying Power Constraints File...
[01/16 12:37:32  1421s] Generated self-contained design: /misc/RAID2/COURSE/iclab/iclab39/FP/05_APR
[01/16 12:37:32  1421s] *** Message Summary: 0 warning(s), 0 error(s)
[01/16 12:37:32  1421s] 
[01/16 12:37:40  1422s] 
[01/16 12:37:40  1422s] *** Memory Usage v#1 (Current mem = 1146.176M, initial mem = 100.039M) ***
[01/16 12:37:40  1422s] 
[01/16 12:37:40  1422s] *** Summary of all messages that are not suppressed in this session:
[01/16 12:37:40  1422s] Severity  ID               Count  Summary                                  
[01/16 12:37:40  1422s] WARNING   ENCLF-58           478  MACRO '%s' has been found in the databas...
[01/16 12:37:40  1422s] WARNING   ENCLF-61             1  %d duplicated MACRO definitions have bee...
[01/16 12:37:40  1422s] WARNING   ENCLF-200          127  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/16 12:37:40  1422s] WARNING   ENCLF-201           36  Pin '%s' in macro '%s' has no ANTENNADIF...
[01/16 12:37:40  1422s] WARNING   ENCLF-119            6  LAYER '%s' has been found in the databas...
[01/16 12:37:40  1422s] WARNING   ENCFP-780           16  IO instance '%s' isn't defined in IO fil...
[01/16 12:37:40  1422s] WARNING   ENCFP-325            1  Floorplan of the design is resized. All ...
[01/16 12:37:40  1422s] WARNING   ENCFP-3961           2  The techSite '%s' has no related cells i...
[01/16 12:37:40  1422s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[01/16 12:37:40  1422s] WARNING   ENCEXT-6202          3  In addition to the technology file, capa...
[01/16 12:37:40  1422s] WARNING   ENCEXT-3493          3  The design extraction status has been re...
[01/16 12:37:40  1422s] WARNING   ENCEXT-3530         31  The process node is not set. Use the com...
[01/16 12:37:40  1422s] ERROR     ENCEXT-5072         18  QRC extraction failed because the execut...
[01/16 12:37:40  1422s] WARNING   ENCCK-1100           1  Command %s is no longer supported when C...
[01/16 12:37:40  1422s] ERROR     ENCCK-9000           2  %s                                       
[01/16 12:37:40  1422s] WARNING   ENCCK-951            4  Net %s have %d pins.                     
[01/16 12:37:40  1422s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[01/16 12:37:40  1422s] WARNING   ENCESI-3086          2  The following cell(s) will use the defau...
[01/16 12:37:40  1422s] WARNING   ENCESI-3095        912  Net: '%s' has no receivers. SI analysis ...
[01/16 12:37:40  1422s] WARNING   ENCESI-2017         32  There is no coupling capacitance found i...
[01/16 12:37:40  1422s] WARNING   ENCPP-532            6  ViaGen Warning: top layer and bottom lay...
[01/16 12:37:40  1422s] WARNING   ENCPP-170           28  The power planner failed to create a wir...
[01/16 12:37:40  1422s] WARNING   ENCSR-4058           2  Sroute option: %s should be used in conj...
[01/16 12:37:40  1422s] WARNING   ENCSP-9025           2  No scan chain specified/traced.          
[01/16 12:37:40  1422s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[01/16 12:37:40  1422s] ERROR     ENCOPT-7055          1  use setDelayCalMode -engine [feDC | sign...
[01/16 12:37:40  1422s] WARNING   ENCOPT-7058          2  The command 'timeDesign -signoff -si [-h...
[01/16 12:37:40  1422s] WARNING   ENCTR-2325           1  There are %d nets connecting a pad term ...
[01/16 12:37:40  1422s] WARNING   ENCTCM-70            7  Option "%s" for command %s is obsolete a...
[01/16 12:37:40  1422s] *** Message Summary: 1706 warning(s), 21 error(s)
[01/16 12:37:40  1422s] 
[01/16 12:37:40  1422s] --- Ending "Encounter" (totcpu=0:23:39, real=0:47:44, mem=1146.2M) ---
