INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/2.9/ip_repo/GPIO_test_1.0/hdl/GPIO_test_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_test_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/2.9/ip_repo/GPIO_test_1.0/hdl/GPIO_test_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_test_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/2.9/ip_repo/edit_GPIO_test_v1_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
