
bluePill_DCF77.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ab8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08004bc8  08004bc8  00005bc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004dc8  08004dc8  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  08004dc8  08004dc8  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004dc8  08004dc8  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004dc8  08004dc8  00005dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004dcc  08004dcc  00005dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004dd0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002024  2000000c  08004ddc  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002030  08004ddc  00006030  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097d9  00000000  00000000  00006035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c12  00000000  00000000  0000f80e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af8  00000000  00000000  00011420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000087a  00000000  00000000  00011f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017bca  00000000  00000000  00012792  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c5f7  00000000  00000000  0002a35c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008cbef  00000000  00000000  00036953  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c3542  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003150  00000000  00000000  000c3588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000c66d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	08004bb0 	.word	0x08004bb0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	08004bb0 	.word	0x08004bb0

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	@ 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__gedf2>:
 800071c:	f04f 3cff 	mov.w	ip, #4294967295
 8000720:	e006      	b.n	8000730 <__cmpdf2+0x4>
 8000722:	bf00      	nop

08000724 <__ledf2>:
 8000724:	f04f 0c01 	mov.w	ip, #1
 8000728:	e002      	b.n	8000730 <__cmpdf2+0x4>
 800072a:	bf00      	nop

0800072c <__cmpdf2>:
 800072c:	f04f 0c01 	mov.w	ip, #1
 8000730:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000734:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000738:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800073c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000746:	d01b      	beq.n	8000780 <__cmpdf2+0x54>
 8000748:	b001      	add	sp, #4
 800074a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800074e:	bf0c      	ite	eq
 8000750:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000754:	ea91 0f03 	teqne	r1, r3
 8000758:	bf02      	ittt	eq
 800075a:	ea90 0f02 	teqeq	r0, r2
 800075e:	2000      	moveq	r0, #0
 8000760:	4770      	bxeq	lr
 8000762:	f110 0f00 	cmn.w	r0, #0
 8000766:	ea91 0f03 	teq	r1, r3
 800076a:	bf58      	it	pl
 800076c:	4299      	cmppl	r1, r3
 800076e:	bf08      	it	eq
 8000770:	4290      	cmpeq	r0, r2
 8000772:	bf2c      	ite	cs
 8000774:	17d8      	asrcs	r0, r3, #31
 8000776:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800077a:	f040 0001 	orr.w	r0, r0, #1
 800077e:	4770      	bx	lr
 8000780:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000784:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000788:	d102      	bne.n	8000790 <__cmpdf2+0x64>
 800078a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800078e:	d107      	bne.n	80007a0 <__cmpdf2+0x74>
 8000790:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000794:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000798:	d1d6      	bne.n	8000748 <__cmpdf2+0x1c>
 800079a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800079e:	d0d3      	beq.n	8000748 <__cmpdf2+0x1c>
 80007a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop

080007a8 <__aeabi_cdrcmple>:
 80007a8:	4684      	mov	ip, r0
 80007aa:	4610      	mov	r0, r2
 80007ac:	4662      	mov	r2, ip
 80007ae:	468c      	mov	ip, r1
 80007b0:	4619      	mov	r1, r3
 80007b2:	4663      	mov	r3, ip
 80007b4:	e000      	b.n	80007b8 <__aeabi_cdcmpeq>
 80007b6:	bf00      	nop

080007b8 <__aeabi_cdcmpeq>:
 80007b8:	b501      	push	{r0, lr}
 80007ba:	f7ff ffb7 	bl	800072c <__cmpdf2>
 80007be:	2800      	cmp	r0, #0
 80007c0:	bf48      	it	mi
 80007c2:	f110 0f00 	cmnmi.w	r0, #0
 80007c6:	bd01      	pop	{r0, pc}

080007c8 <__aeabi_dcmpeq>:
 80007c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007cc:	f7ff fff4 	bl	80007b8 <__aeabi_cdcmpeq>
 80007d0:	bf0c      	ite	eq
 80007d2:	2001      	moveq	r0, #1
 80007d4:	2000      	movne	r0, #0
 80007d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80007da:	bf00      	nop

080007dc <__aeabi_dcmplt>:
 80007dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007e0:	f7ff ffea 	bl	80007b8 <__aeabi_cdcmpeq>
 80007e4:	bf34      	ite	cc
 80007e6:	2001      	movcc	r0, #1
 80007e8:	2000      	movcs	r0, #0
 80007ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80007ee:	bf00      	nop

080007f0 <__aeabi_dcmple>:
 80007f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007f4:	f7ff ffe0 	bl	80007b8 <__aeabi_cdcmpeq>
 80007f8:	bf94      	ite	ls
 80007fa:	2001      	movls	r0, #1
 80007fc:	2000      	movhi	r0, #0
 80007fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000802:	bf00      	nop

08000804 <__aeabi_dcmpge>:
 8000804:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000808:	f7ff ffce 	bl	80007a8 <__aeabi_cdrcmple>
 800080c:	bf94      	ite	ls
 800080e:	2001      	movls	r0, #1
 8000810:	2000      	movhi	r0, #0
 8000812:	f85d fb08 	ldr.w	pc, [sp], #8
 8000816:	bf00      	nop

08000818 <__aeabi_dcmpgt>:
 8000818:	f84d ed08 	str.w	lr, [sp, #-8]!
 800081c:	f7ff ffc4 	bl	80007a8 <__aeabi_cdrcmple>
 8000820:	bf34      	ite	cc
 8000822:	2001      	movcc	r0, #1
 8000824:	2000      	movcs	r0, #0
 8000826:	f85d fb08 	ldr.w	pc, [sp], #8
 800082a:	bf00      	nop

0800082c <__aeabi_d2iz>:
 800082c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000830:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000834:	d215      	bcs.n	8000862 <__aeabi_d2iz+0x36>
 8000836:	d511      	bpl.n	800085c <__aeabi_d2iz+0x30>
 8000838:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800083c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000840:	d912      	bls.n	8000868 <__aeabi_d2iz+0x3c>
 8000842:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000846:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800084a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800084e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000852:	fa23 f002 	lsr.w	r0, r3, r2
 8000856:	bf18      	it	ne
 8000858:	4240      	negne	r0, r0
 800085a:	4770      	bx	lr
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	4770      	bx	lr
 8000862:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000866:	d105      	bne.n	8000874 <__aeabi_d2iz+0x48>
 8000868:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800086c:	bf08      	it	eq
 800086e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop

0800087c <__aeabi_d2f>:
 800087c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000880:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000884:	bf24      	itt	cs
 8000886:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800088a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800088e:	d90d      	bls.n	80008ac <__aeabi_d2f+0x30>
 8000890:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000894:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000898:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800089c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008a0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008a4:	bf08      	it	eq
 80008a6:	f020 0001 	biceq.w	r0, r0, #1
 80008aa:	4770      	bx	lr
 80008ac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80008b0:	d121      	bne.n	80008f6 <__aeabi_d2f+0x7a>
 80008b2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80008b6:	bfbc      	itt	lt
 80008b8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80008bc:	4770      	bxlt	lr
 80008be:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008c2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008c6:	f1c2 0218 	rsb	r2, r2, #24
 80008ca:	f1c2 0c20 	rsb	ip, r2, #32
 80008ce:	fa10 f30c 	lsls.w	r3, r0, ip
 80008d2:	fa20 f002 	lsr.w	r0, r0, r2
 80008d6:	bf18      	it	ne
 80008d8:	f040 0001 	orrne.w	r0, r0, #1
 80008dc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008e0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008e4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008e8:	ea40 000c 	orr.w	r0, r0, ip
 80008ec:	fa23 f302 	lsr.w	r3, r3, r2
 80008f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008f4:	e7cc      	b.n	8000890 <__aeabi_d2f+0x14>
 80008f6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008fa:	d107      	bne.n	800090c <__aeabi_d2f+0x90>
 80008fc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000900:	bf1e      	ittt	ne
 8000902:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000906:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800090a:	4770      	bxne	lr
 800090c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000910:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000914:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop

0800091c <__aeabi_frsub>:
 800091c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000920:	e002      	b.n	8000928 <__addsf3>
 8000922:	bf00      	nop

08000924 <__aeabi_fsub>:
 8000924:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000928 <__addsf3>:
 8000928:	0042      	lsls	r2, r0, #1
 800092a:	bf1f      	itttt	ne
 800092c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000930:	ea92 0f03 	teqne	r2, r3
 8000934:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000938:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800093c:	d06a      	beq.n	8000a14 <__addsf3+0xec>
 800093e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000942:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000946:	bfc1      	itttt	gt
 8000948:	18d2      	addgt	r2, r2, r3
 800094a:	4041      	eorgt	r1, r0
 800094c:	4048      	eorgt	r0, r1
 800094e:	4041      	eorgt	r1, r0
 8000950:	bfb8      	it	lt
 8000952:	425b      	neglt	r3, r3
 8000954:	2b19      	cmp	r3, #25
 8000956:	bf88      	it	hi
 8000958:	4770      	bxhi	lr
 800095a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800095e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000962:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000966:	bf18      	it	ne
 8000968:	4240      	negne	r0, r0
 800096a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800096e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000972:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000976:	bf18      	it	ne
 8000978:	4249      	negne	r1, r1
 800097a:	ea92 0f03 	teq	r2, r3
 800097e:	d03f      	beq.n	8000a00 <__addsf3+0xd8>
 8000980:	f1a2 0201 	sub.w	r2, r2, #1
 8000984:	fa41 fc03 	asr.w	ip, r1, r3
 8000988:	eb10 000c 	adds.w	r0, r0, ip
 800098c:	f1c3 0320 	rsb	r3, r3, #32
 8000990:	fa01 f103 	lsl.w	r1, r1, r3
 8000994:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000998:	d502      	bpl.n	80009a0 <__addsf3+0x78>
 800099a:	4249      	negs	r1, r1
 800099c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009a0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80009a4:	d313      	bcc.n	80009ce <__addsf3+0xa6>
 80009a6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80009aa:	d306      	bcc.n	80009ba <__addsf3+0x92>
 80009ac:	0840      	lsrs	r0, r0, #1
 80009ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80009b2:	f102 0201 	add.w	r2, r2, #1
 80009b6:	2afe      	cmp	r2, #254	@ 0xfe
 80009b8:	d251      	bcs.n	8000a5e <__addsf3+0x136>
 80009ba:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80009be:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009c2:	bf08      	it	eq
 80009c4:	f020 0001 	biceq.w	r0, r0, #1
 80009c8:	ea40 0003 	orr.w	r0, r0, r3
 80009cc:	4770      	bx	lr
 80009ce:	0049      	lsls	r1, r1, #1
 80009d0:	eb40 0000 	adc.w	r0, r0, r0
 80009d4:	3a01      	subs	r2, #1
 80009d6:	bf28      	it	cs
 80009d8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80009dc:	d2ed      	bcs.n	80009ba <__addsf3+0x92>
 80009de:	fab0 fc80 	clz	ip, r0
 80009e2:	f1ac 0c08 	sub.w	ip, ip, #8
 80009e6:	ebb2 020c 	subs.w	r2, r2, ip
 80009ea:	fa00 f00c 	lsl.w	r0, r0, ip
 80009ee:	bfaa      	itet	ge
 80009f0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80009f4:	4252      	neglt	r2, r2
 80009f6:	4318      	orrge	r0, r3
 80009f8:	bfbc      	itt	lt
 80009fa:	40d0      	lsrlt	r0, r2
 80009fc:	4318      	orrlt	r0, r3
 80009fe:	4770      	bx	lr
 8000a00:	f092 0f00 	teq	r2, #0
 8000a04:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a08:	bf06      	itte	eq
 8000a0a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a0e:	3201      	addeq	r2, #1
 8000a10:	3b01      	subne	r3, #1
 8000a12:	e7b5      	b.n	8000980 <__addsf3+0x58>
 8000a14:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a18:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a1c:	bf18      	it	ne
 8000a1e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a22:	d021      	beq.n	8000a68 <__addsf3+0x140>
 8000a24:	ea92 0f03 	teq	r2, r3
 8000a28:	d004      	beq.n	8000a34 <__addsf3+0x10c>
 8000a2a:	f092 0f00 	teq	r2, #0
 8000a2e:	bf08      	it	eq
 8000a30:	4608      	moveq	r0, r1
 8000a32:	4770      	bx	lr
 8000a34:	ea90 0f01 	teq	r0, r1
 8000a38:	bf1c      	itt	ne
 8000a3a:	2000      	movne	r0, #0
 8000a3c:	4770      	bxne	lr
 8000a3e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000a42:	d104      	bne.n	8000a4e <__addsf3+0x126>
 8000a44:	0040      	lsls	r0, r0, #1
 8000a46:	bf28      	it	cs
 8000a48:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000a4c:	4770      	bx	lr
 8000a4e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000a52:	bf3c      	itt	cc
 8000a54:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000a58:	4770      	bxcc	lr
 8000a5a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a5e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000a62:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a66:	4770      	bx	lr
 8000a68:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a6c:	bf16      	itet	ne
 8000a6e:	4608      	movne	r0, r1
 8000a70:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a74:	4601      	movne	r1, r0
 8000a76:	0242      	lsls	r2, r0, #9
 8000a78:	bf06      	itte	eq
 8000a7a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a7e:	ea90 0f01 	teqeq	r0, r1
 8000a82:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000a86:	4770      	bx	lr

08000a88 <__aeabi_ui2f>:
 8000a88:	f04f 0300 	mov.w	r3, #0
 8000a8c:	e004      	b.n	8000a98 <__aeabi_i2f+0x8>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_i2f>:
 8000a90:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000a94:	bf48      	it	mi
 8000a96:	4240      	negmi	r0, r0
 8000a98:	ea5f 0c00 	movs.w	ip, r0
 8000a9c:	bf08      	it	eq
 8000a9e:	4770      	bxeq	lr
 8000aa0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000aa4:	4601      	mov	r1, r0
 8000aa6:	f04f 0000 	mov.w	r0, #0
 8000aaa:	e01c      	b.n	8000ae6 <__aeabi_l2f+0x2a>

08000aac <__aeabi_ul2f>:
 8000aac:	ea50 0201 	orrs.w	r2, r0, r1
 8000ab0:	bf08      	it	eq
 8000ab2:	4770      	bxeq	lr
 8000ab4:	f04f 0300 	mov.w	r3, #0
 8000ab8:	e00a      	b.n	8000ad0 <__aeabi_l2f+0x14>
 8000aba:	bf00      	nop

08000abc <__aeabi_l2f>:
 8000abc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ac0:	bf08      	it	eq
 8000ac2:	4770      	bxeq	lr
 8000ac4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ac8:	d502      	bpl.n	8000ad0 <__aeabi_l2f+0x14>
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	ea5f 0c01 	movs.w	ip, r1
 8000ad4:	bf02      	ittt	eq
 8000ad6:	4684      	moveq	ip, r0
 8000ad8:	4601      	moveq	r1, r0
 8000ada:	2000      	moveq	r0, #0
 8000adc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ae6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000aea:	fabc f28c 	clz	r2, ip
 8000aee:	3a08      	subs	r2, #8
 8000af0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000af4:	db10      	blt.n	8000b18 <__aeabi_l2f+0x5c>
 8000af6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000afa:	4463      	add	r3, ip
 8000afc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b00:	f1c2 0220 	rsb	r2, r2, #32
 8000b04:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b08:	fa20 f202 	lsr.w	r2, r0, r2
 8000b0c:	eb43 0002 	adc.w	r0, r3, r2
 8000b10:	bf08      	it	eq
 8000b12:	f020 0001 	biceq.w	r0, r0, #1
 8000b16:	4770      	bx	lr
 8000b18:	f102 0220 	add.w	r2, r2, #32
 8000b1c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b20:	f1c2 0220 	rsb	r2, r2, #32
 8000b24:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b28:	fa21 f202 	lsr.w	r2, r1, r2
 8000b2c:	eb43 0002 	adc.w	r0, r3, r2
 8000b30:	bf08      	it	eq
 8000b32:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b36:	4770      	bx	lr

08000b38 <__aeabi_fmul>:
 8000b38:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b40:	bf1e      	ittt	ne
 8000b42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b46:	ea92 0f0c 	teqne	r2, ip
 8000b4a:	ea93 0f0c 	teqne	r3, ip
 8000b4e:	d06f      	beq.n	8000c30 <__aeabi_fmul+0xf8>
 8000b50:	441a      	add	r2, r3
 8000b52:	ea80 0c01 	eor.w	ip, r0, r1
 8000b56:	0240      	lsls	r0, r0, #9
 8000b58:	bf18      	it	ne
 8000b5a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b5e:	d01e      	beq.n	8000b9e <__aeabi_fmul+0x66>
 8000b60:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000b64:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b68:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b6c:	fba0 3101 	umull	r3, r1, r0, r1
 8000b70:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000b74:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000b78:	bf3e      	ittt	cc
 8000b7a:	0049      	lslcc	r1, r1, #1
 8000b7c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b80:	005b      	lslcc	r3, r3, #1
 8000b82:	ea40 0001 	orr.w	r0, r0, r1
 8000b86:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000b8a:	2afd      	cmp	r2, #253	@ 0xfd
 8000b8c:	d81d      	bhi.n	8000bca <__aeabi_fmul+0x92>
 8000b8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000b92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b96:	bf08      	it	eq
 8000b98:	f020 0001 	biceq.w	r0, r0, #1
 8000b9c:	4770      	bx	lr
 8000b9e:	f090 0f00 	teq	r0, #0
 8000ba2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ba6:	bf08      	it	eq
 8000ba8:	0249      	lsleq	r1, r1, #9
 8000baa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000bb2:	3a7f      	subs	r2, #127	@ 0x7f
 8000bb4:	bfc2      	ittt	gt
 8000bb6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000bba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bbe:	4770      	bxgt	lr
 8000bc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	f04f 0300 	mov.w	r3, #0
 8000bc8:	3a01      	subs	r2, #1
 8000bca:	dc5d      	bgt.n	8000c88 <__aeabi_fmul+0x150>
 8000bcc:	f112 0f19 	cmn.w	r2, #25
 8000bd0:	bfdc      	itt	le
 8000bd2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000bd6:	4770      	bxle	lr
 8000bd8:	f1c2 0200 	rsb	r2, r2, #0
 8000bdc:	0041      	lsls	r1, r0, #1
 8000bde:	fa21 f102 	lsr.w	r1, r1, r2
 8000be2:	f1c2 0220 	rsb	r2, r2, #32
 8000be6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bea:	ea5f 0031 	movs.w	r0, r1, rrx
 8000bee:	f140 0000 	adc.w	r0, r0, #0
 8000bf2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000bf6:	bf08      	it	eq
 8000bf8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bfc:	4770      	bx	lr
 8000bfe:	f092 0f00 	teq	r2, #0
 8000c02:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c06:	bf02      	ittt	eq
 8000c08:	0040      	lsleq	r0, r0, #1
 8000c0a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c0e:	3a01      	subeq	r2, #1
 8000c10:	d0f9      	beq.n	8000c06 <__aeabi_fmul+0xce>
 8000c12:	ea40 000c 	orr.w	r0, r0, ip
 8000c16:	f093 0f00 	teq	r3, #0
 8000c1a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c1e:	bf02      	ittt	eq
 8000c20:	0049      	lsleq	r1, r1, #1
 8000c22:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c26:	3b01      	subeq	r3, #1
 8000c28:	d0f9      	beq.n	8000c1e <__aeabi_fmul+0xe6>
 8000c2a:	ea41 010c 	orr.w	r1, r1, ip
 8000c2e:	e78f      	b.n	8000b50 <__aeabi_fmul+0x18>
 8000c30:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c34:	ea92 0f0c 	teq	r2, ip
 8000c38:	bf18      	it	ne
 8000c3a:	ea93 0f0c 	teqne	r3, ip
 8000c3e:	d00a      	beq.n	8000c56 <__aeabi_fmul+0x11e>
 8000c40:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c44:	bf18      	it	ne
 8000c46:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c4a:	d1d8      	bne.n	8000bfe <__aeabi_fmul+0xc6>
 8000c4c:	ea80 0001 	eor.w	r0, r0, r1
 8000c50:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c54:	4770      	bx	lr
 8000c56:	f090 0f00 	teq	r0, #0
 8000c5a:	bf17      	itett	ne
 8000c5c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000c60:	4608      	moveq	r0, r1
 8000c62:	f091 0f00 	teqne	r1, #0
 8000c66:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000c6a:	d014      	beq.n	8000c96 <__aeabi_fmul+0x15e>
 8000c6c:	ea92 0f0c 	teq	r2, ip
 8000c70:	d101      	bne.n	8000c76 <__aeabi_fmul+0x13e>
 8000c72:	0242      	lsls	r2, r0, #9
 8000c74:	d10f      	bne.n	8000c96 <__aeabi_fmul+0x15e>
 8000c76:	ea93 0f0c 	teq	r3, ip
 8000c7a:	d103      	bne.n	8000c84 <__aeabi_fmul+0x14c>
 8000c7c:	024b      	lsls	r3, r1, #9
 8000c7e:	bf18      	it	ne
 8000c80:	4608      	movne	r0, r1
 8000c82:	d108      	bne.n	8000c96 <__aeabi_fmul+0x15e>
 8000c84:	ea80 0001 	eor.w	r0, r0, r1
 8000c88:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c9a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000c9e:	4770      	bx	lr

08000ca0 <__aeabi_fdiv>:
 8000ca0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ca8:	bf1e      	ittt	ne
 8000caa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cae:	ea92 0f0c 	teqne	r2, ip
 8000cb2:	ea93 0f0c 	teqne	r3, ip
 8000cb6:	d069      	beq.n	8000d8c <__aeabi_fdiv+0xec>
 8000cb8:	eba2 0203 	sub.w	r2, r2, r3
 8000cbc:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc0:	0249      	lsls	r1, r1, #9
 8000cc2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cc6:	d037      	beq.n	8000d38 <__aeabi_fdiv+0x98>
 8000cc8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ccc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000cd0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000cd4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cd8:	428b      	cmp	r3, r1
 8000cda:	bf38      	it	cc
 8000cdc:	005b      	lslcc	r3, r3, #1
 8000cde:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000ce2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	bf24      	itt	cs
 8000cea:	1a5b      	subcs	r3, r3, r1
 8000cec:	ea40 000c 	orrcs.w	r0, r0, ip
 8000cf0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000cf4:	bf24      	itt	cs
 8000cf6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000cfa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000cfe:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d02:	bf24      	itt	cs
 8000d04:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d08:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d0c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d10:	bf24      	itt	cs
 8000d12:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d16:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d1a:	011b      	lsls	r3, r3, #4
 8000d1c:	bf18      	it	ne
 8000d1e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d22:	d1e0      	bne.n	8000ce6 <__aeabi_fdiv+0x46>
 8000d24:	2afd      	cmp	r2, #253	@ 0xfd
 8000d26:	f63f af50 	bhi.w	8000bca <__aeabi_fmul+0x92>
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d3c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d40:	327f      	adds	r2, #127	@ 0x7f
 8000d42:	bfc2      	ittt	gt
 8000d44:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d48:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d4c:	4770      	bxgt	lr
 8000d4e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d52:	f04f 0300 	mov.w	r3, #0
 8000d56:	3a01      	subs	r2, #1
 8000d58:	e737      	b.n	8000bca <__aeabi_fmul+0x92>
 8000d5a:	f092 0f00 	teq	r2, #0
 8000d5e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d62:	bf02      	ittt	eq
 8000d64:	0040      	lsleq	r0, r0, #1
 8000d66:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d6a:	3a01      	subeq	r2, #1
 8000d6c:	d0f9      	beq.n	8000d62 <__aeabi_fdiv+0xc2>
 8000d6e:	ea40 000c 	orr.w	r0, r0, ip
 8000d72:	f093 0f00 	teq	r3, #0
 8000d76:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d7a:	bf02      	ittt	eq
 8000d7c:	0049      	lsleq	r1, r1, #1
 8000d7e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d82:	3b01      	subeq	r3, #1
 8000d84:	d0f9      	beq.n	8000d7a <__aeabi_fdiv+0xda>
 8000d86:	ea41 010c 	orr.w	r1, r1, ip
 8000d8a:	e795      	b.n	8000cb8 <__aeabi_fdiv+0x18>
 8000d8c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d90:	ea92 0f0c 	teq	r2, ip
 8000d94:	d108      	bne.n	8000da8 <__aeabi_fdiv+0x108>
 8000d96:	0242      	lsls	r2, r0, #9
 8000d98:	f47f af7d 	bne.w	8000c96 <__aeabi_fmul+0x15e>
 8000d9c:	ea93 0f0c 	teq	r3, ip
 8000da0:	f47f af70 	bne.w	8000c84 <__aeabi_fmul+0x14c>
 8000da4:	4608      	mov	r0, r1
 8000da6:	e776      	b.n	8000c96 <__aeabi_fmul+0x15e>
 8000da8:	ea93 0f0c 	teq	r3, ip
 8000dac:	d104      	bne.n	8000db8 <__aeabi_fdiv+0x118>
 8000dae:	024b      	lsls	r3, r1, #9
 8000db0:	f43f af4c 	beq.w	8000c4c <__aeabi_fmul+0x114>
 8000db4:	4608      	mov	r0, r1
 8000db6:	e76e      	b.n	8000c96 <__aeabi_fmul+0x15e>
 8000db8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dbc:	bf18      	it	ne
 8000dbe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dc2:	d1ca      	bne.n	8000d5a <__aeabi_fdiv+0xba>
 8000dc4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000dc8:	f47f af5c 	bne.w	8000c84 <__aeabi_fmul+0x14c>
 8000dcc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000dd0:	f47f af3c 	bne.w	8000c4c <__aeabi_fmul+0x114>
 8000dd4:	e75f      	b.n	8000c96 <__aeabi_fmul+0x15e>
 8000dd6:	bf00      	nop

08000dd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  coeff = 2 * cos(omega);
 8000ddc:	4b18      	ldr	r3, [pc, #96]	@ (8000e40 <main+0x68>)
 8000dde:	4618      	mov	r0, r3
 8000de0:	f7ff fc44 	bl	800066c <__aeabi_f2d>
 8000de4:	4602      	mov	r2, r0
 8000de6:	460b      	mov	r3, r1
 8000de8:	4610      	mov	r0, r2
 8000dea:	4619      	mov	r1, r3
 8000dec:	f002 ff0a 	bl	8003c04 <cos>
 8000df0:	4602      	mov	r2, r0
 8000df2:	460b      	mov	r3, r1
 8000df4:	f7ff fadc 	bl	80003b0 <__adddf3>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	460b      	mov	r3, r1
 8000dfc:	4610      	mov	r0, r2
 8000dfe:	4619      	mov	r1, r3
 8000e00:	f7ff fd3c 	bl	800087c <__aeabi_d2f>
 8000e04:	4603      	mov	r3, r0
 8000e06:	4a0f      	ldr	r2, [pc, #60]	@ (8000e44 <main+0x6c>)
 8000e08:	6013      	str	r3, [r2, #0]
  mean = 0;
 8000e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <main+0x70>)
 8000e0c:	f04f 0200 	mov.w	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e12:	f000 fc29 	bl	8001668 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e16:	f000 f81f 	bl	8000e58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e1a:	f000 f947 	bl	80010ac <MX_GPIO_Init>
  MX_DMA_Init();
 8000e1e:	f000 f927 	bl	8001070 <MX_DMA_Init>
  MX_ADC1_Init();
 8000e22:	f000 f875 	bl	8000f10 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000e26:	f000 f8b1 	bl	8000f8c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, N);
 8000e2a:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000e2e:	4907      	ldr	r1, [pc, #28]	@ (8000e4c <main+0x74>)
 8000e30:	4807      	ldr	r0, [pc, #28]	@ (8000e50 <main+0x78>)
 8000e32:	f000 fd53 	bl	80018dc <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim3);
 8000e36:	4807      	ldr	r0, [pc, #28]	@ (8000e54 <main+0x7c>)
 8000e38:	f002 f9ae 	bl	8003198 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e3c:	bf00      	nop
 8000e3e:	e7fd      	b.n	8000e3c <main+0x64>
 8000e40:	401bd2b0 	.word	0x401bd2b0
 8000e44:	20002024 	.word	0x20002024
 8000e48:	20002028 	.word	0x20002028
 8000e4c:	200000e4 	.word	0x200000e4
 8000e50:	20000028 	.word	0x20000028
 8000e54:	2000009c 	.word	0x2000009c

08000e58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b094      	sub	sp, #80	@ 0x50
 8000e5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e62:	2228      	movs	r2, #40	@ 0x28
 8000e64:	2100      	movs	r1, #0
 8000e66:	4618      	mov	r0, r3
 8000e68:	f002 fea0 	bl	8003bac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e6c:	f107 0314 	add.w	r3, r7, #20
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e7c:	1d3b      	adds	r3, r7, #4
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	605a      	str	r2, [r3, #4]
 8000e84:	609a      	str	r2, [r3, #8]
 8000e86:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e92:	2300      	movs	r3, #0
 8000e94:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e96:	2301      	movs	r3, #1
 8000e98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e9e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ea2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ea4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ea8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eaa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f001 fc8e 	bl	80027d0 <HAL_RCC_OscConfig>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000eba:	f000 fab5 	bl	8001428 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ebe:	230f      	movs	r3, #15
 8000ec0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000eca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ece:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ed4:	f107 0314 	add.w	r3, r7, #20
 8000ed8:	2102      	movs	r1, #2
 8000eda:	4618      	mov	r0, r3
 8000edc:	f001 fefa 	bl	8002cd4 <HAL_RCC_ClockConfig>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000ee6:	f000 fa9f 	bl	8001428 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000eea:	2302      	movs	r3, #2
 8000eec:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000eee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ef2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ef4:	1d3b      	adds	r3, r7, #4
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f002 f848 	bl	8002f8c <HAL_RCCEx_PeriphCLKConfig>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000f02:	f000 fa91 	bl	8001428 <Error_Handler>
  }
}
 8000f06:	bf00      	nop
 8000f08:	3750      	adds	r7, #80	@ 0x50
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
	...

08000f10 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f16:	1d3b      	adds	r3, r7, #4
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f20:	4b18      	ldr	r3, [pc, #96]	@ (8000f84 <MX_ADC1_Init+0x74>)
 8000f22:	4a19      	ldr	r2, [pc, #100]	@ (8000f88 <MX_ADC1_Init+0x78>)
 8000f24:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f26:	4b17      	ldr	r3, [pc, #92]	@ (8000f84 <MX_ADC1_Init+0x74>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f2c:	4b15      	ldr	r3, [pc, #84]	@ (8000f84 <MX_ADC1_Init+0x74>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f32:	4b14      	ldr	r3, [pc, #80]	@ (8000f84 <MX_ADC1_Init+0x74>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000f38:	4b12      	ldr	r3, [pc, #72]	@ (8000f84 <MX_ADC1_Init+0x74>)
 8000f3a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000f3e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f40:	4b10      	ldr	r3, [pc, #64]	@ (8000f84 <MX_ADC1_Init+0x74>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000f46:	4b0f      	ldr	r3, [pc, #60]	@ (8000f84 <MX_ADC1_Init+0x74>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f4c:	480d      	ldr	r0, [pc, #52]	@ (8000f84 <MX_ADC1_Init+0x74>)
 8000f4e:	f000 fbed 	bl	800172c <HAL_ADC_Init>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000f58:	f000 fa66 	bl	8001428 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f60:	2301      	movs	r3, #1
 8000f62:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000f64:	2300      	movs	r3, #0
 8000f66:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4805      	ldr	r0, [pc, #20]	@ (8000f84 <MX_ADC1_Init+0x74>)
 8000f6e:	f000 fd9d 	bl	8001aac <HAL_ADC_ConfigChannel>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000f78:	f000 fa56 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f7c:	bf00      	nop
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20000028 	.word	0x20000028
 8000f88:	40012400 	.word	0x40012400

08000f8c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b08e      	sub	sp, #56	@ 0x38
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fa0:	f107 0320 	add.w	r3, r7, #32
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]
 8000fb8:	615a      	str	r2, [r3, #20]
 8000fba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000fbc:	4b2a      	ldr	r3, [pc, #168]	@ (8001068 <MX_TIM3_Init+0xdc>)
 8000fbe:	4a2b      	ldr	r2, [pc, #172]	@ (800106c <MX_TIM3_Init+0xe0>)
 8000fc0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 8000fc2:	4b29      	ldr	r3, [pc, #164]	@ (8001068 <MX_TIM3_Init+0xdc>)
 8000fc4:	2204      	movs	r2, #4
 8000fc6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fc8:	4b27      	ldr	r3, [pc, #156]	@ (8001068 <MX_TIM3_Init+0xdc>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 71;
 8000fce:	4b26      	ldr	r3, [pc, #152]	@ (8001068 <MX_TIM3_Init+0xdc>)
 8000fd0:	2247      	movs	r2, #71	@ 0x47
 8000fd2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fd4:	4b24      	ldr	r3, [pc, #144]	@ (8001068 <MX_TIM3_Init+0xdc>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fda:	4b23      	ldr	r3, [pc, #140]	@ (8001068 <MX_TIM3_Init+0xdc>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000fe0:	4821      	ldr	r0, [pc, #132]	@ (8001068 <MX_TIM3_Init+0xdc>)
 8000fe2:	f002 f889 	bl	80030f8 <HAL_TIM_Base_Init>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000fec:	f000 fa1c 	bl	8001428 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ff0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000ff6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	481a      	ldr	r0, [pc, #104]	@ (8001068 <MX_TIM3_Init+0xdc>)
 8000ffe:	f002 fa2f 	bl	8003460 <HAL_TIM_ConfigClockSource>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8001008:	f000 fa0e 	bl	8001428 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800100c:	4816      	ldr	r0, [pc, #88]	@ (8001068 <MX_TIM3_Init+0xdc>)
 800100e:	f002 f90d 	bl	800322c <HAL_TIM_PWM_Init>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8001018:	f000 fa06 	bl	8001428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800101c:	2320      	movs	r3, #32
 800101e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001020:	2300      	movs	r3, #0
 8001022:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001024:	f107 0320 	add.w	r3, r7, #32
 8001028:	4619      	mov	r1, r3
 800102a:	480f      	ldr	r0, [pc, #60]	@ (8001068 <MX_TIM3_Init+0xdc>)
 800102c:	f002 fd60 	bl	8003af0 <HAL_TIMEx_MasterConfigSynchronization>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8001036:	f000 f9f7 	bl	8001428 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800103a:	2360      	movs	r3, #96	@ 0x60
 800103c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001046:	2300      	movs	r3, #0
 8001048:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800104a:	1d3b      	adds	r3, r7, #4
 800104c:	2200      	movs	r2, #0
 800104e:	4619      	mov	r1, r3
 8001050:	4805      	ldr	r0, [pc, #20]	@ (8001068 <MX_TIM3_Init+0xdc>)
 8001052:	f002 f943 	bl	80032dc <HAL_TIM_PWM_ConfigChannel>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 800105c:	f000 f9e4 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001060:	bf00      	nop
 8001062:	3738      	adds	r7, #56	@ 0x38
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	2000009c 	.word	0x2000009c
 800106c:	40000400 	.word	0x40000400

08001070 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001076:	4b0c      	ldr	r3, [pc, #48]	@ (80010a8 <MX_DMA_Init+0x38>)
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	4a0b      	ldr	r2, [pc, #44]	@ (80010a8 <MX_DMA_Init+0x38>)
 800107c:	f043 0301 	orr.w	r3, r3, #1
 8001080:	6153      	str	r3, [r2, #20]
 8001082:	4b09      	ldr	r3, [pc, #36]	@ (80010a8 <MX_DMA_Init+0x38>)
 8001084:	695b      	ldr	r3, [r3, #20]
 8001086:	f003 0301 	and.w	r3, r3, #1
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800108e:	2200      	movs	r2, #0
 8001090:	2100      	movs	r1, #0
 8001092:	200b      	movs	r0, #11
 8001094:	f000 ffdb 	bl	800204e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001098:	200b      	movs	r0, #11
 800109a:	f000 fff4 	bl	8002086 <HAL_NVIC_EnableIRQ>

}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40021000 	.word	0x40021000

080010ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b088      	sub	sp, #32
 80010b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b2:	f107 0310 	add.w	r3, r7, #16
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010c0:	4b1e      	ldr	r3, [pc, #120]	@ (800113c <MX_GPIO_Init+0x90>)
 80010c2:	699b      	ldr	r3, [r3, #24]
 80010c4:	4a1d      	ldr	r2, [pc, #116]	@ (800113c <MX_GPIO_Init+0x90>)
 80010c6:	f043 0310 	orr.w	r3, r3, #16
 80010ca:	6193      	str	r3, [r2, #24]
 80010cc:	4b1b      	ldr	r3, [pc, #108]	@ (800113c <MX_GPIO_Init+0x90>)
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	f003 0310 	and.w	r3, r3, #16
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010d8:	4b18      	ldr	r3, [pc, #96]	@ (800113c <MX_GPIO_Init+0x90>)
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	4a17      	ldr	r2, [pc, #92]	@ (800113c <MX_GPIO_Init+0x90>)
 80010de:	f043 0320 	orr.w	r3, r3, #32
 80010e2:	6193      	str	r3, [r2, #24]
 80010e4:	4b15      	ldr	r3, [pc, #84]	@ (800113c <MX_GPIO_Init+0x90>)
 80010e6:	699b      	ldr	r3, [r3, #24]
 80010e8:	f003 0320 	and.w	r3, r3, #32
 80010ec:	60bb      	str	r3, [r7, #8]
 80010ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f0:	4b12      	ldr	r3, [pc, #72]	@ (800113c <MX_GPIO_Init+0x90>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a11      	ldr	r2, [pc, #68]	@ (800113c <MX_GPIO_Init+0x90>)
 80010f6:	f043 0304 	orr.w	r3, r3, #4
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b0f      	ldr	r3, [pc, #60]	@ (800113c <MX_GPIO_Init+0x90>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f003 0304 	and.w	r3, r3, #4
 8001104:	607b      	str	r3, [r7, #4]
 8001106:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800110e:	480c      	ldr	r0, [pc, #48]	@ (8001140 <MX_GPIO_Init+0x94>)
 8001110:	f001 fb46 	bl	80027a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001114:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001118:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111a:	2301      	movs	r3, #1
 800111c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001122:	2302      	movs	r3, #2
 8001124:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001126:	f107 0310 	add.w	r3, r7, #16
 800112a:	4619      	mov	r1, r3
 800112c:	4804      	ldr	r0, [pc, #16]	@ (8001140 <MX_GPIO_Init+0x94>)
 800112e:	f001 f9b3 	bl	8002498 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001132:	bf00      	nop
 8001134:	3720      	adds	r7, #32
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40021000 	.word	0x40021000
 8001140:	40011000 	.word	0x40011000
 8001144:	00000000 	.word	0x00000000

08001148 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* adc)
{
 8001148:	b5b0      	push	{r4, r5, r7, lr}
 800114a:	b088      	sub	sp, #32
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
	float Q0 = 0;
 8001150:	f04f 0300 	mov.w	r3, #0
 8001154:	613b      	str	r3, [r7, #16]
	float Q1 = 0;
 8001156:	f04f 0300 	mov.w	r3, #0
 800115a:	61fb      	str	r3, [r7, #28]
	float Q2 = 0;
 800115c:	f04f 0300 	mov.w	r3, #0
 8001160:	61bb      	str	r3, [r7, #24]
	for(uint32_t n = 0; n < halfN; n++)
 8001162:	2300      	movs	r3, #0
 8001164:	617b      	str	r3, [r7, #20]
 8001166:	e021      	b.n	80011ac <HAL_ADC_ConvHalfCpltCallback+0x64>
	{
		Q0 = coeff * Q1 - Q2 + adc_buffer[n];
 8001168:	4b4f      	ldr	r3, [pc, #316]	@ (80012a8 <HAL_ADC_ConvHalfCpltCallback+0x160>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	69f9      	ldr	r1, [r7, #28]
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fce2 	bl	8000b38 <__aeabi_fmul>
 8001174:	4603      	mov	r3, r0
 8001176:	69b9      	ldr	r1, [r7, #24]
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff fbd3 	bl	8000924 <__aeabi_fsub>
 800117e:	4603      	mov	r3, r0
 8001180:	461c      	mov	r4, r3
 8001182:	4a4a      	ldr	r2, [pc, #296]	@ (80012ac <HAL_ADC_ConvHalfCpltCallback+0x164>)
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff fc80 	bl	8000a90 <__aeabi_i2f>
 8001190:	4603      	mov	r3, r0
 8001192:	4619      	mov	r1, r3
 8001194:	4620      	mov	r0, r4
 8001196:	f7ff fbc7 	bl	8000928 <__addsf3>
 800119a:	4603      	mov	r3, r0
 800119c:	613b      	str	r3, [r7, #16]
		Q2 = Q1;
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	61bb      	str	r3, [r7, #24]
		Q1 = Q0;
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	61fb      	str	r3, [r7, #28]
	for(uint32_t n = 0; n < halfN; n++)
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	3301      	adds	r3, #1
 80011aa:	617b      	str	r3, [r7, #20]
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80011b2:	d3d9      	bcc.n	8001168 <HAL_ADC_ConvHalfCpltCallback+0x20>
	}
	float mag_sq = Q1 * Q1 + Q2 * Q2 - Q1 * Q2 * coeff;
 80011b4:	69f9      	ldr	r1, [r7, #28]
 80011b6:	69f8      	ldr	r0, [r7, #28]
 80011b8:	f7ff fcbe 	bl	8000b38 <__aeabi_fmul>
 80011bc:	4603      	mov	r3, r0
 80011be:	461c      	mov	r4, r3
 80011c0:	69b9      	ldr	r1, [r7, #24]
 80011c2:	69b8      	ldr	r0, [r7, #24]
 80011c4:	f7ff fcb8 	bl	8000b38 <__aeabi_fmul>
 80011c8:	4603      	mov	r3, r0
 80011ca:	4619      	mov	r1, r3
 80011cc:	4620      	mov	r0, r4
 80011ce:	f7ff fbab 	bl	8000928 <__addsf3>
 80011d2:	4603      	mov	r3, r0
 80011d4:	461c      	mov	r4, r3
 80011d6:	69b9      	ldr	r1, [r7, #24]
 80011d8:	69f8      	ldr	r0, [r7, #28]
 80011da:	f7ff fcad 	bl	8000b38 <__aeabi_fmul>
 80011de:	4603      	mov	r3, r0
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b31      	ldr	r3, [pc, #196]	@ (80012a8 <HAL_ADC_ConvHalfCpltCallback+0x160>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4619      	mov	r1, r3
 80011e8:	4610      	mov	r0, r2
 80011ea:	f7ff fca5 	bl	8000b38 <__aeabi_fmul>
 80011ee:	4603      	mov	r3, r0
 80011f0:	4619      	mov	r1, r3
 80011f2:	4620      	mov	r0, r4
 80011f4:	f7ff fb96 	bl	8000924 <__aeabi_fsub>
 80011f8:	4603      	mov	r3, r0
 80011fa:	60fb      	str	r3, [r7, #12]

	mean  = 0.999*mean + 0.001*mag_sq;
 80011fc:	4b2c      	ldr	r3, [pc, #176]	@ (80012b0 <HAL_ADC_ConvHalfCpltCallback+0x168>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff fa33 	bl	800066c <__aeabi_f2d>
 8001206:	a322      	add	r3, pc, #136	@ (adr r3, 8001290 <HAL_ADC_ConvHalfCpltCallback+0x148>)
 8001208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120c:	f7fe ffa0 	bl	8000150 <__aeabi_dmul>
 8001210:	4602      	mov	r2, r0
 8001212:	460b      	mov	r3, r1
 8001214:	4614      	mov	r4, r2
 8001216:	461d      	mov	r5, r3
 8001218:	68f8      	ldr	r0, [r7, #12]
 800121a:	f7ff fa27 	bl	800066c <__aeabi_f2d>
 800121e:	a31e      	add	r3, pc, #120	@ (adr r3, 8001298 <HAL_ADC_ConvHalfCpltCallback+0x150>)
 8001220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001224:	f7fe ff94 	bl	8000150 <__aeabi_dmul>
 8001228:	4602      	mov	r2, r0
 800122a:	460b      	mov	r3, r1
 800122c:	4620      	mov	r0, r4
 800122e:	4629      	mov	r1, r5
 8001230:	f7ff f8be 	bl	80003b0 <__adddf3>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4610      	mov	r0, r2
 800123a:	4619      	mov	r1, r3
 800123c:	f7ff fb1e 	bl	800087c <__aeabi_d2f>
 8001240:	4603      	mov	r3, r0
 8001242:	4a1b      	ldr	r2, [pc, #108]	@ (80012b0 <HAL_ADC_ConvHalfCpltCallback+0x168>)
 8001244:	6013      	str	r3, [r2, #0]
	mag_sq = mag_sq / mean;
 8001246:	4b1a      	ldr	r3, [pc, #104]	@ (80012b0 <HAL_ADC_ConvHalfCpltCallback+0x168>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4619      	mov	r1, r3
 800124c:	68f8      	ldr	r0, [r7, #12]
 800124e:	f7ff fd27 	bl	8000ca0 <__aeabi_fdiv>
 8001252:	4603      	mov	r3, r0
 8001254:	60fb      	str	r3, [r7, #12]

	if(mag_sq > 0.15)
 8001256:	68f8      	ldr	r0, [r7, #12]
 8001258:	f7ff fa08 	bl	800066c <__aeabi_f2d>
 800125c:	a310      	add	r3, pc, #64	@ (adr r3, 80012a0 <HAL_ADC_ConvHalfCpltCallback+0x158>)
 800125e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001262:	f7ff fad9 	bl	8000818 <__aeabi_dcmpgt>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d006      	beq.n	800127a <HAL_ADC_ConvHalfCpltCallback+0x132>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 800126c:	2201      	movs	r2, #1
 800126e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001272:	4810      	ldr	r0, [pc, #64]	@ (80012b4 <HAL_ADC_ConvHalfCpltCallback+0x16c>)
 8001274:	f001 fa94 	bl	80027a0 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
	}
}
 8001278:	e005      	b.n	8001286 <HAL_ADC_ConvHalfCpltCallback+0x13e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 800127a:	2200      	movs	r2, #0
 800127c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001280:	480c      	ldr	r0, [pc, #48]	@ (80012b4 <HAL_ADC_ConvHalfCpltCallback+0x16c>)
 8001282:	f001 fa8d 	bl	80027a0 <HAL_GPIO_WritePin>
}
 8001286:	bf00      	nop
 8001288:	3720      	adds	r7, #32
 800128a:	46bd      	mov	sp, r7
 800128c:	bdb0      	pop	{r4, r5, r7, pc}
 800128e:	bf00      	nop
 8001290:	d916872b 	.word	0xd916872b
 8001294:	3feff7ce 	.word	0x3feff7ce
 8001298:	d2f1a9fc 	.word	0xd2f1a9fc
 800129c:	3f50624d 	.word	0x3f50624d
 80012a0:	33333333 	.word	0x33333333
 80012a4:	3fc33333 	.word	0x3fc33333
 80012a8:	20002024 	.word	0x20002024
 80012ac:	200000e4 	.word	0x200000e4
 80012b0:	20002028 	.word	0x20002028
 80012b4:	40011000 	.word	0x40011000

080012b8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* adc)
{
 80012b8:	b5b0      	push	{r4, r5, r7, lr}
 80012ba:	b088      	sub	sp, #32
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
	float Q0 = 0;
 80012c0:	f04f 0300 	mov.w	r3, #0
 80012c4:	613b      	str	r3, [r7, #16]
	float Q1 = 0;
 80012c6:	f04f 0300 	mov.w	r3, #0
 80012ca:	61fb      	str	r3, [r7, #28]
	float Q2 = 0;
 80012cc:	f04f 0300 	mov.w	r3, #0
 80012d0:	61bb      	str	r3, [r7, #24]
	for(uint32_t n = halfN; n < N; n++)
 80012d2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80012d6:	617b      	str	r3, [r7, #20]
 80012d8:	e021      	b.n	800131e <HAL_ADC_ConvCpltCallback+0x66>
	{
		Q0 = coeff * Q1 - Q2 + adc_buffer[n];
 80012da:	4b4f      	ldr	r3, [pc, #316]	@ (8001418 <HAL_ADC_ConvCpltCallback+0x160>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	69f9      	ldr	r1, [r7, #28]
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff fc29 	bl	8000b38 <__aeabi_fmul>
 80012e6:	4603      	mov	r3, r0
 80012e8:	69b9      	ldr	r1, [r7, #24]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff fb1a 	bl	8000924 <__aeabi_fsub>
 80012f0:	4603      	mov	r3, r0
 80012f2:	461c      	mov	r4, r3
 80012f4:	4a49      	ldr	r2, [pc, #292]	@ (800141c <HAL_ADC_ConvCpltCallback+0x164>)
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fbc7 	bl	8000a90 <__aeabi_i2f>
 8001302:	4603      	mov	r3, r0
 8001304:	4619      	mov	r1, r3
 8001306:	4620      	mov	r0, r4
 8001308:	f7ff fb0e 	bl	8000928 <__addsf3>
 800130c:	4603      	mov	r3, r0
 800130e:	613b      	str	r3, [r7, #16]
		Q2 = Q1;
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	61bb      	str	r3, [r7, #24]
		Q1 = Q0;
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	61fb      	str	r3, [r7, #28]
	for(uint32_t n = halfN; n < N; n++)
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	3301      	adds	r3, #1
 800131c:	617b      	str	r3, [r7, #20]
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001324:	d3d9      	bcc.n	80012da <HAL_ADC_ConvCpltCallback+0x22>
	}
	float mag_sq = Q1 * Q1 + Q2 * Q2 - Q1 * Q2 * coeff;
 8001326:	69f9      	ldr	r1, [r7, #28]
 8001328:	69f8      	ldr	r0, [r7, #28]
 800132a:	f7ff fc05 	bl	8000b38 <__aeabi_fmul>
 800132e:	4603      	mov	r3, r0
 8001330:	461c      	mov	r4, r3
 8001332:	69b9      	ldr	r1, [r7, #24]
 8001334:	69b8      	ldr	r0, [r7, #24]
 8001336:	f7ff fbff 	bl	8000b38 <__aeabi_fmul>
 800133a:	4603      	mov	r3, r0
 800133c:	4619      	mov	r1, r3
 800133e:	4620      	mov	r0, r4
 8001340:	f7ff faf2 	bl	8000928 <__addsf3>
 8001344:	4603      	mov	r3, r0
 8001346:	461c      	mov	r4, r3
 8001348:	69b9      	ldr	r1, [r7, #24]
 800134a:	69f8      	ldr	r0, [r7, #28]
 800134c:	f7ff fbf4 	bl	8000b38 <__aeabi_fmul>
 8001350:	4603      	mov	r3, r0
 8001352:	461a      	mov	r2, r3
 8001354:	4b30      	ldr	r3, [pc, #192]	@ (8001418 <HAL_ADC_ConvCpltCallback+0x160>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4619      	mov	r1, r3
 800135a:	4610      	mov	r0, r2
 800135c:	f7ff fbec 	bl	8000b38 <__aeabi_fmul>
 8001360:	4603      	mov	r3, r0
 8001362:	4619      	mov	r1, r3
 8001364:	4620      	mov	r0, r4
 8001366:	f7ff fadd 	bl	8000924 <__aeabi_fsub>
 800136a:	4603      	mov	r3, r0
 800136c:	60fb      	str	r3, [r7, #12]

	mean  = 0.999*mean + 0.001*mag_sq;
 800136e:	4b2c      	ldr	r3, [pc, #176]	@ (8001420 <HAL_ADC_ConvCpltCallback+0x168>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff f97a 	bl	800066c <__aeabi_f2d>
 8001378:	a321      	add	r3, pc, #132	@ (adr r3, 8001400 <HAL_ADC_ConvCpltCallback+0x148>)
 800137a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800137e:	f7fe fee7 	bl	8000150 <__aeabi_dmul>
 8001382:	4602      	mov	r2, r0
 8001384:	460b      	mov	r3, r1
 8001386:	4614      	mov	r4, r2
 8001388:	461d      	mov	r5, r3
 800138a:	68f8      	ldr	r0, [r7, #12]
 800138c:	f7ff f96e 	bl	800066c <__aeabi_f2d>
 8001390:	a31d      	add	r3, pc, #116	@ (adr r3, 8001408 <HAL_ADC_ConvCpltCallback+0x150>)
 8001392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001396:	f7fe fedb 	bl	8000150 <__aeabi_dmul>
 800139a:	4602      	mov	r2, r0
 800139c:	460b      	mov	r3, r1
 800139e:	4620      	mov	r0, r4
 80013a0:	4629      	mov	r1, r5
 80013a2:	f7ff f805 	bl	80003b0 <__adddf3>
 80013a6:	4602      	mov	r2, r0
 80013a8:	460b      	mov	r3, r1
 80013aa:	4610      	mov	r0, r2
 80013ac:	4619      	mov	r1, r3
 80013ae:	f7ff fa65 	bl	800087c <__aeabi_d2f>
 80013b2:	4603      	mov	r3, r0
 80013b4:	4a1a      	ldr	r2, [pc, #104]	@ (8001420 <HAL_ADC_ConvCpltCallback+0x168>)
 80013b6:	6013      	str	r3, [r2, #0]
	mag_sq = mag_sq / mean;
 80013b8:	4b19      	ldr	r3, [pc, #100]	@ (8001420 <HAL_ADC_ConvCpltCallback+0x168>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4619      	mov	r1, r3
 80013be:	68f8      	ldr	r0, [r7, #12]
 80013c0:	f7ff fc6e 	bl	8000ca0 <__aeabi_fdiv>
 80013c4:	4603      	mov	r3, r0
 80013c6:	60fb      	str	r3, [r7, #12]

	if(mag_sq > 0.15)
 80013c8:	68f8      	ldr	r0, [r7, #12]
 80013ca:	f7ff f94f 	bl	800066c <__aeabi_f2d>
 80013ce:	a310      	add	r3, pc, #64	@ (adr r3, 8001410 <HAL_ADC_ConvCpltCallback+0x158>)
 80013d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d4:	f7ff fa20 	bl	8000818 <__aeabi_dcmpgt>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d006      	beq.n	80013ec <HAL_ADC_ConvCpltCallback+0x134>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 80013de:	2201      	movs	r2, #1
 80013e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013e4:	480f      	ldr	r0, [pc, #60]	@ (8001424 <HAL_ADC_ConvCpltCallback+0x16c>)
 80013e6:	f001 f9db 	bl	80027a0 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
	}
}
 80013ea:	e005      	b.n	80013f8 <HAL_ADC_ConvCpltCallback+0x140>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 80013ec:	2200      	movs	r2, #0
 80013ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013f2:	480c      	ldr	r0, [pc, #48]	@ (8001424 <HAL_ADC_ConvCpltCallback+0x16c>)
 80013f4:	f001 f9d4 	bl	80027a0 <HAL_GPIO_WritePin>
}
 80013f8:	bf00      	nop
 80013fa:	3720      	adds	r7, #32
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001400:	d916872b 	.word	0xd916872b
 8001404:	3feff7ce 	.word	0x3feff7ce
 8001408:	d2f1a9fc 	.word	0xd2f1a9fc
 800140c:	3f50624d 	.word	0x3f50624d
 8001410:	33333333 	.word	0x33333333
 8001414:	3fc33333 	.word	0x3fc33333
 8001418:	20002024 	.word	0x20002024
 800141c:	200000e4 	.word	0x200000e4
 8001420:	20002028 	.word	0x20002028
 8001424:	40011000 	.word	0x40011000

08001428 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800142c:	b672      	cpsid	i
}
 800142e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <Error_Handler+0x8>

08001434 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800143a:	4b15      	ldr	r3, [pc, #84]	@ (8001490 <HAL_MspInit+0x5c>)
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	4a14      	ldr	r2, [pc, #80]	@ (8001490 <HAL_MspInit+0x5c>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6193      	str	r3, [r2, #24]
 8001446:	4b12      	ldr	r3, [pc, #72]	@ (8001490 <HAL_MspInit+0x5c>)
 8001448:	699b      	ldr	r3, [r3, #24]
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	60bb      	str	r3, [r7, #8]
 8001450:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001452:	4b0f      	ldr	r3, [pc, #60]	@ (8001490 <HAL_MspInit+0x5c>)
 8001454:	69db      	ldr	r3, [r3, #28]
 8001456:	4a0e      	ldr	r2, [pc, #56]	@ (8001490 <HAL_MspInit+0x5c>)
 8001458:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800145c:	61d3      	str	r3, [r2, #28]
 800145e:	4b0c      	ldr	r3, [pc, #48]	@ (8001490 <HAL_MspInit+0x5c>)
 8001460:	69db      	ldr	r3, [r3, #28]
 8001462:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001466:	607b      	str	r3, [r7, #4]
 8001468:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800146a:	4b0a      	ldr	r3, [pc, #40]	@ (8001494 <HAL_MspInit+0x60>)
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800147e:	60fb      	str	r3, [r7, #12]
 8001480:	4a04      	ldr	r2, [pc, #16]	@ (8001494 <HAL_MspInit+0x60>)
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001486:	bf00      	nop
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	bc80      	pop	{r7}
 800148e:	4770      	bx	lr
 8001490:	40021000 	.word	0x40021000
 8001494:	40010000 	.word	0x40010000

08001498 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a0:	f107 0310 	add.w	r3, r7, #16
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	605a      	str	r2, [r3, #4]
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a28      	ldr	r2, [pc, #160]	@ (8001554 <HAL_ADC_MspInit+0xbc>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d149      	bne.n	800154c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014b8:	4b27      	ldr	r3, [pc, #156]	@ (8001558 <HAL_ADC_MspInit+0xc0>)
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	4a26      	ldr	r2, [pc, #152]	@ (8001558 <HAL_ADC_MspInit+0xc0>)
 80014be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014c2:	6193      	str	r3, [r2, #24]
 80014c4:	4b24      	ldr	r3, [pc, #144]	@ (8001558 <HAL_ADC_MspInit+0xc0>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d0:	4b21      	ldr	r3, [pc, #132]	@ (8001558 <HAL_ADC_MspInit+0xc0>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	4a20      	ldr	r2, [pc, #128]	@ (8001558 <HAL_ADC_MspInit+0xc0>)
 80014d6:	f043 0304 	orr.w	r3, r3, #4
 80014da:	6193      	str	r3, [r2, #24]
 80014dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001558 <HAL_ADC_MspInit+0xc0>)
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	f003 0304 	and.w	r3, r3, #4
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014e8:	2301      	movs	r3, #1
 80014ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014ec:	2303      	movs	r3, #3
 80014ee:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f0:	f107 0310 	add.w	r3, r7, #16
 80014f4:	4619      	mov	r1, r3
 80014f6:	4819      	ldr	r0, [pc, #100]	@ (800155c <HAL_ADC_MspInit+0xc4>)
 80014f8:	f000 ffce 	bl	8002498 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80014fc:	4b18      	ldr	r3, [pc, #96]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 80014fe:	4a19      	ldr	r2, [pc, #100]	@ (8001564 <HAL_ADC_MspInit+0xcc>)
 8001500:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001502:	4b17      	ldr	r3, [pc, #92]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001504:	2200      	movs	r2, #0
 8001506:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001508:	4b15      	ldr	r3, [pc, #84]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 800150a:	2200      	movs	r2, #0
 800150c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800150e:	4b14      	ldr	r3, [pc, #80]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001510:	2280      	movs	r2, #128	@ 0x80
 8001512:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001514:	4b12      	ldr	r3, [pc, #72]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001516:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800151a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800151c:	4b10      	ldr	r3, [pc, #64]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 800151e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001522:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001524:	4b0e      	ldr	r3, [pc, #56]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001526:	2220      	movs	r2, #32
 8001528:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800152a:	4b0d      	ldr	r3, [pc, #52]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 800152c:	2200      	movs	r2, #0
 800152e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001530:	480b      	ldr	r0, [pc, #44]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001532:	f000 fdc3 	bl	80020bc <HAL_DMA_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800153c:	f7ff ff74 	bl	8001428 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	4a07      	ldr	r2, [pc, #28]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001544:	621a      	str	r2, [r3, #32]
 8001546:	4a06      	ldr	r2, [pc, #24]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800154c:	bf00      	nop
 800154e:	3720      	adds	r7, #32
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40012400 	.word	0x40012400
 8001558:	40021000 	.word	0x40021000
 800155c:	40010800 	.word	0x40010800
 8001560:	20000058 	.word	0x20000058
 8001564:	40020008 	.word	0x40020008

08001568 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a09      	ldr	r2, [pc, #36]	@ (800159c <HAL_TIM_Base_MspInit+0x34>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d10b      	bne.n	8001592 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800157a:	4b09      	ldr	r3, [pc, #36]	@ (80015a0 <HAL_TIM_Base_MspInit+0x38>)
 800157c:	69db      	ldr	r3, [r3, #28]
 800157e:	4a08      	ldr	r2, [pc, #32]	@ (80015a0 <HAL_TIM_Base_MspInit+0x38>)
 8001580:	f043 0302 	orr.w	r3, r3, #2
 8001584:	61d3      	str	r3, [r2, #28]
 8001586:	4b06      	ldr	r3, [pc, #24]	@ (80015a0 <HAL_TIM_Base_MspInit+0x38>)
 8001588:	69db      	ldr	r3, [r3, #28]
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001592:	bf00      	nop
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	40000400 	.word	0x40000400
 80015a0:	40021000 	.word	0x40021000

080015a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015a8:	bf00      	nop
 80015aa:	e7fd      	b.n	80015a8 <NMI_Handler+0x4>

080015ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <HardFault_Handler+0x4>

080015b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015b8:	bf00      	nop
 80015ba:	e7fd      	b.n	80015b8 <MemManage_Handler+0x4>

080015bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c0:	bf00      	nop
 80015c2:	e7fd      	b.n	80015c0 <BusFault_Handler+0x4>

080015c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015c8:	bf00      	nop
 80015ca:	e7fd      	b.n	80015c8 <UsageFault_Handler+0x4>

080015cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015d0:	bf00      	nop
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bc80      	pop	{r7}
 80015d6:	4770      	bx	lr

080015d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr

080015e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bc80      	pop	{r7}
 80015ee:	4770      	bx	lr

080015f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015f4:	f000 f87e 	bl	80016f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015f8:	bf00      	nop
 80015fa:	bd80      	pop	{r7, pc}

080015fc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001600:	4802      	ldr	r0, [pc, #8]	@ (800160c <DMA1_Channel1_IRQHandler+0x10>)
 8001602:	f000 fe15 	bl	8002230 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20000058 	.word	0x20000058

08001610 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001614:	bf00      	nop
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr

0800161c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800161c:	f7ff fff8 	bl	8001610 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001620:	480b      	ldr	r0, [pc, #44]	@ (8001650 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001622:	490c      	ldr	r1, [pc, #48]	@ (8001654 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001624:	4a0c      	ldr	r2, [pc, #48]	@ (8001658 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001626:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001628:	e002      	b.n	8001630 <LoopCopyDataInit>

0800162a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800162a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800162c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800162e:	3304      	adds	r3, #4

08001630 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001630:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001632:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001634:	d3f9      	bcc.n	800162a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001636:	4a09      	ldr	r2, [pc, #36]	@ (800165c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001638:	4c09      	ldr	r4, [pc, #36]	@ (8001660 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800163a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800163c:	e001      	b.n	8001642 <LoopFillZerobss>

0800163e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800163e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001640:	3204      	adds	r2, #4

08001642 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001642:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001644:	d3fb      	bcc.n	800163e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001646:	f002 fab9 	bl	8003bbc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800164a:	f7ff fbc5 	bl	8000dd8 <main>
  bx lr
 800164e:	4770      	bx	lr
  ldr r0, =_sdata
 8001650:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001654:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001658:	08004dd0 	.word	0x08004dd0
  ldr r2, =_sbss
 800165c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001660:	20002030 	.word	0x20002030

08001664 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001664:	e7fe      	b.n	8001664 <ADC1_2_IRQHandler>
	...

08001668 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800166c:	4b08      	ldr	r3, [pc, #32]	@ (8001690 <HAL_Init+0x28>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a07      	ldr	r2, [pc, #28]	@ (8001690 <HAL_Init+0x28>)
 8001672:	f043 0310 	orr.w	r3, r3, #16
 8001676:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001678:	2003      	movs	r0, #3
 800167a:	f000 fcdd 	bl	8002038 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800167e:	200f      	movs	r0, #15
 8001680:	f000 f808 	bl	8001694 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001684:	f7ff fed6 	bl	8001434 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40022000 	.word	0x40022000

08001694 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800169c:	4b12      	ldr	r3, [pc, #72]	@ (80016e8 <HAL_InitTick+0x54>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	4b12      	ldr	r3, [pc, #72]	@ (80016ec <HAL_InitTick+0x58>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	4619      	mov	r1, r3
 80016a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80016b2:	4618      	mov	r0, r3
 80016b4:	f000 fcf5 	bl	80020a2 <HAL_SYSTICK_Config>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e00e      	b.n	80016e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2b0f      	cmp	r3, #15
 80016c6:	d80a      	bhi.n	80016de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016c8:	2200      	movs	r2, #0
 80016ca:	6879      	ldr	r1, [r7, #4]
 80016cc:	f04f 30ff 	mov.w	r0, #4294967295
 80016d0:	f000 fcbd 	bl	800204e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016d4:	4a06      	ldr	r2, [pc, #24]	@ (80016f0 <HAL_InitTick+0x5c>)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016da:	2300      	movs	r3, #0
 80016dc:	e000      	b.n	80016e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000000 	.word	0x20000000
 80016ec:	20000008 	.word	0x20000008
 80016f0:	20000004 	.word	0x20000004

080016f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016f8:	4b05      	ldr	r3, [pc, #20]	@ (8001710 <HAL_IncTick+0x1c>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	461a      	mov	r2, r3
 80016fe:	4b05      	ldr	r3, [pc, #20]	@ (8001714 <HAL_IncTick+0x20>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4413      	add	r3, r2
 8001704:	4a03      	ldr	r2, [pc, #12]	@ (8001714 <HAL_IncTick+0x20>)
 8001706:	6013      	str	r3, [r2, #0]
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr
 8001710:	20000008 	.word	0x20000008
 8001714:	2000202c 	.word	0x2000202c

08001718 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  return uwTick;
 800171c:	4b02      	ldr	r3, [pc, #8]	@ (8001728 <HAL_GetTick+0x10>)
 800171e:	681b      	ldr	r3, [r3, #0]
}
 8001720:	4618      	mov	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr
 8001728:	2000202c 	.word	0x2000202c

0800172c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001734:	2300      	movs	r3, #0
 8001736:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001738:	2300      	movs	r3, #0
 800173a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800173c:	2300      	movs	r3, #0
 800173e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001740:	2300      	movs	r3, #0
 8001742:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d101      	bne.n	800174e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e0be      	b.n	80018cc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001758:	2b00      	cmp	r3, #0
 800175a:	d109      	bne.n	8001770 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2200      	movs	r2, #0
 8001760:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2200      	movs	r2, #0
 8001766:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f7ff fe94 	bl	8001498 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f000 faed 	bl	8001d50 <ADC_ConversionStop_Disable>
 8001776:	4603      	mov	r3, r0
 8001778:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800177e:	f003 0310 	and.w	r3, r3, #16
 8001782:	2b00      	cmp	r3, #0
 8001784:	f040 8099 	bne.w	80018ba <HAL_ADC_Init+0x18e>
 8001788:	7dfb      	ldrb	r3, [r7, #23]
 800178a:	2b00      	cmp	r3, #0
 800178c:	f040 8095 	bne.w	80018ba <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001794:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001798:	f023 0302 	bic.w	r3, r3, #2
 800179c:	f043 0202 	orr.w	r2, r3, #2
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017ac:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	7b1b      	ldrb	r3, [r3, #12]
 80017b2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80017b4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017b6:	68ba      	ldr	r2, [r7, #8]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017c4:	d003      	beq.n	80017ce <HAL_ADC_Init+0xa2>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d102      	bne.n	80017d4 <HAL_ADC_Init+0xa8>
 80017ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017d2:	e000      	b.n	80017d6 <HAL_ADC_Init+0xaa>
 80017d4:	2300      	movs	r3, #0
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	4313      	orrs	r3, r2
 80017da:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	7d1b      	ldrb	r3, [r3, #20]
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d119      	bne.n	8001818 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	7b1b      	ldrb	r3, [r3, #12]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d109      	bne.n	8001800 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	3b01      	subs	r3, #1
 80017f2:	035a      	lsls	r2, r3, #13
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	e00b      	b.n	8001818 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001804:	f043 0220 	orr.w	r2, r3, #32
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001810:	f043 0201 	orr.w	r2, r3, #1
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	430a      	orrs	r2, r1
 800182a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	689a      	ldr	r2, [r3, #8]
 8001832:	4b28      	ldr	r3, [pc, #160]	@ (80018d4 <HAL_ADC_Init+0x1a8>)
 8001834:	4013      	ands	r3, r2
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	6812      	ldr	r2, [r2, #0]
 800183a:	68b9      	ldr	r1, [r7, #8]
 800183c:	430b      	orrs	r3, r1
 800183e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001848:	d003      	beq.n	8001852 <HAL_ADC_Init+0x126>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	2b01      	cmp	r3, #1
 8001850:	d104      	bne.n	800185c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	691b      	ldr	r3, [r3, #16]
 8001856:	3b01      	subs	r3, #1
 8001858:	051b      	lsls	r3, r3, #20
 800185a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001862:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	430a      	orrs	r2, r1
 800186e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	689a      	ldr	r2, [r3, #8]
 8001876:	4b18      	ldr	r3, [pc, #96]	@ (80018d8 <HAL_ADC_Init+0x1ac>)
 8001878:	4013      	ands	r3, r2
 800187a:	68ba      	ldr	r2, [r7, #8]
 800187c:	429a      	cmp	r2, r3
 800187e:	d10b      	bne.n	8001898 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2200      	movs	r2, #0
 8001884:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800188a:	f023 0303 	bic.w	r3, r3, #3
 800188e:	f043 0201 	orr.w	r2, r3, #1
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001896:	e018      	b.n	80018ca <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800189c:	f023 0312 	bic.w	r3, r3, #18
 80018a0:	f043 0210 	orr.w	r2, r3, #16
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ac:	f043 0201 	orr.w	r2, r3, #1
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018b8:	e007      	b.n	80018ca <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018be:	f043 0210 	orr.w	r2, r3, #16
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80018ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3718      	adds	r7, #24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	ffe1f7fd 	.word	0xffe1f7fd
 80018d8:	ff1f0efe 	.word	0xff1f0efe

080018dc <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018e8:	2300      	movs	r3, #0
 80018ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a64      	ldr	r2, [pc, #400]	@ (8001a84 <HAL_ADC_Start_DMA+0x1a8>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d004      	beq.n	8001900 <HAL_ADC_Start_DMA+0x24>
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a63      	ldr	r2, [pc, #396]	@ (8001a88 <HAL_ADC_Start_DMA+0x1ac>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d106      	bne.n	800190e <HAL_ADC_Start_DMA+0x32>
 8001900:	4b60      	ldr	r3, [pc, #384]	@ (8001a84 <HAL_ADC_Start_DMA+0x1a8>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001908:	2b00      	cmp	r3, #0
 800190a:	f040 80b3 	bne.w	8001a74 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001914:	2b01      	cmp	r3, #1
 8001916:	d101      	bne.n	800191c <HAL_ADC_Start_DMA+0x40>
 8001918:	2302      	movs	r3, #2
 800191a:	e0ae      	b.n	8001a7a <HAL_ADC_Start_DMA+0x19e>
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2201      	movs	r2, #1
 8001920:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001924:	68f8      	ldr	r0, [r7, #12]
 8001926:	f000 f9b9 	bl	8001c9c <ADC_Enable>
 800192a:	4603      	mov	r3, r0
 800192c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800192e:	7dfb      	ldrb	r3, [r7, #23]
 8001930:	2b00      	cmp	r3, #0
 8001932:	f040 809a 	bne.w	8001a6a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800193a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800193e:	f023 0301 	bic.w	r3, r3, #1
 8001942:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a4e      	ldr	r2, [pc, #312]	@ (8001a88 <HAL_ADC_Start_DMA+0x1ac>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d105      	bne.n	8001960 <HAL_ADC_Start_DMA+0x84>
 8001954:	4b4b      	ldr	r3, [pc, #300]	@ (8001a84 <HAL_ADC_Start_DMA+0x1a8>)
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800195c:	2b00      	cmp	r3, #0
 800195e:	d115      	bne.n	800198c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001964:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001976:	2b00      	cmp	r3, #0
 8001978:	d026      	beq.n	80019c8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800197e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001982:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800198a:	e01d      	b.n	80019c8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001990:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a39      	ldr	r2, [pc, #228]	@ (8001a84 <HAL_ADC_Start_DMA+0x1a8>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d004      	beq.n	80019ac <HAL_ADC_Start_DMA+0xd0>
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a38      	ldr	r2, [pc, #224]	@ (8001a88 <HAL_ADC_Start_DMA+0x1ac>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d10d      	bne.n	80019c8 <HAL_ADC_Start_DMA+0xec>
 80019ac:	4b35      	ldr	r3, [pc, #212]	@ (8001a84 <HAL_ADC_Start_DMA+0x1a8>)
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d007      	beq.n	80019c8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019bc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019c0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d006      	beq.n	80019e2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019d8:	f023 0206 	bic.w	r2, r3, #6
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019e0:	e002      	b.n	80019e8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2200      	movs	r2, #0
 80019e6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2200      	movs	r2, #0
 80019ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	4a25      	ldr	r2, [pc, #148]	@ (8001a8c <HAL_ADC_Start_DMA+0x1b0>)
 80019f6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	6a1b      	ldr	r3, [r3, #32]
 80019fc:	4a24      	ldr	r2, [pc, #144]	@ (8001a90 <HAL_ADC_Start_DMA+0x1b4>)
 80019fe:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	6a1b      	ldr	r3, [r3, #32]
 8001a04:	4a23      	ldr	r2, [pc, #140]	@ (8001a94 <HAL_ADC_Start_DMA+0x1b8>)
 8001a06:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f06f 0202 	mvn.w	r2, #2
 8001a10:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	689a      	ldr	r2, [r3, #8]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a20:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	6a18      	ldr	r0, [r3, #32]
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	334c      	adds	r3, #76	@ 0x4c
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	68ba      	ldr	r2, [r7, #8]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f000 fb9d 	bl	8002170 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001a40:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001a44:	d108      	bne.n	8001a58 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	689a      	ldr	r2, [r3, #8]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001a54:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001a56:	e00f      	b.n	8001a78 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	689a      	ldr	r2, [r3, #8]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001a66:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001a68:	e006      	b.n	8001a78 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001a72:	e001      	b.n	8001a78 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40012400 	.word	0x40012400
 8001a88:	40012800 	.word	0x40012800
 8001a8c:	08001dd3 	.word	0x08001dd3
 8001a90:	08001e4f 	.word	0x08001e4f
 8001a94:	08001e6b 	.word	0x08001e6b

08001a98 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001aa0:	bf00      	nop
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr
	...

08001aac <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001aac:	b480      	push	{r7}
 8001aae:	b085      	sub	sp, #20
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001aba:	2300      	movs	r3, #0
 8001abc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d101      	bne.n	8001acc <HAL_ADC_ConfigChannel+0x20>
 8001ac8:	2302      	movs	r3, #2
 8001aca:	e0dc      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x1da>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	2b06      	cmp	r3, #6
 8001ada:	d81c      	bhi.n	8001b16 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685a      	ldr	r2, [r3, #4]
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	4413      	add	r3, r2
 8001aec:	3b05      	subs	r3, #5
 8001aee:	221f      	movs	r2, #31
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	43db      	mvns	r3, r3
 8001af6:	4019      	ands	r1, r3
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	6818      	ldr	r0, [r3, #0]
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	685a      	ldr	r2, [r3, #4]
 8001b00:	4613      	mov	r3, r2
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	4413      	add	r3, r2
 8001b06:	3b05      	subs	r3, #5
 8001b08:	fa00 f203 	lsl.w	r2, r0, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	430a      	orrs	r2, r1
 8001b12:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b14:	e03c      	b.n	8001b90 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	2b0c      	cmp	r3, #12
 8001b1c:	d81c      	bhi.n	8001b58 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685a      	ldr	r2, [r3, #4]
 8001b28:	4613      	mov	r3, r2
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4413      	add	r3, r2
 8001b2e:	3b23      	subs	r3, #35	@ 0x23
 8001b30:	221f      	movs	r2, #31
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	43db      	mvns	r3, r3
 8001b38:	4019      	ands	r1, r3
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	6818      	ldr	r0, [r3, #0]
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685a      	ldr	r2, [r3, #4]
 8001b42:	4613      	mov	r3, r2
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	4413      	add	r3, r2
 8001b48:	3b23      	subs	r3, #35	@ 0x23
 8001b4a:	fa00 f203 	lsl.w	r2, r0, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	430a      	orrs	r2, r1
 8001b54:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b56:	e01b      	b.n	8001b90 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685a      	ldr	r2, [r3, #4]
 8001b62:	4613      	mov	r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4413      	add	r3, r2
 8001b68:	3b41      	subs	r3, #65	@ 0x41
 8001b6a:	221f      	movs	r2, #31
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	43db      	mvns	r3, r3
 8001b72:	4019      	ands	r1, r3
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	6818      	ldr	r0, [r3, #0]
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685a      	ldr	r2, [r3, #4]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	4413      	add	r3, r2
 8001b82:	3b41      	subs	r3, #65	@ 0x41
 8001b84:	fa00 f203 	lsl.w	r2, r0, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2b09      	cmp	r3, #9
 8001b96:	d91c      	bls.n	8001bd2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	68d9      	ldr	r1, [r3, #12]
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	4413      	add	r3, r2
 8001ba8:	3b1e      	subs	r3, #30
 8001baa:	2207      	movs	r2, #7
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	4019      	ands	r1, r3
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	6898      	ldr	r0, [r3, #8]
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	4413      	add	r3, r2
 8001bc2:	3b1e      	subs	r3, #30
 8001bc4:	fa00 f203 	lsl.w	r2, r0, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	60da      	str	r2, [r3, #12]
 8001bd0:	e019      	b.n	8001c06 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	6919      	ldr	r1, [r3, #16]
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	4413      	add	r3, r2
 8001be2:	2207      	movs	r2, #7
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	43db      	mvns	r3, r3
 8001bea:	4019      	ands	r1, r3
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	6898      	ldr	r0, [r3, #8]
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	4413      	add	r3, r2
 8001bfa:	fa00 f203 	lsl.w	r2, r0, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	430a      	orrs	r2, r1
 8001c04:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2b10      	cmp	r3, #16
 8001c0c:	d003      	beq.n	8001c16 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c12:	2b11      	cmp	r3, #17
 8001c14:	d132      	bne.n	8001c7c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a1d      	ldr	r2, [pc, #116]	@ (8001c90 <HAL_ADC_ConfigChannel+0x1e4>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d125      	bne.n	8001c6c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d126      	bne.n	8001c7c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	689a      	ldr	r2, [r3, #8]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001c3c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2b10      	cmp	r3, #16
 8001c44:	d11a      	bne.n	8001c7c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c46:	4b13      	ldr	r3, [pc, #76]	@ (8001c94 <HAL_ADC_ConfigChannel+0x1e8>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a13      	ldr	r2, [pc, #76]	@ (8001c98 <HAL_ADC_ConfigChannel+0x1ec>)
 8001c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c50:	0c9a      	lsrs	r2, r3, #18
 8001c52:	4613      	mov	r3, r2
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	4413      	add	r3, r2
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c5c:	e002      	b.n	8001c64 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	3b01      	subs	r3, #1
 8001c62:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1f9      	bne.n	8001c5e <HAL_ADC_ConfigChannel+0x1b2>
 8001c6a:	e007      	b.n	8001c7c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c70:	f043 0220 	orr.w	r2, r3, #32
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3714      	adds	r7, #20
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr
 8001c90:	40012400 	.word	0x40012400
 8001c94:	20000000 	.word	0x20000000
 8001c98:	431bde83 	.word	0x431bde83

08001c9c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d040      	beq.n	8001d3c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	689a      	ldr	r2, [r3, #8]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f042 0201 	orr.w	r2, r2, #1
 8001cc8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001cca:	4b1f      	ldr	r3, [pc, #124]	@ (8001d48 <ADC_Enable+0xac>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a1f      	ldr	r2, [pc, #124]	@ (8001d4c <ADC_Enable+0xb0>)
 8001cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd4:	0c9b      	lsrs	r3, r3, #18
 8001cd6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001cd8:	e002      	b.n	8001ce0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	3b01      	subs	r3, #1
 8001cde:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1f9      	bne.n	8001cda <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ce6:	f7ff fd17 	bl	8001718 <HAL_GetTick>
 8001cea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001cec:	e01f      	b.n	8001d2e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001cee:	f7ff fd13 	bl	8001718 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d918      	bls.n	8001d2e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d011      	beq.n	8001d2e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d0e:	f043 0210 	orr.w	r2, r3, #16
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d1a:	f043 0201 	orr.w	r2, r3, #1
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e007      	b.n	8001d3e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d1d8      	bne.n	8001cee <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20000000 	.word	0x20000000
 8001d4c:	431bde83 	.word	0x431bde83

08001d50 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d12e      	bne.n	8001dc8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	689a      	ldr	r2, [r3, #8]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f022 0201 	bic.w	r2, r2, #1
 8001d78:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d7a:	f7ff fccd 	bl	8001718 <HAL_GetTick>
 8001d7e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d80:	e01b      	b.n	8001dba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001d82:	f7ff fcc9 	bl	8001718 <HAL_GetTick>
 8001d86:	4602      	mov	r2, r0
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d914      	bls.n	8001dba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d10d      	bne.n	8001dba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da2:	f043 0210 	orr.w	r2, r3, #16
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dae:	f043 0201 	orr.w	r2, r3, #1
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e007      	b.n	8001dca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	f003 0301 	and.w	r3, r3, #1
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d0dc      	beq.n	8001d82 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b084      	sub	sp, #16
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dde:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d127      	bne.n	8001e3c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001e02:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001e06:	d115      	bne.n	8001e34 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d111      	bne.n	8001e34 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e14:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e20:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d105      	bne.n	8001e34 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e2c:	f043 0201 	orr.w	r2, r3, #1
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e34:	68f8      	ldr	r0, [r7, #12]
 8001e36:	f7ff fa3f 	bl	80012b8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001e3a:	e004      	b.n	8001e46 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	6a1b      	ldr	r3, [r3, #32]
 8001e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	4798      	blx	r3
}
 8001e46:	bf00      	nop
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b084      	sub	sp, #16
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e5a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001e5c:	68f8      	ldr	r0, [r7, #12]
 8001e5e:	f7ff f973 	bl	8001148 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e62:	bf00      	nop
 8001e64:	3710      	adds	r7, #16
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b084      	sub	sp, #16
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e76:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e88:	f043 0204 	orr.w	r2, r3, #4
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001e90:	68f8      	ldr	r0, [r7, #12]
 8001e92:	f7ff fe01 	bl	8001a98 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e96:	bf00      	nop
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
	...

08001ea0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eb6:	68ba      	ldr	r2, [r7, #8]
 8001eb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ec8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ecc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ed0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ed2:	4a04      	ldr	r2, [pc, #16]	@ (8001ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	60d3      	str	r3, [r2, #12]
}
 8001ed8:	bf00      	nop
 8001eda:	3714      	adds	r7, #20
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	e000ed00 	.word	0xe000ed00

08001ee8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eec:	4b04      	ldr	r3, [pc, #16]	@ (8001f00 <__NVIC_GetPriorityGrouping+0x18>)
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	0a1b      	lsrs	r3, r3, #8
 8001ef2:	f003 0307 	and.w	r3, r3, #7
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bc80      	pop	{r7}
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	db0b      	blt.n	8001f2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f16:	79fb      	ldrb	r3, [r7, #7]
 8001f18:	f003 021f 	and.w	r2, r3, #31
 8001f1c:	4906      	ldr	r1, [pc, #24]	@ (8001f38 <__NVIC_EnableIRQ+0x34>)
 8001f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f22:	095b      	lsrs	r3, r3, #5
 8001f24:	2001      	movs	r0, #1
 8001f26:	fa00 f202 	lsl.w	r2, r0, r2
 8001f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f2e:	bf00      	nop
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bc80      	pop	{r7}
 8001f36:	4770      	bx	lr
 8001f38:	e000e100 	.word	0xe000e100

08001f3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	4603      	mov	r3, r0
 8001f44:	6039      	str	r1, [r7, #0]
 8001f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	db0a      	blt.n	8001f66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	b2da      	uxtb	r2, r3
 8001f54:	490c      	ldr	r1, [pc, #48]	@ (8001f88 <__NVIC_SetPriority+0x4c>)
 8001f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5a:	0112      	lsls	r2, r2, #4
 8001f5c:	b2d2      	uxtb	r2, r2
 8001f5e:	440b      	add	r3, r1
 8001f60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f64:	e00a      	b.n	8001f7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	b2da      	uxtb	r2, r3
 8001f6a:	4908      	ldr	r1, [pc, #32]	@ (8001f8c <__NVIC_SetPriority+0x50>)
 8001f6c:	79fb      	ldrb	r3, [r7, #7]
 8001f6e:	f003 030f 	and.w	r3, r3, #15
 8001f72:	3b04      	subs	r3, #4
 8001f74:	0112      	lsls	r2, r2, #4
 8001f76:	b2d2      	uxtb	r2, r2
 8001f78:	440b      	add	r3, r1
 8001f7a:	761a      	strb	r2, [r3, #24]
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bc80      	pop	{r7}
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	e000e100 	.word	0xe000e100
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b089      	sub	sp, #36	@ 0x24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	60b9      	str	r1, [r7, #8]
 8001f9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f003 0307 	and.w	r3, r3, #7
 8001fa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	f1c3 0307 	rsb	r3, r3, #7
 8001faa:	2b04      	cmp	r3, #4
 8001fac:	bf28      	it	cs
 8001fae:	2304      	movcs	r3, #4
 8001fb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	3304      	adds	r3, #4
 8001fb6:	2b06      	cmp	r3, #6
 8001fb8:	d902      	bls.n	8001fc0 <NVIC_EncodePriority+0x30>
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	3b03      	subs	r3, #3
 8001fbe:	e000      	b.n	8001fc2 <NVIC_EncodePriority+0x32>
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	43da      	mvns	r2, r3
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	401a      	ands	r2, r3
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe2:	43d9      	mvns	r1, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fe8:	4313      	orrs	r3, r2
         );
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3724      	adds	r7, #36	@ 0x24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc80      	pop	{r7}
 8001ff2:	4770      	bx	lr

08001ff4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	3b01      	subs	r3, #1
 8002000:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002004:	d301      	bcc.n	800200a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002006:	2301      	movs	r3, #1
 8002008:	e00f      	b.n	800202a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800200a:	4a0a      	ldr	r2, [pc, #40]	@ (8002034 <SysTick_Config+0x40>)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3b01      	subs	r3, #1
 8002010:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002012:	210f      	movs	r1, #15
 8002014:	f04f 30ff 	mov.w	r0, #4294967295
 8002018:	f7ff ff90 	bl	8001f3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800201c:	4b05      	ldr	r3, [pc, #20]	@ (8002034 <SysTick_Config+0x40>)
 800201e:	2200      	movs	r2, #0
 8002020:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002022:	4b04      	ldr	r3, [pc, #16]	@ (8002034 <SysTick_Config+0x40>)
 8002024:	2207      	movs	r2, #7
 8002026:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	e000e010 	.word	0xe000e010

08002038 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f7ff ff2d 	bl	8001ea0 <__NVIC_SetPriorityGrouping>
}
 8002046:	bf00      	nop
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}

0800204e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800204e:	b580      	push	{r7, lr}
 8002050:	b086      	sub	sp, #24
 8002052:	af00      	add	r7, sp, #0
 8002054:	4603      	mov	r3, r0
 8002056:	60b9      	str	r1, [r7, #8]
 8002058:	607a      	str	r2, [r7, #4]
 800205a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002060:	f7ff ff42 	bl	8001ee8 <__NVIC_GetPriorityGrouping>
 8002064:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	68b9      	ldr	r1, [r7, #8]
 800206a:	6978      	ldr	r0, [r7, #20]
 800206c:	f7ff ff90 	bl	8001f90 <NVIC_EncodePriority>
 8002070:	4602      	mov	r2, r0
 8002072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002076:	4611      	mov	r1, r2
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff ff5f 	bl	8001f3c <__NVIC_SetPriority>
}
 800207e:	bf00      	nop
 8002080:	3718      	adds	r7, #24
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b082      	sub	sp, #8
 800208a:	af00      	add	r7, sp, #0
 800208c:	4603      	mov	r3, r0
 800208e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff ff35 	bl	8001f04 <__NVIC_EnableIRQ>
}
 800209a:	bf00      	nop
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b082      	sub	sp, #8
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7ff ffa2 	bl	8001ff4 <SysTick_Config>
 80020b0:	4603      	mov	r3, r0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
	...

080020bc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e043      	b.n	800215a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	461a      	mov	r2, r3
 80020d8:	4b22      	ldr	r3, [pc, #136]	@ (8002164 <HAL_DMA_Init+0xa8>)
 80020da:	4413      	add	r3, r2
 80020dc:	4a22      	ldr	r2, [pc, #136]	@ (8002168 <HAL_DMA_Init+0xac>)
 80020de:	fba2 2303 	umull	r2, r3, r2, r3
 80020e2:	091b      	lsrs	r3, r3, #4
 80020e4:	009a      	lsls	r2, r3, #2
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a1f      	ldr	r2, [pc, #124]	@ (800216c <HAL_DMA_Init+0xb0>)
 80020ee:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2202      	movs	r2, #2
 80020f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002106:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800210a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002114:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002120:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	695b      	ldr	r3, [r3, #20]
 8002126:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800212c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	69db      	ldr	r3, [r3, #28]
 8002132:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	4313      	orrs	r3, r2
 8002138:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2201      	movs	r2, #1
 800214c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3714      	adds	r7, #20
 800215e:	46bd      	mov	sp, r7
 8002160:	bc80      	pop	{r7}
 8002162:	4770      	bx	lr
 8002164:	bffdfff8 	.word	0xbffdfff8
 8002168:	cccccccd 	.word	0xcccccccd
 800216c:	40020000 	.word	0x40020000

08002170 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b086      	sub	sp, #24
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	607a      	str	r2, [r7, #4]
 800217c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800217e:	2300      	movs	r3, #0
 8002180:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d101      	bne.n	8002190 <HAL_DMA_Start_IT+0x20>
 800218c:	2302      	movs	r3, #2
 800218e:	e04b      	b.n	8002228 <HAL_DMA_Start_IT+0xb8>
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2201      	movs	r2, #1
 8002194:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d13a      	bne.n	800221a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2202      	movs	r2, #2
 80021a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2200      	movs	r2, #0
 80021b0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f022 0201 	bic.w	r2, r2, #1
 80021c0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	68b9      	ldr	r1, [r7, #8]
 80021c8:	68f8      	ldr	r0, [r7, #12]
 80021ca:	f000 f937 	bl	800243c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d008      	beq.n	80021e8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f042 020e 	orr.w	r2, r2, #14
 80021e4:	601a      	str	r2, [r3, #0]
 80021e6:	e00f      	b.n	8002208 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f022 0204 	bic.w	r2, r2, #4
 80021f6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f042 020a 	orr.w	r2, r2, #10
 8002206:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f042 0201 	orr.w	r2, r2, #1
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	e005      	b.n	8002226 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	2200      	movs	r2, #0
 800221e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002222:	2302      	movs	r3, #2
 8002224:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002226:	7dfb      	ldrb	r3, [r7, #23]
}
 8002228:	4618      	mov	r0, r3
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224c:	2204      	movs	r2, #4
 800224e:	409a      	lsls	r2, r3
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	4013      	ands	r3, r2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d04f      	beq.n	80022f8 <HAL_DMA_IRQHandler+0xc8>
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	f003 0304 	and.w	r3, r3, #4
 800225e:	2b00      	cmp	r3, #0
 8002260:	d04a      	beq.n	80022f8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0320 	and.w	r3, r3, #32
 800226c:	2b00      	cmp	r3, #0
 800226e:	d107      	bne.n	8002280 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f022 0204 	bic.w	r2, r2, #4
 800227e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a66      	ldr	r2, [pc, #408]	@ (8002420 <HAL_DMA_IRQHandler+0x1f0>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d029      	beq.n	80022de <HAL_DMA_IRQHandler+0xae>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a65      	ldr	r2, [pc, #404]	@ (8002424 <HAL_DMA_IRQHandler+0x1f4>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d022      	beq.n	80022da <HAL_DMA_IRQHandler+0xaa>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a63      	ldr	r2, [pc, #396]	@ (8002428 <HAL_DMA_IRQHandler+0x1f8>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d01a      	beq.n	80022d4 <HAL_DMA_IRQHandler+0xa4>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a62      	ldr	r2, [pc, #392]	@ (800242c <HAL_DMA_IRQHandler+0x1fc>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d012      	beq.n	80022ce <HAL_DMA_IRQHandler+0x9e>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a60      	ldr	r2, [pc, #384]	@ (8002430 <HAL_DMA_IRQHandler+0x200>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d00a      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x98>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a5f      	ldr	r2, [pc, #380]	@ (8002434 <HAL_DMA_IRQHandler+0x204>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d102      	bne.n	80022c2 <HAL_DMA_IRQHandler+0x92>
 80022bc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80022c0:	e00e      	b.n	80022e0 <HAL_DMA_IRQHandler+0xb0>
 80022c2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80022c6:	e00b      	b.n	80022e0 <HAL_DMA_IRQHandler+0xb0>
 80022c8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80022cc:	e008      	b.n	80022e0 <HAL_DMA_IRQHandler+0xb0>
 80022ce:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80022d2:	e005      	b.n	80022e0 <HAL_DMA_IRQHandler+0xb0>
 80022d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022d8:	e002      	b.n	80022e0 <HAL_DMA_IRQHandler+0xb0>
 80022da:	2340      	movs	r3, #64	@ 0x40
 80022dc:	e000      	b.n	80022e0 <HAL_DMA_IRQHandler+0xb0>
 80022de:	2304      	movs	r3, #4
 80022e0:	4a55      	ldr	r2, [pc, #340]	@ (8002438 <HAL_DMA_IRQHandler+0x208>)
 80022e2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f000 8094 	beq.w	8002416 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80022f6:	e08e      	b.n	8002416 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fc:	2202      	movs	r2, #2
 80022fe:	409a      	lsls	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	4013      	ands	r3, r2
 8002304:	2b00      	cmp	r3, #0
 8002306:	d056      	beq.n	80023b6 <HAL_DMA_IRQHandler+0x186>
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d051      	beq.n	80023b6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0320 	and.w	r3, r3, #32
 800231c:	2b00      	cmp	r3, #0
 800231e:	d10b      	bne.n	8002338 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f022 020a 	bic.w	r2, r2, #10
 800232e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a38      	ldr	r2, [pc, #224]	@ (8002420 <HAL_DMA_IRQHandler+0x1f0>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d029      	beq.n	8002396 <HAL_DMA_IRQHandler+0x166>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a37      	ldr	r2, [pc, #220]	@ (8002424 <HAL_DMA_IRQHandler+0x1f4>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d022      	beq.n	8002392 <HAL_DMA_IRQHandler+0x162>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a35      	ldr	r2, [pc, #212]	@ (8002428 <HAL_DMA_IRQHandler+0x1f8>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d01a      	beq.n	800238c <HAL_DMA_IRQHandler+0x15c>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a34      	ldr	r2, [pc, #208]	@ (800242c <HAL_DMA_IRQHandler+0x1fc>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d012      	beq.n	8002386 <HAL_DMA_IRQHandler+0x156>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a32      	ldr	r2, [pc, #200]	@ (8002430 <HAL_DMA_IRQHandler+0x200>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d00a      	beq.n	8002380 <HAL_DMA_IRQHandler+0x150>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a31      	ldr	r2, [pc, #196]	@ (8002434 <HAL_DMA_IRQHandler+0x204>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d102      	bne.n	800237a <HAL_DMA_IRQHandler+0x14a>
 8002374:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002378:	e00e      	b.n	8002398 <HAL_DMA_IRQHandler+0x168>
 800237a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800237e:	e00b      	b.n	8002398 <HAL_DMA_IRQHandler+0x168>
 8002380:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002384:	e008      	b.n	8002398 <HAL_DMA_IRQHandler+0x168>
 8002386:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800238a:	e005      	b.n	8002398 <HAL_DMA_IRQHandler+0x168>
 800238c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002390:	e002      	b.n	8002398 <HAL_DMA_IRQHandler+0x168>
 8002392:	2320      	movs	r3, #32
 8002394:	e000      	b.n	8002398 <HAL_DMA_IRQHandler+0x168>
 8002396:	2302      	movs	r3, #2
 8002398:	4a27      	ldr	r2, [pc, #156]	@ (8002438 <HAL_DMA_IRQHandler+0x208>)
 800239a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d034      	beq.n	8002416 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80023b4:	e02f      	b.n	8002416 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ba:	2208      	movs	r2, #8
 80023bc:	409a      	lsls	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	4013      	ands	r3, r2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d028      	beq.n	8002418 <HAL_DMA_IRQHandler+0x1e8>
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	f003 0308 	and.w	r3, r3, #8
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d023      	beq.n	8002418 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f022 020e 	bic.w	r2, r2, #14
 80023de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023e8:	2101      	movs	r1, #1
 80023ea:	fa01 f202 	lsl.w	r2, r1, r2
 80023ee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2201      	movs	r2, #1
 80023fa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240a:	2b00      	cmp	r3, #0
 800240c:	d004      	beq.n	8002418 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	4798      	blx	r3
    }
  }
  return;
 8002416:	bf00      	nop
 8002418:	bf00      	nop
}
 800241a:	3710      	adds	r7, #16
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40020008 	.word	0x40020008
 8002424:	4002001c 	.word	0x4002001c
 8002428:	40020030 	.word	0x40020030
 800242c:	40020044 	.word	0x40020044
 8002430:	40020058 	.word	0x40020058
 8002434:	4002006c 	.word	0x4002006c
 8002438:	40020000 	.word	0x40020000

0800243c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	607a      	str	r2, [r7, #4]
 8002448:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002452:	2101      	movs	r1, #1
 8002454:	fa01 f202 	lsl.w	r2, r1, r2
 8002458:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	683a      	ldr	r2, [r7, #0]
 8002460:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b10      	cmp	r3, #16
 8002468:	d108      	bne.n	800247c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	68ba      	ldr	r2, [r7, #8]
 8002478:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800247a:	e007      	b.n	800248c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	68ba      	ldr	r2, [r7, #8]
 8002482:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	60da      	str	r2, [r3, #12]
}
 800248c:	bf00      	nop
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	bc80      	pop	{r7}
 8002494:	4770      	bx	lr
	...

08002498 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002498:	b480      	push	{r7}
 800249a:	b08b      	sub	sp, #44	@ 0x2c
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024a2:	2300      	movs	r3, #0
 80024a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024a6:	2300      	movs	r3, #0
 80024a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024aa:	e169      	b.n	8002780 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024ac:	2201      	movs	r2, #1
 80024ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	69fa      	ldr	r2, [r7, #28]
 80024bc:	4013      	ands	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	f040 8158 	bne.w	800277a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	4a9a      	ldr	r2, [pc, #616]	@ (8002738 <HAL_GPIO_Init+0x2a0>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d05e      	beq.n	8002592 <HAL_GPIO_Init+0xfa>
 80024d4:	4a98      	ldr	r2, [pc, #608]	@ (8002738 <HAL_GPIO_Init+0x2a0>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d875      	bhi.n	80025c6 <HAL_GPIO_Init+0x12e>
 80024da:	4a98      	ldr	r2, [pc, #608]	@ (800273c <HAL_GPIO_Init+0x2a4>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d058      	beq.n	8002592 <HAL_GPIO_Init+0xfa>
 80024e0:	4a96      	ldr	r2, [pc, #600]	@ (800273c <HAL_GPIO_Init+0x2a4>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d86f      	bhi.n	80025c6 <HAL_GPIO_Init+0x12e>
 80024e6:	4a96      	ldr	r2, [pc, #600]	@ (8002740 <HAL_GPIO_Init+0x2a8>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d052      	beq.n	8002592 <HAL_GPIO_Init+0xfa>
 80024ec:	4a94      	ldr	r2, [pc, #592]	@ (8002740 <HAL_GPIO_Init+0x2a8>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d869      	bhi.n	80025c6 <HAL_GPIO_Init+0x12e>
 80024f2:	4a94      	ldr	r2, [pc, #592]	@ (8002744 <HAL_GPIO_Init+0x2ac>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d04c      	beq.n	8002592 <HAL_GPIO_Init+0xfa>
 80024f8:	4a92      	ldr	r2, [pc, #584]	@ (8002744 <HAL_GPIO_Init+0x2ac>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d863      	bhi.n	80025c6 <HAL_GPIO_Init+0x12e>
 80024fe:	4a92      	ldr	r2, [pc, #584]	@ (8002748 <HAL_GPIO_Init+0x2b0>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d046      	beq.n	8002592 <HAL_GPIO_Init+0xfa>
 8002504:	4a90      	ldr	r2, [pc, #576]	@ (8002748 <HAL_GPIO_Init+0x2b0>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d85d      	bhi.n	80025c6 <HAL_GPIO_Init+0x12e>
 800250a:	2b12      	cmp	r3, #18
 800250c:	d82a      	bhi.n	8002564 <HAL_GPIO_Init+0xcc>
 800250e:	2b12      	cmp	r3, #18
 8002510:	d859      	bhi.n	80025c6 <HAL_GPIO_Init+0x12e>
 8002512:	a201      	add	r2, pc, #4	@ (adr r2, 8002518 <HAL_GPIO_Init+0x80>)
 8002514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002518:	08002593 	.word	0x08002593
 800251c:	0800256d 	.word	0x0800256d
 8002520:	0800257f 	.word	0x0800257f
 8002524:	080025c1 	.word	0x080025c1
 8002528:	080025c7 	.word	0x080025c7
 800252c:	080025c7 	.word	0x080025c7
 8002530:	080025c7 	.word	0x080025c7
 8002534:	080025c7 	.word	0x080025c7
 8002538:	080025c7 	.word	0x080025c7
 800253c:	080025c7 	.word	0x080025c7
 8002540:	080025c7 	.word	0x080025c7
 8002544:	080025c7 	.word	0x080025c7
 8002548:	080025c7 	.word	0x080025c7
 800254c:	080025c7 	.word	0x080025c7
 8002550:	080025c7 	.word	0x080025c7
 8002554:	080025c7 	.word	0x080025c7
 8002558:	080025c7 	.word	0x080025c7
 800255c:	08002575 	.word	0x08002575
 8002560:	08002589 	.word	0x08002589
 8002564:	4a79      	ldr	r2, [pc, #484]	@ (800274c <HAL_GPIO_Init+0x2b4>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d013      	beq.n	8002592 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800256a:	e02c      	b.n	80025c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	623b      	str	r3, [r7, #32]
          break;
 8002572:	e029      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	3304      	adds	r3, #4
 800257a:	623b      	str	r3, [r7, #32]
          break;
 800257c:	e024      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	3308      	adds	r3, #8
 8002584:	623b      	str	r3, [r7, #32]
          break;
 8002586:	e01f      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	330c      	adds	r3, #12
 800258e:	623b      	str	r3, [r7, #32]
          break;
 8002590:	e01a      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d102      	bne.n	80025a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800259a:	2304      	movs	r3, #4
 800259c:	623b      	str	r3, [r7, #32]
          break;
 800259e:	e013      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d105      	bne.n	80025b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025a8:	2308      	movs	r3, #8
 80025aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	69fa      	ldr	r2, [r7, #28]
 80025b0:	611a      	str	r2, [r3, #16]
          break;
 80025b2:	e009      	b.n	80025c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025b4:	2308      	movs	r3, #8
 80025b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	69fa      	ldr	r2, [r7, #28]
 80025bc:	615a      	str	r2, [r3, #20]
          break;
 80025be:	e003      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80025c0:	2300      	movs	r3, #0
 80025c2:	623b      	str	r3, [r7, #32]
          break;
 80025c4:	e000      	b.n	80025c8 <HAL_GPIO_Init+0x130>
          break;
 80025c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	2bff      	cmp	r3, #255	@ 0xff
 80025cc:	d801      	bhi.n	80025d2 <HAL_GPIO_Init+0x13a>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	e001      	b.n	80025d6 <HAL_GPIO_Init+0x13e>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	3304      	adds	r3, #4
 80025d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	2bff      	cmp	r3, #255	@ 0xff
 80025dc:	d802      	bhi.n	80025e4 <HAL_GPIO_Init+0x14c>
 80025de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	e002      	b.n	80025ea <HAL_GPIO_Init+0x152>
 80025e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e6:	3b08      	subs	r3, #8
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	210f      	movs	r1, #15
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	fa01 f303 	lsl.w	r3, r1, r3
 80025f8:	43db      	mvns	r3, r3
 80025fa:	401a      	ands	r2, r3
 80025fc:	6a39      	ldr	r1, [r7, #32]
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	fa01 f303 	lsl.w	r3, r1, r3
 8002604:	431a      	orrs	r2, r3
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002612:	2b00      	cmp	r3, #0
 8002614:	f000 80b1 	beq.w	800277a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002618:	4b4d      	ldr	r3, [pc, #308]	@ (8002750 <HAL_GPIO_Init+0x2b8>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	4a4c      	ldr	r2, [pc, #304]	@ (8002750 <HAL_GPIO_Init+0x2b8>)
 800261e:	f043 0301 	orr.w	r3, r3, #1
 8002622:	6193      	str	r3, [r2, #24]
 8002624:	4b4a      	ldr	r3, [pc, #296]	@ (8002750 <HAL_GPIO_Init+0x2b8>)
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	f003 0301 	and.w	r3, r3, #1
 800262c:	60bb      	str	r3, [r7, #8]
 800262e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002630:	4a48      	ldr	r2, [pc, #288]	@ (8002754 <HAL_GPIO_Init+0x2bc>)
 8002632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002634:	089b      	lsrs	r3, r3, #2
 8002636:	3302      	adds	r3, #2
 8002638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800263c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800263e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002640:	f003 0303 	and.w	r3, r3, #3
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	220f      	movs	r2, #15
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	43db      	mvns	r3, r3
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	4013      	ands	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a40      	ldr	r2, [pc, #256]	@ (8002758 <HAL_GPIO_Init+0x2c0>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d013      	beq.n	8002684 <HAL_GPIO_Init+0x1ec>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4a3f      	ldr	r2, [pc, #252]	@ (800275c <HAL_GPIO_Init+0x2c4>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d00d      	beq.n	8002680 <HAL_GPIO_Init+0x1e8>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	4a3e      	ldr	r2, [pc, #248]	@ (8002760 <HAL_GPIO_Init+0x2c8>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d007      	beq.n	800267c <HAL_GPIO_Init+0x1e4>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	4a3d      	ldr	r2, [pc, #244]	@ (8002764 <HAL_GPIO_Init+0x2cc>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d101      	bne.n	8002678 <HAL_GPIO_Init+0x1e0>
 8002674:	2303      	movs	r3, #3
 8002676:	e006      	b.n	8002686 <HAL_GPIO_Init+0x1ee>
 8002678:	2304      	movs	r3, #4
 800267a:	e004      	b.n	8002686 <HAL_GPIO_Init+0x1ee>
 800267c:	2302      	movs	r3, #2
 800267e:	e002      	b.n	8002686 <HAL_GPIO_Init+0x1ee>
 8002680:	2301      	movs	r3, #1
 8002682:	e000      	b.n	8002686 <HAL_GPIO_Init+0x1ee>
 8002684:	2300      	movs	r3, #0
 8002686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002688:	f002 0203 	and.w	r2, r2, #3
 800268c:	0092      	lsls	r2, r2, #2
 800268e:	4093      	lsls	r3, r2
 8002690:	68fa      	ldr	r2, [r7, #12]
 8002692:	4313      	orrs	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002696:	492f      	ldr	r1, [pc, #188]	@ (8002754 <HAL_GPIO_Init+0x2bc>)
 8002698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800269a:	089b      	lsrs	r3, r3, #2
 800269c:	3302      	adds	r3, #2
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d006      	beq.n	80026be <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 80026b2:	689a      	ldr	r2, [r3, #8]
 80026b4:	492c      	ldr	r1, [pc, #176]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	608b      	str	r3, [r1, #8]
 80026bc:	e006      	b.n	80026cc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80026be:	4b2a      	ldr	r3, [pc, #168]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 80026c0:	689a      	ldr	r2, [r3, #8]
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	4928      	ldr	r1, [pc, #160]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d006      	beq.n	80026e6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026d8:	4b23      	ldr	r3, [pc, #140]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 80026da:	68da      	ldr	r2, [r3, #12]
 80026dc:	4922      	ldr	r1, [pc, #136]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	60cb      	str	r3, [r1, #12]
 80026e4:	e006      	b.n	80026f4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026e6:	4b20      	ldr	r3, [pc, #128]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 80026e8:	68da      	ldr	r2, [r3, #12]
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	43db      	mvns	r3, r3
 80026ee:	491e      	ldr	r1, [pc, #120]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 80026f0:	4013      	ands	r3, r2
 80026f2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d006      	beq.n	800270e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002700:	4b19      	ldr	r3, [pc, #100]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	4918      	ldr	r1, [pc, #96]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	4313      	orrs	r3, r2
 800270a:	604b      	str	r3, [r1, #4]
 800270c:	e006      	b.n	800271c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800270e:	4b16      	ldr	r3, [pc, #88]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 8002710:	685a      	ldr	r2, [r3, #4]
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	43db      	mvns	r3, r3
 8002716:	4914      	ldr	r1, [pc, #80]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 8002718:	4013      	ands	r3, r2
 800271a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d021      	beq.n	800276c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002728:	4b0f      	ldr	r3, [pc, #60]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	490e      	ldr	r1, [pc, #56]	@ (8002768 <HAL_GPIO_Init+0x2d0>)
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	4313      	orrs	r3, r2
 8002732:	600b      	str	r3, [r1, #0]
 8002734:	e021      	b.n	800277a <HAL_GPIO_Init+0x2e2>
 8002736:	bf00      	nop
 8002738:	10320000 	.word	0x10320000
 800273c:	10310000 	.word	0x10310000
 8002740:	10220000 	.word	0x10220000
 8002744:	10210000 	.word	0x10210000
 8002748:	10120000 	.word	0x10120000
 800274c:	10110000 	.word	0x10110000
 8002750:	40021000 	.word	0x40021000
 8002754:	40010000 	.word	0x40010000
 8002758:	40010800 	.word	0x40010800
 800275c:	40010c00 	.word	0x40010c00
 8002760:	40011000 	.word	0x40011000
 8002764:	40011400 	.word	0x40011400
 8002768:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800276c:	4b0b      	ldr	r3, [pc, #44]	@ (800279c <HAL_GPIO_Init+0x304>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	43db      	mvns	r3, r3
 8002774:	4909      	ldr	r1, [pc, #36]	@ (800279c <HAL_GPIO_Init+0x304>)
 8002776:	4013      	ands	r3, r2
 8002778:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800277a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277c:	3301      	adds	r3, #1
 800277e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002786:	fa22 f303 	lsr.w	r3, r2, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	f47f ae8e 	bne.w	80024ac <HAL_GPIO_Init+0x14>
  }
}
 8002790:	bf00      	nop
 8002792:	bf00      	nop
 8002794:	372c      	adds	r7, #44	@ 0x2c
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr
 800279c:	40010400 	.word	0x40010400

080027a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	460b      	mov	r3, r1
 80027aa:	807b      	strh	r3, [r7, #2]
 80027ac:	4613      	mov	r3, r2
 80027ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027b0:	787b      	ldrb	r3, [r7, #1]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d003      	beq.n	80027be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027b6:	887a      	ldrh	r2, [r7, #2]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80027bc:	e003      	b.n	80027c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80027be:	887b      	ldrh	r3, [r7, #2]
 80027c0:	041a      	lsls	r2, r3, #16
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	611a      	str	r2, [r3, #16]
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr

080027d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e272      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	f000 8087 	beq.w	80028fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027f0:	4b92      	ldr	r3, [pc, #584]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f003 030c 	and.w	r3, r3, #12
 80027f8:	2b04      	cmp	r3, #4
 80027fa:	d00c      	beq.n	8002816 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027fc:	4b8f      	ldr	r3, [pc, #572]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f003 030c 	and.w	r3, r3, #12
 8002804:	2b08      	cmp	r3, #8
 8002806:	d112      	bne.n	800282e <HAL_RCC_OscConfig+0x5e>
 8002808:	4b8c      	ldr	r3, [pc, #560]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002810:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002814:	d10b      	bne.n	800282e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002816:	4b89      	ldr	r3, [pc, #548]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d06c      	beq.n	80028fc <HAL_RCC_OscConfig+0x12c>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d168      	bne.n	80028fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e24c      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002836:	d106      	bne.n	8002846 <HAL_RCC_OscConfig+0x76>
 8002838:	4b80      	ldr	r3, [pc, #512]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a7f      	ldr	r2, [pc, #508]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 800283e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002842:	6013      	str	r3, [r2, #0]
 8002844:	e02e      	b.n	80028a4 <HAL_RCC_OscConfig+0xd4>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d10c      	bne.n	8002868 <HAL_RCC_OscConfig+0x98>
 800284e:	4b7b      	ldr	r3, [pc, #492]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a7a      	ldr	r2, [pc, #488]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002854:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002858:	6013      	str	r3, [r2, #0]
 800285a:	4b78      	ldr	r3, [pc, #480]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a77      	ldr	r2, [pc, #476]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002860:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002864:	6013      	str	r3, [r2, #0]
 8002866:	e01d      	b.n	80028a4 <HAL_RCC_OscConfig+0xd4>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002870:	d10c      	bne.n	800288c <HAL_RCC_OscConfig+0xbc>
 8002872:	4b72      	ldr	r3, [pc, #456]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a71      	ldr	r2, [pc, #452]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002878:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800287c:	6013      	str	r3, [r2, #0]
 800287e:	4b6f      	ldr	r3, [pc, #444]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a6e      	ldr	r2, [pc, #440]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002884:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002888:	6013      	str	r3, [r2, #0]
 800288a:	e00b      	b.n	80028a4 <HAL_RCC_OscConfig+0xd4>
 800288c:	4b6b      	ldr	r3, [pc, #428]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a6a      	ldr	r2, [pc, #424]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002892:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002896:	6013      	str	r3, [r2, #0]
 8002898:	4b68      	ldr	r3, [pc, #416]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a67      	ldr	r2, [pc, #412]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 800289e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d013      	beq.n	80028d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ac:	f7fe ff34 	bl	8001718 <HAL_GetTick>
 80028b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028b2:	e008      	b.n	80028c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028b4:	f7fe ff30 	bl	8001718 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b64      	cmp	r3, #100	@ 0x64
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e200      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028c6:	4b5d      	ldr	r3, [pc, #372]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d0f0      	beq.n	80028b4 <HAL_RCC_OscConfig+0xe4>
 80028d2:	e014      	b.n	80028fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d4:	f7fe ff20 	bl	8001718 <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028dc:	f7fe ff1c 	bl	8001718 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b64      	cmp	r3, #100	@ 0x64
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e1ec      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ee:	4b53      	ldr	r3, [pc, #332]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f0      	bne.n	80028dc <HAL_RCC_OscConfig+0x10c>
 80028fa:	e000      	b.n	80028fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0302 	and.w	r3, r3, #2
 8002906:	2b00      	cmp	r3, #0
 8002908:	d063      	beq.n	80029d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800290a:	4b4c      	ldr	r3, [pc, #304]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f003 030c 	and.w	r3, r3, #12
 8002912:	2b00      	cmp	r3, #0
 8002914:	d00b      	beq.n	800292e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002916:	4b49      	ldr	r3, [pc, #292]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f003 030c 	and.w	r3, r3, #12
 800291e:	2b08      	cmp	r3, #8
 8002920:	d11c      	bne.n	800295c <HAL_RCC_OscConfig+0x18c>
 8002922:	4b46      	ldr	r3, [pc, #280]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d116      	bne.n	800295c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800292e:	4b43      	ldr	r3, [pc, #268]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	2b00      	cmp	r3, #0
 8002938:	d005      	beq.n	8002946 <HAL_RCC_OscConfig+0x176>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d001      	beq.n	8002946 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e1c0      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002946:	4b3d      	ldr	r3, [pc, #244]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	00db      	lsls	r3, r3, #3
 8002954:	4939      	ldr	r1, [pc, #228]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002956:	4313      	orrs	r3, r2
 8002958:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800295a:	e03a      	b.n	80029d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	691b      	ldr	r3, [r3, #16]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d020      	beq.n	80029a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002964:	4b36      	ldr	r3, [pc, #216]	@ (8002a40 <HAL_RCC_OscConfig+0x270>)
 8002966:	2201      	movs	r2, #1
 8002968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800296a:	f7fe fed5 	bl	8001718 <HAL_GetTick>
 800296e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002970:	e008      	b.n	8002984 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002972:	f7fe fed1 	bl	8001718 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	2b02      	cmp	r3, #2
 800297e:	d901      	bls.n	8002984 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e1a1      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002984:	4b2d      	ldr	r3, [pc, #180]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d0f0      	beq.n	8002972 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002990:	4b2a      	ldr	r3, [pc, #168]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	695b      	ldr	r3, [r3, #20]
 800299c:	00db      	lsls	r3, r3, #3
 800299e:	4927      	ldr	r1, [pc, #156]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	600b      	str	r3, [r1, #0]
 80029a4:	e015      	b.n	80029d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029a6:	4b26      	ldr	r3, [pc, #152]	@ (8002a40 <HAL_RCC_OscConfig+0x270>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ac:	f7fe feb4 	bl	8001718 <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029b4:	f7fe feb0 	bl	8001718 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e180      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029c6:	4b1d      	ldr	r3, [pc, #116]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f0      	bne.n	80029b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0308 	and.w	r3, r3, #8
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d03a      	beq.n	8002a54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d019      	beq.n	8002a1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029e6:	4b17      	ldr	r3, [pc, #92]	@ (8002a44 <HAL_RCC_OscConfig+0x274>)
 80029e8:	2201      	movs	r2, #1
 80029ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029ec:	f7fe fe94 	bl	8001718 <HAL_GetTick>
 80029f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029f2:	e008      	b.n	8002a06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029f4:	f7fe fe90 	bl	8001718 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d901      	bls.n	8002a06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e160      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a06:	4b0d      	ldr	r3, [pc, #52]	@ (8002a3c <HAL_RCC_OscConfig+0x26c>)
 8002a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d0f0      	beq.n	80029f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a12:	2001      	movs	r0, #1
 8002a14:	f000 fa9c 	bl	8002f50 <RCC_Delay>
 8002a18:	e01c      	b.n	8002a54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a20:	f7fe fe7a 	bl	8001718 <HAL_GetTick>
 8002a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a26:	e00f      	b.n	8002a48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a28:	f7fe fe76 	bl	8001718 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d908      	bls.n	8002a48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e146      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
 8002a3a:	bf00      	nop
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	42420000 	.word	0x42420000
 8002a44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a48:	4b92      	ldr	r3, [pc, #584]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a4c:	f003 0302 	and.w	r3, r3, #2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1e9      	bne.n	8002a28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0304 	and.w	r3, r3, #4
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80a6 	beq.w	8002bae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a62:	2300      	movs	r3, #0
 8002a64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a66:	4b8b      	ldr	r3, [pc, #556]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d10d      	bne.n	8002a8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a72:	4b88      	ldr	r3, [pc, #544]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	4a87      	ldr	r2, [pc, #540]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002a78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a7c:	61d3      	str	r3, [r2, #28]
 8002a7e:	4b85      	ldr	r3, [pc, #532]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002a80:	69db      	ldr	r3, [r3, #28]
 8002a82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a86:	60bb      	str	r3, [r7, #8]
 8002a88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a8e:	4b82      	ldr	r3, [pc, #520]	@ (8002c98 <HAL_RCC_OscConfig+0x4c8>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d118      	bne.n	8002acc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a9a:	4b7f      	ldr	r3, [pc, #508]	@ (8002c98 <HAL_RCC_OscConfig+0x4c8>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a7e      	ldr	r2, [pc, #504]	@ (8002c98 <HAL_RCC_OscConfig+0x4c8>)
 8002aa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002aa6:	f7fe fe37 	bl	8001718 <HAL_GetTick>
 8002aaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aac:	e008      	b.n	8002ac0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aae:	f7fe fe33 	bl	8001718 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b64      	cmp	r3, #100	@ 0x64
 8002aba:	d901      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e103      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ac0:	4b75      	ldr	r3, [pc, #468]	@ (8002c98 <HAL_RCC_OscConfig+0x4c8>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d0f0      	beq.n	8002aae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d106      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x312>
 8002ad4:	4b6f      	ldr	r3, [pc, #444]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002ad6:	6a1b      	ldr	r3, [r3, #32]
 8002ad8:	4a6e      	ldr	r2, [pc, #440]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002ada:	f043 0301 	orr.w	r3, r3, #1
 8002ade:	6213      	str	r3, [r2, #32]
 8002ae0:	e02d      	b.n	8002b3e <HAL_RCC_OscConfig+0x36e>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10c      	bne.n	8002b04 <HAL_RCC_OscConfig+0x334>
 8002aea:	4b6a      	ldr	r3, [pc, #424]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002aec:	6a1b      	ldr	r3, [r3, #32]
 8002aee:	4a69      	ldr	r2, [pc, #420]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002af0:	f023 0301 	bic.w	r3, r3, #1
 8002af4:	6213      	str	r3, [r2, #32]
 8002af6:	4b67      	ldr	r3, [pc, #412]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	4a66      	ldr	r2, [pc, #408]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002afc:	f023 0304 	bic.w	r3, r3, #4
 8002b00:	6213      	str	r3, [r2, #32]
 8002b02:	e01c      	b.n	8002b3e <HAL_RCC_OscConfig+0x36e>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	2b05      	cmp	r3, #5
 8002b0a:	d10c      	bne.n	8002b26 <HAL_RCC_OscConfig+0x356>
 8002b0c:	4b61      	ldr	r3, [pc, #388]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002b0e:	6a1b      	ldr	r3, [r3, #32]
 8002b10:	4a60      	ldr	r2, [pc, #384]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002b12:	f043 0304 	orr.w	r3, r3, #4
 8002b16:	6213      	str	r3, [r2, #32]
 8002b18:	4b5e      	ldr	r3, [pc, #376]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	4a5d      	ldr	r2, [pc, #372]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002b1e:	f043 0301 	orr.w	r3, r3, #1
 8002b22:	6213      	str	r3, [r2, #32]
 8002b24:	e00b      	b.n	8002b3e <HAL_RCC_OscConfig+0x36e>
 8002b26:	4b5b      	ldr	r3, [pc, #364]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002b28:	6a1b      	ldr	r3, [r3, #32]
 8002b2a:	4a5a      	ldr	r2, [pc, #360]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002b2c:	f023 0301 	bic.w	r3, r3, #1
 8002b30:	6213      	str	r3, [r2, #32]
 8002b32:	4b58      	ldr	r3, [pc, #352]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002b34:	6a1b      	ldr	r3, [r3, #32]
 8002b36:	4a57      	ldr	r2, [pc, #348]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002b38:	f023 0304 	bic.w	r3, r3, #4
 8002b3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d015      	beq.n	8002b72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b46:	f7fe fde7 	bl	8001718 <HAL_GetTick>
 8002b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b4c:	e00a      	b.n	8002b64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b4e:	f7fe fde3 	bl	8001718 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e0b1      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b64:	4b4b      	ldr	r3, [pc, #300]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002b66:	6a1b      	ldr	r3, [r3, #32]
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d0ee      	beq.n	8002b4e <HAL_RCC_OscConfig+0x37e>
 8002b70:	e014      	b.n	8002b9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b72:	f7fe fdd1 	bl	8001718 <HAL_GetTick>
 8002b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b78:	e00a      	b.n	8002b90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b7a:	f7fe fdcd 	bl	8001718 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d901      	bls.n	8002b90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e09b      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b90:	4b40      	ldr	r3, [pc, #256]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	f003 0302 	and.w	r3, r3, #2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d1ee      	bne.n	8002b7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b9c:	7dfb      	ldrb	r3, [r7, #23]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d105      	bne.n	8002bae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ba2:	4b3c      	ldr	r3, [pc, #240]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002ba4:	69db      	ldr	r3, [r3, #28]
 8002ba6:	4a3b      	ldr	r2, [pc, #236]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002ba8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	69db      	ldr	r3, [r3, #28]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f000 8087 	beq.w	8002cc6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bb8:	4b36      	ldr	r3, [pc, #216]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f003 030c 	and.w	r3, r3, #12
 8002bc0:	2b08      	cmp	r3, #8
 8002bc2:	d061      	beq.n	8002c88 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	69db      	ldr	r3, [r3, #28]
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d146      	bne.n	8002c5a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bcc:	4b33      	ldr	r3, [pc, #204]	@ (8002c9c <HAL_RCC_OscConfig+0x4cc>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd2:	f7fe fda1 	bl	8001718 <HAL_GetTick>
 8002bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bd8:	e008      	b.n	8002bec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bda:	f7fe fd9d 	bl	8001718 <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d901      	bls.n	8002bec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e06d      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bec:	4b29      	ldr	r3, [pc, #164]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1f0      	bne.n	8002bda <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6a1b      	ldr	r3, [r3, #32]
 8002bfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c00:	d108      	bne.n	8002c14 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c02:	4b24      	ldr	r3, [pc, #144]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	4921      	ldr	r1, [pc, #132]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002c10:	4313      	orrs	r3, r2
 8002c12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c14:	4b1f      	ldr	r3, [pc, #124]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6a19      	ldr	r1, [r3, #32]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c24:	430b      	orrs	r3, r1
 8002c26:	491b      	ldr	r1, [pc, #108]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002c9c <HAL_RCC_OscConfig+0x4cc>)
 8002c2e:	2201      	movs	r2, #1
 8002c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c32:	f7fe fd71 	bl	8001718 <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c38:	e008      	b.n	8002c4c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c3a:	f7fe fd6d 	bl	8001718 <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d901      	bls.n	8002c4c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e03d      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c4c:	4b11      	ldr	r3, [pc, #68]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d0f0      	beq.n	8002c3a <HAL_RCC_OscConfig+0x46a>
 8002c58:	e035      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c5a:	4b10      	ldr	r3, [pc, #64]	@ (8002c9c <HAL_RCC_OscConfig+0x4cc>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c60:	f7fe fd5a 	bl	8001718 <HAL_GetTick>
 8002c64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c66:	e008      	b.n	8002c7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c68:	f7fe fd56 	bl	8001718 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d901      	bls.n	8002c7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	e026      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c7a:	4b06      	ldr	r3, [pc, #24]	@ (8002c94 <HAL_RCC_OscConfig+0x4c4>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d1f0      	bne.n	8002c68 <HAL_RCC_OscConfig+0x498>
 8002c86:	e01e      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	69db      	ldr	r3, [r3, #28]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d107      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e019      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
 8002c94:	40021000 	.word	0x40021000
 8002c98:	40007000 	.word	0x40007000
 8002c9c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd0 <HAL_RCC_OscConfig+0x500>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6a1b      	ldr	r3, [r3, #32]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d106      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d001      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e000      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002cc6:	2300      	movs	r3, #0
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3718      	adds	r7, #24
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	40021000 	.word	0x40021000

08002cd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d101      	bne.n	8002ce8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e0d0      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ce8:	4b6a      	ldr	r3, [pc, #424]	@ (8002e94 <HAL_RCC_ClockConfig+0x1c0>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0307 	and.w	r3, r3, #7
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d910      	bls.n	8002d18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cf6:	4b67      	ldr	r3, [pc, #412]	@ (8002e94 <HAL_RCC_ClockConfig+0x1c0>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f023 0207 	bic.w	r2, r3, #7
 8002cfe:	4965      	ldr	r1, [pc, #404]	@ (8002e94 <HAL_RCC_ClockConfig+0x1c0>)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d06:	4b63      	ldr	r3, [pc, #396]	@ (8002e94 <HAL_RCC_ClockConfig+0x1c0>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0307 	and.w	r3, r3, #7
 8002d0e:	683a      	ldr	r2, [r7, #0]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d001      	beq.n	8002d18 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e0b8      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0302 	and.w	r3, r3, #2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d020      	beq.n	8002d66 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0304 	and.w	r3, r3, #4
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d005      	beq.n	8002d3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d30:	4b59      	ldr	r3, [pc, #356]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	4a58      	ldr	r2, [pc, #352]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002d36:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d3a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0308 	and.w	r3, r3, #8
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d005      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d48:	4b53      	ldr	r3, [pc, #332]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	4a52      	ldr	r2, [pc, #328]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002d4e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002d52:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d54:	4b50      	ldr	r3, [pc, #320]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	494d      	ldr	r1, [pc, #308]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d040      	beq.n	8002df4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d107      	bne.n	8002d8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d7a:	4b47      	ldr	r3, [pc, #284]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d115      	bne.n	8002db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e07f      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d107      	bne.n	8002da2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d92:	4b41      	ldr	r3, [pc, #260]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d109      	bne.n	8002db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e073      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002da2:	4b3d      	ldr	r3, [pc, #244]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0302 	and.w	r3, r3, #2
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e06b      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002db2:	4b39      	ldr	r3, [pc, #228]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f023 0203 	bic.w	r2, r3, #3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	4936      	ldr	r1, [pc, #216]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dc4:	f7fe fca8 	bl	8001718 <HAL_GetTick>
 8002dc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dca:	e00a      	b.n	8002de2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dcc:	f7fe fca4 	bl	8001718 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e053      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de2:	4b2d      	ldr	r3, [pc, #180]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f003 020c 	and.w	r2, r3, #12
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d1eb      	bne.n	8002dcc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002df4:	4b27      	ldr	r3, [pc, #156]	@ (8002e94 <HAL_RCC_ClockConfig+0x1c0>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	683a      	ldr	r2, [r7, #0]
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d210      	bcs.n	8002e24 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e02:	4b24      	ldr	r3, [pc, #144]	@ (8002e94 <HAL_RCC_ClockConfig+0x1c0>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f023 0207 	bic.w	r2, r3, #7
 8002e0a:	4922      	ldr	r1, [pc, #136]	@ (8002e94 <HAL_RCC_ClockConfig+0x1c0>)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e12:	4b20      	ldr	r3, [pc, #128]	@ (8002e94 <HAL_RCC_ClockConfig+0x1c0>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0307 	and.w	r3, r3, #7
 8002e1a:	683a      	ldr	r2, [r7, #0]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d001      	beq.n	8002e24 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e032      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d008      	beq.n	8002e42 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e30:	4b19      	ldr	r3, [pc, #100]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	4916      	ldr	r1, [pc, #88]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0308 	and.w	r3, r3, #8
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d009      	beq.n	8002e62 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e4e:	4b12      	ldr	r3, [pc, #72]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	490e      	ldr	r1, [pc, #56]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e62:	f000 f821 	bl	8002ea8 <HAL_RCC_GetSysClockFreq>
 8002e66:	4602      	mov	r2, r0
 8002e68:	4b0b      	ldr	r3, [pc, #44]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	091b      	lsrs	r3, r3, #4
 8002e6e:	f003 030f 	and.w	r3, r3, #15
 8002e72:	490a      	ldr	r1, [pc, #40]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002e74:	5ccb      	ldrb	r3, [r1, r3]
 8002e76:	fa22 f303 	lsr.w	r3, r2, r3
 8002e7a:	4a09      	ldr	r2, [pc, #36]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1cc>)
 8002e7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e7e:	4b09      	ldr	r3, [pc, #36]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1d0>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7fe fc06 	bl	8001694 <HAL_InitTick>

  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40022000 	.word	0x40022000
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	08004bc8 	.word	0x08004bc8
 8002ea0:	20000000 	.word	0x20000000
 8002ea4:	20000004 	.word	0x20000004

08002ea8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b087      	sub	sp, #28
 8002eac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60fb      	str	r3, [r7, #12]
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	60bb      	str	r3, [r7, #8]
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	617b      	str	r3, [r7, #20]
 8002eba:	2300      	movs	r3, #0
 8002ebc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ec2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f003 030c 	and.w	r3, r3, #12
 8002ece:	2b04      	cmp	r3, #4
 8002ed0:	d002      	beq.n	8002ed8 <HAL_RCC_GetSysClockFreq+0x30>
 8002ed2:	2b08      	cmp	r3, #8
 8002ed4:	d003      	beq.n	8002ede <HAL_RCC_GetSysClockFreq+0x36>
 8002ed6:	e027      	b.n	8002f28 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ed8:	4b19      	ldr	r3, [pc, #100]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x98>)
 8002eda:	613b      	str	r3, [r7, #16]
      break;
 8002edc:	e027      	b.n	8002f2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	0c9b      	lsrs	r3, r3, #18
 8002ee2:	f003 030f 	and.w	r3, r3, #15
 8002ee6:	4a17      	ldr	r2, [pc, #92]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ee8:	5cd3      	ldrb	r3, [r2, r3]
 8002eea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d010      	beq.n	8002f18 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ef6:	4b11      	ldr	r3, [pc, #68]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	0c5b      	lsrs	r3, r3, #17
 8002efc:	f003 0301 	and.w	r3, r3, #1
 8002f00:	4a11      	ldr	r2, [pc, #68]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f02:	5cd3      	ldrb	r3, [r2, r3]
 8002f04:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a0d      	ldr	r2, [pc, #52]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f0a:	fb03 f202 	mul.w	r2, r3, r2
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f14:	617b      	str	r3, [r7, #20]
 8002f16:	e004      	b.n	8002f22 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a0c      	ldr	r2, [pc, #48]	@ (8002f4c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f1c:	fb02 f303 	mul.w	r3, r2, r3
 8002f20:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	613b      	str	r3, [r7, #16]
      break;
 8002f26:	e002      	b.n	8002f2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f28:	4b05      	ldr	r3, [pc, #20]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f2a:	613b      	str	r3, [r7, #16]
      break;
 8002f2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f2e:	693b      	ldr	r3, [r7, #16]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	371c      	adds	r7, #28
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bc80      	pop	{r7}
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	007a1200 	.word	0x007a1200
 8002f44:	08004bd8 	.word	0x08004bd8
 8002f48:	08004be8 	.word	0x08004be8
 8002f4c:	003d0900 	.word	0x003d0900

08002f50 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b085      	sub	sp, #20
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f58:	4b0a      	ldr	r3, [pc, #40]	@ (8002f84 <RCC_Delay+0x34>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a0a      	ldr	r2, [pc, #40]	@ (8002f88 <RCC_Delay+0x38>)
 8002f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f62:	0a5b      	lsrs	r3, r3, #9
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	fb02 f303 	mul.w	r3, r2, r3
 8002f6a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f6c:	bf00      	nop
  }
  while (Delay --);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	1e5a      	subs	r2, r3, #1
 8002f72:	60fa      	str	r2, [r7, #12]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1f9      	bne.n	8002f6c <RCC_Delay+0x1c>
}
 8002f78:	bf00      	nop
 8002f7a:	bf00      	nop
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bc80      	pop	{r7}
 8002f82:	4770      	bx	lr
 8002f84:	20000000 	.word	0x20000000
 8002f88:	10624dd3 	.word	0x10624dd3

08002f8c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002f94:	2300      	movs	r3, #0
 8002f96:	613b      	str	r3, [r7, #16]
 8002f98:	2300      	movs	r3, #0
 8002f9a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0301 	and.w	r3, r3, #1
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d07d      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fac:	4b4f      	ldr	r3, [pc, #316]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fae:	69db      	ldr	r3, [r3, #28]
 8002fb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d10d      	bne.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fb8:	4b4c      	ldr	r3, [pc, #304]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fba:	69db      	ldr	r3, [r3, #28]
 8002fbc:	4a4b      	ldr	r2, [pc, #300]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fc2:	61d3      	str	r3, [r2, #28]
 8002fc4:	4b49      	ldr	r3, [pc, #292]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fc6:	69db      	ldr	r3, [r3, #28]
 8002fc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fcc:	60bb      	str	r3, [r7, #8]
 8002fce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fd4:	4b46      	ldr	r3, [pc, #280]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d118      	bne.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fe0:	4b43      	ldr	r3, [pc, #268]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a42      	ldr	r2, [pc, #264]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fe6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fec:	f7fe fb94 	bl	8001718 <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ff2:	e008      	b.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ff4:	f7fe fb90 	bl	8001718 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b64      	cmp	r3, #100	@ 0x64
 8003000:	d901      	bls.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e06d      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003006:	4b3a      	ldr	r3, [pc, #232]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800300e:	2b00      	cmp	r3, #0
 8003010:	d0f0      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003012:	4b36      	ldr	r3, [pc, #216]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800301a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d02e      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	429a      	cmp	r2, r3
 800302e:	d027      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003030:	4b2e      	ldr	r3, [pc, #184]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003032:	6a1b      	ldr	r3, [r3, #32]
 8003034:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003038:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800303a:	4b2e      	ldr	r3, [pc, #184]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800303c:	2201      	movs	r2, #1
 800303e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003040:	4b2c      	ldr	r3, [pc, #176]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003042:	2200      	movs	r2, #0
 8003044:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003046:	4a29      	ldr	r2, [pc, #164]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f003 0301 	and.w	r3, r3, #1
 8003052:	2b00      	cmp	r3, #0
 8003054:	d014      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003056:	f7fe fb5f 	bl	8001718 <HAL_GetTick>
 800305a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800305c:	e00a      	b.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800305e:	f7fe fb5b 	bl	8001718 <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	f241 3288 	movw	r2, #5000	@ 0x1388
 800306c:	4293      	cmp	r3, r2
 800306e:	d901      	bls.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e036      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003074:	4b1d      	ldr	r3, [pc, #116]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003076:	6a1b      	ldr	r3, [r3, #32]
 8003078:	f003 0302 	and.w	r3, r3, #2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d0ee      	beq.n	800305e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003080:	4b1a      	ldr	r3, [pc, #104]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003082:	6a1b      	ldr	r3, [r3, #32]
 8003084:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	4917      	ldr	r1, [pc, #92]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800308e:	4313      	orrs	r3, r2
 8003090:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003092:	7dfb      	ldrb	r3, [r7, #23]
 8003094:	2b01      	cmp	r3, #1
 8003096:	d105      	bne.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003098:	4b14      	ldr	r3, [pc, #80]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800309a:	69db      	ldr	r3, [r3, #28]
 800309c:	4a13      	ldr	r2, [pc, #76]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800309e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030a2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0302 	and.w	r3, r3, #2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d008      	beq.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030b0:	4b0e      	ldr	r3, [pc, #56]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	490b      	ldr	r1, [pc, #44]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0310 	and.w	r3, r3, #16
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d008      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030ce:	4b07      	ldr	r3, [pc, #28]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	4904      	ldr	r1, [pc, #16]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80030e0:	2300      	movs	r3, #0
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3718      	adds	r7, #24
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	40021000 	.word	0x40021000
 80030f0:	40007000 	.word	0x40007000
 80030f4:	42420440 	.word	0x42420440

080030f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d101      	bne.n	800310a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e041      	b.n	800318e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003110:	b2db      	uxtb	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d106      	bne.n	8003124 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f7fe fa22 	bl	8001568 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2202      	movs	r2, #2
 8003128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	3304      	adds	r3, #4
 8003134:	4619      	mov	r1, r3
 8003136:	4610      	mov	r0, r2
 8003138:	f000 fa5a 	bl	80035f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3708      	adds	r7, #8
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
	...

08003198 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d001      	beq.n	80031b0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e032      	b.n	8003216 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2202      	movs	r2, #2
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a18      	ldr	r2, [pc, #96]	@ (8003220 <HAL_TIM_Base_Start+0x88>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d00e      	beq.n	80031e0 <HAL_TIM_Base_Start+0x48>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031ca:	d009      	beq.n	80031e0 <HAL_TIM_Base_Start+0x48>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a14      	ldr	r2, [pc, #80]	@ (8003224 <HAL_TIM_Base_Start+0x8c>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d004      	beq.n	80031e0 <HAL_TIM_Base_Start+0x48>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a13      	ldr	r2, [pc, #76]	@ (8003228 <HAL_TIM_Base_Start+0x90>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d111      	bne.n	8003204 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f003 0307 	and.w	r3, r3, #7
 80031ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2b06      	cmp	r3, #6
 80031f0:	d010      	beq.n	8003214 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f042 0201 	orr.w	r2, r2, #1
 8003200:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003202:	e007      	b.n	8003214 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f042 0201 	orr.w	r2, r2, #1
 8003212:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3714      	adds	r7, #20
 800321a:	46bd      	mov	sp, r7
 800321c:	bc80      	pop	{r7}
 800321e:	4770      	bx	lr
 8003220:	40012c00 	.word	0x40012c00
 8003224:	40000400 	.word	0x40000400
 8003228:	40000800 	.word	0x40000800

0800322c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e041      	b.n	80032c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d106      	bne.n	8003258 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f839 	bl	80032ca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2202      	movs	r2, #2
 800325c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	3304      	adds	r3, #4
 8003268:	4619      	mov	r1, r3
 800326a:	4610      	mov	r0, r2
 800326c:	f000 f9c0 	bl	80035f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2201      	movs	r2, #1
 800328c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2201      	movs	r2, #1
 80032a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3708      	adds	r7, #8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}

080032ca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80032ca:	b480      	push	{r7}
 80032cc:	b083      	sub	sp, #12
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80032d2:	bf00      	nop
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bc80      	pop	{r7}
 80032da:	4770      	bx	lr

080032dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b086      	sub	sp, #24
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032e8:	2300      	movs	r3, #0
 80032ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d101      	bne.n	80032fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80032f6:	2302      	movs	r3, #2
 80032f8:	e0ae      	b.n	8003458 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2b0c      	cmp	r3, #12
 8003306:	f200 809f 	bhi.w	8003448 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800330a:	a201      	add	r2, pc, #4	@ (adr r2, 8003310 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800330c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003310:	08003345 	.word	0x08003345
 8003314:	08003449 	.word	0x08003449
 8003318:	08003449 	.word	0x08003449
 800331c:	08003449 	.word	0x08003449
 8003320:	08003385 	.word	0x08003385
 8003324:	08003449 	.word	0x08003449
 8003328:	08003449 	.word	0x08003449
 800332c:	08003449 	.word	0x08003449
 8003330:	080033c7 	.word	0x080033c7
 8003334:	08003449 	.word	0x08003449
 8003338:	08003449 	.word	0x08003449
 800333c:	08003449 	.word	0x08003449
 8003340:	08003407 	.word	0x08003407
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68b9      	ldr	r1, [r7, #8]
 800334a:	4618      	mov	r0, r3
 800334c:	f000 f9b2 	bl	80036b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	699a      	ldr	r2, [r3, #24]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f042 0208 	orr.w	r2, r2, #8
 800335e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	699a      	ldr	r2, [r3, #24]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 0204 	bic.w	r2, r2, #4
 800336e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	6999      	ldr	r1, [r3, #24]
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	691a      	ldr	r2, [r3, #16]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	430a      	orrs	r2, r1
 8003380:	619a      	str	r2, [r3, #24]
      break;
 8003382:	e064      	b.n	800344e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68b9      	ldr	r1, [r7, #8]
 800338a:	4618      	mov	r0, r3
 800338c:	f000 f9f8 	bl	8003780 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	699a      	ldr	r2, [r3, #24]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800339e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	699a      	ldr	r2, [r3, #24]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6999      	ldr	r1, [r3, #24]
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	021a      	lsls	r2, r3, #8
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	430a      	orrs	r2, r1
 80033c2:	619a      	str	r2, [r3, #24]
      break;
 80033c4:	e043      	b.n	800344e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68b9      	ldr	r1, [r7, #8]
 80033cc:	4618      	mov	r0, r3
 80033ce:	f000 fa41 	bl	8003854 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	69da      	ldr	r2, [r3, #28]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f042 0208 	orr.w	r2, r2, #8
 80033e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	69da      	ldr	r2, [r3, #28]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 0204 	bic.w	r2, r2, #4
 80033f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	69d9      	ldr	r1, [r3, #28]
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	691a      	ldr	r2, [r3, #16]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	430a      	orrs	r2, r1
 8003402:	61da      	str	r2, [r3, #28]
      break;
 8003404:	e023      	b.n	800344e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	68b9      	ldr	r1, [r7, #8]
 800340c:	4618      	mov	r0, r3
 800340e:	f000 fa8b 	bl	8003928 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	69da      	ldr	r2, [r3, #28]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003420:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	69da      	ldr	r2, [r3, #28]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003430:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	69d9      	ldr	r1, [r3, #28]
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	691b      	ldr	r3, [r3, #16]
 800343c:	021a      	lsls	r2, r3, #8
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	430a      	orrs	r2, r1
 8003444:	61da      	str	r2, [r3, #28]
      break;
 8003446:	e002      	b.n	800344e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	75fb      	strb	r3, [r7, #23]
      break;
 800344c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003456:	7dfb      	ldrb	r3, [r7, #23]
}
 8003458:	4618      	mov	r0, r3
 800345a:	3718      	adds	r7, #24
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
 8003468:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800346a:	2300      	movs	r3, #0
 800346c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003474:	2b01      	cmp	r3, #1
 8003476:	d101      	bne.n	800347c <HAL_TIM_ConfigClockSource+0x1c>
 8003478:	2302      	movs	r3, #2
 800347a:	e0b4      	b.n	80035e6 <HAL_TIM_ConfigClockSource+0x186>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2202      	movs	r2, #2
 8003488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800349a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80034a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68ba      	ldr	r2, [r7, #8]
 80034aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034b4:	d03e      	beq.n	8003534 <HAL_TIM_ConfigClockSource+0xd4>
 80034b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034ba:	f200 8087 	bhi.w	80035cc <HAL_TIM_ConfigClockSource+0x16c>
 80034be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034c2:	f000 8086 	beq.w	80035d2 <HAL_TIM_ConfigClockSource+0x172>
 80034c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034ca:	d87f      	bhi.n	80035cc <HAL_TIM_ConfigClockSource+0x16c>
 80034cc:	2b70      	cmp	r3, #112	@ 0x70
 80034ce:	d01a      	beq.n	8003506 <HAL_TIM_ConfigClockSource+0xa6>
 80034d0:	2b70      	cmp	r3, #112	@ 0x70
 80034d2:	d87b      	bhi.n	80035cc <HAL_TIM_ConfigClockSource+0x16c>
 80034d4:	2b60      	cmp	r3, #96	@ 0x60
 80034d6:	d050      	beq.n	800357a <HAL_TIM_ConfigClockSource+0x11a>
 80034d8:	2b60      	cmp	r3, #96	@ 0x60
 80034da:	d877      	bhi.n	80035cc <HAL_TIM_ConfigClockSource+0x16c>
 80034dc:	2b50      	cmp	r3, #80	@ 0x50
 80034de:	d03c      	beq.n	800355a <HAL_TIM_ConfigClockSource+0xfa>
 80034e0:	2b50      	cmp	r3, #80	@ 0x50
 80034e2:	d873      	bhi.n	80035cc <HAL_TIM_ConfigClockSource+0x16c>
 80034e4:	2b40      	cmp	r3, #64	@ 0x40
 80034e6:	d058      	beq.n	800359a <HAL_TIM_ConfigClockSource+0x13a>
 80034e8:	2b40      	cmp	r3, #64	@ 0x40
 80034ea:	d86f      	bhi.n	80035cc <HAL_TIM_ConfigClockSource+0x16c>
 80034ec:	2b30      	cmp	r3, #48	@ 0x30
 80034ee:	d064      	beq.n	80035ba <HAL_TIM_ConfigClockSource+0x15a>
 80034f0:	2b30      	cmp	r3, #48	@ 0x30
 80034f2:	d86b      	bhi.n	80035cc <HAL_TIM_ConfigClockSource+0x16c>
 80034f4:	2b20      	cmp	r3, #32
 80034f6:	d060      	beq.n	80035ba <HAL_TIM_ConfigClockSource+0x15a>
 80034f8:	2b20      	cmp	r3, #32
 80034fa:	d867      	bhi.n	80035cc <HAL_TIM_ConfigClockSource+0x16c>
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d05c      	beq.n	80035ba <HAL_TIM_ConfigClockSource+0x15a>
 8003500:	2b10      	cmp	r3, #16
 8003502:	d05a      	beq.n	80035ba <HAL_TIM_ConfigClockSource+0x15a>
 8003504:	e062      	b.n	80035cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003516:	f000 facc 	bl	8003ab2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003528:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	68ba      	ldr	r2, [r7, #8]
 8003530:	609a      	str	r2, [r3, #8]
      break;
 8003532:	e04f      	b.n	80035d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003544:	f000 fab5 	bl	8003ab2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689a      	ldr	r2, [r3, #8]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003556:	609a      	str	r2, [r3, #8]
      break;
 8003558:	e03c      	b.n	80035d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003566:	461a      	mov	r2, r3
 8003568:	f000 fa2c 	bl	80039c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2150      	movs	r1, #80	@ 0x50
 8003572:	4618      	mov	r0, r3
 8003574:	f000 fa83 	bl	8003a7e <TIM_ITRx_SetConfig>
      break;
 8003578:	e02c      	b.n	80035d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003586:	461a      	mov	r2, r3
 8003588:	f000 fa4a 	bl	8003a20 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2160      	movs	r1, #96	@ 0x60
 8003592:	4618      	mov	r0, r3
 8003594:	f000 fa73 	bl	8003a7e <TIM_ITRx_SetConfig>
      break;
 8003598:	e01c      	b.n	80035d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035a6:	461a      	mov	r2, r3
 80035a8:	f000 fa0c 	bl	80039c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2140      	movs	r1, #64	@ 0x40
 80035b2:	4618      	mov	r0, r3
 80035b4:	f000 fa63 	bl	8003a7e <TIM_ITRx_SetConfig>
      break;
 80035b8:	e00c      	b.n	80035d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4619      	mov	r1, r3
 80035c4:	4610      	mov	r0, r2
 80035c6:	f000 fa5a 	bl	8003a7e <TIM_ITRx_SetConfig>
      break;
 80035ca:	e003      	b.n	80035d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	73fb      	strb	r3, [r7, #15]
      break;
 80035d0:	e000      	b.n	80035d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80035d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80035e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
	...

080035f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	4a29      	ldr	r2, [pc, #164]	@ (80036a8 <TIM_Base_SetConfig+0xb8>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d00b      	beq.n	8003620 <TIM_Base_SetConfig+0x30>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800360e:	d007      	beq.n	8003620 <TIM_Base_SetConfig+0x30>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4a26      	ldr	r2, [pc, #152]	@ (80036ac <TIM_Base_SetConfig+0xbc>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d003      	beq.n	8003620 <TIM_Base_SetConfig+0x30>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	4a25      	ldr	r2, [pc, #148]	@ (80036b0 <TIM_Base_SetConfig+0xc0>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d108      	bne.n	8003632 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	4313      	orrs	r3, r2
 8003630:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a1c      	ldr	r2, [pc, #112]	@ (80036a8 <TIM_Base_SetConfig+0xb8>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d00b      	beq.n	8003652 <TIM_Base_SetConfig+0x62>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003640:	d007      	beq.n	8003652 <TIM_Base_SetConfig+0x62>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a19      	ldr	r2, [pc, #100]	@ (80036ac <TIM_Base_SetConfig+0xbc>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d003      	beq.n	8003652 <TIM_Base_SetConfig+0x62>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a18      	ldr	r2, [pc, #96]	@ (80036b0 <TIM_Base_SetConfig+0xc0>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d108      	bne.n	8003664 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003658:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	4313      	orrs	r3, r2
 8003662:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	4313      	orrs	r3, r2
 8003670:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	689a      	ldr	r2, [r3, #8]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a07      	ldr	r2, [pc, #28]	@ (80036a8 <TIM_Base_SetConfig+0xb8>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d103      	bne.n	8003698 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	691a      	ldr	r2, [r3, #16]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	615a      	str	r2, [r3, #20]
}
 800369e:	bf00      	nop
 80036a0:	3714      	adds	r7, #20
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bc80      	pop	{r7}
 80036a6:	4770      	bx	lr
 80036a8:	40012c00 	.word	0x40012c00
 80036ac:	40000400 	.word	0x40000400
 80036b0:	40000800 	.word	0x40000800

080036b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b087      	sub	sp, #28
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	f023 0201 	bic.w	r2, r3, #1
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f023 0303 	bic.w	r3, r3, #3
 80036ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	f023 0302 	bic.w	r3, r3, #2
 80036fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	697a      	ldr	r2, [r7, #20]
 8003704:	4313      	orrs	r3, r2
 8003706:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	4a1c      	ldr	r2, [pc, #112]	@ (800377c <TIM_OC1_SetConfig+0xc8>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d10c      	bne.n	800372a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f023 0308 	bic.w	r3, r3, #8
 8003716:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	697a      	ldr	r2, [r7, #20]
 800371e:	4313      	orrs	r3, r2
 8003720:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	f023 0304 	bic.w	r3, r3, #4
 8003728:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a13      	ldr	r2, [pc, #76]	@ (800377c <TIM_OC1_SetConfig+0xc8>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d111      	bne.n	8003756 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003738:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003740:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	4313      	orrs	r3, r2
 800374a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	699b      	ldr	r3, [r3, #24]
 8003750:	693a      	ldr	r2, [r7, #16]
 8003752:	4313      	orrs	r3, r2
 8003754:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	68fa      	ldr	r2, [r7, #12]
 8003760:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685a      	ldr	r2, [r3, #4]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	697a      	ldr	r2, [r7, #20]
 800376e:	621a      	str	r2, [r3, #32]
}
 8003770:	bf00      	nop
 8003772:	371c      	adds	r7, #28
 8003774:	46bd      	mov	sp, r7
 8003776:	bc80      	pop	{r7}
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	40012c00 	.word	0x40012c00

08003780 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003780:	b480      	push	{r7}
 8003782:	b087      	sub	sp, #28
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a1b      	ldr	r3, [r3, #32]
 800378e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a1b      	ldr	r3, [r3, #32]
 8003794:	f023 0210 	bic.w	r2, r3, #16
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	021b      	lsls	r3, r3, #8
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	f023 0320 	bic.w	r3, r3, #32
 80037ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	011b      	lsls	r3, r3, #4
 80037d2:	697a      	ldr	r2, [r7, #20]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a1d      	ldr	r2, [pc, #116]	@ (8003850 <TIM_OC2_SetConfig+0xd0>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d10d      	bne.n	80037fc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	011b      	lsls	r3, r3, #4
 80037ee:	697a      	ldr	r2, [r7, #20]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80037fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	4a14      	ldr	r2, [pc, #80]	@ (8003850 <TIM_OC2_SetConfig+0xd0>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d113      	bne.n	800382c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800380a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003812:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	695b      	ldr	r3, [r3, #20]
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	4313      	orrs	r3, r2
 800381e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	693a      	ldr	r2, [r7, #16]
 8003828:	4313      	orrs	r3, r2
 800382a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	68fa      	ldr	r2, [r7, #12]
 8003836:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	685a      	ldr	r2, [r3, #4]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	697a      	ldr	r2, [r7, #20]
 8003844:	621a      	str	r2, [r3, #32]
}
 8003846:	bf00      	nop
 8003848:	371c      	adds	r7, #28
 800384a:	46bd      	mov	sp, r7
 800384c:	bc80      	pop	{r7}
 800384e:	4770      	bx	lr
 8003850:	40012c00 	.word	0x40012c00

08003854 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003854:	b480      	push	{r7}
 8003856:	b087      	sub	sp, #28
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a1b      	ldr	r3, [r3, #32]
 8003862:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a1b      	ldr	r3, [r3, #32]
 8003868:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	69db      	ldr	r3, [r3, #28]
 800387a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f023 0303 	bic.w	r3, r3, #3
 800388a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	4313      	orrs	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800389c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	021b      	lsls	r3, r3, #8
 80038a4:	697a      	ldr	r2, [r7, #20]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a1d      	ldr	r2, [pc, #116]	@ (8003924 <TIM_OC3_SetConfig+0xd0>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d10d      	bne.n	80038ce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80038b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	021b      	lsls	r3, r3, #8
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80038cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a14      	ldr	r2, [pc, #80]	@ (8003924 <TIM_OC3_SetConfig+0xd0>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d113      	bne.n	80038fe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80038dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80038e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	011b      	lsls	r3, r3, #4
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	011b      	lsls	r3, r3, #4
 80038f8:	693a      	ldr	r2, [r7, #16]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685a      	ldr	r2, [r3, #4]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	697a      	ldr	r2, [r7, #20]
 8003916:	621a      	str	r2, [r3, #32]
}
 8003918:	bf00      	nop
 800391a:	371c      	adds	r7, #28
 800391c:	46bd      	mov	sp, r7
 800391e:	bc80      	pop	{r7}
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	40012c00 	.word	0x40012c00

08003928 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003928:	b480      	push	{r7}
 800392a:	b087      	sub	sp, #28
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a1b      	ldr	r3, [r3, #32]
 8003936:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a1b      	ldr	r3, [r3, #32]
 800393c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	69db      	ldr	r3, [r3, #28]
 800394e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800395e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	021b      	lsls	r3, r3, #8
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	4313      	orrs	r3, r2
 800396a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003972:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	031b      	lsls	r3, r3, #12
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	4313      	orrs	r3, r2
 800397e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a0f      	ldr	r2, [pc, #60]	@ (80039c0 <TIM_OC4_SetConfig+0x98>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d109      	bne.n	800399c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800398e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	019b      	lsls	r3, r3, #6
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	4313      	orrs	r3, r2
 800399a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	697a      	ldr	r2, [r7, #20]
 80039a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	68fa      	ldr	r2, [r7, #12]
 80039a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685a      	ldr	r2, [r3, #4]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	693a      	ldr	r2, [r7, #16]
 80039b4:	621a      	str	r2, [r3, #32]
}
 80039b6:	bf00      	nop
 80039b8:	371c      	adds	r7, #28
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bc80      	pop	{r7}
 80039be:	4770      	bx	lr
 80039c0:	40012c00 	.word	0x40012c00

080039c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b087      	sub	sp, #28
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6a1b      	ldr	r3, [r3, #32]
 80039d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6a1b      	ldr	r3, [r3, #32]
 80039da:	f023 0201 	bic.w	r2, r3, #1
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	699b      	ldr	r3, [r3, #24]
 80039e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	f023 030a 	bic.w	r3, r3, #10
 8003a00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	693a      	ldr	r2, [r7, #16]
 8003a0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	621a      	str	r2, [r3, #32]
}
 8003a16:	bf00      	nop
 8003a18:	371c      	adds	r7, #28
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bc80      	pop	{r7}
 8003a1e:	4770      	bx	lr

08003a20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b087      	sub	sp, #28
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6a1b      	ldr	r3, [r3, #32]
 8003a30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	f023 0210 	bic.w	r2, r3, #16
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003a4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	031b      	lsls	r3, r3, #12
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003a5c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	011b      	lsls	r3, r3, #4
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	697a      	ldr	r2, [r7, #20]
 8003a72:	621a      	str	r2, [r3, #32]
}
 8003a74:	bf00      	nop
 8003a76:	371c      	adds	r7, #28
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bc80      	pop	{r7}
 8003a7c:	4770      	bx	lr

08003a7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b085      	sub	sp, #20
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
 8003a86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a96:	683a      	ldr	r2, [r7, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	f043 0307 	orr.w	r3, r3, #7
 8003aa0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	609a      	str	r2, [r3, #8]
}
 8003aa8:	bf00      	nop
 8003aaa:	3714      	adds	r7, #20
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bc80      	pop	{r7}
 8003ab0:	4770      	bx	lr

08003ab2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	b087      	sub	sp, #28
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	60f8      	str	r0, [r7, #12]
 8003aba:	60b9      	str	r1, [r7, #8]
 8003abc:	607a      	str	r2, [r7, #4]
 8003abe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003acc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	021a      	lsls	r2, r3, #8
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	609a      	str	r2, [r3, #8]
}
 8003ae6:	bf00      	nop
 8003ae8:	371c      	adds	r7, #28
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bc80      	pop	{r7}
 8003aee:	4770      	bx	lr

08003af0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b085      	sub	sp, #20
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d101      	bne.n	8003b08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b04:	2302      	movs	r3, #2
 8003b06:	e046      	b.n	8003b96 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2202      	movs	r2, #2
 8003b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68fa      	ldr	r2, [r7, #12]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a16      	ldr	r2, [pc, #88]	@ (8003ba0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d00e      	beq.n	8003b6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b54:	d009      	beq.n	8003b6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a12      	ldr	r2, [pc, #72]	@ (8003ba4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d004      	beq.n	8003b6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a10      	ldr	r2, [pc, #64]	@ (8003ba8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d10c      	bne.n	8003b84 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3714      	adds	r7, #20
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bc80      	pop	{r7}
 8003b9e:	4770      	bx	lr
 8003ba0:	40012c00 	.word	0x40012c00
 8003ba4:	40000400 	.word	0x40000400
 8003ba8:	40000800 	.word	0x40000800

08003bac <memset>:
 8003bac:	4603      	mov	r3, r0
 8003bae:	4402      	add	r2, r0
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d100      	bne.n	8003bb6 <memset+0xa>
 8003bb4:	4770      	bx	lr
 8003bb6:	f803 1b01 	strb.w	r1, [r3], #1
 8003bba:	e7f9      	b.n	8003bb0 <memset+0x4>

08003bbc <__libc_init_array>:
 8003bbc:	b570      	push	{r4, r5, r6, lr}
 8003bbe:	2600      	movs	r6, #0
 8003bc0:	4d0c      	ldr	r5, [pc, #48]	@ (8003bf4 <__libc_init_array+0x38>)
 8003bc2:	4c0d      	ldr	r4, [pc, #52]	@ (8003bf8 <__libc_init_array+0x3c>)
 8003bc4:	1b64      	subs	r4, r4, r5
 8003bc6:	10a4      	asrs	r4, r4, #2
 8003bc8:	42a6      	cmp	r6, r4
 8003bca:	d109      	bne.n	8003be0 <__libc_init_array+0x24>
 8003bcc:	f000 fff0 	bl	8004bb0 <_init>
 8003bd0:	2600      	movs	r6, #0
 8003bd2:	4d0a      	ldr	r5, [pc, #40]	@ (8003bfc <__libc_init_array+0x40>)
 8003bd4:	4c0a      	ldr	r4, [pc, #40]	@ (8003c00 <__libc_init_array+0x44>)
 8003bd6:	1b64      	subs	r4, r4, r5
 8003bd8:	10a4      	asrs	r4, r4, #2
 8003bda:	42a6      	cmp	r6, r4
 8003bdc:	d105      	bne.n	8003bea <__libc_init_array+0x2e>
 8003bde:	bd70      	pop	{r4, r5, r6, pc}
 8003be0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003be4:	4798      	blx	r3
 8003be6:	3601      	adds	r6, #1
 8003be8:	e7ee      	b.n	8003bc8 <__libc_init_array+0xc>
 8003bea:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bee:	4798      	blx	r3
 8003bf0:	3601      	adds	r6, #1
 8003bf2:	e7f2      	b.n	8003bda <__libc_init_array+0x1e>
 8003bf4:	08004dc8 	.word	0x08004dc8
 8003bf8:	08004dc8 	.word	0x08004dc8
 8003bfc:	08004dc8 	.word	0x08004dc8
 8003c00:	08004dcc 	.word	0x08004dcc

08003c04 <cos>:
 8003c04:	b530      	push	{r4, r5, lr}
 8003c06:	4d20      	ldr	r5, [pc, #128]	@ (8003c88 <cos+0x84>)
 8003c08:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8003c0c:	42ac      	cmp	r4, r5
 8003c0e:	4602      	mov	r2, r0
 8003c10:	460b      	mov	r3, r1
 8003c12:	b087      	sub	sp, #28
 8003c14:	d806      	bhi.n	8003c24 <cos+0x20>
 8003c16:	2200      	movs	r2, #0
 8003c18:	2300      	movs	r3, #0
 8003c1a:	b007      	add	sp, #28
 8003c1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003c20:	f000 b836 	b.w	8003c90 <__kernel_cos>
 8003c24:	4d19      	ldr	r5, [pc, #100]	@ (8003c8c <cos+0x88>)
 8003c26:	42ac      	cmp	r4, r5
 8003c28:	d903      	bls.n	8003c32 <cos+0x2e>
 8003c2a:	f7fc fbbf 	bl	80003ac <__aeabi_dsub>
 8003c2e:	b007      	add	sp, #28
 8003c30:	bd30      	pop	{r4, r5, pc}
 8003c32:	aa02      	add	r2, sp, #8
 8003c34:	f000 f9a4 	bl	8003f80 <__ieee754_rem_pio2>
 8003c38:	f000 0003 	and.w	r0, r0, #3
 8003c3c:	2801      	cmp	r0, #1
 8003c3e:	d009      	beq.n	8003c54 <cos+0x50>
 8003c40:	2802      	cmp	r0, #2
 8003c42:	d011      	beq.n	8003c68 <cos+0x64>
 8003c44:	b9b8      	cbnz	r0, 8003c76 <cos+0x72>
 8003c46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c4e:	f000 f81f 	bl	8003c90 <__kernel_cos>
 8003c52:	e7ec      	b.n	8003c2e <cos+0x2a>
 8003c54:	9000      	str	r0, [sp, #0]
 8003c56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c5e:	f000 f8d7 	bl	8003e10 <__kernel_sin>
 8003c62:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 8003c66:	e7e2      	b.n	8003c2e <cos+0x2a>
 8003c68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c70:	f000 f80e 	bl	8003c90 <__kernel_cos>
 8003c74:	e7f5      	b.n	8003c62 <cos+0x5e>
 8003c76:	2301      	movs	r3, #1
 8003c78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c82:	f000 f8c5 	bl	8003e10 <__kernel_sin>
 8003c86:	e7d2      	b.n	8003c2e <cos+0x2a>
 8003c88:	3fe921fb 	.word	0x3fe921fb
 8003c8c:	7fefffff 	.word	0x7fefffff

08003c90 <__kernel_cos>:
 8003c90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c94:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8003c98:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8003c9c:	4680      	mov	r8, r0
 8003c9e:	4689      	mov	r9, r1
 8003ca0:	e9cd 2300 	strd	r2, r3, [sp]
 8003ca4:	d204      	bcs.n	8003cb0 <__kernel_cos+0x20>
 8003ca6:	f7fc fdc1 	bl	800082c <__aeabi_d2iz>
 8003caa:	2800      	cmp	r0, #0
 8003cac:	f000 8086 	beq.w	8003dbc <__kernel_cos+0x12c>
 8003cb0:	4642      	mov	r2, r8
 8003cb2:	464b      	mov	r3, r9
 8003cb4:	4640      	mov	r0, r8
 8003cb6:	4649      	mov	r1, r9
 8003cb8:	f7fc fa4a 	bl	8000150 <__aeabi_dmul>
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	4b4e      	ldr	r3, [pc, #312]	@ (8003df8 <__kernel_cos+0x168>)
 8003cc0:	4604      	mov	r4, r0
 8003cc2:	460d      	mov	r5, r1
 8003cc4:	f7fc fa44 	bl	8000150 <__aeabi_dmul>
 8003cc8:	a33f      	add	r3, pc, #252	@ (adr r3, 8003dc8 <__kernel_cos+0x138>)
 8003cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cce:	4682      	mov	sl, r0
 8003cd0:	468b      	mov	fp, r1
 8003cd2:	4620      	mov	r0, r4
 8003cd4:	4629      	mov	r1, r5
 8003cd6:	f7fc fa3b 	bl	8000150 <__aeabi_dmul>
 8003cda:	a33d      	add	r3, pc, #244	@ (adr r3, 8003dd0 <__kernel_cos+0x140>)
 8003cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce0:	f7fc fb66 	bl	80003b0 <__adddf3>
 8003ce4:	4622      	mov	r2, r4
 8003ce6:	462b      	mov	r3, r5
 8003ce8:	f7fc fa32 	bl	8000150 <__aeabi_dmul>
 8003cec:	a33a      	add	r3, pc, #232	@ (adr r3, 8003dd8 <__kernel_cos+0x148>)
 8003cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf2:	f7fc fb5b 	bl	80003ac <__aeabi_dsub>
 8003cf6:	4622      	mov	r2, r4
 8003cf8:	462b      	mov	r3, r5
 8003cfa:	f7fc fa29 	bl	8000150 <__aeabi_dmul>
 8003cfe:	a338      	add	r3, pc, #224	@ (adr r3, 8003de0 <__kernel_cos+0x150>)
 8003d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d04:	f7fc fb54 	bl	80003b0 <__adddf3>
 8003d08:	4622      	mov	r2, r4
 8003d0a:	462b      	mov	r3, r5
 8003d0c:	f7fc fa20 	bl	8000150 <__aeabi_dmul>
 8003d10:	a335      	add	r3, pc, #212	@ (adr r3, 8003de8 <__kernel_cos+0x158>)
 8003d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d16:	f7fc fb49 	bl	80003ac <__aeabi_dsub>
 8003d1a:	4622      	mov	r2, r4
 8003d1c:	462b      	mov	r3, r5
 8003d1e:	f7fc fa17 	bl	8000150 <__aeabi_dmul>
 8003d22:	a333      	add	r3, pc, #204	@ (adr r3, 8003df0 <__kernel_cos+0x160>)
 8003d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d28:	f7fc fb42 	bl	80003b0 <__adddf3>
 8003d2c:	4622      	mov	r2, r4
 8003d2e:	462b      	mov	r3, r5
 8003d30:	f7fc fa0e 	bl	8000150 <__aeabi_dmul>
 8003d34:	4622      	mov	r2, r4
 8003d36:	462b      	mov	r3, r5
 8003d38:	f7fc fa0a 	bl	8000150 <__aeabi_dmul>
 8003d3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003d40:	4604      	mov	r4, r0
 8003d42:	460d      	mov	r5, r1
 8003d44:	4640      	mov	r0, r8
 8003d46:	4649      	mov	r1, r9
 8003d48:	f7fc fa02 	bl	8000150 <__aeabi_dmul>
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	4602      	mov	r2, r0
 8003d50:	4629      	mov	r1, r5
 8003d52:	4620      	mov	r0, r4
 8003d54:	f7fc fb2a 	bl	80003ac <__aeabi_dsub>
 8003d58:	4b28      	ldr	r3, [pc, #160]	@ (8003dfc <__kernel_cos+0x16c>)
 8003d5a:	4680      	mov	r8, r0
 8003d5c:	429e      	cmp	r6, r3
 8003d5e:	4689      	mov	r9, r1
 8003d60:	d80e      	bhi.n	8003d80 <__kernel_cos+0xf0>
 8003d62:	4602      	mov	r2, r0
 8003d64:	460b      	mov	r3, r1
 8003d66:	4650      	mov	r0, sl
 8003d68:	4659      	mov	r1, fp
 8003d6a:	f7fc fb1f 	bl	80003ac <__aeabi_dsub>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	2000      	movs	r0, #0
 8003d72:	460b      	mov	r3, r1
 8003d74:	4922      	ldr	r1, [pc, #136]	@ (8003e00 <__kernel_cos+0x170>)
 8003d76:	f7fc fb19 	bl	80003ac <__aeabi_dsub>
 8003d7a:	b003      	add	sp, #12
 8003d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d80:	2400      	movs	r4, #0
 8003d82:	4b20      	ldr	r3, [pc, #128]	@ (8003e04 <__kernel_cos+0x174>)
 8003d84:	4622      	mov	r2, r4
 8003d86:	429e      	cmp	r6, r3
 8003d88:	bf8c      	ite	hi
 8003d8a:	4d1f      	ldrhi	r5, [pc, #124]	@ (8003e08 <__kernel_cos+0x178>)
 8003d8c:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 8003d90:	462b      	mov	r3, r5
 8003d92:	2000      	movs	r0, #0
 8003d94:	491a      	ldr	r1, [pc, #104]	@ (8003e00 <__kernel_cos+0x170>)
 8003d96:	f7fc fb09 	bl	80003ac <__aeabi_dsub>
 8003d9a:	4622      	mov	r2, r4
 8003d9c:	4606      	mov	r6, r0
 8003d9e:	460f      	mov	r7, r1
 8003da0:	462b      	mov	r3, r5
 8003da2:	4650      	mov	r0, sl
 8003da4:	4659      	mov	r1, fp
 8003da6:	f7fc fb01 	bl	80003ac <__aeabi_dsub>
 8003daa:	4642      	mov	r2, r8
 8003dac:	464b      	mov	r3, r9
 8003dae:	f7fc fafd 	bl	80003ac <__aeabi_dsub>
 8003db2:	4602      	mov	r2, r0
 8003db4:	460b      	mov	r3, r1
 8003db6:	4630      	mov	r0, r6
 8003db8:	4639      	mov	r1, r7
 8003dba:	e7dc      	b.n	8003d76 <__kernel_cos+0xe6>
 8003dbc:	2000      	movs	r0, #0
 8003dbe:	4910      	ldr	r1, [pc, #64]	@ (8003e00 <__kernel_cos+0x170>)
 8003dc0:	e7db      	b.n	8003d7a <__kernel_cos+0xea>
 8003dc2:	bf00      	nop
 8003dc4:	f3af 8000 	nop.w
 8003dc8:	be8838d4 	.word	0xbe8838d4
 8003dcc:	bda8fae9 	.word	0xbda8fae9
 8003dd0:	bdb4b1c4 	.word	0xbdb4b1c4
 8003dd4:	3e21ee9e 	.word	0x3e21ee9e
 8003dd8:	809c52ad 	.word	0x809c52ad
 8003ddc:	3e927e4f 	.word	0x3e927e4f
 8003de0:	19cb1590 	.word	0x19cb1590
 8003de4:	3efa01a0 	.word	0x3efa01a0
 8003de8:	16c15177 	.word	0x16c15177
 8003dec:	3f56c16c 	.word	0x3f56c16c
 8003df0:	5555554c 	.word	0x5555554c
 8003df4:	3fa55555 	.word	0x3fa55555
 8003df8:	3fe00000 	.word	0x3fe00000
 8003dfc:	3fd33332 	.word	0x3fd33332
 8003e00:	3ff00000 	.word	0x3ff00000
 8003e04:	3fe90000 	.word	0x3fe90000
 8003e08:	3fd20000 	.word	0x3fd20000
 8003e0c:	00000000 	.word	0x00000000

08003e10 <__kernel_sin>:
 8003e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e14:	461f      	mov	r7, r3
 8003e16:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003e1a:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8003e1e:	4604      	mov	r4, r0
 8003e20:	460d      	mov	r5, r1
 8003e22:	4616      	mov	r6, r2
 8003e24:	b085      	sub	sp, #20
 8003e26:	d203      	bcs.n	8003e30 <__kernel_sin+0x20>
 8003e28:	f7fc fd00 	bl	800082c <__aeabi_d2iz>
 8003e2c:	2800      	cmp	r0, #0
 8003e2e:	d051      	beq.n	8003ed4 <__kernel_sin+0xc4>
 8003e30:	4622      	mov	r2, r4
 8003e32:	462b      	mov	r3, r5
 8003e34:	4620      	mov	r0, r4
 8003e36:	4629      	mov	r1, r5
 8003e38:	f7fc f98a 	bl	8000150 <__aeabi_dmul>
 8003e3c:	4682      	mov	sl, r0
 8003e3e:	468b      	mov	fp, r1
 8003e40:	4602      	mov	r2, r0
 8003e42:	460b      	mov	r3, r1
 8003e44:	4620      	mov	r0, r4
 8003e46:	4629      	mov	r1, r5
 8003e48:	f7fc f982 	bl	8000150 <__aeabi_dmul>
 8003e4c:	a33e      	add	r3, pc, #248	@ (adr r3, 8003f48 <__kernel_sin+0x138>)
 8003e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e52:	4680      	mov	r8, r0
 8003e54:	4689      	mov	r9, r1
 8003e56:	4650      	mov	r0, sl
 8003e58:	4659      	mov	r1, fp
 8003e5a:	f7fc f979 	bl	8000150 <__aeabi_dmul>
 8003e5e:	a33c      	add	r3, pc, #240	@ (adr r3, 8003f50 <__kernel_sin+0x140>)
 8003e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e64:	f7fc faa2 	bl	80003ac <__aeabi_dsub>
 8003e68:	4652      	mov	r2, sl
 8003e6a:	465b      	mov	r3, fp
 8003e6c:	f7fc f970 	bl	8000150 <__aeabi_dmul>
 8003e70:	a339      	add	r3, pc, #228	@ (adr r3, 8003f58 <__kernel_sin+0x148>)
 8003e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e76:	f7fc fa9b 	bl	80003b0 <__adddf3>
 8003e7a:	4652      	mov	r2, sl
 8003e7c:	465b      	mov	r3, fp
 8003e7e:	f7fc f967 	bl	8000150 <__aeabi_dmul>
 8003e82:	a337      	add	r3, pc, #220	@ (adr r3, 8003f60 <__kernel_sin+0x150>)
 8003e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e88:	f7fc fa90 	bl	80003ac <__aeabi_dsub>
 8003e8c:	4652      	mov	r2, sl
 8003e8e:	465b      	mov	r3, fp
 8003e90:	f7fc f95e 	bl	8000150 <__aeabi_dmul>
 8003e94:	a334      	add	r3, pc, #208	@ (adr r3, 8003f68 <__kernel_sin+0x158>)
 8003e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e9a:	f7fc fa89 	bl	80003b0 <__adddf3>
 8003e9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003ea0:	e9cd 0100 	strd	r0, r1, [sp]
 8003ea4:	b9db      	cbnz	r3, 8003ede <__kernel_sin+0xce>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	4650      	mov	r0, sl
 8003eac:	4659      	mov	r1, fp
 8003eae:	f7fc f94f 	bl	8000150 <__aeabi_dmul>
 8003eb2:	a32f      	add	r3, pc, #188	@ (adr r3, 8003f70 <__kernel_sin+0x160>)
 8003eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eb8:	f7fc fa78 	bl	80003ac <__aeabi_dsub>
 8003ebc:	4642      	mov	r2, r8
 8003ebe:	464b      	mov	r3, r9
 8003ec0:	f7fc f946 	bl	8000150 <__aeabi_dmul>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	4620      	mov	r0, r4
 8003eca:	4629      	mov	r1, r5
 8003ecc:	f7fc fa70 	bl	80003b0 <__adddf3>
 8003ed0:	4604      	mov	r4, r0
 8003ed2:	460d      	mov	r5, r1
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	4629      	mov	r1, r5
 8003ed8:	b005      	add	sp, #20
 8003eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ede:	2200      	movs	r2, #0
 8003ee0:	4630      	mov	r0, r6
 8003ee2:	4639      	mov	r1, r7
 8003ee4:	4b24      	ldr	r3, [pc, #144]	@ (8003f78 <__kernel_sin+0x168>)
 8003ee6:	f7fc f933 	bl	8000150 <__aeabi_dmul>
 8003eea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003eee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ef2:	4640      	mov	r0, r8
 8003ef4:	4649      	mov	r1, r9
 8003ef6:	f7fc f92b 	bl	8000150 <__aeabi_dmul>
 8003efa:	4602      	mov	r2, r0
 8003efc:	460b      	mov	r3, r1
 8003efe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f02:	f7fc fa53 	bl	80003ac <__aeabi_dsub>
 8003f06:	4652      	mov	r2, sl
 8003f08:	465b      	mov	r3, fp
 8003f0a:	f7fc f921 	bl	8000150 <__aeabi_dmul>
 8003f0e:	4632      	mov	r2, r6
 8003f10:	463b      	mov	r3, r7
 8003f12:	f7fc fa4b 	bl	80003ac <__aeabi_dsub>
 8003f16:	a316      	add	r3, pc, #88	@ (adr r3, 8003f70 <__kernel_sin+0x160>)
 8003f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f1c:	4606      	mov	r6, r0
 8003f1e:	460f      	mov	r7, r1
 8003f20:	4640      	mov	r0, r8
 8003f22:	4649      	mov	r1, r9
 8003f24:	f7fc f914 	bl	8000150 <__aeabi_dmul>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	4630      	mov	r0, r6
 8003f2e:	4639      	mov	r1, r7
 8003f30:	f7fc fa3e 	bl	80003b0 <__adddf3>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	4620      	mov	r0, r4
 8003f3a:	4629      	mov	r1, r5
 8003f3c:	f7fc fa36 	bl	80003ac <__aeabi_dsub>
 8003f40:	e7c6      	b.n	8003ed0 <__kernel_sin+0xc0>
 8003f42:	bf00      	nop
 8003f44:	f3af 8000 	nop.w
 8003f48:	5acfd57c 	.word	0x5acfd57c
 8003f4c:	3de5d93a 	.word	0x3de5d93a
 8003f50:	8a2b9ceb 	.word	0x8a2b9ceb
 8003f54:	3e5ae5e6 	.word	0x3e5ae5e6
 8003f58:	57b1fe7d 	.word	0x57b1fe7d
 8003f5c:	3ec71de3 	.word	0x3ec71de3
 8003f60:	19c161d5 	.word	0x19c161d5
 8003f64:	3f2a01a0 	.word	0x3f2a01a0
 8003f68:	1110f8a6 	.word	0x1110f8a6
 8003f6c:	3f811111 	.word	0x3f811111
 8003f70:	55555549 	.word	0x55555549
 8003f74:	3fc55555 	.word	0x3fc55555
 8003f78:	3fe00000 	.word	0x3fe00000
 8003f7c:	00000000 	.word	0x00000000

08003f80 <__ieee754_rem_pio2>:
 8003f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f84:	4bc4      	ldr	r3, [pc, #784]	@ (8004298 <__ieee754_rem_pio2+0x318>)
 8003f86:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 8003f8a:	b08d      	sub	sp, #52	@ 0x34
 8003f8c:	4598      	cmp	r8, r3
 8003f8e:	4606      	mov	r6, r0
 8003f90:	460f      	mov	r7, r1
 8003f92:	4614      	mov	r4, r2
 8003f94:	9104      	str	r1, [sp, #16]
 8003f96:	d807      	bhi.n	8003fa8 <__ieee754_rem_pio2+0x28>
 8003f98:	e9c2 6700 	strd	r6, r7, [r2]
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8003fa4:	2500      	movs	r5, #0
 8003fa6:	e026      	b.n	8003ff6 <__ieee754_rem_pio2+0x76>
 8003fa8:	4bbc      	ldr	r3, [pc, #752]	@ (800429c <__ieee754_rem_pio2+0x31c>)
 8003faa:	4598      	cmp	r8, r3
 8003fac:	d876      	bhi.n	800409c <__ieee754_rem_pio2+0x11c>
 8003fae:	9b04      	ldr	r3, [sp, #16]
 8003fb0:	4dbb      	ldr	r5, [pc, #748]	@ (80042a0 <__ieee754_rem_pio2+0x320>)
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	a3aa      	add	r3, pc, #680	@ (adr r3, 8004260 <__ieee754_rem_pio2+0x2e0>)
 8003fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fba:	dd38      	ble.n	800402e <__ieee754_rem_pio2+0xae>
 8003fbc:	f7fc f9f6 	bl	80003ac <__aeabi_dsub>
 8003fc0:	45a8      	cmp	r8, r5
 8003fc2:	4606      	mov	r6, r0
 8003fc4:	460f      	mov	r7, r1
 8003fc6:	d01a      	beq.n	8003ffe <__ieee754_rem_pio2+0x7e>
 8003fc8:	a3a7      	add	r3, pc, #668	@ (adr r3, 8004268 <__ieee754_rem_pio2+0x2e8>)
 8003fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fce:	f7fc f9ed 	bl	80003ac <__aeabi_dsub>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	4680      	mov	r8, r0
 8003fd8:	4689      	mov	r9, r1
 8003fda:	4630      	mov	r0, r6
 8003fdc:	4639      	mov	r1, r7
 8003fde:	f7fc f9e5 	bl	80003ac <__aeabi_dsub>
 8003fe2:	a3a1      	add	r3, pc, #644	@ (adr r3, 8004268 <__ieee754_rem_pio2+0x2e8>)
 8003fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe8:	f7fc f9e0 	bl	80003ac <__aeabi_dsub>
 8003fec:	2501      	movs	r5, #1
 8003fee:	e9c4 8900 	strd	r8, r9, [r4]
 8003ff2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003ff6:	4628      	mov	r0, r5
 8003ff8:	b00d      	add	sp, #52	@ 0x34
 8003ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ffe:	a39c      	add	r3, pc, #624	@ (adr r3, 8004270 <__ieee754_rem_pio2+0x2f0>)
 8004000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004004:	f7fc f9d2 	bl	80003ac <__aeabi_dsub>
 8004008:	a39b      	add	r3, pc, #620	@ (adr r3, 8004278 <__ieee754_rem_pio2+0x2f8>)
 800400a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800400e:	4606      	mov	r6, r0
 8004010:	460f      	mov	r7, r1
 8004012:	f7fc f9cb 	bl	80003ac <__aeabi_dsub>
 8004016:	4602      	mov	r2, r0
 8004018:	460b      	mov	r3, r1
 800401a:	4680      	mov	r8, r0
 800401c:	4689      	mov	r9, r1
 800401e:	4630      	mov	r0, r6
 8004020:	4639      	mov	r1, r7
 8004022:	f7fc f9c3 	bl	80003ac <__aeabi_dsub>
 8004026:	a394      	add	r3, pc, #592	@ (adr r3, 8004278 <__ieee754_rem_pio2+0x2f8>)
 8004028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800402c:	e7dc      	b.n	8003fe8 <__ieee754_rem_pio2+0x68>
 800402e:	f7fc f9bf 	bl	80003b0 <__adddf3>
 8004032:	45a8      	cmp	r8, r5
 8004034:	4606      	mov	r6, r0
 8004036:	460f      	mov	r7, r1
 8004038:	d018      	beq.n	800406c <__ieee754_rem_pio2+0xec>
 800403a:	a38b      	add	r3, pc, #556	@ (adr r3, 8004268 <__ieee754_rem_pio2+0x2e8>)
 800403c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004040:	f7fc f9b6 	bl	80003b0 <__adddf3>
 8004044:	4602      	mov	r2, r0
 8004046:	460b      	mov	r3, r1
 8004048:	4680      	mov	r8, r0
 800404a:	4689      	mov	r9, r1
 800404c:	4630      	mov	r0, r6
 800404e:	4639      	mov	r1, r7
 8004050:	f7fc f9ac 	bl	80003ac <__aeabi_dsub>
 8004054:	a384      	add	r3, pc, #528	@ (adr r3, 8004268 <__ieee754_rem_pio2+0x2e8>)
 8004056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800405a:	f7fc f9a9 	bl	80003b0 <__adddf3>
 800405e:	f04f 35ff 	mov.w	r5, #4294967295
 8004062:	e9c4 8900 	strd	r8, r9, [r4]
 8004066:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800406a:	e7c4      	b.n	8003ff6 <__ieee754_rem_pio2+0x76>
 800406c:	a380      	add	r3, pc, #512	@ (adr r3, 8004270 <__ieee754_rem_pio2+0x2f0>)
 800406e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004072:	f7fc f99d 	bl	80003b0 <__adddf3>
 8004076:	a380      	add	r3, pc, #512	@ (adr r3, 8004278 <__ieee754_rem_pio2+0x2f8>)
 8004078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800407c:	4606      	mov	r6, r0
 800407e:	460f      	mov	r7, r1
 8004080:	f7fc f996 	bl	80003b0 <__adddf3>
 8004084:	4602      	mov	r2, r0
 8004086:	460b      	mov	r3, r1
 8004088:	4680      	mov	r8, r0
 800408a:	4689      	mov	r9, r1
 800408c:	4630      	mov	r0, r6
 800408e:	4639      	mov	r1, r7
 8004090:	f7fc f98c 	bl	80003ac <__aeabi_dsub>
 8004094:	a378      	add	r3, pc, #480	@ (adr r3, 8004278 <__ieee754_rem_pio2+0x2f8>)
 8004096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800409a:	e7de      	b.n	800405a <__ieee754_rem_pio2+0xda>
 800409c:	4b81      	ldr	r3, [pc, #516]	@ (80042a4 <__ieee754_rem_pio2+0x324>)
 800409e:	4598      	cmp	r8, r3
 80040a0:	f200 80cf 	bhi.w	8004242 <__ieee754_rem_pio2+0x2c2>
 80040a4:	f000 f962 	bl	800436c <fabs>
 80040a8:	a375      	add	r3, pc, #468	@ (adr r3, 8004280 <__ieee754_rem_pio2+0x300>)
 80040aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ae:	4606      	mov	r6, r0
 80040b0:	460f      	mov	r7, r1
 80040b2:	f7fc f84d 	bl	8000150 <__aeabi_dmul>
 80040b6:	2200      	movs	r2, #0
 80040b8:	4b7b      	ldr	r3, [pc, #492]	@ (80042a8 <__ieee754_rem_pio2+0x328>)
 80040ba:	f7fc f979 	bl	80003b0 <__adddf3>
 80040be:	f7fc fbb5 	bl	800082c <__aeabi_d2iz>
 80040c2:	4605      	mov	r5, r0
 80040c4:	f7fc fac0 	bl	8000648 <__aeabi_i2d>
 80040c8:	4602      	mov	r2, r0
 80040ca:	460b      	mov	r3, r1
 80040cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80040d0:	a363      	add	r3, pc, #396	@ (adr r3, 8004260 <__ieee754_rem_pio2+0x2e0>)
 80040d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d6:	f7fc f83b 	bl	8000150 <__aeabi_dmul>
 80040da:	4602      	mov	r2, r0
 80040dc:	460b      	mov	r3, r1
 80040de:	4630      	mov	r0, r6
 80040e0:	4639      	mov	r1, r7
 80040e2:	f7fc f963 	bl	80003ac <__aeabi_dsub>
 80040e6:	a360      	add	r3, pc, #384	@ (adr r3, 8004268 <__ieee754_rem_pio2+0x2e8>)
 80040e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ec:	4682      	mov	sl, r0
 80040ee:	468b      	mov	fp, r1
 80040f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80040f4:	f7fc f82c 	bl	8000150 <__aeabi_dmul>
 80040f8:	2d1f      	cmp	r5, #31
 80040fa:	4606      	mov	r6, r0
 80040fc:	460f      	mov	r7, r1
 80040fe:	dc0c      	bgt.n	800411a <__ieee754_rem_pio2+0x19a>
 8004100:	4b6a      	ldr	r3, [pc, #424]	@ (80042ac <__ieee754_rem_pio2+0x32c>)
 8004102:	1e6a      	subs	r2, r5, #1
 8004104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004108:	4543      	cmp	r3, r8
 800410a:	d006      	beq.n	800411a <__ieee754_rem_pio2+0x19a>
 800410c:	4632      	mov	r2, r6
 800410e:	463b      	mov	r3, r7
 8004110:	4650      	mov	r0, sl
 8004112:	4659      	mov	r1, fp
 8004114:	f7fc f94a 	bl	80003ac <__aeabi_dsub>
 8004118:	e00e      	b.n	8004138 <__ieee754_rem_pio2+0x1b8>
 800411a:	463b      	mov	r3, r7
 800411c:	4632      	mov	r2, r6
 800411e:	4650      	mov	r0, sl
 8004120:	4659      	mov	r1, fp
 8004122:	f7fc f943 	bl	80003ac <__aeabi_dsub>
 8004126:	ea4f 5328 	mov.w	r3, r8, asr #20
 800412a:	9305      	str	r3, [sp, #20]
 800412c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004130:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8004134:	2b10      	cmp	r3, #16
 8004136:	dc02      	bgt.n	800413e <__ieee754_rem_pio2+0x1be>
 8004138:	e9c4 0100 	strd	r0, r1, [r4]
 800413c:	e039      	b.n	80041b2 <__ieee754_rem_pio2+0x232>
 800413e:	a34c      	add	r3, pc, #304	@ (adr r3, 8004270 <__ieee754_rem_pio2+0x2f0>)
 8004140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004144:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004148:	f7fc f802 	bl	8000150 <__aeabi_dmul>
 800414c:	4606      	mov	r6, r0
 800414e:	460f      	mov	r7, r1
 8004150:	4602      	mov	r2, r0
 8004152:	460b      	mov	r3, r1
 8004154:	4650      	mov	r0, sl
 8004156:	4659      	mov	r1, fp
 8004158:	f7fc f928 	bl	80003ac <__aeabi_dsub>
 800415c:	4602      	mov	r2, r0
 800415e:	460b      	mov	r3, r1
 8004160:	4680      	mov	r8, r0
 8004162:	4689      	mov	r9, r1
 8004164:	4650      	mov	r0, sl
 8004166:	4659      	mov	r1, fp
 8004168:	f7fc f920 	bl	80003ac <__aeabi_dsub>
 800416c:	4632      	mov	r2, r6
 800416e:	463b      	mov	r3, r7
 8004170:	f7fc f91c 	bl	80003ac <__aeabi_dsub>
 8004174:	a340      	add	r3, pc, #256	@ (adr r3, 8004278 <__ieee754_rem_pio2+0x2f8>)
 8004176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800417a:	4606      	mov	r6, r0
 800417c:	460f      	mov	r7, r1
 800417e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004182:	f7fb ffe5 	bl	8000150 <__aeabi_dmul>
 8004186:	4632      	mov	r2, r6
 8004188:	463b      	mov	r3, r7
 800418a:	f7fc f90f 	bl	80003ac <__aeabi_dsub>
 800418e:	4602      	mov	r2, r0
 8004190:	460b      	mov	r3, r1
 8004192:	4606      	mov	r6, r0
 8004194:	460f      	mov	r7, r1
 8004196:	4640      	mov	r0, r8
 8004198:	4649      	mov	r1, r9
 800419a:	f7fc f907 	bl	80003ac <__aeabi_dsub>
 800419e:	9a05      	ldr	r2, [sp, #20]
 80041a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b31      	cmp	r3, #49	@ 0x31
 80041a8:	dc20      	bgt.n	80041ec <__ieee754_rem_pio2+0x26c>
 80041aa:	46c2      	mov	sl, r8
 80041ac:	46cb      	mov	fp, r9
 80041ae:	e9c4 0100 	strd	r0, r1, [r4]
 80041b2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80041b6:	4650      	mov	r0, sl
 80041b8:	4642      	mov	r2, r8
 80041ba:	464b      	mov	r3, r9
 80041bc:	4659      	mov	r1, fp
 80041be:	f7fc f8f5 	bl	80003ac <__aeabi_dsub>
 80041c2:	463b      	mov	r3, r7
 80041c4:	4632      	mov	r2, r6
 80041c6:	f7fc f8f1 	bl	80003ac <__aeabi_dsub>
 80041ca:	9b04      	ldr	r3, [sp, #16]
 80041cc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f6bf af10 	bge.w	8003ff6 <__ieee754_rem_pio2+0x76>
 80041d6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80041da:	6063      	str	r3, [r4, #4]
 80041dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80041e0:	f8c4 8000 	str.w	r8, [r4]
 80041e4:	60a0      	str	r0, [r4, #8]
 80041e6:	60e3      	str	r3, [r4, #12]
 80041e8:	426d      	negs	r5, r5
 80041ea:	e704      	b.n	8003ff6 <__ieee754_rem_pio2+0x76>
 80041ec:	a326      	add	r3, pc, #152	@ (adr r3, 8004288 <__ieee754_rem_pio2+0x308>)
 80041ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041f6:	f7fb ffab 	bl	8000150 <__aeabi_dmul>
 80041fa:	4606      	mov	r6, r0
 80041fc:	460f      	mov	r7, r1
 80041fe:	4602      	mov	r2, r0
 8004200:	460b      	mov	r3, r1
 8004202:	4640      	mov	r0, r8
 8004204:	4649      	mov	r1, r9
 8004206:	f7fc f8d1 	bl	80003ac <__aeabi_dsub>
 800420a:	4602      	mov	r2, r0
 800420c:	460b      	mov	r3, r1
 800420e:	4682      	mov	sl, r0
 8004210:	468b      	mov	fp, r1
 8004212:	4640      	mov	r0, r8
 8004214:	4649      	mov	r1, r9
 8004216:	f7fc f8c9 	bl	80003ac <__aeabi_dsub>
 800421a:	4632      	mov	r2, r6
 800421c:	463b      	mov	r3, r7
 800421e:	f7fc f8c5 	bl	80003ac <__aeabi_dsub>
 8004222:	a31b      	add	r3, pc, #108	@ (adr r3, 8004290 <__ieee754_rem_pio2+0x310>)
 8004224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004228:	4606      	mov	r6, r0
 800422a:	460f      	mov	r7, r1
 800422c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004230:	f7fb ff8e 	bl	8000150 <__aeabi_dmul>
 8004234:	4632      	mov	r2, r6
 8004236:	463b      	mov	r3, r7
 8004238:	f7fc f8b8 	bl	80003ac <__aeabi_dsub>
 800423c:	4606      	mov	r6, r0
 800423e:	460f      	mov	r7, r1
 8004240:	e764      	b.n	800410c <__ieee754_rem_pio2+0x18c>
 8004242:	4b1b      	ldr	r3, [pc, #108]	@ (80042b0 <__ieee754_rem_pio2+0x330>)
 8004244:	4598      	cmp	r8, r3
 8004246:	d935      	bls.n	80042b4 <__ieee754_rem_pio2+0x334>
 8004248:	4602      	mov	r2, r0
 800424a:	460b      	mov	r3, r1
 800424c:	f7fc f8ae 	bl	80003ac <__aeabi_dsub>
 8004250:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004254:	e9c4 0100 	strd	r0, r1, [r4]
 8004258:	e6a4      	b.n	8003fa4 <__ieee754_rem_pio2+0x24>
 800425a:	bf00      	nop
 800425c:	f3af 8000 	nop.w
 8004260:	54400000 	.word	0x54400000
 8004264:	3ff921fb 	.word	0x3ff921fb
 8004268:	1a626331 	.word	0x1a626331
 800426c:	3dd0b461 	.word	0x3dd0b461
 8004270:	1a600000 	.word	0x1a600000
 8004274:	3dd0b461 	.word	0x3dd0b461
 8004278:	2e037073 	.word	0x2e037073
 800427c:	3ba3198a 	.word	0x3ba3198a
 8004280:	6dc9c883 	.word	0x6dc9c883
 8004284:	3fe45f30 	.word	0x3fe45f30
 8004288:	2e000000 	.word	0x2e000000
 800428c:	3ba3198a 	.word	0x3ba3198a
 8004290:	252049c1 	.word	0x252049c1
 8004294:	397b839a 	.word	0x397b839a
 8004298:	3fe921fb 	.word	0x3fe921fb
 800429c:	4002d97b 	.word	0x4002d97b
 80042a0:	3ff921fb 	.word	0x3ff921fb
 80042a4:	413921fb 	.word	0x413921fb
 80042a8:	3fe00000 	.word	0x3fe00000
 80042ac:	08004bec 	.word	0x08004bec
 80042b0:	7fefffff 	.word	0x7fefffff
 80042b4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80042b8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80042bc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80042c0:	460f      	mov	r7, r1
 80042c2:	f7fc fab3 	bl	800082c <__aeabi_d2iz>
 80042c6:	f7fc f9bf 	bl	8000648 <__aeabi_i2d>
 80042ca:	4602      	mov	r2, r0
 80042cc:	460b      	mov	r3, r1
 80042ce:	4630      	mov	r0, r6
 80042d0:	4639      	mov	r1, r7
 80042d2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80042d6:	f7fc f869 	bl	80003ac <__aeabi_dsub>
 80042da:	2200      	movs	r2, #0
 80042dc:	4b21      	ldr	r3, [pc, #132]	@ (8004364 <__ieee754_rem_pio2+0x3e4>)
 80042de:	f7fb ff37 	bl	8000150 <__aeabi_dmul>
 80042e2:	460f      	mov	r7, r1
 80042e4:	4606      	mov	r6, r0
 80042e6:	f7fc faa1 	bl	800082c <__aeabi_d2iz>
 80042ea:	f7fc f9ad 	bl	8000648 <__aeabi_i2d>
 80042ee:	4602      	mov	r2, r0
 80042f0:	460b      	mov	r3, r1
 80042f2:	4630      	mov	r0, r6
 80042f4:	4639      	mov	r1, r7
 80042f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80042fa:	f7fc f857 	bl	80003ac <__aeabi_dsub>
 80042fe:	2200      	movs	r2, #0
 8004300:	4b18      	ldr	r3, [pc, #96]	@ (8004364 <__ieee754_rem_pio2+0x3e4>)
 8004302:	f7fb ff25 	bl	8000150 <__aeabi_dmul>
 8004306:	f04f 0803 	mov.w	r8, #3
 800430a:	2600      	movs	r6, #0
 800430c:	2700      	movs	r7, #0
 800430e:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8004312:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8004316:	4632      	mov	r2, r6
 8004318:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800431c:	463b      	mov	r3, r7
 800431e:	46c2      	mov	sl, r8
 8004320:	f108 38ff 	add.w	r8, r8, #4294967295
 8004324:	f7fc fa50 	bl	80007c8 <__aeabi_dcmpeq>
 8004328:	2800      	cmp	r0, #0
 800432a:	d1f4      	bne.n	8004316 <__ieee754_rem_pio2+0x396>
 800432c:	4b0e      	ldr	r3, [pc, #56]	@ (8004368 <__ieee754_rem_pio2+0x3e8>)
 800432e:	462a      	mov	r2, r5
 8004330:	9301      	str	r3, [sp, #4]
 8004332:	2302      	movs	r3, #2
 8004334:	4621      	mov	r1, r4
 8004336:	9300      	str	r3, [sp, #0]
 8004338:	a806      	add	r0, sp, #24
 800433a:	4653      	mov	r3, sl
 800433c:	f000 f81a 	bl	8004374 <__kernel_rem_pio2>
 8004340:	9b04      	ldr	r3, [sp, #16]
 8004342:	4605      	mov	r5, r0
 8004344:	2b00      	cmp	r3, #0
 8004346:	f6bf ae56 	bge.w	8003ff6 <__ieee754_rem_pio2+0x76>
 800434a:	e9d4 2100 	ldrd	r2, r1, [r4]
 800434e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004352:	e9c4 2300 	strd	r2, r3, [r4]
 8004356:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800435a:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800435e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8004362:	e741      	b.n	80041e8 <__ieee754_rem_pio2+0x268>
 8004364:	41700000 	.word	0x41700000
 8004368:	08004c6c 	.word	0x08004c6c

0800436c <fabs>:
 800436c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004370:	4619      	mov	r1, r3
 8004372:	4770      	bx	lr

08004374 <__kernel_rem_pio2>:
 8004374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004378:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800437c:	9308      	str	r3, [sp, #32]
 800437e:	9104      	str	r1, [sp, #16]
 8004380:	4bb6      	ldr	r3, [pc, #728]	@ (800465c <__kernel_rem_pio2+0x2e8>)
 8004382:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 8004384:	f112 0f14 	cmn.w	r2, #20
 8004388:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800438c:	bfa8      	it	ge
 800438e:	1ed4      	subge	r4, r2, #3
 8004390:	9302      	str	r3, [sp, #8]
 8004392:	9b08      	ldr	r3, [sp, #32]
 8004394:	bfb8      	it	lt
 8004396:	2400      	movlt	r4, #0
 8004398:	f103 33ff 	add.w	r3, r3, #4294967295
 800439c:	9306      	str	r3, [sp, #24]
 800439e:	bfa4      	itt	ge
 80043a0:	2318      	movge	r3, #24
 80043a2:	fb94 f4f3 	sdivge	r4, r4, r3
 80043a6:	f06f 0317 	mvn.w	r3, #23
 80043aa:	fb04 3303 	mla	r3, r4, r3, r3
 80043ae:	eb03 0a02 	add.w	sl, r3, r2
 80043b2:	9a06      	ldr	r2, [sp, #24]
 80043b4:	9b02      	ldr	r3, [sp, #8]
 80043b6:	1aa7      	subs	r7, r4, r2
 80043b8:	eb03 0802 	add.w	r8, r3, r2
 80043bc:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 80043be:	2500      	movs	r5, #0
 80043c0:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80043c4:	2200      	movs	r2, #0
 80043c6:	2300      	movs	r3, #0
 80043c8:	9009      	str	r0, [sp, #36]	@ 0x24
 80043ca:	ae20      	add	r6, sp, #128	@ 0x80
 80043cc:	4545      	cmp	r5, r8
 80043ce:	dd14      	ble.n	80043fa <__kernel_rem_pio2+0x86>
 80043d0:	f04f 0800 	mov.w	r8, #0
 80043d4:	9a08      	ldr	r2, [sp, #32]
 80043d6:	ab20      	add	r3, sp, #128	@ 0x80
 80043d8:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 80043dc:	f50d 7be0 	add.w	fp, sp, #448	@ 0x1c0
 80043e0:	9b02      	ldr	r3, [sp, #8]
 80043e2:	4598      	cmp	r8, r3
 80043e4:	dc35      	bgt.n	8004452 <__kernel_rem_pio2+0xde>
 80043e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043e8:	2200      	movs	r2, #0
 80043ea:	f1a3 0908 	sub.w	r9, r3, #8
 80043ee:	2300      	movs	r3, #0
 80043f0:	462f      	mov	r7, r5
 80043f2:	2600      	movs	r6, #0
 80043f4:	e9cd 2300 	strd	r2, r3, [sp]
 80043f8:	e01f      	b.n	800443a <__kernel_rem_pio2+0xc6>
 80043fa:	42ef      	cmn	r7, r5
 80043fc:	d40b      	bmi.n	8004416 <__kernel_rem_pio2+0xa2>
 80043fe:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004402:	e9cd 2300 	strd	r2, r3, [sp]
 8004406:	f7fc f91f 	bl	8000648 <__aeabi_i2d>
 800440a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800440e:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004412:	3501      	adds	r5, #1
 8004414:	e7da      	b.n	80043cc <__kernel_rem_pio2+0x58>
 8004416:	4610      	mov	r0, r2
 8004418:	4619      	mov	r1, r3
 800441a:	e7f8      	b.n	800440e <__kernel_rem_pio2+0x9a>
 800441c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004420:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8004424:	f7fb fe94 	bl	8000150 <__aeabi_dmul>
 8004428:	4602      	mov	r2, r0
 800442a:	460b      	mov	r3, r1
 800442c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004430:	f7fb ffbe 	bl	80003b0 <__adddf3>
 8004434:	e9cd 0100 	strd	r0, r1, [sp]
 8004438:	3601      	adds	r6, #1
 800443a:	9b06      	ldr	r3, [sp, #24]
 800443c:	3f08      	subs	r7, #8
 800443e:	429e      	cmp	r6, r3
 8004440:	ddec      	ble.n	800441c <__kernel_rem_pio2+0xa8>
 8004442:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004446:	f108 0801 	add.w	r8, r8, #1
 800444a:	e8eb 2302 	strd	r2, r3, [fp], #8
 800444e:	3508      	adds	r5, #8
 8004450:	e7c6      	b.n	80043e0 <__kernel_rem_pio2+0x6c>
 8004452:	9b02      	ldr	r3, [sp, #8]
 8004454:	aa0c      	add	r2, sp, #48	@ 0x30
 8004456:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800445a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800445c:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 800445e:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004462:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004466:	930a      	str	r3, [sp, #40]	@ 0x28
 8004468:	ab98      	add	r3, sp, #608	@ 0x260
 800446a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800446e:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 8004472:	ab70      	add	r3, sp, #448	@ 0x1c0
 8004474:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004478:	ae0c      	add	r6, sp, #48	@ 0x30
 800447a:	4698      	mov	r8, r3
 800447c:	46b1      	mov	r9, r6
 800447e:	465f      	mov	r7, fp
 8004480:	9307      	str	r3, [sp, #28]
 8004482:	2f00      	cmp	r7, #0
 8004484:	f1a8 0808 	sub.w	r8, r8, #8
 8004488:	dc71      	bgt.n	800456e <__kernel_rem_pio2+0x1fa>
 800448a:	4652      	mov	r2, sl
 800448c:	4620      	mov	r0, r4
 800448e:	4629      	mov	r1, r5
 8004490:	f000 fa96 	bl	80049c0 <scalbn>
 8004494:	2200      	movs	r2, #0
 8004496:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800449a:	4604      	mov	r4, r0
 800449c:	460d      	mov	r5, r1
 800449e:	f7fb fe57 	bl	8000150 <__aeabi_dmul>
 80044a2:	f000 fb05 	bl	8004ab0 <floor>
 80044a6:	2200      	movs	r2, #0
 80044a8:	4b6d      	ldr	r3, [pc, #436]	@ (8004660 <__kernel_rem_pio2+0x2ec>)
 80044aa:	f7fb fe51 	bl	8000150 <__aeabi_dmul>
 80044ae:	4602      	mov	r2, r0
 80044b0:	460b      	mov	r3, r1
 80044b2:	4620      	mov	r0, r4
 80044b4:	4629      	mov	r1, r5
 80044b6:	f7fb ff79 	bl	80003ac <__aeabi_dsub>
 80044ba:	460d      	mov	r5, r1
 80044bc:	4604      	mov	r4, r0
 80044be:	f7fc f9b5 	bl	800082c <__aeabi_d2iz>
 80044c2:	9005      	str	r0, [sp, #20]
 80044c4:	f7fc f8c0 	bl	8000648 <__aeabi_i2d>
 80044c8:	4602      	mov	r2, r0
 80044ca:	460b      	mov	r3, r1
 80044cc:	4620      	mov	r0, r4
 80044ce:	4629      	mov	r1, r5
 80044d0:	f7fb ff6c 	bl	80003ac <__aeabi_dsub>
 80044d4:	f1ba 0f00 	cmp.w	sl, #0
 80044d8:	4680      	mov	r8, r0
 80044da:	4689      	mov	r9, r1
 80044dc:	dd6d      	ble.n	80045ba <__kernel_rem_pio2+0x246>
 80044de:	f10b 31ff 	add.w	r1, fp, #4294967295
 80044e2:	ab0c      	add	r3, sp, #48	@ 0x30
 80044e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80044e8:	9c05      	ldr	r4, [sp, #20]
 80044ea:	f1ca 0018 	rsb	r0, sl, #24
 80044ee:	fa43 f200 	asr.w	r2, r3, r0
 80044f2:	4414      	add	r4, r2
 80044f4:	4082      	lsls	r2, r0
 80044f6:	1a9b      	subs	r3, r3, r2
 80044f8:	aa0c      	add	r2, sp, #48	@ 0x30
 80044fa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80044fe:	f1ca 0217 	rsb	r2, sl, #23
 8004502:	9405      	str	r4, [sp, #20]
 8004504:	4113      	asrs	r3, r2
 8004506:	9300      	str	r3, [sp, #0]
 8004508:	9b00      	ldr	r3, [sp, #0]
 800450a:	2b00      	cmp	r3, #0
 800450c:	dd64      	ble.n	80045d8 <__kernel_rem_pio2+0x264>
 800450e:	2200      	movs	r2, #0
 8004510:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8004514:	4614      	mov	r4, r2
 8004516:	9b05      	ldr	r3, [sp, #20]
 8004518:	3301      	adds	r3, #1
 800451a:	9305      	str	r3, [sp, #20]
 800451c:	4593      	cmp	fp, r2
 800451e:	f300 80ab 	bgt.w	8004678 <__kernel_rem_pio2+0x304>
 8004522:	f1ba 0f00 	cmp.w	sl, #0
 8004526:	dd07      	ble.n	8004538 <__kernel_rem_pio2+0x1c4>
 8004528:	f1ba 0f01 	cmp.w	sl, #1
 800452c:	f000 80b2 	beq.w	8004694 <__kernel_rem_pio2+0x320>
 8004530:	f1ba 0f02 	cmp.w	sl, #2
 8004534:	f000 80b9 	beq.w	80046aa <__kernel_rem_pio2+0x336>
 8004538:	9b00      	ldr	r3, [sp, #0]
 800453a:	2b02      	cmp	r3, #2
 800453c:	d14c      	bne.n	80045d8 <__kernel_rem_pio2+0x264>
 800453e:	4642      	mov	r2, r8
 8004540:	464b      	mov	r3, r9
 8004542:	2000      	movs	r0, #0
 8004544:	4947      	ldr	r1, [pc, #284]	@ (8004664 <__kernel_rem_pio2+0x2f0>)
 8004546:	f7fb ff31 	bl	80003ac <__aeabi_dsub>
 800454a:	4680      	mov	r8, r0
 800454c:	4689      	mov	r9, r1
 800454e:	2c00      	cmp	r4, #0
 8004550:	d042      	beq.n	80045d8 <__kernel_rem_pio2+0x264>
 8004552:	4652      	mov	r2, sl
 8004554:	2000      	movs	r0, #0
 8004556:	4943      	ldr	r1, [pc, #268]	@ (8004664 <__kernel_rem_pio2+0x2f0>)
 8004558:	f000 fa32 	bl	80049c0 <scalbn>
 800455c:	4602      	mov	r2, r0
 800455e:	460b      	mov	r3, r1
 8004560:	4640      	mov	r0, r8
 8004562:	4649      	mov	r1, r9
 8004564:	f7fb ff22 	bl	80003ac <__aeabi_dsub>
 8004568:	4680      	mov	r8, r0
 800456a:	4689      	mov	r9, r1
 800456c:	e034      	b.n	80045d8 <__kernel_rem_pio2+0x264>
 800456e:	2200      	movs	r2, #0
 8004570:	4b3d      	ldr	r3, [pc, #244]	@ (8004668 <__kernel_rem_pio2+0x2f4>)
 8004572:	4620      	mov	r0, r4
 8004574:	4629      	mov	r1, r5
 8004576:	f7fb fdeb 	bl	8000150 <__aeabi_dmul>
 800457a:	f7fc f957 	bl	800082c <__aeabi_d2iz>
 800457e:	f7fc f863 	bl	8000648 <__aeabi_i2d>
 8004582:	4602      	mov	r2, r0
 8004584:	460b      	mov	r3, r1
 8004586:	e9cd 2300 	strd	r2, r3, [sp]
 800458a:	2200      	movs	r2, #0
 800458c:	4b37      	ldr	r3, [pc, #220]	@ (800466c <__kernel_rem_pio2+0x2f8>)
 800458e:	f7fb fddf 	bl	8000150 <__aeabi_dmul>
 8004592:	4602      	mov	r2, r0
 8004594:	460b      	mov	r3, r1
 8004596:	4620      	mov	r0, r4
 8004598:	4629      	mov	r1, r5
 800459a:	f7fb ff07 	bl	80003ac <__aeabi_dsub>
 800459e:	f7fc f945 	bl	800082c <__aeabi_d2iz>
 80045a2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80045a6:	f849 0b04 	str.w	r0, [r9], #4
 80045aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80045ae:	f7fb feff 	bl	80003b0 <__adddf3>
 80045b2:	3f01      	subs	r7, #1
 80045b4:	4604      	mov	r4, r0
 80045b6:	460d      	mov	r5, r1
 80045b8:	e763      	b.n	8004482 <__kernel_rem_pio2+0x10e>
 80045ba:	d106      	bne.n	80045ca <__kernel_rem_pio2+0x256>
 80045bc:	f10b 33ff 	add.w	r3, fp, #4294967295
 80045c0:	aa0c      	add	r2, sp, #48	@ 0x30
 80045c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045c6:	15db      	asrs	r3, r3, #23
 80045c8:	e79d      	b.n	8004506 <__kernel_rem_pio2+0x192>
 80045ca:	2200      	movs	r2, #0
 80045cc:	4b28      	ldr	r3, [pc, #160]	@ (8004670 <__kernel_rem_pio2+0x2fc>)
 80045ce:	f7fc f919 	bl	8000804 <__aeabi_dcmpge>
 80045d2:	2800      	cmp	r0, #0
 80045d4:	d13f      	bne.n	8004656 <__kernel_rem_pio2+0x2e2>
 80045d6:	9000      	str	r0, [sp, #0]
 80045d8:	2200      	movs	r2, #0
 80045da:	2300      	movs	r3, #0
 80045dc:	4640      	mov	r0, r8
 80045de:	4649      	mov	r1, r9
 80045e0:	f7fc f8f2 	bl	80007c8 <__aeabi_dcmpeq>
 80045e4:	2800      	cmp	r0, #0
 80045e6:	f000 80af 	beq.w	8004748 <__kernel_rem_pio2+0x3d4>
 80045ea:	2200      	movs	r2, #0
 80045ec:	f10b 33ff 	add.w	r3, fp, #4294967295
 80045f0:	9902      	ldr	r1, [sp, #8]
 80045f2:	428b      	cmp	r3, r1
 80045f4:	da61      	bge.n	80046ba <__kernel_rem_pio2+0x346>
 80045f6:	2a00      	cmp	r2, #0
 80045f8:	d076      	beq.n	80046e8 <__kernel_rem_pio2+0x374>
 80045fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80045fe:	ab0c      	add	r3, sp, #48	@ 0x30
 8004600:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8004604:	f1aa 0a18 	sub.w	sl, sl, #24
 8004608:	2b00      	cmp	r3, #0
 800460a:	d0f6      	beq.n	80045fa <__kernel_rem_pio2+0x286>
 800460c:	4652      	mov	r2, sl
 800460e:	2000      	movs	r0, #0
 8004610:	4914      	ldr	r1, [pc, #80]	@ (8004664 <__kernel_rem_pio2+0x2f0>)
 8004612:	f000 f9d5 	bl	80049c0 <scalbn>
 8004616:	465d      	mov	r5, fp
 8004618:	4606      	mov	r6, r0
 800461a:	460f      	mov	r7, r1
 800461c:	f04f 0900 	mov.w	r9, #0
 8004620:	ab70      	add	r3, sp, #448	@ 0x1c0
 8004622:	f8df a044 	ldr.w	sl, [pc, #68]	@ 8004668 <__kernel_rem_pio2+0x2f4>
 8004626:	ea4f 04cb 	mov.w	r4, fp, lsl #3
 800462a:	eb03 08cb 	add.w	r8, r3, fp, lsl #3
 800462e:	2d00      	cmp	r5, #0
 8004630:	f280 80c0 	bge.w	80047b4 <__kernel_rem_pio2+0x440>
 8004634:	465d      	mov	r5, fp
 8004636:	2d00      	cmp	r5, #0
 8004638:	f2c0 80f0 	blt.w	800481c <__kernel_rem_pio2+0x4a8>
 800463c:	4b0d      	ldr	r3, [pc, #52]	@ (8004674 <__kernel_rem_pio2+0x300>)
 800463e:	f04f 0900 	mov.w	r9, #0
 8004642:	9306      	str	r3, [sp, #24]
 8004644:	ab70      	add	r3, sp, #448	@ 0x1c0
 8004646:	f04f 0a00 	mov.w	sl, #0
 800464a:	2700      	movs	r7, #0
 800464c:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 8004650:	ebab 0605 	sub.w	r6, fp, r5
 8004654:	e0d6      	b.n	8004804 <__kernel_rem_pio2+0x490>
 8004656:	2302      	movs	r3, #2
 8004658:	9300      	str	r3, [sp, #0]
 800465a:	e758      	b.n	800450e <__kernel_rem_pio2+0x19a>
 800465c:	08004db8 	.word	0x08004db8
 8004660:	40200000 	.word	0x40200000
 8004664:	3ff00000 	.word	0x3ff00000
 8004668:	3e700000 	.word	0x3e700000
 800466c:	41700000 	.word	0x41700000
 8004670:	3fe00000 	.word	0x3fe00000
 8004674:	08004d78 	.word	0x08004d78
 8004678:	f856 3b04 	ldr.w	r3, [r6], #4
 800467c:	b944      	cbnz	r4, 8004690 <__kernel_rem_pio2+0x31c>
 800467e:	b123      	cbz	r3, 800468a <__kernel_rem_pio2+0x316>
 8004680:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8004684:	f846 3c04 	str.w	r3, [r6, #-4]
 8004688:	2301      	movs	r3, #1
 800468a:	461c      	mov	r4, r3
 800468c:	3201      	adds	r2, #1
 800468e:	e745      	b.n	800451c <__kernel_rem_pio2+0x1a8>
 8004690:	1acb      	subs	r3, r1, r3
 8004692:	e7f7      	b.n	8004684 <__kernel_rem_pio2+0x310>
 8004694:	f10b 32ff 	add.w	r2, fp, #4294967295
 8004698:	ab0c      	add	r3, sp, #48	@ 0x30
 800469a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800469e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80046a2:	a90c      	add	r1, sp, #48	@ 0x30
 80046a4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80046a8:	e746      	b.n	8004538 <__kernel_rem_pio2+0x1c4>
 80046aa:	f10b 32ff 	add.w	r2, fp, #4294967295
 80046ae:	ab0c      	add	r3, sp, #48	@ 0x30
 80046b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046b4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80046b8:	e7f3      	b.n	80046a2 <__kernel_rem_pio2+0x32e>
 80046ba:	a90c      	add	r1, sp, #48	@ 0x30
 80046bc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80046c0:	3b01      	subs	r3, #1
 80046c2:	430a      	orrs	r2, r1
 80046c4:	e794      	b.n	80045f0 <__kernel_rem_pio2+0x27c>
 80046c6:	3401      	adds	r4, #1
 80046c8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80046cc:	2a00      	cmp	r2, #0
 80046ce:	d0fa      	beq.n	80046c6 <__kernel_rem_pio2+0x352>
 80046d0:	9b08      	ldr	r3, [sp, #32]
 80046d2:	aa20      	add	r2, sp, #128	@ 0x80
 80046d4:	445b      	add	r3, fp
 80046d6:	f10b 0801 	add.w	r8, fp, #1
 80046da:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80046de:	445c      	add	r4, fp
 80046e0:	4544      	cmp	r4, r8
 80046e2:	da04      	bge.n	80046ee <__kernel_rem_pio2+0x37a>
 80046e4:	46a3      	mov	fp, r4
 80046e6:	e6bf      	b.n	8004468 <__kernel_rem_pio2+0xf4>
 80046e8:	2401      	movs	r4, #1
 80046ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80046ec:	e7ec      	b.n	80046c8 <__kernel_rem_pio2+0x354>
 80046ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80046f0:	46ab      	mov	fp, r5
 80046f2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80046f6:	f7fb ffa7 	bl	8000648 <__aeabi_i2d>
 80046fa:	f04f 0900 	mov.w	r9, #0
 80046fe:	2600      	movs	r6, #0
 8004700:	2700      	movs	r7, #0
 8004702:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004704:	e9c5 0100 	strd	r0, r1, [r5]
 8004708:	3b08      	subs	r3, #8
 800470a:	9300      	str	r3, [sp, #0]
 800470c:	9b06      	ldr	r3, [sp, #24]
 800470e:	4599      	cmp	r9, r3
 8004710:	dd07      	ble.n	8004722 <__kernel_rem_pio2+0x3ae>
 8004712:	9b07      	ldr	r3, [sp, #28]
 8004714:	f108 0801 	add.w	r8, r8, #1
 8004718:	e9e3 6702 	strd	r6, r7, [r3, #8]!
 800471c:	3508      	adds	r5, #8
 800471e:	9307      	str	r3, [sp, #28]
 8004720:	e7de      	b.n	80046e0 <__kernel_rem_pio2+0x36c>
 8004722:	9900      	ldr	r1, [sp, #0]
 8004724:	f109 0901 	add.w	r9, r9, #1
 8004728:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 800472c:	9100      	str	r1, [sp, #0]
 800472e:	e87b 0102 	ldrd	r0, r1, [fp], #-8
 8004732:	f7fb fd0d 	bl	8000150 <__aeabi_dmul>
 8004736:	4602      	mov	r2, r0
 8004738:	460b      	mov	r3, r1
 800473a:	4630      	mov	r0, r6
 800473c:	4639      	mov	r1, r7
 800473e:	f7fb fe37 	bl	80003b0 <__adddf3>
 8004742:	4606      	mov	r6, r0
 8004744:	460f      	mov	r7, r1
 8004746:	e7e1      	b.n	800470c <__kernel_rem_pio2+0x398>
 8004748:	f1ca 0200 	rsb	r2, sl, #0
 800474c:	4640      	mov	r0, r8
 800474e:	4649      	mov	r1, r9
 8004750:	f000 f936 	bl	80049c0 <scalbn>
 8004754:	2200      	movs	r2, #0
 8004756:	4b97      	ldr	r3, [pc, #604]	@ (80049b4 <__kernel_rem_pio2+0x640>)
 8004758:	4604      	mov	r4, r0
 800475a:	460d      	mov	r5, r1
 800475c:	f7fc f852 	bl	8000804 <__aeabi_dcmpge>
 8004760:	b300      	cbz	r0, 80047a4 <__kernel_rem_pio2+0x430>
 8004762:	2200      	movs	r2, #0
 8004764:	4b94      	ldr	r3, [pc, #592]	@ (80049b8 <__kernel_rem_pio2+0x644>)
 8004766:	4620      	mov	r0, r4
 8004768:	4629      	mov	r1, r5
 800476a:	f7fb fcf1 	bl	8000150 <__aeabi_dmul>
 800476e:	f7fc f85d 	bl	800082c <__aeabi_d2iz>
 8004772:	4606      	mov	r6, r0
 8004774:	f7fb ff68 	bl	8000648 <__aeabi_i2d>
 8004778:	2200      	movs	r2, #0
 800477a:	4b8e      	ldr	r3, [pc, #568]	@ (80049b4 <__kernel_rem_pio2+0x640>)
 800477c:	f7fb fce8 	bl	8000150 <__aeabi_dmul>
 8004780:	460b      	mov	r3, r1
 8004782:	4602      	mov	r2, r0
 8004784:	4629      	mov	r1, r5
 8004786:	4620      	mov	r0, r4
 8004788:	f7fb fe10 	bl	80003ac <__aeabi_dsub>
 800478c:	f7fc f84e 	bl	800082c <__aeabi_d2iz>
 8004790:	ab0c      	add	r3, sp, #48	@ 0x30
 8004792:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8004796:	f10b 0b01 	add.w	fp, fp, #1
 800479a:	f10a 0a18 	add.w	sl, sl, #24
 800479e:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 80047a2:	e733      	b.n	800460c <__kernel_rem_pio2+0x298>
 80047a4:	4620      	mov	r0, r4
 80047a6:	4629      	mov	r1, r5
 80047a8:	f7fc f840 	bl	800082c <__aeabi_d2iz>
 80047ac:	ab0c      	add	r3, sp, #48	@ 0x30
 80047ae:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 80047b2:	e72b      	b.n	800460c <__kernel_rem_pio2+0x298>
 80047b4:	ab0c      	add	r3, sp, #48	@ 0x30
 80047b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80047ba:	f7fb ff45 	bl	8000648 <__aeabi_i2d>
 80047be:	4632      	mov	r2, r6
 80047c0:	463b      	mov	r3, r7
 80047c2:	f7fb fcc5 	bl	8000150 <__aeabi_dmul>
 80047c6:	464a      	mov	r2, r9
 80047c8:	e868 0102 	strd	r0, r1, [r8], #-8
 80047cc:	4653      	mov	r3, sl
 80047ce:	4630      	mov	r0, r6
 80047d0:	4639      	mov	r1, r7
 80047d2:	f7fb fcbd 	bl	8000150 <__aeabi_dmul>
 80047d6:	3d01      	subs	r5, #1
 80047d8:	4606      	mov	r6, r0
 80047da:	460f      	mov	r7, r1
 80047dc:	e727      	b.n	800462e <__kernel_rem_pio2+0x2ba>
 80047de:	f8dd c018 	ldr.w	ip, [sp, #24]
 80047e2:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 80047e6:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 80047ea:	f8cd c018 	str.w	ip, [sp, #24]
 80047ee:	f7fb fcaf 	bl	8000150 <__aeabi_dmul>
 80047f2:	4602      	mov	r2, r0
 80047f4:	460b      	mov	r3, r1
 80047f6:	4648      	mov	r0, r9
 80047f8:	4651      	mov	r1, sl
 80047fa:	f7fb fdd9 	bl	80003b0 <__adddf3>
 80047fe:	4681      	mov	r9, r0
 8004800:	468a      	mov	sl, r1
 8004802:	3701      	adds	r7, #1
 8004804:	9b02      	ldr	r3, [sp, #8]
 8004806:	429f      	cmp	r7, r3
 8004808:	dc01      	bgt.n	800480e <__kernel_rem_pio2+0x49a>
 800480a:	42be      	cmp	r6, r7
 800480c:	dae7      	bge.n	80047de <__kernel_rem_pio2+0x46a>
 800480e:	ab48      	add	r3, sp, #288	@ 0x120
 8004810:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8004814:	e9c6 9a00 	strd	r9, sl, [r6]
 8004818:	3d01      	subs	r5, #1
 800481a:	e70c      	b.n	8004636 <__kernel_rem_pio2+0x2c2>
 800481c:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 800481e:	2b02      	cmp	r3, #2
 8004820:	dc09      	bgt.n	8004836 <__kernel_rem_pio2+0x4c2>
 8004822:	2b00      	cmp	r3, #0
 8004824:	dc2c      	bgt.n	8004880 <__kernel_rem_pio2+0x50c>
 8004826:	d04e      	beq.n	80048c6 <__kernel_rem_pio2+0x552>
 8004828:	9b05      	ldr	r3, [sp, #20]
 800482a:	f003 0007 	and.w	r0, r3, #7
 800482e:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8004832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004836:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8004838:	2b03      	cmp	r3, #3
 800483a:	d1f5      	bne.n	8004828 <__kernel_rem_pio2+0x4b4>
 800483c:	ab48      	add	r3, sp, #288	@ 0x120
 800483e:	441c      	add	r4, r3
 8004840:	4625      	mov	r5, r4
 8004842:	46da      	mov	sl, fp
 8004844:	f1ba 0f00 	cmp.w	sl, #0
 8004848:	dc63      	bgt.n	8004912 <__kernel_rem_pio2+0x59e>
 800484a:	4625      	mov	r5, r4
 800484c:	46da      	mov	sl, fp
 800484e:	f1ba 0f01 	cmp.w	sl, #1
 8004852:	dc7b      	bgt.n	800494c <__kernel_rem_pio2+0x5d8>
 8004854:	2000      	movs	r0, #0
 8004856:	2100      	movs	r1, #0
 8004858:	f1bb 0f01 	cmp.w	fp, #1
 800485c:	f300 8093 	bgt.w	8004986 <__kernel_rem_pio2+0x612>
 8004860:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8004864:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8004868:	9b00      	ldr	r3, [sp, #0]
 800486a:	2b00      	cmp	r3, #0
 800486c:	f040 8092 	bne.w	8004994 <__kernel_rem_pio2+0x620>
 8004870:	9b04      	ldr	r3, [sp, #16]
 8004872:	e9c3 7800 	strd	r7, r8, [r3]
 8004876:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800487a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800487e:	e7d3      	b.n	8004828 <__kernel_rem_pio2+0x4b4>
 8004880:	465d      	mov	r5, fp
 8004882:	2000      	movs	r0, #0
 8004884:	2100      	movs	r1, #0
 8004886:	ab48      	add	r3, sp, #288	@ 0x120
 8004888:	441c      	add	r4, r3
 800488a:	2d00      	cmp	r5, #0
 800488c:	da32      	bge.n	80048f4 <__kernel_rem_pio2+0x580>
 800488e:	9b00      	ldr	r3, [sp, #0]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d035      	beq.n	8004900 <__kernel_rem_pio2+0x58c>
 8004894:	4602      	mov	r2, r0
 8004896:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800489a:	9c04      	ldr	r4, [sp, #16]
 800489c:	2501      	movs	r5, #1
 800489e:	e9c4 2300 	strd	r2, r3, [r4]
 80048a2:	4602      	mov	r2, r0
 80048a4:	460b      	mov	r3, r1
 80048a6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80048aa:	f7fb fd7f 	bl	80003ac <__aeabi_dsub>
 80048ae:	ac48      	add	r4, sp, #288	@ 0x120
 80048b0:	45ab      	cmp	fp, r5
 80048b2:	da28      	bge.n	8004906 <__kernel_rem_pio2+0x592>
 80048b4:	9b00      	ldr	r3, [sp, #0]
 80048b6:	b113      	cbz	r3, 80048be <__kernel_rem_pio2+0x54a>
 80048b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80048bc:	4619      	mov	r1, r3
 80048be:	9b04      	ldr	r3, [sp, #16]
 80048c0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80048c4:	e7b0      	b.n	8004828 <__kernel_rem_pio2+0x4b4>
 80048c6:	2000      	movs	r0, #0
 80048c8:	2100      	movs	r1, #0
 80048ca:	ab48      	add	r3, sp, #288	@ 0x120
 80048cc:	441c      	add	r4, r3
 80048ce:	f1bb 0f00 	cmp.w	fp, #0
 80048d2:	da08      	bge.n	80048e6 <__kernel_rem_pio2+0x572>
 80048d4:	9b00      	ldr	r3, [sp, #0]
 80048d6:	b113      	cbz	r3, 80048de <__kernel_rem_pio2+0x56a>
 80048d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80048dc:	4619      	mov	r1, r3
 80048de:	9b04      	ldr	r3, [sp, #16]
 80048e0:	e9c3 0100 	strd	r0, r1, [r3]
 80048e4:	e7a0      	b.n	8004828 <__kernel_rem_pio2+0x4b4>
 80048e6:	e874 2302 	ldrd	r2, r3, [r4], #-8
 80048ea:	f7fb fd61 	bl	80003b0 <__adddf3>
 80048ee:	f10b 3bff 	add.w	fp, fp, #4294967295
 80048f2:	e7ec      	b.n	80048ce <__kernel_rem_pio2+0x55a>
 80048f4:	e874 2302 	ldrd	r2, r3, [r4], #-8
 80048f8:	f7fb fd5a 	bl	80003b0 <__adddf3>
 80048fc:	3d01      	subs	r5, #1
 80048fe:	e7c4      	b.n	800488a <__kernel_rem_pio2+0x516>
 8004900:	4602      	mov	r2, r0
 8004902:	460b      	mov	r3, r1
 8004904:	e7c9      	b.n	800489a <__kernel_rem_pio2+0x526>
 8004906:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 800490a:	f7fb fd51 	bl	80003b0 <__adddf3>
 800490e:	3501      	adds	r5, #1
 8004910:	e7ce      	b.n	80048b0 <__kernel_rem_pio2+0x53c>
 8004912:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004916:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 800491a:	4640      	mov	r0, r8
 800491c:	4649      	mov	r1, r9
 800491e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004922:	f7fb fd45 	bl	80003b0 <__adddf3>
 8004926:	4602      	mov	r2, r0
 8004928:	460b      	mov	r3, r1
 800492a:	4606      	mov	r6, r0
 800492c:	460f      	mov	r7, r1
 800492e:	4640      	mov	r0, r8
 8004930:	4649      	mov	r1, r9
 8004932:	f7fb fd3b 	bl	80003ac <__aeabi_dsub>
 8004936:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800493a:	f7fb fd39 	bl	80003b0 <__adddf3>
 800493e:	e865 0102 	strd	r0, r1, [r5], #-8
 8004942:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004946:	e9c5 6700 	strd	r6, r7, [r5]
 800494a:	e77b      	b.n	8004844 <__kernel_rem_pio2+0x4d0>
 800494c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004950:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8004954:	4640      	mov	r0, r8
 8004956:	4649      	mov	r1, r9
 8004958:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800495c:	f7fb fd28 	bl	80003b0 <__adddf3>
 8004960:	4602      	mov	r2, r0
 8004962:	460b      	mov	r3, r1
 8004964:	4606      	mov	r6, r0
 8004966:	460f      	mov	r7, r1
 8004968:	4640      	mov	r0, r8
 800496a:	4649      	mov	r1, r9
 800496c:	f7fb fd1e 	bl	80003ac <__aeabi_dsub>
 8004970:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004974:	f7fb fd1c 	bl	80003b0 <__adddf3>
 8004978:	e865 0102 	strd	r0, r1, [r5], #-8
 800497c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004980:	e9c5 6700 	strd	r6, r7, [r5]
 8004984:	e763      	b.n	800484e <__kernel_rem_pio2+0x4da>
 8004986:	e874 2302 	ldrd	r2, r3, [r4], #-8
 800498a:	f7fb fd11 	bl	80003b0 <__adddf3>
 800498e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004992:	e761      	b.n	8004858 <__kernel_rem_pio2+0x4e4>
 8004994:	9b04      	ldr	r3, [sp, #16]
 8004996:	9a04      	ldr	r2, [sp, #16]
 8004998:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800499c:	601f      	str	r7, [r3, #0]
 800499e:	605c      	str	r4, [r3, #4]
 80049a0:	609d      	str	r5, [r3, #8]
 80049a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80049a6:	60d3      	str	r3, [r2, #12]
 80049a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80049ac:	6110      	str	r0, [r2, #16]
 80049ae:	6153      	str	r3, [r2, #20]
 80049b0:	e73a      	b.n	8004828 <__kernel_rem_pio2+0x4b4>
 80049b2:	bf00      	nop
 80049b4:	41700000 	.word	0x41700000
 80049b8:	3e700000 	.word	0x3e700000
 80049bc:	00000000 	.word	0x00000000

080049c0 <scalbn>:
 80049c0:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 80049c4:	4616      	mov	r6, r2
 80049c6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80049ca:	4683      	mov	fp, r0
 80049cc:	468c      	mov	ip, r1
 80049ce:	460b      	mov	r3, r1
 80049d0:	b982      	cbnz	r2, 80049f4 <scalbn+0x34>
 80049d2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80049d6:	4303      	orrs	r3, r0
 80049d8:	d039      	beq.n	8004a4e <scalbn+0x8e>
 80049da:	4b2f      	ldr	r3, [pc, #188]	@ (8004a98 <scalbn+0xd8>)
 80049dc:	2200      	movs	r2, #0
 80049de:	f7fb fbb7 	bl	8000150 <__aeabi_dmul>
 80049e2:	4b2e      	ldr	r3, [pc, #184]	@ (8004a9c <scalbn+0xdc>)
 80049e4:	4683      	mov	fp, r0
 80049e6:	429e      	cmp	r6, r3
 80049e8:	468c      	mov	ip, r1
 80049ea:	da0d      	bge.n	8004a08 <scalbn+0x48>
 80049ec:	a326      	add	r3, pc, #152	@ (adr r3, 8004a88 <scalbn+0xc8>)
 80049ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f2:	e01b      	b.n	8004a2c <scalbn+0x6c>
 80049f4:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 80049f8:	42ba      	cmp	r2, r7
 80049fa:	d109      	bne.n	8004a10 <scalbn+0x50>
 80049fc:	4602      	mov	r2, r0
 80049fe:	f7fb fcd7 	bl	80003b0 <__adddf3>
 8004a02:	4683      	mov	fp, r0
 8004a04:	468c      	mov	ip, r1
 8004a06:	e022      	b.n	8004a4e <scalbn+0x8e>
 8004a08:	460b      	mov	r3, r1
 8004a0a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004a0e:	3a36      	subs	r2, #54	@ 0x36
 8004a10:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8004a14:	428e      	cmp	r6, r1
 8004a16:	dd0c      	ble.n	8004a32 <scalbn+0x72>
 8004a18:	a31d      	add	r3, pc, #116	@ (adr r3, 8004a90 <scalbn+0xd0>)
 8004a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a1e:	461c      	mov	r4, r3
 8004a20:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 8004a24:	f361 74df 	bfi	r4, r1, #31, #1
 8004a28:	4621      	mov	r1, r4
 8004a2a:	481d      	ldr	r0, [pc, #116]	@ (8004aa0 <scalbn+0xe0>)
 8004a2c:	f7fb fb90 	bl	8000150 <__aeabi_dmul>
 8004a30:	e7e7      	b.n	8004a02 <scalbn+0x42>
 8004a32:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8004a36:	4432      	add	r2, r6
 8004a38:	428a      	cmp	r2, r1
 8004a3a:	dced      	bgt.n	8004a18 <scalbn+0x58>
 8004a3c:	2a00      	cmp	r2, #0
 8004a3e:	dd0a      	ble.n	8004a56 <scalbn+0x96>
 8004a40:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004a44:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004a48:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004a4c:	46ac      	mov	ip, r5
 8004a4e:	4658      	mov	r0, fp
 8004a50:	4661      	mov	r1, ip
 8004a52:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8004a56:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8004a5a:	da09      	bge.n	8004a70 <scalbn+0xb0>
 8004a5c:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8004a60:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 8004a64:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8004a68:	480e      	ldr	r0, [pc, #56]	@ (8004aa4 <scalbn+0xe4>)
 8004a6a:	f041 011f 	orr.w	r1, r1, #31
 8004a6e:	e7bd      	b.n	80049ec <scalbn+0x2c>
 8004a70:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004a74:	3236      	adds	r2, #54	@ 0x36
 8004a76:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004a7a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004a7e:	4658      	mov	r0, fp
 8004a80:	4629      	mov	r1, r5
 8004a82:	2200      	movs	r2, #0
 8004a84:	4b08      	ldr	r3, [pc, #32]	@ (8004aa8 <scalbn+0xe8>)
 8004a86:	e7d1      	b.n	8004a2c <scalbn+0x6c>
 8004a88:	c2f8f359 	.word	0xc2f8f359
 8004a8c:	01a56e1f 	.word	0x01a56e1f
 8004a90:	8800759c 	.word	0x8800759c
 8004a94:	7e37e43c 	.word	0x7e37e43c
 8004a98:	43500000 	.word	0x43500000
 8004a9c:	ffff3cb0 	.word	0xffff3cb0
 8004aa0:	8800759c 	.word	0x8800759c
 8004aa4:	c2f8f359 	.word	0xc2f8f359
 8004aa8:	3c900000 	.word	0x3c900000
 8004aac:	00000000 	.word	0x00000000

08004ab0 <floor>:
 8004ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ab4:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8004ab8:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 8004abc:	2e13      	cmp	r6, #19
 8004abe:	4602      	mov	r2, r0
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	460c      	mov	r4, r1
 8004ac4:	4605      	mov	r5, r0
 8004ac6:	4680      	mov	r8, r0
 8004ac8:	dc35      	bgt.n	8004b36 <floor+0x86>
 8004aca:	2e00      	cmp	r6, #0
 8004acc:	da17      	bge.n	8004afe <floor+0x4e>
 8004ace:	a334      	add	r3, pc, #208	@ (adr r3, 8004ba0 <floor+0xf0>)
 8004ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad4:	f7fb fc6c 	bl	80003b0 <__adddf3>
 8004ad8:	2200      	movs	r2, #0
 8004ada:	2300      	movs	r3, #0
 8004adc:	f7fb fe9c 	bl	8000818 <__aeabi_dcmpgt>
 8004ae0:	b150      	cbz	r0, 8004af8 <floor+0x48>
 8004ae2:	2c00      	cmp	r4, #0
 8004ae4:	da57      	bge.n	8004b96 <floor+0xe6>
 8004ae6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004aea:	432c      	orrs	r4, r5
 8004aec:	2500      	movs	r5, #0
 8004aee:	42ac      	cmp	r4, r5
 8004af0:	4c2d      	ldr	r4, [pc, #180]	@ (8004ba8 <floor+0xf8>)
 8004af2:	bf08      	it	eq
 8004af4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004af8:	4623      	mov	r3, r4
 8004afa:	462a      	mov	r2, r5
 8004afc:	e024      	b.n	8004b48 <floor+0x98>
 8004afe:	4f2b      	ldr	r7, [pc, #172]	@ (8004bac <floor+0xfc>)
 8004b00:	4137      	asrs	r7, r6
 8004b02:	ea01 0c07 	and.w	ip, r1, r7
 8004b06:	ea5c 0c00 	orrs.w	ip, ip, r0
 8004b0a:	d01d      	beq.n	8004b48 <floor+0x98>
 8004b0c:	a324      	add	r3, pc, #144	@ (adr r3, 8004ba0 <floor+0xf0>)
 8004b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b12:	f7fb fc4d 	bl	80003b0 <__adddf3>
 8004b16:	2200      	movs	r2, #0
 8004b18:	2300      	movs	r3, #0
 8004b1a:	f7fb fe7d 	bl	8000818 <__aeabi_dcmpgt>
 8004b1e:	2800      	cmp	r0, #0
 8004b20:	d0ea      	beq.n	8004af8 <floor+0x48>
 8004b22:	2c00      	cmp	r4, #0
 8004b24:	bfbe      	ittt	lt
 8004b26:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8004b2a:	4133      	asrlt	r3, r6
 8004b2c:	18e4      	addlt	r4, r4, r3
 8004b2e:	2500      	movs	r5, #0
 8004b30:	ea24 0407 	bic.w	r4, r4, r7
 8004b34:	e7e0      	b.n	8004af8 <floor+0x48>
 8004b36:	2e33      	cmp	r6, #51	@ 0x33
 8004b38:	dd0a      	ble.n	8004b50 <floor+0xa0>
 8004b3a:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8004b3e:	d103      	bne.n	8004b48 <floor+0x98>
 8004b40:	f7fb fc36 	bl	80003b0 <__adddf3>
 8004b44:	4602      	mov	r2, r0
 8004b46:	460b      	mov	r3, r1
 8004b48:	4610      	mov	r0, r2
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b50:	f04f 3cff 	mov.w	ip, #4294967295
 8004b54:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8004b58:	fa2c f707 	lsr.w	r7, ip, r7
 8004b5c:	4207      	tst	r7, r0
 8004b5e:	d0f3      	beq.n	8004b48 <floor+0x98>
 8004b60:	a30f      	add	r3, pc, #60	@ (adr r3, 8004ba0 <floor+0xf0>)
 8004b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b66:	f7fb fc23 	bl	80003b0 <__adddf3>
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	f7fb fe53 	bl	8000818 <__aeabi_dcmpgt>
 8004b72:	2800      	cmp	r0, #0
 8004b74:	d0c0      	beq.n	8004af8 <floor+0x48>
 8004b76:	2c00      	cmp	r4, #0
 8004b78:	da0a      	bge.n	8004b90 <floor+0xe0>
 8004b7a:	2e14      	cmp	r6, #20
 8004b7c:	d101      	bne.n	8004b82 <floor+0xd2>
 8004b7e:	3401      	adds	r4, #1
 8004b80:	e006      	b.n	8004b90 <floor+0xe0>
 8004b82:	2301      	movs	r3, #1
 8004b84:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8004b88:	40b3      	lsls	r3, r6
 8004b8a:	441d      	add	r5, r3
 8004b8c:	4545      	cmp	r5, r8
 8004b8e:	d3f6      	bcc.n	8004b7e <floor+0xce>
 8004b90:	ea25 0507 	bic.w	r5, r5, r7
 8004b94:	e7b0      	b.n	8004af8 <floor+0x48>
 8004b96:	2500      	movs	r5, #0
 8004b98:	462c      	mov	r4, r5
 8004b9a:	e7ad      	b.n	8004af8 <floor+0x48>
 8004b9c:	f3af 8000 	nop.w
 8004ba0:	8800759c 	.word	0x8800759c
 8004ba4:	7e37e43c 	.word	0x7e37e43c
 8004ba8:	bff00000 	.word	0xbff00000
 8004bac:	000fffff 	.word	0x000fffff

08004bb0 <_init>:
 8004bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bb2:	bf00      	nop
 8004bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bb6:	bc08      	pop	{r3}
 8004bb8:	469e      	mov	lr, r3
 8004bba:	4770      	bx	lr

08004bbc <_fini>:
 8004bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bbe:	bf00      	nop
 8004bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bc2:	bc08      	pop	{r3}
 8004bc4:	469e      	mov	lr, r3
 8004bc6:	4770      	bx	lr
