/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Fri Mar 25 15:59:20 CET 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkMMU_ICache.h"


/* Literal declarations */
static unsigned int const UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
															 2863311530u,
															 2863311530u,
															 2863311530u,
															 2863311530u,
															 2863311530u,
															 2863311530u,
															 2863311530u,
															 2u };
static tUWide const UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(258u,
													 UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_106_h2aaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
										   2863311530u,
										   2863311530u,
										   682u };
static tUWide const UWide_literal_106_h2aaaaaaaaaaaaaaaaaaaaaaaaaa(106u,
								   UWide_literal_106_h2aaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_128_h0_arr[] = { 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_128_h0(128u, UWide_literal_128_h0_arr);
static unsigned int const UWide_literal_128_h1_arr[] = { 1u, 0u, 0u, 0u };
static tUWide const UWide_literal_128_h1(128u, UWide_literal_128_h1_arr);
static unsigned int const UWide_literal_129_h0_arr[] = { 0u, 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_129_h0(129u, UWide_literal_129_h0_arr);
static unsigned int const UWide_literal_65_h0_arr[] = { 0u, 0u, 0u };
static tUWide const UWide_literal_65_h0(65u, UWide_literal_65_h0_arr);
static unsigned int const UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											2863311530u,
											2863311530u,
											2863311530u,
											0u };
static tUWide const UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(129u,
									UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_21("\n", 1u);
static std::string const __str_literal_126("    ", 4u);
static std::string const __str_literal_61("      ", 6u);
static std::string const __str_literal_102("        ", 8u);
static std::string const __str_literal_22("                       ", 23u);
static std::string const __str_literal_1("            To fabric: ", 23u);
static std::string const __str_literal_114("        64b fabric: concat with rg_lower_word64: new_centry 0x%0x",
					   65u);
static std::string const __str_literal_46("        ASSERTION ERROR: fn_test_cache_hit_or_miss: multiple hits in set at [%0d] and [%0d]",
					  91u);
static std::string const __str_literal_44("        CSet 0x%0x, CWord 0x%0x: ", 33u);
static std::string const __str_literal_37("        CSet 0x%0x: (state, tag):", 33u);
static std::string const __str_literal_35("        Priv:%0d  SATP:{mode %0d asid %0h pa %0h}  VA:%0h.%0h.%0h",
					  65u);
static std::string const __str_literal_64("        Read Miss: -> CACHE_START_REFILL.", 41u);
static std::string const __str_literal_63("        Read-hit: addr 0x%0h centry 0x%0h", 41u);
static std::string const __str_literal_115("        Recording rdata in rg_lower_word64", 42u);
static std::string const __str_literal_118("        Updating Cache cword_set 0x%0h, cword_in_cline %0d) old => new",
					   70u);
static std::string const __str_literal_36("        eaddr = {CTag 0x%0h  CSet 0x%0h  CWord 0x%0h  Byte 0x%0h}",
					  65u);
static std::string const __str_literal_117("    => CACHE_REREQ", 18u);
static std::string const __str_literal_116("    => MODULE_EXCEPTION_RSP", 27u);
static std::string const __str_literal_85("    Addr Space megapage pa: 0x%0h", 33u);
static std::string const __str_literal_97("    Addr Space page pa: 0x%0h", 29u);
static std::string const __str_literal_92("    Invalid PTE: PPN [0] is not zero; page fault %0d",
					  52u);
static std::string const __str_literal_83("    Invalid PTE: PPN[1] or PPN[0] is not zero; page fault %0d",
					  61u);
static std::string const __str_literal_89("    Req for level 0 PTE", 23u);
static std::string const __str_literal_81("    Req for level 1 PTE", 23u);
static std::string const __str_literal_47("    TLB result: ", 16u);
static std::string const __str_literal_100("    Victim way %0d; => CACHE_REFILL", 35u);
static std::string const __str_literal_138("    amo_funct5 = 0x%0h", 22u);
static std::string const __str_literal_60("    fa_record_pte_A_D_updates:", 30u);
static std::string const __str_literal_119("    fa_req_ram_B tagCSet [0x%0x] cword_set [0x%0d]",
					   50u);
static std::string const __str_literal_132("    priv:", 9u);
static std::string const __str_literal_38(" (", 2u);
static std::string const __str_literal_45(" 0x%0x", 6u);
static std::string const __str_literal_137(" sstatus_SUM:%0d mstatus_MXR:%0d satp:0x%0h", 43u);
static std::string const __str_literal_131(" width_code:%0d addr:0x%0h st_value:0x%0h", 41u);
static std::string const __str_literal_11(" }", 2u);
static std::string const __str_literal_146("%0d: %m.ma_ddr4_ready: Enabling MMU_Cache", 41u);
static std::string const __str_literal_127("%0d: %m.req: op:", 16u);
static std::string const __str_literal_62("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
					  63u);
static std::string const __str_literal_101("%0d: %s.rl_cache_refill_rsps_loop:", 34u);
static std::string const __str_literal_113("%0d: %s.rl_cache_refill_rsps_loop: FABRIC_RSP_ERR: raising access exception %0d",
					   79u);
static std::string const __str_literal_125("%0d: %s.rl_discard_write_rsp: fabric response error: exit",
					   57u);
static std::string const __str_literal_120("%0d: %s.rl_discard_write_rsp: pending %0d ", 42u);
static std::string const __str_literal_94("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
					  87u);
static std::string const __str_literal_96("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE",
					  68u);
static std::string const __str_literal_95("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x50h: Not a leaf PTE; page fault %0d",
					  90u);
static std::string const __str_literal_98("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
					  91u);
static std::string const __str_literal_91("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: megapage pte 0x%0h @ 0x%0h",
					  67u);
static std::string const __str_literal_87("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
					  87u);
static std::string const __str_literal_90("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE for megapage",
					  81u);
static std::string const __str_literal_93("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
					  91u);
static std::string const __str_literal_82("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: gigapage pte 0x%0h @ 0x%0h",
					  67u);
static std::string const __str_literal_79("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
					  87u);
static std::string const __str_literal_84("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE for gigapage",
					  81u);
static std::string const __str_literal_86("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
					  91u);
static std::string const __str_literal_32("%0d: %s.rl_reset: %0d sets x %0d ways: all tag states reset to CTAG_EMPTY",
					  73u);
static std::string const __str_literal_33("%0d: %s.rl_reset: Flushed", 25u);
static std::string const __str_literal_88("%0d: %s.rl_rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: continue to level 0",
					  82u);
static std::string const __str_literal_80("%0d: %s.rl_rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: continue to level 1",
					  82u);
static std::string const __str_literal_99("%0d: %s.rl_start_cache_refill: ", 31u);
static std::string const __str_literal_65("%0d: %s.rl_start_tlb_refill for eaddr 0x%0h; req for level 2 PTE",
					  64u);
static std::string const __str_literal_139("%0d: %s.tlb_flush", 17u);
static std::string const __str_literal_30("%0d: %s: cache size %0d KB, associativity %0d, line size %0d bytes (= %0d XLEN words)",
					  85u);
static std::string const __str_literal_34("%0d: %s: rl_probe_and_immed_rsp; eaddr %0h", 42u);
static std::string const __str_literal_66("%0t            To fabric: ", 26u);
static std::string const __str_literal_4("'h%h", 4u);
static std::string const __str_literal_43(")", 1u);
static std::string const __str_literal_5(", ", 2u);
static std::string const __str_literal_42(", --", 4u);
static std::string const __str_literal_41(", 0x%0x", 7u);
static std::string const __str_literal_67("AXI4_ARFlit { ", 14u);
static std::string const __str_literal_2("AXI4_AWFlit { ", 14u);
static std::string const __str_literal_121("AXI4_BFlit { ", 13u);
static std::string const __str_literal_103("AXI4_RFlit { ", 13u);
static std::string const __str_literal_9("AXI4_Size { ", 12u);
static std::string const __str_literal_23("AXI4_WFlit { ", 13u);
static std::string const __str_literal_130("CACHE_AMO", 9u);
static std::string const __str_literal_128("CACHE_LD", 8u);
static std::string const __str_literal_129("CACHE_ST", 8u);
static std::string const __str_literal_39("CTAG_CLEAN", 10u);
static std::string const __str_literal_40("CTAG_EMPTY", 10u);
static std::string const __str_literal_110("DECERR", 6u);
static std::string const __str_literal_108("EXOKAY", 6u);
static std::string const __str_literal_144("Error: \"../src_Core/Near_Mem_VM_WT_L1/MMU_Cache.bsv\", line 2227, column 29: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_cache_do_req] and\n  [RL_cache_rl_cache_refill_rsps_loop] ) fired in the same clock cycle.\n",
					   223u);
static std::string const __str_literal_143("Error: \"../src_Core/Near_Mem_VM_WT_L1/MMU_Cache.bsv\", line 2228, column 29: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_cache_do_req] and\n  [RL_cache_rl_rereq] ) fired in the same clock cycle.\n",
					   206u);
static std::string const __str_literal_142("Error: \"../src_Core/Near_Mem_VM_WT_L1/MMU_Cache.bsv\", line 2229, column 29: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_cache_do_req] and\n  [RL_cache_rl_start_cache_refill] ) fired in the same clock cycle.\n",
					   219u);
static std::string const __str_literal_141("Error: \"../src_Core/Near_Mem_VM_WT_L1/MMU_Cache.bsv\", line 2230, column 29: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_cache_do_req] and\n  [RL_cache_do_reset_req] ) fired in the same clock cycle.\n",
					   210u);
static std::string const __str_literal_140("Error: \"../src_Core/Near_Mem_VM_WT_L1/MMU_Cache.bsv\", line 2231, column 29: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_cache_do_req] and\n  [RL_cache_do_tlb_flush] ) fired in the same clock cycle.\n",
					   210u);
static std::string const __str_literal_27("False", 5u);
static std::string const __str_literal_13("INCR", 4u);
static std::string const __str_literal_31("I_MMU_Cache", 11u);
static std::string const __str_literal_135("M", 1u);
static std::string const __str_literal_145("MMU_Cache req for addr %x, data_not_instruction %d, resetting %d",
					   64u);
static std::string const __str_literal_15("NORMAL", 6u);
static std::string const __str_literal_107("OKAY", 4u);
static std::string const __str_literal_136("RESERVED", 8u);
static std::string const __str_literal_134("S", 1u);
static std::string const __str_literal_109("SLVERR", 6u);
static std::string const __str_literal_28("True", 4u);
static std::string const __str_literal_133("U", 1u);
static std::string const __str_literal_52("VM_XLATE_EXCEPTION", 18u);
static std::string const __str_literal_50("VM_XLATE_OK", 11u);
static std::string const __str_literal_51("VM_XLATE_TLB_MISS", 17u);
static std::string const __str_literal_48("VM_Xlate_Result { ", 18u);
static std::string const __str_literal_53("allow_cap: ", 11u);
static std::string const __str_literal_69("araddr: ", 8u);
static std::string const __str_literal_72("arburst: ", 9u);
static std::string const __str_literal_74("arcache: ", 9u);
static std::string const __str_literal_68("arid: ", 6u);
static std::string const __str_literal_70("arlen: ", 7u);
static std::string const __str_literal_73("arlock: ", 8u);
static std::string const __str_literal_75("arprot: ", 8u);
static std::string const __str_literal_76("arqos: ", 7u);
static std::string const __str_literal_77("arregion: ", 10u);
static std::string const __str_literal_71("arsize: ", 8u);
static std::string const __str_literal_78("aruser: ", 8u);
static std::string const __str_literal_6("awaddr: ", 8u);
static std::string const __str_literal_12("awburst: ", 9u);
static std::string const __str_literal_16("awcache: ", 9u);
static std::string const __str_literal_3("awid: ", 6u);
static std::string const __str_literal_7("awlen: ", 7u);
static std::string const __str_literal_14("awlock: ", 8u);
static std::string const __str_literal_17("awprot: ", 8u);
static std::string const __str_literal_18("awqos: ", 7u);
static std::string const __str_literal_19("awregion: ", 10u);
static std::string const __str_literal_8("awsize: ", 8u);
static std::string const __str_literal_20("awuser: ", 8u);
static std::string const __str_literal_122("bid: ", 5u);
static std::string const __str_literal_123("bresp: ", 7u);
static std::string const __str_literal_124("buser: ", 7u);
static std::string const __str_literal_55("exc_code: ", 10u);
static std::string const __str_literal_49("outcome: ", 9u);
static std::string const __str_literal_54("pa: ", 4u);
static std::string const __str_literal_57("pte: ", 5u);
static std::string const __str_literal_58("pte_level: ", 11u);
static std::string const __str_literal_56("pte_modified: ", 14u);
static std::string const __str_literal_59("pte_pa: ", 8u);
static std::string const __str_literal_105("rdata: ", 7u);
static std::string const __str_literal_104("rid: ", 5u);
static std::string const __str_literal_111("rlast: ", 7u);
static std::string const __str_literal_106("rresp: ", 7u);
static std::string const __str_literal_112("ruser: ", 7u);
static std::string const __str_literal_10("val: ", 5u);
static std::string const __str_literal_24("wdata: ", 7u);
static std::string const __str_literal_26("wlast: ", 7u);
static std::string const __str_literal_25("wstrb: ", 7u);
static std::string const __str_literal_29("wuser: ", 7u);


/* Constructor */
MOD_mkMMU_ICache::MOD_mkMMU_ICache(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cache_aw_events_register(simHdl, "cache_aw_events_register", this, 14u, 0u, (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires(simHdl,
					     "cache_aw_events_wires_ifc_ifc_wires",
					     this,
					     14u,
					     (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_1(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_1",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_2(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_2",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_3(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_3",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_4(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_4",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_5(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_5",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_6(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_6",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_7(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_7",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_cfg_verbosity(simHdl, "cache_cfg_verbosity", this, 4u, (tUInt8)2u, (tUInt8)0u),
    INST_cache_ctr_wr_rsps_pending_crg(simHdl,
				       "cache_ctr_wr_rsps_pending_crg",
				       this,
				       4u,
				       (tUInt8)0u,
				       (tUInt8)0u),
    INST_cache_dw_commit(simHdl, "cache_dw_commit", this, 1u, (tUInt8)0u),
    INST_cache_dw_exc(simHdl, "cache_dw_exc", this, 1u, (tUInt8)0u),
    INST_cache_dw_exc_code(simHdl, "cache_dw_exc_code", this, 6u, (tUInt8)0u),
    INST_cache_dw_output_ld_val(simHdl, "cache_dw_output_ld_val", this, 129u, (tUInt8)0u),
    INST_cache_dw_output_st_amo_val(simHdl, "cache_dw_output_st_amo_val", this, 129u, (tUInt8)0u),
    INST_cache_dw_valid(simHdl, "cache_dw_valid", this, 1u, (tUInt8)0u),
    INST_cache_f_fabric_second_write_reqs(simHdl,
					  "cache_f_fabric_second_write_reqs",
					  this,
					  74u,
					  1u,
					  (tUInt8)1u,
					  0u),
    INST_cache_f_fabric_write_reqs(simHdl, "cache_f_fabric_write_reqs", this, 196u, 2u, (tUInt8)1u, 0u),
    INST_cache_f_pte_writebacks(simHdl, "cache_f_pte_writebacks", this, 128u, 2u, (tUInt8)1u, 0u),
    INST_cache_f_reset_reqs(simHdl, "cache_f_reset_reqs", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_cache_f_reset_rsps(simHdl, "cache_f_reset_rsps", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_cache_masterPortShim_arff(simHdl, "cache_masterPortShim_arff", this, 98u, 2u, (tUInt8)1u, 0u),
    INST_cache_masterPortShim_awff(simHdl, "cache_masterPortShim_awff", this, 98u, 2u, (tUInt8)1u, 0u),
    INST_cache_masterPortShim_bff(simHdl, "cache_masterPortShim_bff", this, 7u, 2u, (tUInt8)1u, 0u),
    INST_cache_masterPortShim_rff(simHdl, "cache_masterPortShim_rff", this, 73u, 2u, (tUInt8)1u, 0u),
    INST_cache_masterPortShim_wff(simHdl, "cache_masterPortShim_wff", this, 74u, 2u, (tUInt8)1u, 0u),
    INST_cache_pw_tlb_flush_req(simHdl, "cache_pw_tlb_flush_req", this, 0u),
    INST_cache_ram_cword_set(simHdl, "cache_ram_cword_set", this, (tUInt8)0u, 8u, 258u, 256u, 2u),
    INST_cache_ram_state_and_ctag_cset(simHdl,
				       "cache_ram_state_and_ctag_cset",
				       this,
				       (tUInt8)0u,
				       6u,
				       106u,
				       (tUInt8)64u,
				       2u),
    INST_cache_rg_addr(simHdl, "cache_rg_addr", this, 64u),
    INST_cache_rg_allow_cap(simHdl, "cache_rg_allow_cap", this, 1u),
    INST_cache_rg_amo_funct5(simHdl, "cache_rg_amo_funct5", this, 5u),
    INST_cache_rg_cache_rereq_data(simHdl,
				   "cache_rg_cache_rereq_data",
				   this,
				   1u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_cache_rg_cset_cword_in_cache(simHdl, "cache_rg_cset_cword_in_cache", this, 8u),
    INST_cache_rg_cset_in_cache(simHdl, "cache_rg_cset_in_cache", this, 6u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rg_ddr4_ready(simHdl, "cache_rg_ddr4_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rg_error_during_refill(simHdl, "cache_rg_error_during_refill", this, 1u),
    INST_cache_rg_exc_code(simHdl, "cache_rg_exc_code", this, 6u),
    INST_cache_rg_is_unsigned(simHdl, "cache_rg_is_unsigned", this, 1u),
    INST_cache_rg_ld_val(simHdl,
			 "cache_rg_ld_val",
			 this,
			 129u,
			 bs_wide_tmp(129u).set_bits_in_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
																  0u,
																  1u),
							    4u,
							    0u,
							    1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
									       3u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
												  2u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
														     1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	0u),
			 (tUInt8)0u),
    INST_cache_rg_lower_word64(simHdl, "cache_rg_lower_word64", this, 64u),
    INST_cache_rg_lower_word64_full(simHdl,
				    "cache_rg_lower_word64_full",
				    this,
				    1u,
				    (tUInt8)0u,
				    (tUInt8)0u),
    INST_cache_rg_lower_word64_user(simHdl, "cache_rg_lower_word64_user", this, 1u),
    INST_cache_rg_lrsc_pa(simHdl, "cache_rg_lrsc_pa", this, 64u),
    INST_cache_rg_lrsc_valid(simHdl, "cache_rg_lrsc_valid", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rg_mem_req_sent(simHdl, "cache_rg_mem_req_sent", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rg_mstatus_MXR(simHdl, "cache_rg_mstatus_MXR", this, 1u),
    INST_cache_rg_op(simHdl, "cache_rg_op", this, 2u),
    INST_cache_rg_pa(simHdl, "cache_rg_pa", this, 64u),
    INST_cache_rg_priv(simHdl, "cache_rg_priv", this, 2u),
    INST_cache_rg_pte_pa(simHdl, "cache_rg_pte_pa", this, 64u),
    INST_cache_rg_satp(simHdl, "cache_rg_satp", this, 64u),
    INST_cache_rg_sstatus_SUM(simHdl, "cache_rg_sstatus_SUM", this, 1u),
    INST_cache_rg_st_amo_val(simHdl, "cache_rg_st_amo_val", this, 129u),
    INST_cache_rg_state(simHdl, "cache_rg_state", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rg_tlb_walk(simHdl, "cache_rg_tlb_walk", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rg_victim_way(simHdl, "cache_rg_victim_way", this, 1u),
    INST_cache_rg_width_code(simHdl, "cache_rg_width_code", this, 3u),
    INST_cache_rg_wr_rsp_err(simHdl, "cache_rg_wr_rsp_err", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rw_reset_req(simHdl, "cache_rw_reset_req", this, 1u, (tUInt8)0u),
    INST_cache_soc_map(simHdl, "cache_soc_map", this),
    INST_cache_tlb(simHdl, "cache_tlb", this, (tUInt8)0u, (tUInt8)2u),
    INST_cache_w_req_addr(simHdl, "cache_w_req_addr", this, 64u, (tUInt8)0u),
    INST_cache_w_req_amo_funct5(simHdl, "cache_w_req_amo_funct5", this, 5u, (tUInt8)0u),
    INST_cache_w_req_is_unsigned(simHdl, "cache_w_req_is_unsigned", this, 1u, (tUInt8)0u),
    INST_cache_w_req_mstatus_MXR(simHdl, "cache_w_req_mstatus_MXR", this, 1u, (tUInt8)0u),
    INST_cache_w_req_op(simHdl, "cache_w_req_op", this, 2u, (tUInt8)0u),
    INST_cache_w_req_priv(simHdl, "cache_w_req_priv", this, 2u, (tUInt8)0u),
    INST_cache_w_req_satp(simHdl, "cache_w_req_satp", this, 64u, (tUInt8)0u),
    INST_cache_w_req_sstatus_SUM(simHdl, "cache_w_req_sstatus_SUM", this, 1u, (tUInt8)0u),
    INST_cache_w_req_st_value(simHdl, "cache_w_req_st_value", this, 129u, (tUInt8)0u),
    INST_cache_w_req_width_code(simHdl, "cache_w_req_width_code", this, 3u, (tUInt8)0u),
    INST_cache_wr_mem_req_sent(simHdl, "cache_wr_mem_req_sent", this, 1u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459(204u),
    DEF_cache_f_fabric_write_reqs_first____d352(196u),
    DEF_cache_rg_st_amo_val___d454(129u),
    DEF_cache_masterPortShim_rff_first____d782(73u),
    DEF_v__h40473(12297829382473034410llu),
    DEF_v__h38898(12297829382473034410llu),
    DEF_v__h37783(12297829382473034410llu),
    DEF_v__h36856(12297829382473034410llu),
    DEF_v__h61997(2863311530u),
    DEF_v__h60564(2863311530u),
    DEF_v__h58808(2863311530u),
    DEF_v__h57877(2863311530u),
    DEF_v__h57835(2863311530u),
    DEF_v__h41462(2863311530u),
    DEF_v__h41204(2863311530u),
    DEF_v__h40190(2863311530u),
    DEF_v__h39871(2863311530u),
    DEF_v__h39780(2863311530u),
    DEF_v__h39700(2863311530u),
    DEF_v__h39620(2863311530u),
    DEF_v__h39181(2863311530u),
    DEF_v__h39064(2863311530u),
    DEF_v__h38744(2863311530u),
    DEF_v__h38664(2863311530u),
    DEF_v__h38485(2863311530u),
    DEF_v__h38066(2863311530u),
    DEF_v__h37949(2863311530u),
    DEF_v__h37628(2863311530u),
    DEF_v__h37548(2863311530u),
    DEF_v__h37366(2863311530u),
    DEF_v__h36667(2863311530u),
    DEF_v__h35856(2863311530u),
    DEF_v__h7843(2863311530u),
    DEF_v__h7707(2863311530u),
    DEF_v__h7610(2863311530u),
    DEF_v__h7133(2863311530u),
    DEF_cache_ram_cword_set_b_read____d504(258u),
    DEF_cache_w_req_st_value_wget____d1084(129u),
    DEF_cache_dw_output_st_amo_val_wget____d1177(129u),
    DEF_cache_dw_output_ld_val_wget____d1173(129u),
    DEF_cache_f_pte_writebacks_first____d410(128u),
    DEF_cache_ram_state_and_ctag_cset_b_read____d493(106u),
    DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506(129u),
    DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505(129u),
    DEF_x_wget_snd__h61391(128u),
    DEF_x_wget_snd__h61369(128u),
    DEF_centry__h10111(128u),
    DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689(129u),
    DEF_x__h35715(128u),
    DEF_x__h35673(128u),
    DEF_IF_cache_rg_lower_word64_76_BIT_0_78_THEN_1_EL_ETC___d979(128u),
    DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1002(258u),
    DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d1000(258u),
    DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129_ETC___d1001(258u),
    DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1020(129u),
    DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982(129u),
    DEF_IF_cache_rg_victim_way_41_THEN_cache_ram_cword_ETC___d1019(129u),
    DEF_x__h10226(129u),
    DEF_y__h10227(129u),
    DEF_y__h10280(129u),
    DEF_y__h22972(129u),
    DEF__0b11_CONCAT_cache_f_pte_writebacks_first__10_B_ETC___d414(196u),
    DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413(129u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621(127u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686(127u),
    DEF_b__h41804(128u),
    DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d727(129u),
    DEF_x__h35666(128u),
    DEF__0_BIT_0_28_CONCAT_0___d729(129u),
    DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d536(128u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620(125u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685(125u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619(123u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684(123u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618(121u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683(121u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617(119u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682(119u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616(117u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681(117u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615(115u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680(115u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614(113u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679(113u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613(111u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678(111u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612(109u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677(109u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611(107u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676(107u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610(105u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675(105u),
    DEF__0_CONCAT_DONTCARE_37_CONCAT_0_CONCAT_DONTCARE_37___d438(106u),
    DEF_cache_rg_victim_way_41_OR_cache_ram_state_and__ETC___d998(106u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609(103u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674(103u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608(101u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673(101u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607(99u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672(99u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606(97u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671(97u),
    DEF__0_CONCAT_cache_rg_pa_36_BITS_63_TO_6_37_CONCAT_ETC___d939(98u),
    DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d883(98u),
    DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d843(98u),
    DEF__0_CONCAT_cache_f_fabric_write_reqs_first__52_B_ETC___d384(98u),
    DEF__0_CONCAT_0_CONCAT_cache_rg_satp_51_BITS_43_TO__ETC___d778(98u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605(95u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670(95u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604(93u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669(93u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603(91u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668(91u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602(89u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667(89u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601(87u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666(87u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600(85u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665(85u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599(83u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664(83u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598(81u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663(81u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597(79u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662(79u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596(77u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661(77u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595(75u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660(75u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594(73u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659(73u),
    DEF_cache_f_fabric_write_reqs_first__52_BITS_127_T_ETC___d375(74u),
    DEF_IF_cache_f_fabric_write_reqs_first__52_BITS_19_ETC___d400(74u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593(71u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658(71u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592(69u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657(69u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591(67u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656(67u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590(65u),
    DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655(65u)
{
  PORT_req_st_value.setSize(129u);
  PORT_req_st_value.clear();
  PORT_mem_master_r_put_val.setSize(73u);
  PORT_mem_master_r_put_val.clear();
  PORT_mem_master_aw_peek.setSize(98u);
  PORT_mem_master_aw_peek.clear();
  PORT_mem_master_w_peek.setSize(74u);
  PORT_mem_master_w_peek.clear();
  PORT_mem_master_ar_peek.setSize(98u);
  PORT_mem_master_ar_peek.clear();
  PORT_cword_snd.setSize(128u);
  PORT_cword_snd.clear();
  PORT_st_amo_val_snd.setSize(128u);
  PORT_st_amo_val_snd.clear();
  symbol_count = 119u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkMMU_ICache::init_symbols_0()
{
  init_symbol(&symbols[0u], "__me_check_17", SYM_RULE);
  init_symbol(&symbols[1u], "b__h36621", SYM_DEF, &DEF_b__h36621, 4u);
  init_symbol(&symbols[2u], "b__h6202", SYM_DEF, &DEF_b__h6202, 4u);
  init_symbol(&symbols[3u], "cache_aw_events_register", SYM_MODULE, &INST_cache_aw_events_register);
  init_symbol(&symbols[4u],
	      "cache_aw_events_wires_ifc_ifc_wires",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires);
  init_symbol(&symbols[5u],
	      "cache_aw_events_wires_ifc_ifc_wires_1",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_1);
  init_symbol(&symbols[6u],
	      "cache_aw_events_wires_ifc_ifc_wires_2",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_2);
  init_symbol(&symbols[7u],
	      "cache_aw_events_wires_ifc_ifc_wires_3",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_3);
  init_symbol(&symbols[8u],
	      "cache_aw_events_wires_ifc_ifc_wires_4",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_4);
  init_symbol(&symbols[9u],
	      "cache_aw_events_wires_ifc_ifc_wires_5",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_5);
  init_symbol(&symbols[10u],
	      "cache_aw_events_wires_ifc_ifc_wires_6",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_6);
  init_symbol(&symbols[11u],
	      "cache_aw_events_wires_ifc_ifc_wires_7",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_7);
  init_symbol(&symbols[12u], "cache_cfg_verbosity", SYM_MODULE, &INST_cache_cfg_verbosity);
  init_symbol(&symbols[13u],
	      "cache_ctr_wr_rsps_pending_crg",
	      SYM_MODULE,
	      &INST_cache_ctr_wr_rsps_pending_crg);
  init_symbol(&symbols[14u], "cache_dw_commit", SYM_MODULE, &INST_cache_dw_commit);
  init_symbol(&symbols[15u], "cache_dw_exc", SYM_MODULE, &INST_cache_dw_exc);
  init_symbol(&symbols[16u], "cache_dw_exc_code", SYM_MODULE, &INST_cache_dw_exc_code);
  init_symbol(&symbols[17u], "cache_dw_output_ld_val", SYM_MODULE, &INST_cache_dw_output_ld_val);
  init_symbol(&symbols[18u],
	      "cache_dw_output_st_amo_val",
	      SYM_MODULE,
	      &INST_cache_dw_output_st_amo_val);
  init_symbol(&symbols[19u], "cache_dw_valid", SYM_MODULE, &INST_cache_dw_valid);
  init_symbol(&symbols[20u],
	      "cache_f_fabric_second_write_reqs",
	      SYM_MODULE,
	      &INST_cache_f_fabric_second_write_reqs);
  init_symbol(&symbols[21u],
	      "cache_f_fabric_write_reqs",
	      SYM_MODULE,
	      &INST_cache_f_fabric_write_reqs);
  init_symbol(&symbols[22u], "cache_f_pte_writebacks", SYM_MODULE, &INST_cache_f_pte_writebacks);
  init_symbol(&symbols[23u], "cache_f_reset_reqs", SYM_MODULE, &INST_cache_f_reset_reqs);
  init_symbol(&symbols[24u], "cache_f_reset_rsps", SYM_MODULE, &INST_cache_f_reset_rsps);
  init_symbol(&symbols[25u],
	      "cache_masterPortShim_arff",
	      SYM_MODULE,
	      &INST_cache_masterPortShim_arff);
  init_symbol(&symbols[26u],
	      "cache_masterPortShim_awff",
	      SYM_MODULE,
	      &INST_cache_masterPortShim_awff);
  init_symbol(&symbols[27u], "cache_masterPortShim_bff", SYM_MODULE, &INST_cache_masterPortShim_bff);
  init_symbol(&symbols[28u], "cache_masterPortShim_rff", SYM_MODULE, &INST_cache_masterPortShim_rff);
  init_symbol(&symbols[29u], "cache_masterPortShim_wff", SYM_MODULE, &INST_cache_masterPortShim_wff);
  init_symbol(&symbols[30u], "cache_pw_tlb_flush_req", SYM_MODULE, &INST_cache_pw_tlb_flush_req);
  init_symbol(&symbols[31u], "cache_ram_cword_set", SYM_MODULE, &INST_cache_ram_cword_set);
  init_symbol(&symbols[32u],
	      "cache_ram_state_and_ctag_cset",
	      SYM_MODULE,
	      &INST_cache_ram_state_and_ctag_cset);
  init_symbol(&symbols[33u], "cache_rg_addr", SYM_MODULE, &INST_cache_rg_addr);
  init_symbol(&symbols[34u], "cache_rg_allow_cap", SYM_MODULE, &INST_cache_rg_allow_cap);
  init_symbol(&symbols[35u], "cache_rg_amo_funct5", SYM_MODULE, &INST_cache_rg_amo_funct5);
  init_symbol(&symbols[36u],
	      "cache_rg_cache_rereq_data",
	      SYM_MODULE,
	      &INST_cache_rg_cache_rereq_data);
  init_symbol(&symbols[37u],
	      "cache_rg_cset_cword_in_cache",
	      SYM_MODULE,
	      &INST_cache_rg_cset_cword_in_cache);
  init_symbol(&symbols[38u], "cache_rg_cset_in_cache", SYM_MODULE, &INST_cache_rg_cset_in_cache);
  init_symbol(&symbols[39u], "cache_rg_ddr4_ready", SYM_MODULE, &INST_cache_rg_ddr4_ready);
  init_symbol(&symbols[40u],
	      "cache_rg_error_during_refill",
	      SYM_MODULE,
	      &INST_cache_rg_error_during_refill);
  init_symbol(&symbols[41u], "cache_rg_exc_code", SYM_MODULE, &INST_cache_rg_exc_code);
  init_symbol(&symbols[42u], "cache_rg_is_unsigned", SYM_MODULE, &INST_cache_rg_is_unsigned);
  init_symbol(&symbols[43u], "cache_rg_ld_val", SYM_MODULE, &INST_cache_rg_ld_val);
  init_symbol(&symbols[44u], "cache_rg_lower_word64", SYM_MODULE, &INST_cache_rg_lower_word64);
  init_symbol(&symbols[45u],
	      "cache_rg_lower_word64_full",
	      SYM_MODULE,
	      &INST_cache_rg_lower_word64_full);
  init_symbol(&symbols[46u],
	      "cache_rg_lower_word64_user",
	      SYM_MODULE,
	      &INST_cache_rg_lower_word64_user);
  init_symbol(&symbols[47u], "cache_rg_lrsc_pa", SYM_MODULE, &INST_cache_rg_lrsc_pa);
  init_symbol(&symbols[48u], "cache_rg_lrsc_valid", SYM_MODULE, &INST_cache_rg_lrsc_valid);
  init_symbol(&symbols[49u], "cache_rg_mem_req_sent", SYM_MODULE, &INST_cache_rg_mem_req_sent);
  init_symbol(&symbols[50u], "cache_rg_mstatus_MXR", SYM_MODULE, &INST_cache_rg_mstatus_MXR);
  init_symbol(&symbols[51u], "cache_rg_op", SYM_MODULE, &INST_cache_rg_op);
  init_symbol(&symbols[52u], "cache_rg_op__h9396", SYM_DEF, &DEF_cache_rg_op__h9396, 2u);
  init_symbol(&symbols[53u], "cache_rg_pa", SYM_MODULE, &INST_cache_rg_pa);
  init_symbol(&symbols[54u], "cache_rg_priv", SYM_MODULE, &INST_cache_rg_priv);
  init_symbol(&symbols[55u], "cache_rg_pte_pa", SYM_MODULE, &INST_cache_rg_pte_pa);
  init_symbol(&symbols[56u], "cache_rg_satp", SYM_MODULE, &INST_cache_rg_satp);
  init_symbol(&symbols[57u], "cache_rg_sstatus_SUM", SYM_MODULE, &INST_cache_rg_sstatus_SUM);
  init_symbol(&symbols[58u], "cache_rg_st_amo_val", SYM_MODULE, &INST_cache_rg_st_amo_val);
  init_symbol(&symbols[59u], "cache_rg_state", SYM_MODULE, &INST_cache_rg_state);
  init_symbol(&symbols[60u], "cache_rg_tlb_walk", SYM_MODULE, &INST_cache_rg_tlb_walk);
  init_symbol(&symbols[61u], "cache_rg_victim_way", SYM_MODULE, &INST_cache_rg_victim_way);
  init_symbol(&symbols[62u], "cache_rg_width_code", SYM_MODULE, &INST_cache_rg_width_code);
  init_symbol(&symbols[63u], "cache_rg_wr_rsp_err", SYM_MODULE, &INST_cache_rg_wr_rsp_err);
  init_symbol(&symbols[64u], "cache_rw_reset_req", SYM_MODULE, &INST_cache_rw_reset_req);
  init_symbol(&symbols[65u], "cache_soc_map", SYM_MODULE, &INST_cache_soc_map);
  init_symbol(&symbols[66u], "cache_tlb", SYM_MODULE, &INST_cache_tlb);
  init_symbol(&symbols[67u], "cache_w_req_addr", SYM_MODULE, &INST_cache_w_req_addr);
  init_symbol(&symbols[68u], "cache_w_req_amo_funct5", SYM_MODULE, &INST_cache_w_req_amo_funct5);
  init_symbol(&symbols[69u], "cache_w_req_is_unsigned", SYM_MODULE, &INST_cache_w_req_is_unsigned);
  init_symbol(&symbols[70u], "cache_w_req_mstatus_MXR", SYM_MODULE, &INST_cache_w_req_mstatus_MXR);
  init_symbol(&symbols[71u], "cache_w_req_op", SYM_MODULE, &INST_cache_w_req_op);
  init_symbol(&symbols[72u], "cache_w_req_priv", SYM_MODULE, &INST_cache_w_req_priv);
  init_symbol(&symbols[73u], "cache_w_req_satp", SYM_MODULE, &INST_cache_w_req_satp);
  init_symbol(&symbols[74u], "cache_w_req_sstatus_SUM", SYM_MODULE, &INST_cache_w_req_sstatus_SUM);
  init_symbol(&symbols[75u], "cache_w_req_st_value", SYM_MODULE, &INST_cache_w_req_st_value);
  init_symbol(&symbols[76u], "cache_w_req_width_code", SYM_MODULE, &INST_cache_w_req_width_code);
  init_symbol(&symbols[77u], "cache_wr_mem_req_sent", SYM_MODULE, &INST_cache_wr_mem_req_sent);
  init_symbol(&symbols[78u], "cword_snd", SYM_PORT, &PORT_cword_snd, 128u);
  init_symbol(&symbols[79u], "mem_master_ar_peek", SYM_PORT, &PORT_mem_master_ar_peek, 98u);
  init_symbol(&symbols[80u], "mem_master_aw_peek", SYM_PORT, &PORT_mem_master_aw_peek, 98u);
  init_symbol(&symbols[81u], "mem_master_r_put_val", SYM_PORT, &PORT_mem_master_r_put_val, 73u);
  init_symbol(&symbols[82u], "mem_master_w_peek", SYM_PORT, &PORT_mem_master_w_peek, 74u);
  init_symbol(&symbols[83u], "mstatus_MXR__h9361", SYM_DEF, &DEF_mstatus_MXR__h9361, 1u);
  init_symbol(&symbols[84u], "priv__h9359", SYM_DEF, &DEF_priv__h9359, 2u);
  init_symbol(&symbols[85u], "RL_cache_aw_events_update_reg", SYM_RULE);
  init_symbol(&symbols[86u], "RL_cache_do_req", SYM_RULE);
  init_symbol(&symbols[87u], "RL_cache_do_reset_req", SYM_RULE);
  init_symbol(&symbols[88u], "RL_cache_do_set_req_valid", SYM_RULE);
  init_symbol(&symbols[89u], "RL_cache_do_tlb_flush", SYM_RULE);
  init_symbol(&symbols[90u], "RL_cache_rl_cache_refill_rsps_loop", SYM_RULE);
  init_symbol(&symbols[91u], "RL_cache_rl_count_miss_lat", SYM_RULE);
  init_symbol(&symbols[92u], "RL_cache_rl_count_tlb_latency", SYM_RULE);
  init_symbol(&symbols[93u], "RL_cache_rl_discard_write_rsp", SYM_RULE);
  init_symbol(&symbols[94u], "RL_cache_rl_drive_exception_rsp", SYM_RULE);
  init_symbol(&symbols[95u], "RL_cache_rl_fabric_send_write_req", SYM_RULE);
  init_symbol(&symbols[96u], "RL_cache_rl_probe_and_immed_rsp", SYM_RULE);
  init_symbol(&symbols[97u], "RL_cache_rl_ptw_level_0", SYM_RULE);
  init_symbol(&symbols[98u], "RL_cache_rl_ptw_level_1", SYM_RULE);
  init_symbol(&symbols[99u], "RL_cache_rl_ptw_level_2", SYM_RULE);
  init_symbol(&symbols[100u], "RL_cache_rl_rereq", SYM_RULE);
  init_symbol(&symbols[101u], "RL_cache_rl_reset", SYM_RULE);
  init_symbol(&symbols[102u], "RL_cache_rl_start_cache_refill", SYM_RULE);
  init_symbol(&symbols[103u], "RL_cache_rl_start_reset", SYM_RULE);
  init_symbol(&symbols[104u], "RL_cache_rl_start_tlb_refill", SYM_RULE);
  init_symbol(&symbols[105u], "RL_cache_rl_writeback_updated_PTE", SYM_RULE);
  init_symbol(&symbols[106u], "req_st_value", SYM_PORT, &PORT_req_st_value, 129u);
  init_symbol(&symbols[107u], "satp__h9356", SYM_DEF, &DEF_satp__h9356, 64u);
  init_symbol(&symbols[108u], "sstatus_SUM__h9360", SYM_DEF, &DEF_sstatus_SUM__h9360, 1u);
  init_symbol(&symbols[109u], "st_amo_val_snd", SYM_PORT, &PORT_st_amo_val_snd, 128u);
  init_symbol(&symbols[110u],
	      "WILL_FIRE_RL_cache_do_req",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_cache_do_req,
	      1u);
  init_symbol(&symbols[111u],
	      "WILL_FIRE_RL_cache_do_reset_req",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_cache_do_reset_req,
	      1u);
  init_symbol(&symbols[112u],
	      "WILL_FIRE_RL_cache_do_tlb_flush",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_cache_do_tlb_flush,
	      1u);
  init_symbol(&symbols[113u],
	      "WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop,
	      1u);
  init_symbol(&symbols[114u],
	      "WILL_FIRE_RL_cache_rl_rereq",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_cache_rl_rereq,
	      1u);
  init_symbol(&symbols[115u],
	      "WILL_FIRE_RL_cache_rl_start_cache_refill",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_cache_rl_start_cache_refill,
	      1u);
  init_symbol(&symbols[116u], "width_code__h5592", SYM_DEF, &DEF_width_code__h5592, 3u);
  init_symbol(&symbols[117u], "x2__h7191", SYM_DEF, &DEF_x2__h7191, 6u);
  init_symbol(&symbols[118u], "x__h57984", SYM_DEF, &DEF_x__h57984, 5u);
}


/* Rule actions */

void MOD_mkMMU_ICache::RL_cache_aw_events_update_reg()
{
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_whas_AND_c_ETC___d345;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34;
  DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 = INST_cache_aw_events_wires_ifc_ifc_wires_7.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 = INST_cache_aw_events_wires_ifc_ifc_wires_6.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 = INST_cache_aw_events_wires_ifc_ifc_wires_5.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 = INST_cache_aw_events_wires_ifc_ifc_wires_4.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 = INST_cache_aw_events_wires_ifc_ifc_wires_3.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 = INST_cache_aw_events_wires_ifc_ifc_wires_2.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 = INST_cache_aw_events_wires_ifc_ifc_wires_1.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 = INST_cache_aw_events_wires_ifc_ifc_wires.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 = INST_cache_aw_events_wires_ifc_ifc_wires_7.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 = INST_cache_aw_events_wires_ifc_ifc_wires_6.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 = INST_cache_aw_events_wires_ifc_ifc_wires_4.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 = INST_cache_aw_events_wires_ifc_ifc_wires_5.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 = INST_cache_aw_events_wires_ifc_ifc_wires_3.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 = INST_cache_aw_events_wires_ifc_ifc_wires_2.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 = INST_cache_aw_events_wires_ifc_ifc_wires_1.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 = INST_cache_aw_events_wires_ifc_ifc_wires.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_whas_AND_c_ETC___d345 = 16383u & ((((((((((((((((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 13u)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 13u))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 13u)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 13u)))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 13u)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 13u))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 13u)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 13u)))))) << 13u) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 12u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 12u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 12u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 12u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 12u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 12u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 12u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 12u))))))) << 12u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 11u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 11u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 11u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 11u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 11u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 11u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 11u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 11u))))))) << 11u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 10u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 10u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 10u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 10u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 10u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 10u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 10u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 10u))))))) << 10u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 9u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 9u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 9u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 9u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 9u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 9u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 9u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 9u))))))) << 9u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 8u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 8u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 8u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 8u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 8u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 8u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 8u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 8u))))))) << 8u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 7u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 7u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 7u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 7u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 7u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 7u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 7u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 7u))))))) << 7u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 6u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 6u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 6u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 6u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 6u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 6u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 6u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 6u))))))) << 6u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 5u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 5u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 5u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 5u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 5u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 5u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 5u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 5u))))))) << 5u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 4u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 4u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 4u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 4u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 4u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 4u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 4u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 4u))))))) << 4u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 3u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 3u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 3u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 3u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 3u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 3u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 3u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 3u))))))) << 3u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 2u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 2u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 2u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 2u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 2u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 2u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 2u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 2u))))))) << 2u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 1u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 1u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 1u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 1u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 1u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 1u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 1u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 1u))))))) << 1u)) | (tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15)))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34))))));
  INST_cache_aw_events_register.METH_write(DEF_cache_aw_events_wires_ifc_ifc_wires_whas_AND_c_ETC___d345);
}

void MOD_mkMMU_ICache::RL_cache_rl_fabric_send_write_req()
{
  tUInt8 DEF_cache_ctr_wr_rsps_pending_crg_port0__read__46__ETC___d401;
  tUInt8 DEF_shift_bits__h5600;
  tUInt8 DEF_mem_req_wr_second_data_wuser__h5709;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d405;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d406;
  tUInt8 DEF__theResult___snd_snd_fst_val__h5859;
  tUInt8 DEF_mem_req_wr_addr_awlen__h5816;
  tUInt8 DEF_strobe64__h5848;
  tUInt8 DEF_strobe64__h5844;
  tUInt8 DEF_strobe64__h5837;
  tUInt8 DEF_mem_req_wr_data_wstrb__h5896;
  tUInt8 DEF_strobe64__h5852;
  tUInt8 DEF_fabric_strobe2__h5613;
  tUInt64 DEF_word64__h5836;
  tUInt64 DEF_mem_req_wr_data_wdata__h5895;
  tUInt8 DEF_shift_bytes__h5599;
  tUInt64 DEF_word64__h5596;
  tUInt64 DEF_mem_req_wr_second_data_wdata__h5706;
  tUInt64 DEF_mem_req_wr_addr_awaddr__h5815;
  DEF_cache_f_fabric_write_reqs_first____d352 = INST_cache_f_fabric_write_reqs.METH_first();
  DEF_b__h6202 = INST_cache_ctr_wr_rsps_pending_crg.METH_port0__read();
  DEF_x__h60536 = INST_cache_cfg_verbosity.METH_read();
  DEF_mem_req_wr_addr_awaddr__h5815 = primExtract64(64u,
						    196u,
						    DEF_cache_f_fabric_write_reqs_first____d352,
						    32u,
						    192u,
						    32u,
						    129u);
  DEF_mem_req_wr_second_data_wdata__h5706 = primExtract64(64u,
							  196u,
							  DEF_cache_f_fabric_write_reqs_first____d352,
							  32u,
							  127u,
							  32u,
							  64u);
  DEF_word64__h5596 = primExtract64(64u,
				    196u,
				    DEF_cache_f_fabric_write_reqs_first____d352,
				    32u,
				    63u,
				    32u,
				    0u);
  DEF_width_code__h5592 = DEF_cache_f_fabric_write_reqs_first____d352.get_bits_in_word8(6u, 1u, 3u);
  DEF_shift_bytes__h5599 = DEF_cache_f_fabric_write_reqs_first____d352.get_bits_in_word8(4u, 1u, 3u);
  switch (DEF_width_code__h5592) {
  case (tUInt8)4u:
    DEF_fabric_strobe2__h5613 = (tUInt8)255u;
    break;
  default:
    DEF_fabric_strobe2__h5613 = (tUInt8)0u;
  }
  DEF_strobe64__h5852 = primShiftL8(8u, 8u, (tUInt8)255u, 3u, (tUInt8)(DEF_shift_bytes__h5599));
  DEF_strobe64__h5837 = primShiftL8(8u, 8u, (tUInt8)1u, 3u, (tUInt8)(DEF_shift_bytes__h5599));
  DEF_strobe64__h5848 = primShiftL8(8u, 8u, (tUInt8)15u, 3u, (tUInt8)(DEF_shift_bytes__h5599));
  DEF_strobe64__h5844 = primShiftL8(8u, 8u, (tUInt8)3u, 3u, (tUInt8)(DEF_shift_bytes__h5599));
  switch (DEF_width_code__h5592) {
  case (tUInt8)0u:
    DEF_mem_req_wr_data_wstrb__h5896 = DEF_strobe64__h5837;
    break;
  case (tUInt8)1u:
    DEF_mem_req_wr_data_wstrb__h5896 = DEF_strobe64__h5844;
    break;
  case (tUInt8)2u:
    DEF_mem_req_wr_data_wstrb__h5896 = DEF_strobe64__h5848;
    break;
  case (tUInt8)3u:
    DEF_mem_req_wr_data_wstrb__h5896 = DEF_strobe64__h5852;
    break;
  case (tUInt8)4u:
    DEF_mem_req_wr_data_wstrb__h5896 = (tUInt8)255u;
    break;
  default:
    DEF_mem_req_wr_data_wstrb__h5896 = (tUInt8)0u;
  }
  DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354 = DEF_width_code__h5592 == (tUInt8)4u;
  DEF_mem_req_wr_addr_awlen__h5816 = DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354 ? (tUInt8)1u : (tUInt8)0u;
  switch (DEF_width_code__h5592) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF__theResult___snd_snd_fst_val__h5859 = DEF_width_code__h5592;
    break;
  case (tUInt8)3u:
  case (tUInt8)4u:
    DEF__theResult___snd_snd_fst_val__h5859 = (tUInt8)3u;
    break;
  default:
    DEF__theResult___snd_snd_fst_val__h5859 = (tUInt8)6u;
  }
  DEF_NOT_cache_f_fabric_write_reqs_first__52_BITS_1_ETC___d355 = !DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = !(DEF_x__h60536 <= (tUInt8)1u);
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d406 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_NOT_cache_f_fabric_write_reqs_first__52_BITS_1_ETC___d355;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d405 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354;
  DEF_mem_req_wr_second_data_wuser__h5709 = DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354 && DEF_cache_f_fabric_write_reqs_first____d352.get_bits_in_word8(4u,
																					   0u,
																					   1u);
  DEF_shift_bits__h5600 = (tUInt8)63u & (DEF_shift_bytes__h5599 << 3u);
  DEF_word64__h5836 = primShiftL64(64u,
				   64u,
				   (tUInt64)(DEF_word64__h5596),
				   6u,
				   (tUInt8)(DEF_shift_bits__h5600));
  switch (DEF_width_code__h5592) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_mem_req_wr_data_wdata__h5895 = DEF_word64__h5836;
    break;
  default:
    DEF_mem_req_wr_data_wdata__h5895 = DEF_word64__h5596;
  }
  DEF_cache_ctr_wr_rsps_pending_crg_port0__read__46__ETC___d401 = (tUInt8)15u & (DEF_b__h6202 + (tUInt8)1u);
  DEF__0_CONCAT_cache_f_fabric_write_reqs_first__52_B_ETC___d384.set_bits_in_word((tUInt8)((tUInt8)0u),
										  3u,
										  0u,
										  2u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_mem_req_wr_addr_awaddr__h5815 >> 35u),
												     2u).set_whole_word((tUInt32)(DEF_mem_req_wr_addr_awaddr__h5815 >> 3u),
															1u).set_whole_word((((((tUInt32)((tUInt8)((tUInt8)7u & DEF_mem_req_wr_addr_awaddr__h5815))) << 29u) | (((tUInt32)(DEF_mem_req_wr_addr_awlen__h5816)) << 21u)) | (((tUInt32)(DEF__theResult___snd_snd_fst_val__h5859)) << 18u)) | 65536u,
																	   0u);
  DEF_cache_f_fabric_write_reqs_first__52_BITS_127_T_ETC___d375.set_bits_in_word((tUInt32)(DEF_mem_req_wr_second_data_wdata__h5706 >> 54u),
										 2u,
										 0u,
										 10u).set_whole_word((tUInt32)(DEF_mem_req_wr_second_data_wdata__h5706 >> 22u),
												     1u).set_whole_word((((((tUInt32)(4194303u & DEF_mem_req_wr_second_data_wdata__h5706)) << 10u) | (((tUInt32)(DEF_fabric_strobe2__h5613)) << 2u)) | (((tUInt32)((tUInt8)1u)) << 1u)) | (tUInt32)(DEF_mem_req_wr_second_data_wuser__h5709),
															0u);
  DEF_IF_cache_f_fabric_write_reqs_first__52_BITS_19_ETC___d400.set_bits_in_word((tUInt32)(DEF_mem_req_wr_data_wdata__h5895 >> 54u),
										 2u,
										 0u,
										 10u).set_whole_word((tUInt32)(DEF_mem_req_wr_data_wdata__h5895 >> 22u),
												     1u).set_whole_word((((((tUInt32)(4194303u & DEF_mem_req_wr_data_wdata__h5895)) << 10u) | (((tUInt32)(DEF_mem_req_wr_data_wstrb__h5896)) << 2u)) | (((tUInt32)(DEF_NOT_cache_f_fabric_write_reqs_first__52_BITS_1_ETC___d355)) << 1u)) | (tUInt32)(DEF_mem_req_wr_second_data_wuser__h5709),
															0u);
  INST_cache_f_fabric_write_reqs.METH_deq();
  if (DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354)
    INST_cache_f_fabric_second_write_reqs.METH_enq(DEF_cache_f_fabric_write_reqs_first__52_BITS_127_T_ETC___d375);
  INST_cache_masterPortShim_awff.METH_enq(DEF__0_CONCAT_cache_f_fabric_write_reqs_first__52_B_ETC___d384);
  INST_cache_masterPortShim_wff.METH_enq(DEF_IF_cache_f_fabric_write_reqs_first__52_BITS_19_ETC___d400);
  INST_cache_ctr_wr_rsps_pending_crg.METH_port0__write(DEF_cache_ctr_wr_rsps_pending_crg_port0__read__46__ETC___d401);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_2, &__str_literal_3);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,5", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_mem_req_wr_addr_awaddr__h5815);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_7);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, DEF_mem_req_wr_addr_awlen__h5816);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_8);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_4,
		   DEF__theResult___snd_snd_fst_val__h5859,
		   &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_12);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_14);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_16);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_17);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_18);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_19);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_20);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_23, &__str_literal_24);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_mem_req_wr_data_wdata__h5895);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_25);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, DEF_mem_req_wr_data_wstrb__h5896);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_26);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d405)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d406)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_29);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl,
		   this,
		   "s,1,s",
		   &__str_literal_4,
		   DEF_mem_req_wr_second_data_wuser__h5709,
		   &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
}

void MOD_mkMMU_ICache::RL_cache_rl_writeback_updated_PTE()
{
  tUInt64 DEF_x__h6656;
  tUInt64 DEF_x__h6644;
  DEF_cache_f_pte_writebacks_first____d410 = INST_cache_f_pte_writebacks.METH_first();
  DEF_x__h6644 = primExtract64(64u,
			       128u,
			       DEF_cache_f_pte_writebacks_first____d410,
			       32u,
			       127u,
			       32u,
			       64u);
  DEF_x__h6656 = primExtract64(64u,
			       128u,
			       DEF_cache_f_pte_writebacks_first____d410,
			       32u,
			       63u,
			       32u,
			       0u);
  DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413.set_bits_in_word(UWide_literal_65_h0.get_bits_in_word8(2u,
															0u,
															1u),
										  4u,
										  0u,
										  1u).set_whole_word(UWide_literal_65_h0.get_whole_word(1u),
												     3u).build_concat((((tUInt64)(UWide_literal_65_h0.get_whole_word(0u))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h6656 >> 32u)),
														      32u,
														      64u).set_whole_word((tUInt32)(DEF_x__h6656),
																	  0u);
  DEF__0b11_CONCAT_cache_f_pte_writebacks_first__10_B_ETC___d414.set_bits_in_word((tUInt8)15u & (((tUInt8)3u << 1u) | (tUInt8)(DEF_x__h6644 >> 63u)),
										  6u,
										  0u,
										  4u).set_whole_word((tUInt32)(DEF_x__h6644 >> 31u),
												     5u).set_whole_word((((tUInt32)(2147483647u & DEF_x__h6644)) << 1u) | (tUInt32)(DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413.get_bits_in_word8(4u,
																																     0u,
																																     1u)),
															4u).set_whole_word(DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413.get_whole_word(3u),
																	   3u).set_whole_word(DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413.get_whole_word(2u),
																			      2u).set_whole_word(DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413.get_whole_word(1u),
																						 1u).set_whole_word(DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413.get_whole_word(0u),
																								    0u);
  INST_cache_f_pte_writebacks.METH_deq();
  INST_cache_f_fabric_write_reqs.METH_enq(DEF__0b11_CONCAT_cache_f_pte_writebacks_first__10_B_ETC___d414);
}

void MOD_mkMMU_ICache::RL_cache_rl_start_reset()
{
  tUInt32 DEF_v__h7127;
  tUInt32 DEF_signed_4___d429;
  tUInt32 DEF_signed_8___d426;
  tUInt32 DEF_signed_32___d428;
  DEF_cache_f_reset_reqs_first____d422 = INST_cache_f_reset_reqs.METH_first();
  DEF_signed_32___d428 = 32u;
  DEF_signed_8___d426 = 8u;
  DEF_signed_2___d427 = 2u;
  DEF_signed_4___d429 = 4u;
  DEF_NOT_cache_f_reset_reqs_first__22___d423 = !DEF_cache_f_reset_reqs_first____d422;
  INST_cache_rg_cset_in_cache.METH_write((tUInt8)0u);
  INST_cache_rg_state.METH_write((tUInt8)1u);
  INST_cache_rg_lower_word64_full.METH_write((tUInt8)0u);
  INST_cache_tlb.METH_ma_flush();
  INST_cache_aw_events_wires_ifc_ifc_wires.METH_wset(2u);
  INST_cache_rg_lrsc_valid.METH_write((tUInt8)0u);
  if (DEF_NOT_cache_f_reset_reqs_first__22___d423)
    INST_cache_masterPortShim_awff.METH_clear();
  if (DEF_NOT_cache_f_reset_reqs_first__22___d423)
    INST_cache_masterPortShim_wff.METH_clear();
  if (DEF_NOT_cache_f_reset_reqs_first__22___d423)
    INST_cache_masterPortShim_bff.METH_clear();
  if (DEF_NOT_cache_f_reset_reqs_first__22___d423)
    INST_cache_masterPortShim_arff.METH_clear();
  if (DEF_NOT_cache_f_reset_reqs_first__22___d423)
    INST_cache_masterPortShim_rff.METH_clear();
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h7133 = dollar_stime(sim_hdl);
  DEF_v__h7127 = DEF_v__h7133 / 10u;
  if (DEF_NOT_cache_f_reset_reqs_first__22___d423)
    INST_cache_ctr_wr_rsps_pending_crg.METH_port2__write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,32,s,-32,-32,-32,-32",
		   &__str_literal_30,
		   DEF_v__h7127,
		   &__str_literal_31,
		   DEF_signed_8___d426,
		   DEF_signed_2___d427,
		   DEF_signed_32___d428,
		   DEF_signed_4___d429);
}

void MOD_mkMMU_ICache::RL_cache_rl_reset()
{
  tUInt64 DEF__0_CONCAT_DONTCARE___d437;
  tUInt8 DEF_x__h7769;
  tUInt32 DEF_v__h7604;
  tUInt32 DEF_v__h7701;
  tUInt8 DEF_cache_rg_cset_in_cache_30_EQ_63_31_AND_NOT_cac_ETC___d442;
  tUInt8 DEF_cache_rg_cset_in_cache_30_EQ_63_31_AND_NOT_cac_ETC___d447;
  tUInt32 DEF_signed_64___d445;
  DEF_cache_f_reset_reqs_first____d422 = INST_cache_f_reset_reqs.METH_first();
  DEF_signed_64___d445 = 64u;
  DEF_signed_2___d427 = 2u;
  DEF_x2__h7191 = INST_cache_rg_cset_in_cache.METH_read();
  DEF_x__h60536 = INST_cache_cfg_verbosity.METH_read();
  DEF_cache_rg_cset_in_cache_30_EQ_63___d431 = DEF_x2__h7191 == (tUInt8)63u;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = !(DEF_x__h60536 <= (tUInt8)1u);
  DEF_NOT_cache_f_reset_reqs_first__22___d423 = !DEF_cache_f_reset_reqs_first____d422;
  DEF_cache_rg_cset_in_cache_30_EQ_63_31_AND_NOT_cac_ETC___d447 = DEF_cache_rg_cset_in_cache_30_EQ_63___d431 && (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_cache_f_reset_reqs_first____d422);
  DEF_cache_rg_cset_in_cache_30_EQ_63_31_AND_NOT_cac_ETC___d442 = DEF_cache_rg_cset_in_cache_30_EQ_63___d431 && (!(DEF_x__h60536 == (tUInt8)0u) && DEF_NOT_cache_f_reset_reqs_first__22___d423);
  DEF_x__h7769 = (tUInt8)63u & (DEF_x2__h7191 + (tUInt8)1u);
  DEF__0_CONCAT_DONTCARE___d437 = 3002399751580330llu;
  DEF__0_CONCAT_DONTCARE_37_CONCAT_0_CONCAT_DONTCARE_37___d438.set_bits_in_word((tUInt32)(DEF__0_CONCAT_DONTCARE___d437 >> 43u),
										3u,
										0u,
										10u).set_whole_word((tUInt32)(DEF__0_CONCAT_DONTCARE___d437 >> 11u),
												    2u).set_whole_word((((tUInt32)(2047u & DEF__0_CONCAT_DONTCARE___d437)) << 21u) | (tUInt32)(DEF__0_CONCAT_DONTCARE___d437 >> 32u),
														       1u).set_whole_word((tUInt32)(DEF__0_CONCAT_DONTCARE___d437),
																	  0u);
  INST_cache_ram_state_and_ctag_cset.METH_a_put((tUInt8)1u,
						DEF_x2__h7191,
						DEF__0_CONCAT_DONTCARE_37_CONCAT_0_CONCAT_DONTCARE_37___d438);
  if (DEF_cache_rg_cset_in_cache_30_EQ_63___d431)
    INST_cache_f_reset_reqs.METH_deq();
  if (DEF_cache_rg_cset_in_cache_30_EQ_63___d431)
    INST_cache_f_reset_rsps.METH_enq(DEF_cache_f_reset_reqs_first____d422);
  INST_cache_rg_cset_in_cache.METH_write(DEF_x__h7769);
  if (DEF_cache_rg_cset_in_cache_30_EQ_63___d431)
    INST_cache_rg_state.METH_write((tUInt8)2u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_rg_cset_in_cache_30_EQ_63_31_AND_NOT_cac_ETC___d442)
      DEF_v__h7610 = dollar_stime(sim_hdl);
    else
      DEF_v__h7610 = 2863311530u;
  DEF_v__h7604 = DEF_v__h7610 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_rg_cset_in_cache_30_EQ_63_31_AND_NOT_cac_ETC___d442)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,-32,-32",
		     &__str_literal_32,
		     DEF_v__h7604,
		     &__str_literal_31,
		     DEF_signed_64___d445,
		     DEF_signed_2___d427);
    if (DEF_cache_rg_cset_in_cache_30_EQ_63_31_AND_NOT_cac_ETC___d447)
      DEF_v__h7707 = dollar_stime(sim_hdl);
    else
      DEF_v__h7707 = 2863311530u;
  }
  DEF_v__h7701 = DEF_v__h7707 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_rg_cset_in_cache_30_EQ_63_31_AND_NOT_cac_ETC___d447)
      dollar_display(sim_hdl, this, "s,32,s", &__str_literal_33, DEF_v__h7701, &__str_literal_31);
}

void MOD_mkMMU_ICache::RL_cache_rl_probe_and_immed_rsp()
{
  tUInt32 DEF__0_CONCAT_NOT_cache_tlb_mv_vm_get_xlate_cache_r_ETC___d761;
  tUInt8 DEF_x__h56922;
  tUInt8 DEF_x__h56963;
  tUInt32 DEF_v__h7837;
  tUInt32 DEF_v__h35850;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d516;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d527;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d528;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d481;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d495;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d497;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d500;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d502;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d515;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d520;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d522;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d524;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d542;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d512;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d518;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d532;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d534;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d545;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d548;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d551;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d553;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d731;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d533;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d740;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d517;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d523;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULT_2_37___d538;
  tUInt8 DEF_cache_dw_commit_whas__54_AND_cache_dw_commit_w_ETC___d556;
  tUInt8 DEF_cache_rg_mem_req_sent_52_AND_cache_tlb_mv_vm_g_ETC___d758;
  tUInt8 DEF_NOT_cache_ram_state_and_ctag_cset_b_read__93_B_ETC___d738;
  tUInt8 DEF_NOT_cache_ram_state_and_ctag_cset_b_read__93_B_ETC___d496;
  tUInt8 DEF_NOT_cache_ram_state_and_ctag_cset_b_read__93_B_ETC___d501;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d514;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__93_BITS__ETC___d510;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__93_BITS__ETC___d508;
  tUInt8 DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51__ETC___d746;
  tUInt8 DEF_IF_NOT_cache_dw_commit_whas__54_41_OR_NOT_cach_ETC___d747;
  tUInt8 DEF_x1_avValue_snd_snd__h36196;
  tUInt8 DEF_NOT_cache_dw_commit_whas__54_41_OR_NOT_cache_d_ETC___d743;
  tUInt8 DEF_x__h36220;
  tUInt64 DEF__theResult___snd_fst__h35667;
  tUInt64 DEF__theResult___snd_snd__h35668;
  tUInt64 DEF_result_lo__h35741;
  tUInt64 DEF_result_lo__h35702;
  tUInt64 DEF_result_lo__h35753;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d521;
  tUInt8 DEF_cword_in_cline__h2296;
  tUInt8 DEF_vm_xlate_result_pte_level__h9378;
  tUInt8 DEF_addr_lsbs__h56681;
  tUInt8 DEF_vm_xlate_result_exc_code__h9375;
  tUInt8 DEF_bit8__h35701;
  tUInt32 DEF_offset__h2293;
  tUInt32 DEF_bit16__h35740;
  tUInt32 DEF_bit32__h35752;
  tUInt64 DEF_cache_rg_addr_BITS_63_TO_12___h8129;
  tUInt64 DEF_pa_ctag__h9218;
  tUInt64 DEF_result_hi__h10168;
  tUInt64 DEF_result_lo__h10113;
  tUInt64 DEF_value__h9660;
  tUInt64 DEF_value__h9653;
  tUInt64 DEF_value__h9633;
  tUInt8 DEF_cache_rg_is_unsigned__h35705;
  tUInt8 DEF_cache_rg_mem_req_sent__h36404;
  tUInt8 DEF_funct3__h56502;
  tUInt32 DEF_signed_1___d513;
  tUInt8 DEF_vm_mode__h2301;
  tUInt8 DEF_cache_dw_commit_whas____d554;
  tUInt8 DEF_cache_dw_commit_wget____d555;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d552;
  DEF_cache_dw_commit_wget____d555 = INST_cache_dw_commit.METH_wget();
  DEF_cache_dw_commit_whas____d554 = INST_cache_dw_commit.METH_whas();
  DEF_signed_1___d513 = 1u;
  DEF_cache_ram_cword_set_b_read____d504 = INST_cache_ram_cword_set.METH_b_read();
  DEF_satp__h9356 = INST_cache_rg_satp.METH_read();
  DEF_vm_mode__h2301 = (tUInt8)(DEF_satp__h9356 >> 60u);
  DEF_priv__h9359 = INST_cache_rg_priv.METH_read();
  DEF_sstatus_SUM__h9360 = INST_cache_rg_sstatus_SUM.METH_read();
  DEF_mstatus_MXR__h9361 = INST_cache_rg_mstatus_MXR.METH_read();
  DEF_cache_rg_st_amo_val___d454 = INST_cache_rg_st_amo_val.METH_read();
  DEF_cache_ram_state_and_ctag_cset_b_read____d493 = INST_cache_ram_state_and_ctag_cset.METH_b_read();
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494 = DEF_cache_ram_state_and_ctag_cset_b_read____d493.get_bits_in_word8(1u,
																  20u,
																  1u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499 = DEF_cache_ram_state_and_ctag_cset_b_read____d493.get_bits_in_word8(3u,
																   9u,
																   1u);
  DEF_addr__h57097 = INST_cache_rg_addr.METH_read();
  DEF_new_value__h58029 = INST_cache_rg_exc_code.METH_read();
  DEF_x__h57984 = INST_cache_rg_state.METH_read();
  DEF_x__h60536 = INST_cache_cfg_verbosity.METH_read();
  DEF_funct3__h56502 = INST_cache_rg_width_code.METH_read();
  DEF_cache_rg_op__h9396 = INST_cache_rg_op.METH_read();
  DEF_cache_rg_op_52_EQ_0___d453 = DEF_cache_rg_op__h9396 == (tUInt8)0u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459 = INST_cache_tlb.METH_mv_vm_get_xlate(DEF_satp__h9356,
												      DEF_cache_rg_op_52_EQ_0___d453,
												      DEF_cache_rg_st_amo_val___d454.get_bits_in_word8(4u,
																		       0u,
																		       1u),
												      DEF_priv__h9359,
												      DEF_sstatus_SUM__h9360,
												      DEF_mstatus_MXR__h9361);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459.get_bits_in_word8(4u,
																		  2u,
																		  1u);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459.get_bits_in_word8(6u,
																		  10u,
																		  2u);
  DEF_cache_rg_mem_req_sent__h36404 = INST_cache_rg_mem_req_sent.METH_read();
  DEF_cache_rg_is_unsigned__h35705 = INST_cache_rg_is_unsigned.METH_read();
  DEF_value__h9633 = primExtract64(64u,
				   204u,
				   DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459,
				   32u,
				   200u,
				   32u,
				   137u);
  wop_primExtractWide(129u,
		      258u,
		      DEF_cache_ram_cword_set_b_read____d504,
		      32u,
		      257u,
		      32u,
		      129u,
		      DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506);
  wop_primExtractWide(129u,
		      258u,
		      DEF_cache_ram_cword_set_b_read____d504,
		      32u,
		      128u,
		      32u,
		      0u,
		      DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505);
  DEF_value__h9653 = primExtract64(64u,
				   204u,
				   DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459,
				   32u,
				   129u,
				   32u,
				   66u);
  DEF_value__h9660 = primExtract64(64u,
				   204u,
				   DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459,
				   32u,
				   63u,
				   32u,
				   0u);
  DEF_pa_ctag__h9218 = primExtract64(52u,
				     204u,
				     DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459,
				     32u,
				     200u,
				     32u,
				     149u);
  DEF_n_ctag__h8623 = primExtract64(52u,
				    106u,
				    DEF_cache_ram_state_and_ctag_cset_b_read____d493,
				    32u,
				    104u,
				    32u,
				    53u);
  DEF_n_ctag__h8367 = primExtract64(52u,
				    106u,
				    DEF_cache_ram_state_and_ctag_cset_b_read____d493,
				    32u,
				    51u,
				    32u,
				    0u);
  DEF_cache_rg_addr_BITS_63_TO_12___h8129 = (tUInt64)(DEF_addr__h57097 >> 12u);
  DEF_satp_ppn__h2303 = (tUInt64)(17592186044415llu & DEF_satp__h9356);
  DEF_vpn__h2289 = (tUInt32)(134217727u & (DEF_addr__h57097 >> 12u));
  DEF_asid__h2302 = (tUInt32)(65535u & (DEF_satp__h9356 >> 44u));
  DEF_vpn_1__h2291 = (tUInt32)(511u & (DEF_addr__h57097 >> 21u));
  DEF_offset__h2293 = (tUInt32)(4095u & DEF_addr__h57097);
  DEF_vpn_0__h2292 = (tUInt32)(511u & (DEF_addr__h57097 >> 12u));
  DEF_cword_in_cline__h2296 = (tUInt8)((tUInt8)3u & (DEF_addr__h57097 >> 4u));
  DEF_vm_xlate_result_exc_code__h9375 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459.get_bits_in_word8(4u,
															3u,
															6u);
  DEF_cset_in_cache__h52409 = (tUInt8)((tUInt8)63u & (DEF_addr__h57097 >> 6u));
  DEF_addr_lsbs__h56681 = (tUInt8)((tUInt8)15u & DEF_addr__h57097);
  DEF_vm_xlate_result_pte_level__h9378 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459.get_bits_in_word8(2u,
															 0u,
															 2u);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d521 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459.get_bits_in_word8(6u,
																		  9u,
																		  1u);
  DEF_NOT_cache_dw_commit_whas__54_41_OR_NOT_cache_d_ETC___d743 = !DEF_cache_dw_commit_whas____d554 || !DEF_cache_dw_commit_wget____d555;
  switch (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460) {
  case (tUInt8)2u:
    DEF_x1_avValue_snd_snd__h36196 = DEF_vm_xlate_result_exc_code__h9375;
    break;
  default:
    DEF_x1_avValue_snd_snd__h36196 = DEF_new_value__h58029;
  }
  DEF_x__h36220 = DEF_NOT_cache_dw_commit_whas__54_41_OR_NOT_cache_d_ETC___d743 ? (tUInt8)28u : DEF_x1_avValue_snd_snd__h36196;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d462 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460 == (tUInt8)2u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d461 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460 == (tUInt8)1u;
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BITS__ETC___d508 = DEF_n_ctag__h8367 == DEF_pa_ctag__h9218;
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BITS__ETC___d510 = DEF_n_ctag__h8623 == DEF_pa_ctag__h9218;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d514 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460 == (tUInt8)0u;
  DEF_cache_rg_op_52_EQ_2___d753 = DEF_cache_rg_op__h9396 == (tUInt8)2u;
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499 && DEF_cache_ram_state_and_ctag_cset_b_read__93_BITS__ETC___d510;
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494 && DEF_cache_ram_state_and_ctag_cset_b_read__93_BITS__ETC___d508;
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d552 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509 || DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511;
  switch (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460) {
  case (tUInt8)1u:
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51__ETC___d746 = (tUInt8)5u;
    break;
  case (tUInt8)2u:
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51__ETC___d746 = (tUInt8)4u;
    break;
  default:
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51__ETC___d746 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d552 ? DEF_x__h57984 : (tUInt8)9u;
  }
  DEF_IF_NOT_cache_dw_commit_whas__54_41_OR_NOT_cach_ETC___d747 = DEF_NOT_cache_dw_commit_whas__54_41_OR_NOT_cache_d_ETC___d743 ? (tUInt8)4u : DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51__ETC___d746;
  DEF_NOT_cache_ram_state_and_ctag_cset_b_read__93_B_ETC___d501 = !DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499;
  DEF_NOT_cache_ram_state_and_ctag_cset_b_read__93_B_ETC___d496 = !DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494;
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d465 = !DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = !(DEF_x__h60536 <= (tUInt8)1u);
  DEF_NOT_cache_ram_state_and_ctag_cset_b_read__93_B_ETC___d738 = (DEF_NOT_cache_ram_state_and_ctag_cset_b_read__93_B_ETC___d496 || !DEF_cache_ram_state_and_ctag_cset_b_read__93_BITS__ETC___d508) && (DEF_NOT_cache_ram_state_and_ctag_cset_b_read__93_B_ETC___d501 || !DEF_cache_ram_state_and_ctag_cset_b_read__93_BITS__ETC___d510);
  DEF_cache_rg_mem_req_sent_52_AND_cache_tlb_mv_vm_g_ETC___d758 = DEF_cache_rg_mem_req_sent__h36404 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d461;
  DEF_cache_dw_commit_whas__54_AND_cache_dw_commit_w_ETC___d556 = DEF_cache_dw_commit_whas____d554 && DEF_cache_dw_commit_wget____d555;
  DEF_NOT_cache_cfg_verbosity_read__02_ULT_2_37___d538 = !(DEF_x__h60536 < (tUInt8)2u);
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d523 = !DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d521;
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d517 = !DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d514;
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d532 = !DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d462;
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d518 = !DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d461;
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d533 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d518 && DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d532;
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d740 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d533 && (DEF_NOT_cache_ram_state_and_ctag_cset_b_read__93_B_ETC___d738 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404);
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d731 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d533 && (DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d552 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404);
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d553 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d533 && DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d552;
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d551 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d533 && (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464 && (DEF_NOT_cache_cfg_verbosity_read__02_ULT_2_37___d538 && DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d523));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d548 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d533 && (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464 && (DEF_NOT_cache_cfg_verbosity_read__02_ULT_2_37___d538 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d521));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d545 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d533 && (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464 && (DEF_NOT_cache_cfg_verbosity_read__02_ULT_2_37___d538 && DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d517));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d533 && (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464 && DEF_NOT_cache_cfg_verbosity_read__02_ULT_2_37___d538);
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d534 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d533 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464;
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d512 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509 && DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d542 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464 && (DEF_NOT_cache_cfg_verbosity_read__02_ULT_2_37___d538 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d514);
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d524 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d523;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d522 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d521;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d520 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d517 && DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d518);
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d515 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d514;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d502 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_NOT_cache_ram_state_and_ctag_cset_b_read__93_B_ETC___d501;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d500 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d497 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_NOT_cache_ram_state_and_ctag_cset_b_read__93_B_ETC___d496;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d495 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d481 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && !(DEF_vm_mode__h2301 == (tUInt8)0u);
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d528 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d465;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d527 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d516 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d461;
  DEF__0_BIT_0_28_CONCAT_0___d729.build_concat(8589934591llu & ((((tUInt64)((tUInt8)((tUInt8)0u))) << 32u) | (tUInt64)(UWide_literal_128_h0.get_whole_word(3u))),
					       96u,
					       33u).set_whole_word(UWide_literal_128_h0.get_whole_word(2u),
								   2u).set_whole_word(UWide_literal_128_h0.get_whole_word(1u),
										      1u).set_whole_word(UWide_literal_128_h0.get_whole_word(0u),
													 0u);
  DEF_x__h56963 = (tUInt8)127u & (DEF_addr_lsbs__h56681 << 3u);
  DEF_x__h56922 = (tUInt8)127u & (((tUInt8)15u & (DEF_addr_lsbs__h56681 + (tUInt8)8u)) << 3u);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d536.set_whole_word((tUInt32)(DEF_value__h9660 >> 32u),
									       3u).build_concat((((tUInt64)((tUInt32)(DEF_value__h9660))) << 32u) | (tUInt64)((tUInt32)(DEF_value__h9653 >> 32u)),
												32u,
												64u).set_whole_word((tUInt32)(DEF_value__h9653),
														    0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590.set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
										 2u,
										 0u,
										 1u).build_concat(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
												  63u,
												  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
														       1u,
														       30u,
														       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																	    1u,
																	    29u,
																	    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																				 1u,
																				 28u,
																				 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																						      1u,
																						      27u,
																						      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																									   1u,
																									   26u,
																									   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																												1u,
																												25u,
																												1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																														     1u,
																														     24u,
																														     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																	  1u,
																																	  23u,
																																	  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																			       1u,
																																			       22u,
																																			       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																						    1u,
																																						    21u,
																																						    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																									 1u,
																																									 20u,
																																									 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																											      1u,
																																											      19u,
																																											      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																														   1u,
																																														   18u,
																																														   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																	1u,
																																																	17u,
																																																	1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																			     1u,
																																																			     16u,
																																																			     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																						  1u,
																																																						  15u,
																																																						  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																								       1u,
																																																								       14u,
																																																								       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																											    1u,
																																																											    13u,
																																																											    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																														 1u,
																																																														 12u,
																																																														 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																      1u,
																																																																      11u,
																																																																      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																			   1u,
																																																																			   10u,
																																																																			   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																						1u,
																																																																						9u,
																																																																						1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																								     1u,
																																																																								     8u,
																																																																								     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																											  1u,
																																																																											  7u,
																																																																											  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																													       1u,
																																																																													       6u,
																																																																													       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																    1u,
																																																																																    5u,
																																																																																    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																			 1u,
																																																																																			 4u,
																																																																																			 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																					      1u,
																																																																																					      3u,
																																																																																					      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																								   1u,
																																																																																								   2u,
																																																																																								   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																											1u,
																																																																																											1u,
																																																																																											1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																													     1u,
																																																																																													     0u,
																																																																																													     1u).build_concat(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																															      31u,
																																																																																															      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																		   0u,
																																																																																																		   30u,
																																																																																																		   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																					0u,
																																																																																																					29u,
																																																																																																					1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																							     0u,
																																																																																																							     28u,
																																																																																																							     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																										  0u,
																																																																																																										  27u,
																																																																																																										  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																												       0u,
																																																																																																												       26u,
																																																																																																												       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																															    0u,
																																																																																																															    25u,
																																																																																																															    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																		 0u,
																																																																																																																		 24u,
																																																																																																																		 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																				      0u,
																																																																																																																				      23u,
																																																																																																																				      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																							   0u,
																																																																																																																							   22u,
																																																																																																																							   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																										0u,
																																																																																																																										21u,
																																																																																																																										1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																												     0u,
																																																																																																																												     20u,
																																																																																																																												     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																															  0u,
																																																																																																																															  19u,
																																																																																																																															  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																	       0u,
																																																																																																																																	       18u,
																																																																																																																																	       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																				    0u,
																																																																																																																																				    17u,
																																																																																																																																				    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																							 0u,
																																																																																																																																							 16u,
																																																																																																																																							 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																									      0u,
																																																																																																																																									      15u,
																																																																																																																																									      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																												   0u,
																																																																																																																																												   14u,
																																																																																																																																												   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																															0u,
																																																																																																																																															13u,
																																																																																																																																															1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																																	     0u,
																																																																																																																																																	     12u,
																																																																																																																																																	     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																																				  0u,
																																																																																																																																																				  11u,
																																																																																																																																																				  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																																						       0u,
																																																																																																																																																						       10u,
																																																																																																																																																						       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																																									    0u,
																																																																																																																																																									    9u,
																																																																																																																																																									    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																																												 0u,
																																																																																																																																																												 8u,
																																																																																																																																																												 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																																														      0u,
																																																																																																																																																														      7u,
																																																																																																																																																														      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																																																	   0u,
																																																																																																																																																																	   6u,
																																																																																																																																																																	   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																																																				0u,
																																																																																																																																																																				5u,
																																																																																																																																																																				1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																																																						     0u,
																																																																																																																																																																						     4u,
																																																																																																																																																																						     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																																																									  0u,
																																																																																																																																																																									  3u,
																																																																																																																																																																									  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																																																											       0u,
																																																																																																																																																																											       2u,
																																																																																																																																																																											       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																																																														    0u,
																																																																																																																																																																														    1u,
																																																																																																																																																																														    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509,
																																																																																																																																																																																	 0u,
																																																																																																																																																																																	 0u,
																																																																																																																																																																																	 1u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591.set_bits_in_word(primExtract8(3u,
											      65u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590,
											      32u,
											      64u,
											      32u,
											      62u),
										 2u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  65u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592.set_bits_in_word(primExtract8(5u,
											      67u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591,
											      32u,
											      66u,
											      32u,
											      62u),
										 2u,
										 0u,
										 5u).set_whole_word(primExtract32(32u,
														  67u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593.set_bits_in_word(primExtract8(7u,
											      69u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592,
											      32u,
											      68u,
											      32u,
											      62u),
										 2u,
										 0u,
										 7u).set_whole_word(primExtract32(32u,
														  69u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594.set_bits_in_word(primExtract32(9u,
											       71u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593,
											       32u,
											       70u,
											       32u,
											       62u),
										 2u,
										 0u,
										 9u).set_whole_word(primExtract32(32u,
														  71u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595.set_bits_in_word(primExtract32(11u,
											       73u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594,
											       32u,
											       72u,
											       32u,
											       62u),
										 2u,
										 0u,
										 11u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596.set_bits_in_word(primExtract32(13u,
											       75u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595,
											       32u,
											       74u,
											       32u,
											       62u),
										 2u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   75u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597.set_bits_in_word(primExtract32(15u,
											       77u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596,
											       32u,
											       76u,
											       32u,
											       62u),
										 2u,
										 0u,
										 15u).set_whole_word(primExtract32(32u,
														   77u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598.set_bits_in_word(primExtract32(17u,
											       79u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597,
											       32u,
											       78u,
											       32u,
											       62u),
										 2u,
										 0u,
										 17u).set_whole_word(primExtract32(32u,
														   79u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599.set_bits_in_word(primExtract32(19u,
											       81u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598,
											       32u,
											       80u,
											       32u,
											       62u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600.set_bits_in_word(primExtract32(21u,
											       83u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599,
											       32u,
											       82u,
											       32u,
											       62u),
										 2u,
										 0u,
										 21u).set_whole_word(primExtract32(32u,
														   83u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601.set_bits_in_word(primExtract32(23u,
											       85u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600,
											       32u,
											       84u,
											       32u,
											       62u),
										 2u,
										 0u,
										 23u).set_whole_word(primExtract32(32u,
														   85u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602.set_bits_in_word(primExtract32(25u,
											       87u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601,
											       32u,
											       86u,
											       32u,
											       62u),
										 2u,
										 0u,
										 25u).set_whole_word(primExtract32(32u,
														   87u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603.set_bits_in_word(primExtract32(27u,
											       89u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602,
											       32u,
											       88u,
											       32u,
											       62u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   89u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604.set_bits_in_word(primExtract32(29u,
											       91u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603,
											       32u,
											       90u,
											       32u,
											       62u),
										 2u,
										 0u,
										 29u).set_whole_word(primExtract32(32u,
														   91u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605.set_bits_in_word(primExtract32(31u,
											       93u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604,
											       32u,
											       92u,
											       32u,
											       62u),
										 2u,
										 0u,
										 31u).set_whole_word(primExtract32(32u,
														   93u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606.set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605.get_bits_in_word8(2u,
																				 30u,
																				 1u),
										 3u,
										 0u,
										 1u).set_whole_word(primExtract32(32u,
														  95u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     95u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607.set_bits_in_word(primExtract8(3u,
											      97u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606,
											      32u,
											      96u,
											      32u,
											      94u),
										 3u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  97u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     97u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608.set_bits_in_word(primExtract8(5u,
											      99u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607,
											      32u,
											      98u,
											      32u,
											      94u),
										 3u,
										 0u,
										 5u).set_whole_word(primExtract32(32u,
														  99u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     99u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609.set_bits_in_word(primExtract8(7u,
											      101u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608,
											      32u,
											      100u,
											      32u,
											      94u),
										 3u,
										 0u,
										 7u).set_whole_word(primExtract32(32u,
														  101u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     101u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610.set_bits_in_word(primExtract32(9u,
											       103u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609,
											       32u,
											       102u,
											       32u,
											       94u),
										 3u,
										 0u,
										 9u).set_whole_word(primExtract32(32u,
														  103u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     103u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611.set_bits_in_word(primExtract32(11u,
											       105u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610,
											       32u,
											       104u,
											       32u,
											       94u),
										 3u,
										 0u,
										 11u).set_whole_word(primExtract32(32u,
														   105u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      105u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612.set_bits_in_word(primExtract32(13u,
											       107u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611,
											       32u,
											       106u,
											       32u,
											       94u),
										 3u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   107u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      107u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613.set_bits_in_word(primExtract32(15u,
											       109u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612,
											       32u,
											       108u,
											       32u,
											       94u),
										 3u,
										 0u,
										 15u).set_whole_word(primExtract32(32u,
														   109u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      109u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614.set_bits_in_word(primExtract32(17u,
											       111u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613,
											       32u,
											       110u,
											       32u,
											       94u),
										 3u,
										 0u,
										 17u).set_whole_word(primExtract32(32u,
														   111u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      111u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615.set_bits_in_word(primExtract32(19u,
											       113u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614,
											       32u,
											       112u,
											       32u,
											       94u),
										 3u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   113u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      113u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616.set_bits_in_word(primExtract32(21u,
											       115u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615,
											       32u,
											       114u,
											       32u,
											       94u),
										 3u,
										 0u,
										 21u).set_whole_word(primExtract32(32u,
														   115u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      115u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617.set_bits_in_word(primExtract32(23u,
											       117u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616,
											       32u,
											       116u,
											       32u,
											       94u),
										 3u,
										 0u,
										 23u).set_whole_word(primExtract32(32u,
														   117u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      117u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618.set_bits_in_word(primExtract32(25u,
											       119u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617,
											       32u,
											       118u,
											       32u,
											       94u),
										 3u,
										 0u,
										 25u).set_whole_word(primExtract32(32u,
														   119u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      119u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619.set_bits_in_word(primExtract32(27u,
											       121u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618,
											       32u,
											       120u,
											       32u,
											       94u),
										 3u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   121u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      121u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620.set_bits_in_word(primExtract32(29u,
											       123u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619,
											       32u,
											       122u,
											       32u,
											       94u),
										 3u,
										 0u,
										 29u).set_whole_word(primExtract32(32u,
														   123u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      123u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621.set_bits_in_word(primExtract32(31u,
											       125u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620,
											       32u,
											       124u,
											       32u,
											       94u),
										 3u,
										 0u,
										 31u).set_whole_word(primExtract32(32u,
														   125u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      125u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
																	   0u);
  DEF_y__h10280.set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621.get_bits_in_word8(3u,
														 30u,
														 1u),
				 4u,
				 0u,
				 1u).set_whole_word(primExtract32(32u,
								  127u,
								  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621,
								  32u,
								  125u,
								  32u,
								  94u),
						    3u).set_whole_word(primExtract32(32u,
										     127u,
										     DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621,
										     32u,
										     93u,
										     32u,
										     62u),
								       2u).set_whole_word(primExtract32(32u,
													127u,
													DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621,
													32u,
													61u,
													32u,
													30u),
											  1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621.get_bits_in_word32(0u,
																								0u,
																								30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d509),
													     0u);
  wop_and(DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505, DEF_y__h10280, DEF_x__h10226);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655.set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
										 2u,
										 0u,
										 1u).build_concat(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
												  63u,
												  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
														       1u,
														       30u,
														       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																	    1u,
																	    29u,
																	    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																				 1u,
																				 28u,
																				 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																						      1u,
																						      27u,
																						      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																									   1u,
																									   26u,
																									   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																												1u,
																												25u,
																												1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																														     1u,
																														     24u,
																														     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																	  1u,
																																	  23u,
																																	  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																			       1u,
																																			       22u,
																																			       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																						    1u,
																																						    21u,
																																						    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																									 1u,
																																									 20u,
																																									 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																											      1u,
																																											      19u,
																																											      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																														   1u,
																																														   18u,
																																														   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																	1u,
																																																	17u,
																																																	1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																			     1u,
																																																			     16u,
																																																			     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																						  1u,
																																																						  15u,
																																																						  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																								       1u,
																																																								       14u,
																																																								       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																											    1u,
																																																											    13u,
																																																											    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																														 1u,
																																																														 12u,
																																																														 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																      1u,
																																																																      11u,
																																																																      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																			   1u,
																																																																			   10u,
																																																																			   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																						1u,
																																																																						9u,
																																																																						1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																								     1u,
																																																																								     8u,
																																																																								     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																											  1u,
																																																																											  7u,
																																																																											  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																													       1u,
																																																																													       6u,
																																																																													       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																    1u,
																																																																																    5u,
																																																																																    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																			 1u,
																																																																																			 4u,
																																																																																			 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																					      1u,
																																																																																					      3u,
																																																																																					      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																								   1u,
																																																																																								   2u,
																																																																																								   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																											1u,
																																																																																											1u,
																																																																																											1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																													     1u,
																																																																																													     0u,
																																																																																													     1u).build_concat(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																															      31u,
																																																																																															      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																		   0u,
																																																																																																		   30u,
																																																																																																		   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																					0u,
																																																																																																					29u,
																																																																																																					1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																							     0u,
																																																																																																							     28u,
																																																																																																							     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																										  0u,
																																																																																																										  27u,
																																																																																																										  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																												       0u,
																																																																																																												       26u,
																																																																																																												       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																															    0u,
																																																																																																															    25u,
																																																																																																															    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																		 0u,
																																																																																																																		 24u,
																																																																																																																		 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																				      0u,
																																																																																																																				      23u,
																																																																																																																				      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																							   0u,
																																																																																																																							   22u,
																																																																																																																							   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																										0u,
																																																																																																																										21u,
																																																																																																																										1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																												     0u,
																																																																																																																												     20u,
																																																																																																																												     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																															  0u,
																																																																																																																															  19u,
																																																																																																																															  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																	       0u,
																																																																																																																																	       18u,
																																																																																																																																	       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																				    0u,
																																																																																																																																				    17u,
																																																																																																																																				    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																							 0u,
																																																																																																																																							 16u,
																																																																																																																																							 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																									      0u,
																																																																																																																																									      15u,
																																																																																																																																									      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																												   0u,
																																																																																																																																												   14u,
																																																																																																																																												   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																															0u,
																																																																																																																																															13u,
																																																																																																																																															1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																																	     0u,
																																																																																																																																																	     12u,
																																																																																																																																																	     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																																				  0u,
																																																																																																																																																				  11u,
																																																																																																																																																				  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																																						       0u,
																																																																																																																																																						       10u,
																																																																																																																																																						       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																																									    0u,
																																																																																																																																																									    9u,
																																																																																																																																																									    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																																												 0u,
																																																																																																																																																												 8u,
																																																																																																																																																												 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																																														      0u,
																																																																																																																																																														      7u,
																																																																																																																																																														      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																																																	   0u,
																																																																																																																																																																	   6u,
																																																																																																																																																																	   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																																																				0u,
																																																																																																																																																																				5u,
																																																																																																																																																																				1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																																																						     0u,
																																																																																																																																																																						     4u,
																																																																																																																																																																						     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																																																									  0u,
																																																																																																																																																																									  3u,
																																																																																																																																																																									  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																																																											       0u,
																																																																																																																																																																											       2u,
																																																																																																																																																																											       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																																																														    0u,
																																																																																																																																																																														    1u,
																																																																																																																																																																														    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511,
																																																																																																																																																																																	 0u,
																																																																																																																																																																																	 0u,
																																																																																																																																																																																	 1u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656.set_bits_in_word(primExtract8(3u,
											      65u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655,
											      32u,
											      64u,
											      32u,
											      62u),
										 2u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  65u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657.set_bits_in_word(primExtract8(5u,
											      67u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656,
											      32u,
											      66u,
											      32u,
											      62u),
										 2u,
										 0u,
										 5u).set_whole_word(primExtract32(32u,
														  67u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658.set_bits_in_word(primExtract8(7u,
											      69u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657,
											      32u,
											      68u,
											      32u,
											      62u),
										 2u,
										 0u,
										 7u).set_whole_word(primExtract32(32u,
														  69u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659.set_bits_in_word(primExtract32(9u,
											       71u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658,
											       32u,
											       70u,
											       32u,
											       62u),
										 2u,
										 0u,
										 9u).set_whole_word(primExtract32(32u,
														  71u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660.set_bits_in_word(primExtract32(11u,
											       73u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659,
											       32u,
											       72u,
											       32u,
											       62u),
										 2u,
										 0u,
										 11u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661.set_bits_in_word(primExtract32(13u,
											       75u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660,
											       32u,
											       74u,
											       32u,
											       62u),
										 2u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   75u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662.set_bits_in_word(primExtract32(15u,
											       77u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661,
											       32u,
											       76u,
											       32u,
											       62u),
										 2u,
										 0u,
										 15u).set_whole_word(primExtract32(32u,
														   77u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663.set_bits_in_word(primExtract32(17u,
											       79u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662,
											       32u,
											       78u,
											       32u,
											       62u),
										 2u,
										 0u,
										 17u).set_whole_word(primExtract32(32u,
														   79u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664.set_bits_in_word(primExtract32(19u,
											       81u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663,
											       32u,
											       80u,
											       32u,
											       62u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665.set_bits_in_word(primExtract32(21u,
											       83u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664,
											       32u,
											       82u,
											       32u,
											       62u),
										 2u,
										 0u,
										 21u).set_whole_word(primExtract32(32u,
														   83u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666.set_bits_in_word(primExtract32(23u,
											       85u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665,
											       32u,
											       84u,
											       32u,
											       62u),
										 2u,
										 0u,
										 23u).set_whole_word(primExtract32(32u,
														   85u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667.set_bits_in_word(primExtract32(25u,
											       87u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666,
											       32u,
											       86u,
											       32u,
											       62u),
										 2u,
										 0u,
										 25u).set_whole_word(primExtract32(32u,
														   87u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668.set_bits_in_word(primExtract32(27u,
											       89u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667,
											       32u,
											       88u,
											       32u,
											       62u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   89u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669.set_bits_in_word(primExtract32(29u,
											       91u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668,
											       32u,
											       90u,
											       32u,
											       62u),
										 2u,
										 0u,
										 29u).set_whole_word(primExtract32(32u,
														   91u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670.set_bits_in_word(primExtract32(31u,
											       93u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669,
											       32u,
											       92u,
											       32u,
											       62u),
										 2u,
										 0u,
										 31u).set_whole_word(primExtract32(32u,
														   93u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671.set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670.get_bits_in_word8(2u,
																				 30u,
																				 1u),
										 3u,
										 0u,
										 1u).set_whole_word(primExtract32(32u,
														  95u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     95u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672.set_bits_in_word(primExtract8(3u,
											      97u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671,
											      32u,
											      96u,
											      32u,
											      94u),
										 3u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  97u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     97u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673.set_bits_in_word(primExtract8(5u,
											      99u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672,
											      32u,
											      98u,
											      32u,
											      94u),
										 3u,
										 0u,
										 5u).set_whole_word(primExtract32(32u,
														  99u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     99u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674.set_bits_in_word(primExtract8(7u,
											      101u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673,
											      32u,
											      100u,
											      32u,
											      94u),
										 3u,
										 0u,
										 7u).set_whole_word(primExtract32(32u,
														  101u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     101u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675.set_bits_in_word(primExtract32(9u,
											       103u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674,
											       32u,
											       102u,
											       32u,
											       94u),
										 3u,
										 0u,
										 9u).set_whole_word(primExtract32(32u,
														  103u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     103u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676.set_bits_in_word(primExtract32(11u,
											       105u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675,
											       32u,
											       104u,
											       32u,
											       94u),
										 3u,
										 0u,
										 11u).set_whole_word(primExtract32(32u,
														   105u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      105u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677.set_bits_in_word(primExtract32(13u,
											       107u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676,
											       32u,
											       106u,
											       32u,
											       94u),
										 3u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   107u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      107u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678.set_bits_in_word(primExtract32(15u,
											       109u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677,
											       32u,
											       108u,
											       32u,
											       94u),
										 3u,
										 0u,
										 15u).set_whole_word(primExtract32(32u,
														   109u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      109u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679.set_bits_in_word(primExtract32(17u,
											       111u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678,
											       32u,
											       110u,
											       32u,
											       94u),
										 3u,
										 0u,
										 17u).set_whole_word(primExtract32(32u,
														   111u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      111u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680.set_bits_in_word(primExtract32(19u,
											       113u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679,
											       32u,
											       112u,
											       32u,
											       94u),
										 3u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   113u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      113u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681.set_bits_in_word(primExtract32(21u,
											       115u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680,
											       32u,
											       114u,
											       32u,
											       94u),
										 3u,
										 0u,
										 21u).set_whole_word(primExtract32(32u,
														   115u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      115u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682.set_bits_in_word(primExtract32(23u,
											       117u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681,
											       32u,
											       116u,
											       32u,
											       94u),
										 3u,
										 0u,
										 23u).set_whole_word(primExtract32(32u,
														   117u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      117u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683.set_bits_in_word(primExtract32(25u,
											       119u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682,
											       32u,
											       118u,
											       32u,
											       94u),
										 3u,
										 0u,
										 25u).set_whole_word(primExtract32(32u,
														   119u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      119u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684.set_bits_in_word(primExtract32(27u,
											       121u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683,
											       32u,
											       120u,
											       32u,
											       94u),
										 3u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   121u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      121u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685.set_bits_in_word(primExtract32(29u,
											       123u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684,
											       32u,
											       122u,
											       32u,
											       94u),
										 3u,
										 0u,
										 29u).set_whole_word(primExtract32(32u,
														   123u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      123u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686.set_bits_in_word(primExtract32(31u,
											       125u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685,
											       32u,
											       124u,
											       32u,
											       94u),
										 3u,
										 0u,
										 31u).set_whole_word(primExtract32(32u,
														   125u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      125u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
																	   0u);
  DEF_y__h22972.set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686.get_bits_in_word8(3u,
														 30u,
														 1u),
				 4u,
				 0u,
				 1u).set_whole_word(primExtract32(32u,
								  127u,
								  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686,
								  32u,
								  125u,
								  32u,
								  94u),
						    3u).set_whole_word(primExtract32(32u,
										     127u,
										     DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686,
										     32u,
										     93u,
										     32u,
										     62u),
								       2u).set_whole_word(primExtract32(32u,
													127u,
													DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686,
													32u,
													61u,
													32u,
													30u),
											  1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686.get_bits_in_word32(0u,
																								0u,
																								30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d511),
													     0u);
  wop_and(DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506, DEF_y__h22972, DEF_y__h10227);
  wop_or(DEF_x__h10226, DEF_y__h10227, DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689);
  wop_primExtractWide(128u,
		      129u,
		      DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_centry__h10111);
  wop_primShiftRWide(128u, 128u, DEF_centry__h10111, 7u, (tUInt8)(DEF_x__h56963), DEF_x__h35715);
  DEF_result_lo__h10113 = primExtract64(64u, 128u, DEF_x__h35715, 32u, 63u, 32u, 0u);
  wop_primShiftRWide(128u, 128u, DEF_centry__h10111, 7u, (tUInt8)(DEF_x__h56922), DEF_x__h35673);
  DEF_result_hi__h10168 = primExtract64(64u, 128u, DEF_x__h35673, 32u, 63u, 32u, 0u);
  DEF_bit32__h35752 = DEF_x__h35715.get_whole_word(0u);
  DEF_bit16__h35740 = DEF_x__h35715.get_bits_in_word32(0u, 0u, 16u);
  DEF_bit8__h35701 = DEF_x__h35715.get_bits_in_word8(0u, 0u, 8u);
  DEF_result_lo__h35753 = DEF_cache_rg_is_unsigned__h35705 ? (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_bit32__h35752) : primSignExt64(64u,
																     32u,
																     (tUInt32)(DEF_bit32__h35752));
  DEF_result_lo__h35702 = DEF_cache_rg_is_unsigned__h35705 ? (tUInt64)(DEF_bit8__h35701) : primSignExt64(64u,
													 8u,
													 (tUInt8)(DEF_bit8__h35701));
  DEF_result_lo__h35741 = DEF_cache_rg_is_unsigned__h35705 ? (tUInt64)(DEF_bit16__h35740) : primSignExt64(64u,
													  16u,
													  (tUInt32)(DEF_bit16__h35740));
  switch (DEF_funct3__h56502) {
  case (tUInt8)4u:
    DEF__theResult___snd_snd__h35668 = DEF_result_hi__h10168;
    break;
  default:
    DEF__theResult___snd_snd__h35668 = 0llu;
  }
  switch (DEF_funct3__h56502) {
  case (tUInt8)0u:
    DEF__theResult___snd_fst__h35667 = DEF_result_lo__h35702;
    break;
  case (tUInt8)1u:
    DEF__theResult___snd_fst__h35667 = DEF_result_lo__h35741;
    break;
  case (tUInt8)2u:
    DEF__theResult___snd_fst__h35667 = DEF_result_lo__h35753;
    break;
  default:
    DEF__theResult___snd_fst__h35667 = DEF_result_lo__h10113;
  }
  DEF_x__h35666.set_whole_word((tUInt32)(DEF__theResult___snd_snd__h35668 >> 32u),
			       3u).build_concat((((tUInt64)((tUInt32)(DEF__theResult___snd_snd__h35668))) << 32u) | (tUInt64)((tUInt32)(DEF__theResult___snd_fst__h35667 >> 32u)),
						32u,
						64u).set_whole_word((tUInt32)(DEF__theResult___snd_fst__h35667), 0u);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d727.build_concat(8589934591llu & ((((tUInt64)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d521 && (DEF_funct3__h56502 == (tUInt8)4u && DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689.get_bits_in_word8(4u,
																																				0u,
																																				1u)))) << 32u) | (tUInt64)(DEF_x__h35666.get_whole_word(3u))),
									     96u,
									     33u).set_whole_word(DEF_x__h35666.get_whole_word(2u),
												 2u).set_whole_word(DEF_x__h35666.get_whole_word(1u),
														    1u).set_whole_word(DEF_x__h35666.get_whole_word(0u),
																       0u);
  DEF_x__h7981 = 72057594037927935llu & ((DEF_satp_ppn__h2303 << 12u) | (tUInt64)(0u));
  DEF_satp_pa__h2304 = (((tUInt64)((tUInt8)0u)) << 56u) | DEF_x__h7981;
  DEF__0_CONCAT_NOT_cache_tlb_mv_vm_get_xlate_cache_r_ETC___d761 = 16383u & (((((((((tUInt32)((tUInt8)0u)) << 7u) | (((tUInt32)(DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d518 && (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d532 && ((DEF_cache_rg_mem_req_sent__h36404 && DEF_cache_rg_op_52_EQ_2___d753) && DEF_NOT_cache_ram_state_and_ctag_cset_b_read__93_B_ETC___d738)))) << 6u)) | (((tUInt32)((tUInt8)0u)) << 5u)) | (((tUInt32)(DEF_cache_rg_mem_req_sent__h36404)) << 4u)) | (((tUInt32)(DEF_cache_rg_mem_req_sent_52_AND_cache_tlb_mv_vm_g_ETC___d758)) << 3u)) | (((tUInt32)(DEF_cache_rg_mem_req_sent_52_AND_cache_tlb_mv_vm_g_ETC___d758)) << 2u)) | (tUInt32)((tUInt8)0u));
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      DEF_v__h7843 = dollar_stime(sim_hdl);
    else
      DEF_v__h7843 = 2863311530u;
  DEF_v__h7837 = DEF_v__h7843 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64",
		     &__str_literal_34,
		     DEF_v__h7837,
		     &__str_literal_31,
		     DEF_addr__h57097);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d481)
      dollar_display(sim_hdl,
		     this,
		     "s,2,4,16,64,9,9,12",
		     &__str_literal_35,
		     DEF_priv__h9359,
		     DEF_vm_mode__h2301,
		     DEF_asid__h2302,
		     DEF_satp_pa__h2304,
		     DEF_vpn_1__h2291,
		     DEF_vpn_0__h2292,
		     DEF_offset__h2293);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_display(sim_hdl,
		     this,
		     "s,52,6,2,4",
		     &__str_literal_36,
		     DEF_cache_rg_addr_BITS_63_TO_12___h8129,
		     DEF_cset_in_cache__h52409,
		     DEF_cword_in_cline__h2296,
		     DEF_addr_lsbs__h56681);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,6", &__str_literal_37, DEF_cset_in_cache__h52409);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d495)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d497)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d495)
      dollar_write(sim_hdl, this, "s,52", &__str_literal_41, DEF_n_ctag__h8367);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d497)
      dollar_write(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d500)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d502)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d500)
      dollar_write(sim_hdl, this, "s,52", &__str_literal_41, DEF_n_ctag__h8623);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d502)
      dollar_write(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl,
		   this,
		   "s,6,2",
		   &__str_literal_44,
		   DEF_cset_in_cache__h52409,
		   DEF_cword_in_cline__h2296);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d512)
      dollar_display(sim_hdl, this, "s,-32,1", &__str_literal_46, DEF_signed_1___d513, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_48, &__str_literal_49);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d515)
      dollar_write(sim_hdl, this, "s", &__str_literal_50);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d516)
      dollar_write(sim_hdl, this, "s", &__str_literal_51);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d520)
      dollar_write(sim_hdl, this, "s", &__str_literal_52);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_53);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d522)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d524)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_54);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_value__h9633);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_55);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,6", &__str_literal_4, DEF_vm_xlate_result_exc_code__h9375);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_56);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d527)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d528)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_57);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_value__h9653);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_58);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_4, DEF_vm_xlate_result_pte_level__h9378);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_59);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,64,s", &__str_literal_4, DEF_value__h9660, &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d534)
    INST_cache_tlb.METH_ma_insert(DEF_asid__h2302,
				  DEF_vpn__h2289,
				  DEF_value__h9653,
				  DEF_vm_xlate_result_pte_level__h9378,
				  DEF_value__h9633);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d534)
    INST_cache_f_pte_writebacks.METH_enq(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d536);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_display(sim_hdl, this, "s", &__str_literal_60);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s", &__str_literal_61);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_48, &__str_literal_49);
    if (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d542)
      dollar_write(sim_hdl, this, "s", &__str_literal_50);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d545)
      dollar_write(sim_hdl, this, "s", &__str_literal_52);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_53);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d548)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d551)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_54);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_value__h9633);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_55);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s,6", &__str_literal_4, DEF_vm_xlate_result_exc_code__h9375);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_56);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_57);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_value__h9653);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_58);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_4, DEF_vm_xlate_result_pte_level__h9378);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_59);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s,64,s", &__str_literal_4, DEF_value__h9660, &__str_literal_11);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d540)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d533)
    INST_cache_rg_pa.METH_write(DEF_value__h9633);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d553)
    INST_cache_dw_valid.METH_wset(DEF_cache_dw_commit_whas__54_AND_cache_dw_commit_w_ETC___d556);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d533)
    INST_cache_rg_allow_cap.METH_write(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d521);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d553)
    INST_cache_dw_output_ld_val.METH_wset(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d727);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d553)
    INST_cache_dw_output_st_amo_val.METH_wset(DEF__0_BIT_0_28_CONCAT_0___d729);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d731)
      DEF_v__h35856 = dollar_stime(sim_hdl);
    else
      DEF_v__h35856 = 2863311530u;
  DEF_v__h35850 = DEF_v__h35856 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d731)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,129p,129p",
		     &__str_literal_62,
		     DEF_v__h35850,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     &DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689,
		     &UWide_literal_129_h0);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d731)
      dollar_display(sim_hdl,
		     this,
		     "s,64,129p",
		     &__str_literal_63,
		     DEF_addr__h57097,
		     &DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d740)
      dollar_display(sim_hdl, this, "s", &__str_literal_64);
  }
  INST_cache_rg_state.METH_write(DEF_IF_NOT_cache_dw_commit_whas__54_41_OR_NOT_cach_ETC___d747);
  INST_cache_rg_exc_code.METH_write(DEF_x__h36220);
  INST_cache_aw_events_wires_ifc_ifc_wires_1.METH_wset(DEF__0_CONCAT_NOT_cache_tlb_mv_vm_get_xlate_cache_r_ETC___d761);
}

void MOD_mkMMU_ICache::RL_cache_rl_count_tlb_latency()
{
  DEF_x__h57984 = INST_cache_rg_state.METH_read();
  DEF_cache_rg_state_17_EQ_3___d472 = DEF_x__h57984 == (tUInt8)3u;
  DEF_NOT_cache_rg_state_17_EQ_3_72___d765 = !DEF_cache_rg_state_17_EQ_3___d472;
  INST_cache_aw_events_wires_ifc_ifc_wires_2.METH_wset(4u);
  INST_cache_rg_tlb_walk.METH_write(DEF_NOT_cache_rg_state_17_EQ_3_72___d765);
}

void MOD_mkMMU_ICache::RL_cache_rl_start_tlb_refill()
{
  tUInt64 DEF_lev_2_pte_pa_w64_fa__h36718;
  tUInt64 DEF_vpn_2_pa__h36715;
  tUInt32 DEF_v__h36661;
  tUInt32 DEF_vpn_2__h2290;
  tUInt64 DEF_lev_2_pte_pa__h36716;
  DEF_satp__h9356 = INST_cache_rg_satp.METH_read();
  DEF_addr__h57097 = INST_cache_rg_addr.METH_read();
  DEF_x__h60536 = INST_cache_cfg_verbosity.METH_read();
  DEF_satp_ppn__h2303 = (tUInt64)(17592186044415llu & DEF_satp__h9356);
  DEF_vpn_2__h2290 = (tUInt32)(511u & (DEF_addr__h57097 >> 30u));
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = !(DEF_x__h60536 <= (tUInt8)1u);
  DEF_vpn_2_pa__h36715 = (((tUInt64)(DEF_vpn_2__h2290)) << 3u) | (tUInt64)((tUInt8)0u);
  DEF_x__h7981 = 72057594037927935llu & ((DEF_satp_ppn__h2303 << 12u) | (tUInt64)(0u));
  DEF_satp_pa__h2304 = (((tUInt64)((tUInt8)0u)) << 56u) | DEF_x__h7981;
  DEF_lev_2_pte_pa__h36716 = DEF_satp_pa__h2304 + DEF_vpn_2_pa__h36715;
  DEF_lev_2_pte_pa_w64_fa__h36718 = (((tUInt64)(DEF_lev_2_pte_pa__h36716 >> 3u)) << 3u) | (tUInt64)((tUInt8)0u);
  DEF__0_CONCAT_0_CONCAT_cache_rg_satp_51_BITS_43_TO__ETC___d778.set_bits_in_word((tUInt8)((tUInt8)0u),
										  3u,
										  0u,
										  2u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_lev_2_pte_pa_w64_fa__h36718 >> 35u),
												     2u).set_whole_word((tUInt32)(DEF_lev_2_pte_pa_w64_fa__h36718 >> 3u),
															1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_lev_2_pte_pa_w64_fa__h36718))) << 29u) | 851968u,
																	   0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      DEF_v__h36667 = dollar_stime(sim_hdl);
    else
      DEF_v__h36667 = 2863311530u;
  DEF_v__h36661 = DEF_v__h36667 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64",
		     &__str_literal_65,
		     DEF_v__h36661,
		     &__str_literal_31,
		     DEF_addr__h57097);
  INST_cache_masterPortShim_arff.METH_enq(DEF__0_CONCAT_0_CONCAT_cache_rg_satp_51_BITS_43_TO__ETC___d778);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      DEF_v__h36856 = dollar_time(sim_hdl);
    else
      DEF_v__h36856 = 12297829382473034410llu;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_66, DEF_v__h36856);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_67, &__str_literal_68);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,5", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_69);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_lev_2_pte_pa_w64_fa__h36718);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_70);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_71);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,3,s", &__str_literal_4, (tUInt8)3u, &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_72);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_73);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_74);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_75);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_76);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_77);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_78);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  INST_cache_rg_pte_pa.METH_write(DEF_lev_2_pte_pa__h36716);
  INST_cache_rg_state.METH_write((tUInt8)6u);
}

void MOD_mkMMU_ICache::RL_cache_rl_ptw_level_2()
{
  tUInt64 DEF_lev_1_pte_pa_w64_fa__h37662;
  tUInt64 DEF_vpn_1_pa__h37659;
  tUInt32 DEF_v__h37622;
  tUInt32 DEF_v__h37360;
  tUInt32 DEF_v__h37943;
  tUInt32 DEF_v__h38060;
  tUInt32 DEF_v__h37542;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d848;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d852;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d856;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d860;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_31_TO__ETC___d853;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d810;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d812;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_31_TO__ETC___d804;
  tUInt8 DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d819;
  tUInt64 DEF_lev_1_pte_pa__h37660;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__82_BITS_31_ETC___d809;
  tUInt32 DEF_ppn_1__h37194;
  DEF_satp__h9356 = INST_cache_rg_satp.METH_read();
  DEF_cache_masterPortShim_rff_first____d782 = INST_cache_masterPortShim_rff.METH_first();
  DEF_cache_masterPortShim_rff_first__82_BIT_4___d786 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     4u,
														     1u);
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
															   2u,
															   2u);
  DEF_ppn_1__h37194 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word32(0u, 23u, 9u);
  DEF_ppn_0__h37195 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word32(0u, 14u, 9u);
  DEF_cache_masterPortShim_rff_first__82_BIT_7___d790 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     7u,
														     1u);
  DEF_cache_masterPortShim_rff_first__82_BIT_5___d791 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     5u,
														     1u);
  DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 = DEF_cache_masterPortShim_rff_first__82_BIT_7___d790 || DEF_cache_masterPortShim_rff_first__82_BIT_5___d791;
  DEF_pte_pa__h39555 = INST_cache_rg_pte_pa.METH_read();
  DEF_addr__h57097 = INST_cache_rg_addr.METH_read();
  DEF_x__h60536 = INST_cache_cfg_verbosity.METH_read();
  DEF_pte__h37023 = primExtract64(64u,
				  73u,
				  DEF_cache_masterPortShim_rff_first____d782,
				  32u,
				  67u,
				  32u,
				  4u);
  DEF_ppn__h37657 = primExtract64(44u,
				  73u,
				  DEF_cache_masterPortShim_rff_first____d782,
				  32u,
				  57u,
				  32u,
				  14u);
  DEF_vpn__h2289 = (tUInt32)(134217727u & (DEF_addr__h57097 >> 12u));
  DEF_asid__h2302 = (tUInt32)(65535u & (DEF_satp__h9356 >> 44u));
  DEF_vpn_1__h2291 = (tUInt32)(511u & (DEF_addr__h57097 >> 21u));
  DEF_cache_masterPortShim_rff_first__82_BIT_6___d788 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     6u,
														     1u);
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783 == (tUInt8)0u;
  DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785 = !DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784;
  DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 ? (tUInt8)12u : (tUInt8)1u;
  DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807 = DEF_ppn_0__h37195 == 0u;
  DEF_cache_masterPortShim_rff_first__82_BITS_31_TO__ETC___d804 = DEF_ppn_1__h37194 == 0u;
  DEF_NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808 = !DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807;
  DEF_NOT_cache_masterPortShim_rff_first__82_BITS_31_ETC___d809 = !DEF_cache_masterPortShim_rff_first__82_BITS_31_TO__ETC___d804 || DEF_NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808;
  DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d810 = DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 && DEF_NOT_cache_masterPortShim_rff_first__82_BITS_31_ETC___d809;
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787 = !DEF_cache_masterPortShim_rff_first__82_BIT_4___d786;
  DEF_cache_masterPortShim_rff_first__82_BITS_31_TO__ETC___d853 = DEF_cache_masterPortShim_rff_first__82_BITS_31_TO__ETC___d804 && DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = !(DEF_x__h60536 <= (tUInt8)1u);
  DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 = DEF_cache_masterPortShim_rff_first__82_BIT_4___d786 && (DEF_cache_masterPortShim_rff_first__82_BIT_5___d791 || !DEF_cache_masterPortShim_rff_first__82_BIT_6___d788);
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800 = !DEF_cache_masterPortShim_rff_first__82_BIT_5___d791;
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802 = DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787 || (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800 && DEF_cache_masterPortShim_rff_first__82_BIT_6___d788);
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815 = !DEF_cache_masterPortShim_rff_first__82_BIT_7___d790 && DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800;
  DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d819 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 ? (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802 ? (tUInt8)4u : (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815 ? (tUInt8)7u : (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_31_ETC___d809 ? (tUInt8)4u : (tUInt8)11u))) : (tUInt8)4u;
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d812 = (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802 || DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d810) || DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785;
  DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863 = DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404;
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d860 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && (DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 && (DEF_cache_masterPortShim_rff_first__82_BITS_31_TO__ETC___d853 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)));
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d856 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && (DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 && DEF_cache_masterPortShim_rff_first__82_BITS_31_TO__ETC___d853));
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d852 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d810);
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d848 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && (DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 && (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_31_ETC___d809 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)));
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815);
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404));
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404);
  DEF_vpn_1_pa__h37659 = (((tUInt64)(DEF_vpn_1__h2291)) << 3u) | (tUInt64)((tUInt8)0u);
  DEF_x__h37735 = 72057594037927935llu & ((DEF_ppn__h37657 << 12u) | (tUInt64)(0u));
  DEF_lev_1_PTN_pa__h37658 = (((tUInt64)((tUInt8)0u)) << 56u) | DEF_x__h37735;
  DEF_lev_1_pte_pa__h37660 = DEF_lev_1_PTN_pa__h37658 + DEF_vpn_1_pa__h37659;
  DEF_lev_1_pte_pa_w64_fa__h37662 = (((tUInt64)(DEF_lev_1_pte_pa__h37660 >> 3u)) << 3u) | (tUInt64)((tUInt8)0u);
  DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d843.set_bits_in_word((tUInt8)((tUInt8)0u),
										  3u,
										  0u,
										  2u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_lev_1_pte_pa_w64_fa__h37662 >> 35u),
												     2u).set_whole_word((tUInt32)(DEF_lev_1_pte_pa_w64_fa__h37662 >> 3u),
															1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_lev_1_pte_pa_w64_fa__h37662))) << 29u) | 851968u,
																	   0u);
  INST_cache_masterPortShim_rff.METH_deq();
  if (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d812)
    INST_cache_rg_exc_code.METH_write(DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821)
      DEF_v__h37628 = dollar_stime(sim_hdl);
    else
      DEF_v__h37628 = 2863311530u;
  DEF_v__h37622 = DEF_v__h37628 / 10u;
  INST_cache_rg_state.METH_write(DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d819);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64,6",
		     &__str_literal_79,
		     DEF_v__h37622,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte__h37023,
		     DEF_pte_pa__h39555,
		     (tUInt8)12u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      DEF_v__h37366 = dollar_stime(sim_hdl);
    else
      DEF_v__h37366 = 2863311530u;
  }
  DEF_v__h37360 = DEF_v__h37366 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_80,
		     DEF_v__h37360,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte__h37023,
		     DEF_pte_pa__h39555);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_display(sim_hdl, this, "s", &__str_literal_81);
  }
  if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835)
    INST_cache_masterPortShim_arff.METH_enq(DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d843);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      DEF_v__h37783 = dollar_time(sim_hdl);
    else
      DEF_v__h37783 = 12297829382473034410llu;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_66, DEF_v__h37783);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_67, &__str_literal_68);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,5", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_69);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_lev_1_pte_pa_w64_fa__h37662);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_70);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_71);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,3,s", &__str_literal_4, (tUInt8)3u, &__str_literal_11);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_72);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_73);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_74);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_75);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_76);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_77);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_78);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835)
    INST_cache_rg_pte_pa.METH_write(DEF_lev_1_pte_pa__h37660);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d848)
      DEF_v__h37949 = dollar_stime(sim_hdl);
    else
      DEF_v__h37949 = 2863311530u;
  DEF_v__h37943 = DEF_v__h37949 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d848)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_82,
		     DEF_v__h37943,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte__h37023,
		     DEF_pte_pa__h39555);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d852)
      dollar_display(sim_hdl, this, "s,6", &__str_literal_83, (tUInt8)12u);
  }
  if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d856)
    INST_cache_tlb.METH_ma_insert(DEF_asid__h2302,
				  DEF_vpn__h2289,
				  DEF_pte__h37023,
				  (tUInt8)2u,
				  DEF_pte_pa__h39555);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d860)
      DEF_v__h38066 = dollar_stime(sim_hdl);
    else
      DEF_v__h38066 = 2863311530u;
  DEF_v__h38060 = DEF_v__h38066 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d860)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_84,
		     DEF_v__h38060,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte__h37023,
		     DEF_pte_pa__h39555);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d860)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_85, DEF_lev_1_PTN_pa__h37658);
    if (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863)
      DEF_v__h37548 = dollar_stime(sim_hdl);
    else
      DEF_v__h37548 = 2863311530u;
  }
  DEF_v__h37542 = DEF_v__h37548 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,6",
		     &__str_literal_86,
		     DEF_v__h37542,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte_pa__h39555,
		     (tUInt8)1u);
}

void MOD_mkMMU_ICache::RL_cache_rl_ptw_level_1()
{
  tUInt64 DEF_lev_0_pte_pa_w64_fa__h38778;
  tUInt64 DEF_vpn_0_pa__h38775;
  tUInt32 DEF_v__h38738;
  tUInt32 DEF_v__h38479;
  tUInt32 DEF_v__h39175;
  tUInt32 DEF_v__h39058;
  tUInt32 DEF_v__h38658;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d887;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d891;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d897;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d901;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d868;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d870;
  tUInt8 DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d874;
  tUInt64 DEF_lev_0_pte_pa__h38776;
  DEF_satp__h9356 = INST_cache_rg_satp.METH_read();
  DEF_cache_masterPortShim_rff_first____d782 = INST_cache_masterPortShim_rff.METH_first();
  DEF_cache_masterPortShim_rff_first__82_BIT_4___d786 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     4u,
														     1u);
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
															   2u,
															   2u);
  DEF_ppn_0__h37195 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word32(0u, 14u, 9u);
  DEF_cache_masterPortShim_rff_first__82_BIT_7___d790 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     7u,
														     1u);
  DEF_cache_masterPortShim_rff_first__82_BIT_5___d791 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     5u,
														     1u);
  DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 = DEF_cache_masterPortShim_rff_first__82_BIT_7___d790 || DEF_cache_masterPortShim_rff_first__82_BIT_5___d791;
  DEF_pte_pa__h39555 = INST_cache_rg_pte_pa.METH_read();
  DEF_addr__h57097 = INST_cache_rg_addr.METH_read();
  DEF_pte__h37023 = primExtract64(64u,
				  73u,
				  DEF_cache_masterPortShim_rff_first____d782,
				  32u,
				  67u,
				  32u,
				  4u);
  DEF_x__h60536 = INST_cache_cfg_verbosity.METH_read();
  DEF_ppn__h37657 = primExtract64(44u,
				  73u,
				  DEF_cache_masterPortShim_rff_first____d782,
				  32u,
				  57u,
				  32u,
				  14u);
  DEF_vpn__h2289 = (tUInt32)(134217727u & (DEF_addr__h57097 >> 12u));
  DEF_vpn_0__h2292 = (tUInt32)(511u & (DEF_addr__h57097 >> 12u));
  DEF_asid__h2302 = (tUInt32)(65535u & (DEF_satp__h9356 >> 44u));
  DEF_cache_masterPortShim_rff_first__82_BIT_6___d788 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     6u,
														     1u);
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783 == (tUInt8)0u;
  DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785 = !DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784;
  DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 ? (tUInt8)12u : (tUInt8)1u;
  DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807 = DEF_ppn_0__h37195 == 0u;
  DEF_NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808 = !DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807;
  DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d868 = DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 && DEF_NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808;
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787 = !DEF_cache_masterPortShim_rff_first__82_BIT_4___d786;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = !(DEF_x__h60536 <= (tUInt8)1u);
  DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 = DEF_cache_masterPortShim_rff_first__82_BIT_4___d786 && (DEF_cache_masterPortShim_rff_first__82_BIT_5___d791 || !DEF_cache_masterPortShim_rff_first__82_BIT_6___d788);
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800 = !DEF_cache_masterPortShim_rff_first__82_BIT_5___d791;
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802 = DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787 || (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800 && DEF_cache_masterPortShim_rff_first__82_BIT_6___d788);
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815 = !DEF_cache_masterPortShim_rff_first__82_BIT_7___d790 && DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800;
  DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d874 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 ? (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802 ? (tUInt8)4u : (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815 ? (tUInt8)8u : (DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807 ? (tUInt8)11u : (tUInt8)4u))) : (tUInt8)4u;
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d870 = (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802 || DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d868) || DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785;
  DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863 = DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404;
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d901 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d868);
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d897 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && (DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 && (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)));
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d891 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && (DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 && (DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)));
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d887 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && (DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 && DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807));
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404));
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815);
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404);
  DEF_vpn_0_pa__h38775 = (((tUInt64)(DEF_vpn_0__h2292)) << 3u) | (tUInt64)((tUInt8)0u);
  DEF_x__h37735 = 72057594037927935llu & ((DEF_ppn__h37657 << 12u) | (tUInt64)(0u));
  DEF_lev_1_PTN_pa__h37658 = (((tUInt64)((tUInt8)0u)) << 56u) | DEF_x__h37735;
  DEF_lev_0_pte_pa__h38776 = DEF_lev_1_PTN_pa__h37658 + DEF_vpn_0_pa__h38775;
  DEF_lev_0_pte_pa_w64_fa__h38778 = (((tUInt64)(DEF_lev_0_pte_pa__h38776 >> 3u)) << 3u) | (tUInt64)((tUInt8)0u);
  DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d883.set_bits_in_word((tUInt8)((tUInt8)0u),
										  3u,
										  0u,
										  2u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_lev_0_pte_pa_w64_fa__h38778 >> 35u),
												     2u).set_whole_word((tUInt32)(DEF_lev_0_pte_pa_w64_fa__h38778 >> 3u),
															1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_lev_0_pte_pa_w64_fa__h38778))) << 29u) | 851968u,
																	   0u);
  INST_cache_masterPortShim_rff.METH_deq();
  if (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d870)
    INST_cache_rg_exc_code.METH_write(DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813);
  INST_cache_rg_state.METH_write(DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d874);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821)
      DEF_v__h38744 = dollar_stime(sim_hdl);
    else
      DEF_v__h38744 = 2863311530u;
  DEF_v__h38738 = DEF_v__h38744 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64,6",
		     &__str_literal_87,
		     DEF_v__h38738,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte__h37023,
		     DEF_pte_pa__h39555,
		     (tUInt8)12u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      DEF_v__h38485 = dollar_stime(sim_hdl);
    else
      DEF_v__h38485 = 2863311530u;
  }
  DEF_v__h38479 = DEF_v__h38485 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_88,
		     DEF_v__h38479,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte__h37023,
		     DEF_pte_pa__h39555);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_display(sim_hdl, this, "s", &__str_literal_89);
  }
  if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835)
    INST_cache_masterPortShim_arff.METH_enq(DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d883);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      DEF_v__h38898 = dollar_time(sim_hdl);
    else
      DEF_v__h38898 = 12297829382473034410llu;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_66, DEF_v__h38898);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_67, &__str_literal_68);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,5", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_69);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_lev_0_pte_pa_w64_fa__h38778);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_70);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_71);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,3,s", &__str_literal_4, (tUInt8)3u, &__str_literal_11);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_72);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_73);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_74);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_75);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_76);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_77);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_78);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835)
    INST_cache_rg_pte_pa.METH_write(DEF_lev_0_pte_pa__h38776);
  if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d887)
    INST_cache_tlb.METH_ma_insert(DEF_asid__h2302,
				  DEF_vpn__h2289,
				  DEF_pte__h37023,
				  (tUInt8)1u,
				  DEF_pte_pa__h39555);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d891)
      DEF_v__h39181 = dollar_stime(sim_hdl);
    else
      DEF_v__h39181 = 2863311530u;
  DEF_v__h39175 = DEF_v__h39181 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d891)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_90,
		     DEF_v__h39175,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte__h37023,
		     DEF_pte_pa__h39555);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d891)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_85, DEF_lev_1_PTN_pa__h37658);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d897)
      DEF_v__h39064 = dollar_stime(sim_hdl);
    else
      DEF_v__h39064 = 2863311530u;
  }
  DEF_v__h39058 = DEF_v__h39064 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d897)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_91,
		     DEF_v__h39058,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte__h37023,
		     DEF_pte_pa__h39555);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d901)
      dollar_display(sim_hdl, this, "s,6", &__str_literal_92, (tUInt8)12u);
    if (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863)
      DEF_v__h38664 = dollar_stime(sim_hdl);
    else
      DEF_v__h38664 = 2863311530u;
  }
  DEF_v__h38658 = DEF_v__h38664 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,6",
		     &__str_literal_93,
		     DEF_v__h38658,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte_pa__h39555,
		     (tUInt8)1u);
}

void MOD_mkMMU_ICache::RL_cache_rl_ptw_level_0()
{
  tUInt32 DEF_v__h39694;
  tUInt32 DEF_v__h39774;
  tUInt32 DEF_v__h39865;
  tUInt32 DEF_v__h39614;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d916;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d919;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d908;
  tUInt8 DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d910;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d907;
  DEF_satp__h9356 = INST_cache_rg_satp.METH_read();
  DEF_cache_masterPortShim_rff_first____d782 = INST_cache_masterPortShim_rff.METH_first();
  DEF_cache_masterPortShim_rff_first__82_BIT_4___d786 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     4u,
														     1u);
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
															   2u,
															   2u);
  DEF_cache_masterPortShim_rff_first__82_BIT_7___d790 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     7u,
														     1u);
  DEF_cache_masterPortShim_rff_first__82_BIT_5___d791 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     5u,
														     1u);
  DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 = DEF_cache_masterPortShim_rff_first__82_BIT_7___d790 || DEF_cache_masterPortShim_rff_first__82_BIT_5___d791;
  DEF_pte_pa__h39555 = INST_cache_rg_pte_pa.METH_read();
  DEF_addr__h57097 = INST_cache_rg_addr.METH_read();
  DEF_x__h60536 = INST_cache_cfg_verbosity.METH_read();
  DEF_pte__h37023 = primExtract64(64u,
				  73u,
				  DEF_cache_masterPortShim_rff_first____d782,
				  32u,
				  67u,
				  32u,
				  4u);
  DEF_ppn__h37657 = primExtract64(44u,
				  73u,
				  DEF_cache_masterPortShim_rff_first____d782,
				  32u,
				  57u,
				  32u,
				  14u);
  DEF_vpn__h2289 = (tUInt32)(134217727u & (DEF_addr__h57097 >> 12u));
  DEF_asid__h2302 = (tUInt32)(65535u & (DEF_satp__h9356 >> 44u));
  DEF_cache_masterPortShim_rff_first__82_BIT_6___d788 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     6u,
														     1u);
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783 == (tUInt8)0u;
  DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785 = !DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784;
  DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 ? (tUInt8)12u : (tUInt8)1u;
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787 = !DEF_cache_masterPortShim_rff_first__82_BIT_4___d786;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = !(DEF_x__h60536 <= (tUInt8)1u);
  DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 = DEF_cache_masterPortShim_rff_first__82_BIT_4___d786 && (DEF_cache_masterPortShim_rff_first__82_BIT_5___d791 || !DEF_cache_masterPortShim_rff_first__82_BIT_6___d788);
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800 = !DEF_cache_masterPortShim_rff_first__82_BIT_5___d791;
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802 = DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787 || (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800 && DEF_cache_masterPortShim_rff_first__82_BIT_6___d788);
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815 = !DEF_cache_masterPortShim_rff_first__82_BIT_7___d790 && DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800;
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d907 = DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802 || DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815;
  DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d910 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 ? (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d907 ? (tUInt8)4u : (tUInt8)11u) : (tUInt8)4u;
  DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d908 = DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d907 || DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785;
  DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863 = DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404;
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d919 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && (DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404));
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d916 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792);
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 && (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404));
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404);
  DEF_x__h37735 = 72057594037927935llu & ((DEF_ppn__h37657 << 12u) | (tUInt64)(0u));
  DEF_lev_1_PTN_pa__h37658 = (((tUInt64)((tUInt8)0u)) << 56u) | DEF_x__h37735;
  INST_cache_masterPortShim_rff.METH_deq();
  if (DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d908)
    INST_cache_rg_exc_code.METH_write(DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813);
  INST_cache_rg_state.METH_write(DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d910);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821)
      DEF_v__h39700 = dollar_stime(sim_hdl);
    else
      DEF_v__h39700 = 2863311530u;
  DEF_v__h39694 = DEF_v__h39700 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64,6",
		     &__str_literal_94,
		     DEF_v__h39694,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte__h37023,
		     DEF_pte_pa__h39555,
		     (tUInt8)12u);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      DEF_v__h39780 = dollar_stime(sim_hdl);
    else
      DEF_v__h39780 = 2863311530u;
  }
  DEF_v__h39774 = DEF_v__h39780 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64,6",
		     &__str_literal_95,
		     DEF_v__h39774,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte__h37023,
		     DEF_pte_pa__h39555,
		     (tUInt8)12u);
  if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d916)
    INST_cache_tlb.METH_ma_insert(DEF_asid__h2302,
				  DEF_vpn__h2289,
				  DEF_pte__h37023,
				  (tUInt8)0u,
				  DEF_pte_pa__h39555);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d919)
      DEF_v__h39871 = dollar_stime(sim_hdl);
    else
      DEF_v__h39871 = 2863311530u;
  DEF_v__h39865 = DEF_v__h39871 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d919)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_96,
		     DEF_v__h39865,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte__h37023,
		     DEF_pte_pa__h39555);
    if (DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d919)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_97, DEF_lev_1_PTN_pa__h37658);
    if (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863)
      DEF_v__h39620 = dollar_stime(sim_hdl);
    else
      DEF_v__h39620 = 2863311530u;
  }
  DEF_v__h39614 = DEF_v__h39620 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,6",
		     &__str_literal_98,
		     DEF_v__h39614,
		     &__str_literal_31,
		     DEF_addr__h57097,
		     DEF_pte_pa__h39555,
		     (tUInt8)1u);
}

void MOD_mkMMU_ICache::RL_cache_rl_count_miss_lat()
{
  tUInt32 DEF__0_CONCAT_cache_rg_op_52_EQ_0_53_CONCAT_0_CONCA_ETC___d929;
  DEF_x__h57984 = INST_cache_rg_state.METH_read();
  DEF_cache_rg_op__h9396 = INST_cache_rg_op.METH_read();
  DEF_cache_rg_op_52_EQ_0___d453 = DEF_cache_rg_op__h9396 == (tUInt8)0u;
  DEF_cache_rg_state_17_EQ_3___d472 = DEF_x__h57984 == (tUInt8)3u;
  DEF_cache_rg_op_52_EQ_2___d753 = DEF_cache_rg_op__h9396 == (tUInt8)2u;
  DEF_NOT_cache_rg_state_17_EQ_3_72___d765 = !DEF_cache_rg_state_17_EQ_3___d472;
  DEF__0_CONCAT_cache_rg_op_52_EQ_0_53_CONCAT_0_CONCA_ETC___d929 = 16383u & (((((((tUInt32)((tUInt8)0u)) << 12u) | (((tUInt32)(DEF_cache_rg_op_52_EQ_0___d453)) << 11u)) | (((tUInt32)((tUInt8)0u)) << 6u)) | (((tUInt32)(DEF_cache_rg_op_52_EQ_2___d753)) << 5u)) | (tUInt32)((tUInt8)0u));
  INST_cache_aw_events_wires_ifc_ifc_wires_3.METH_wset(DEF__0_CONCAT_cache_rg_op_52_EQ_0_53_CONCAT_0_CONCA_ETC___d929);
  INST_cache_rg_cache_rereq_data.METH_write(DEF_NOT_cache_rg_state_17_EQ_3_72___d765);
}

void MOD_mkMMU_ICache::RL_cache_rl_start_cache_refill()
{
  tUInt8 DEF_x__h40584;
  tUInt32 DEF__0_CONCAT_cache_rg_op_52_EQ_0_53_CONCAT_0___d935;
  tUInt64 DEF_cline_fabric_addr__h40380;
  tUInt8 DEF_tmp__h40533;
  tUInt32 DEF_v__h40184;
  tUInt8 DEF_tmp__h40534;
  tUInt8 DEF_new_victim_way__h40535;
  tUInt64 DEF_cache_rg_pa_BITS_63_TO_6___h40451;
  DEF_cache_rg_victim_way__h52328 = INST_cache_rg_victim_way.METH_read();
  DEF_x__h56500 = INST_cache_rg_pa.METH_read();
  DEF_addr__h57097 = INST_cache_rg_addr.METH_read();
  DEF_x__h60536 = INST_cache_cfg_verbosity.METH_read();
  DEF_cache_rg_op__h9396 = INST_cache_rg_op.METH_read();
  DEF_cache_rg_op_52_EQ_0___d453 = DEF_cache_rg_op__h9396 == (tUInt8)0u;
  DEF_cache_rg_pa_BITS_63_TO_6___h40451 = (tUInt64)(DEF_x__h56500 >> 6u);
  DEF_cset_in_cache__h52409 = (tUInt8)((tUInt8)63u & (DEF_addr__h57097 >> 6u));
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = !(DEF_x__h60536 <= (tUInt8)1u);
  DEF_tmp__h40533 = (tUInt8)3u & DEF_cache_rg_victim_way__h52328;
  DEF_tmp__h40534 = (tUInt8)3u & (DEF_tmp__h40533 + (tUInt8)1u);
  DEF_new_victim_way__h40535 = (tUInt8)((tUInt8)1u & DEF_tmp__h40534);
  DEF_cline_fabric_addr__h40380 = (DEF_cache_rg_pa_BITS_63_TO_6___h40451 << 6u) | (tUInt64)((tUInt8)0u);
  DEF__0_CONCAT_cache_rg_pa_36_BITS_63_TO_6_37_CONCAT_ETC___d939.set_bits_in_word((tUInt8)((tUInt8)0u),
										  3u,
										  0u,
										  2u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_cline_fabric_addr__h40380 >> 35u),
												     2u).set_whole_word((tUInt32)(DEF_cline_fabric_addr__h40380 >> 3u),
															1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_cline_fabric_addr__h40380))) << 29u) | 15532032u,
																	   0u);
  DEF__0_CONCAT_cache_rg_op_52_EQ_0_53_CONCAT_0___d935 = 16383u & ((((tUInt32)((tUInt8)0u)) << 13u) | (((tUInt32)(DEF_cache_rg_op_52_EQ_0___d453)) << 12u));
  DEF_x__h40584 = (tUInt8)255u & (DEF_cset_in_cache__h52409 << 2u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      DEF_v__h40190 = dollar_stime(sim_hdl);
    else
      DEF_v__h40190 = 2863311530u;
  DEF_v__h40184 = DEF_v__h40190 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_display(sim_hdl, this, "s,32,s", &__str_literal_99, DEF_v__h40184, &__str_literal_31);
  INST_cache_aw_events_wires_ifc_ifc_wires_7.METH_wset(DEF__0_CONCAT_cache_rg_op_52_EQ_0_53_CONCAT_0___d935);
  INST_cache_masterPortShim_arff.METH_enq(DEF__0_CONCAT_cache_rg_pa_36_BITS_63_TO_6_37_CONCAT_ETC___d939);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      DEF_v__h40473 = dollar_time(sim_hdl);
    else
      DEF_v__h40473 = 12297829382473034410llu;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_66, DEF_v__h40473);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_67, &__str_literal_68);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,5", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_69);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_cline_fabric_addr__h40380);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_70);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, (tUInt8)7u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_71);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,3,s", &__str_literal_4, (tUInt8)3u, &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_72);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_73);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_74);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_75);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_76);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_77);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_78);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  INST_cache_rg_victim_way.METH_write(DEF_new_victim_way__h40535);
  INST_cache_rg_cset_cword_in_cache.METH_write(DEF_x__h40584);
  INST_cache_ram_cword_set.METH_b_put((tUInt8)0u,
				      DEF_x__h40584,
				      UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  INST_cache_rg_lower_word64_full.METH_write((tUInt8)0u);
  INST_cache_rg_error_during_refill.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_display(sim_hdl, this, "s,1", &__str_literal_100, DEF_new_victim_way__h40535);
  INST_cache_rg_state.METH_write((tUInt8)10u);
}

void MOD_mkMMU_ICache::RL_cache_rl_cache_refill_rsps_loop()
{
  tUInt32 DEF__0_CONCAT_SEL_ARR_cache_ram_state_and_ctag_cset_ETC___d991;
  tUInt8 DEF_next_word128_set_in_cache__h51225;
  tUInt8 DEF_tags__h41722;
  tUInt32 DEF_v__h41198;
  tUInt32 DEF_v__h41456;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d954;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d956;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d958;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d963;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d965;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d967;
  tUInt8 DEF_cache_rg_lower_word64_full_71_AND_cache_master_ETC___d999;
  tUInt8 DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_cf_ETC___d973;
  tUInt8 DEF_cache_rg_lower_word64_full_71_AND_cache_rg_cse_ETC___d988;
  tUInt8 DEF_cache_rg_lower_word64_full_71_AND_cache_rg_cse_ETC___d1004;
  tUInt8 DEF_cache_rg_lower_word64_full_71_AND_cache_rg_cse_ETC___d1010;
  tUInt8 DEF_cache_rg_lower_word64_full_71_AND_cache_rg_cse_ETC___d1015;
  tUInt8 DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_rg_ETC___d1017;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950;
  tUInt8 DEF_NOT_cache_rg_lower_word64_full_71___d972;
  tUInt8 DEF_NOT_cache_rg_lower_word64_full_71_72_AND_NOT_c_ETC___d983;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d955;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d957;
  tUInt8 DEF_cache_rg_cset_cword_in_cache_84_BITS_1_TO_0_85_ETC___d1003;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d1006;
  tUInt8 DEF_IF_NOT_cache_masterPortShim_rff_first__82_BITS_ETC___d1007;
  tUInt64 DEF_x__h50885;
  tUInt64 DEF_x__h50817;
  tUInt8 DEF_SEL_ARR_cache_ram_state_and_ctag_cset_b_read___ETC___d990;
  tUInt8 DEF__read_BIT_0___h44018;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BIT_0___d968;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BIT_1___d964;
  tUInt8 DEF_cache_masterPortShim_rff_first__82_BITS_72_TO_68___d953;
  tUInt64 DEF_n_ctag__h50809;
  tUInt8 DEF_cache_rg_error_during_refill__h51650;
  tUInt8 DEF_cache_rg_lower_word64_full__h41549;
  tUInt8 DEF__read__h2992;
  tUInt8 DEF_x2__h50932;
  tUInt64 DEF__read__h2966;
  tUInt8 DEF_cword_in_cline__h41527;
  DEF_cache_rg_victim_way__h52328 = INST_cache_rg_victim_way.METH_read();
  DEF_cache_ram_cword_set_b_read____d504 = INST_cache_ram_cword_set.METH_b_read();
  DEF_cache_ram_state_and_ctag_cset_b_read____d493 = INST_cache_ram_state_and_ctag_cset.METH_b_read();
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494 = DEF_cache_ram_state_and_ctag_cset_b_read____d493.get_bits_in_word8(1u,
																  20u,
																  1u);
  DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499 = DEF_cache_ram_state_and_ctag_cset_b_read____d493.get_bits_in_word8(3u,
																   9u,
																   1u);
  DEF_cache_masterPortShim_rff_first____d782 = INST_cache_masterPortShim_rff.METH_first();
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
															   2u,
															   2u);
  DEF__read__h2966 = INST_cache_rg_lower_word64.METH_read();
  DEF_x__h56500 = INST_cache_rg_pa.METH_read();
  DEF_x2__h50932 = INST_cache_rg_cset_cword_in_cache.METH_read();
  DEF_cword_in_cline__h41527 = (tUInt8)((tUInt8)3u & DEF_x2__h50932);
  DEF_addr__h57097 = INST_cache_rg_addr.METH_read();
  DEF_x__h60536 = INST_cache_cfg_verbosity.METH_read();
  DEF__read__h2992 = INST_cache_rg_lower_word64_user.METH_read();
  DEF_cache_rg_lower_word64_full__h41549 = INST_cache_rg_lower_word64_full.METH_read();
  DEF_cache_rg_error_during_refill__h51650 = INST_cache_rg_error_during_refill.METH_read();
  wop_primExtractWide(129u,
		      258u,
		      DEF_cache_ram_cword_set_b_read____d504,
		      32u,
		      257u,
		      32u,
		      129u,
		      DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506);
  wop_primExtractWide(129u,
		      258u,
		      DEF_cache_ram_cword_set_b_read____d504,
		      32u,
		      128u,
		      32u,
		      0u,
		      DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505);
  DEF_pte__h37023 = primExtract64(64u,
				  73u,
				  DEF_cache_masterPortShim_rff_first____d782,
				  32u,
				  67u,
				  32u,
				  4u);
  DEF_n_ctag__h50809 = (tUInt64)(DEF_x__h56500 >> 12u);
  DEF_n_ctag__h8623 = primExtract64(52u,
				    106u,
				    DEF_cache_ram_state_and_ctag_cset_b_read____d493,
				    32u,
				    104u,
				    32u,
				    53u);
  DEF_n_ctag__h8367 = primExtract64(52u,
				    106u,
				    DEF_cache_ram_state_and_ctag_cset_b_read____d493,
				    32u,
				    51u,
				    32u,
				    0u);
  DEF_cset_in_cache__h52409 = (tUInt8)((tUInt8)63u & (DEF_addr__h57097 >> 6u));
  DEF_cache_masterPortShim_rff_first__82_BITS_72_TO_68___d953 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(2u,
															     4u,
															     5u);
  DEF_cache_masterPortShim_rff_first__82_BIT_1___d964 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     1u,
														     1u);
  DEF_cache_masterPortShim_rff_first__82_BIT_0___d968 = DEF_cache_masterPortShim_rff_first____d782.get_bits_in_word8(0u,
														     0u,
														     1u);
  DEF__read_BIT_0___h44018 = (tUInt8)((tUInt8)1u & DEF__read__h2966);
  DEF_IF_cache_rg_lower_word64_76_BIT_0_78_THEN_1_EL_ETC___d979 = DEF__read_BIT_0___h44018 ? UWide_literal_128_h1 : UWide_literal_128_h0;
  switch (DEF_cache_rg_victim_way__h52328) {
  case (tUInt8)0u:
    DEF_SEL_ARR_cache_ram_state_and_ctag_cset_b_read___ETC___d990 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_cache_ram_state_and_ctag_cset_b_read___ETC___d990 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499;
    break;
  default:
    DEF_SEL_ARR_cache_ram_state_and_ctag_cset_b_read___ETC___d990 = (tUInt8)0u;
  }
  DEF_x__h50817 = DEF_cache_rg_victim_way__h52328 ? DEF_n_ctag__h50809 : DEF_n_ctag__h8623;
  DEF_x__h50885 = DEF_cache_rg_victim_way__h52328 ? DEF_n_ctag__h8367 : DEF_n_ctag__h50809;
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783 == (tUInt8)0u;
  DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785 = !DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784;
  DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d1006 = DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785 || DEF_cache_rg_error_during_refill__h51650;
  DEF_IF_NOT_cache_masterPortShim_rff_first__82_BITS_ETC___d1007 = DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d1006 ? (tUInt8)4u : (tUInt8)11u;
  DEF_cache_rg_cset_cword_in_cache_84_BITS_1_TO_0_85_ETC___d1003 = DEF_cword_in_cline__h41527 == (tUInt8)3u;
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d957 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783 == (tUInt8)2u;
  DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d955 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783 == (tUInt8)1u;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = !(DEF_x__h60536 <= (tUInt8)1u);
  DEF_NOT_cache_rg_lower_word64_full_71___d972 = !DEF_cache_rg_lower_word64_full__h41549;
  DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_rg_ETC___d1017 = DEF_cache_rg_lower_word64_full__h41549 && !DEF_cache_rg_cset_cword_in_cache_84_BITS_1_TO_0_85_ETC___d1003;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950 = !(DEF_x__h60536 <= (tUInt8)2u);
  DEF_NOT_cache_rg_lower_word64_full_71_72_AND_NOT_c_ETC___d983 = DEF_NOT_cache_rg_lower_word64_full_71___d972 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950;
  DEF_cache_rg_lower_word64_full_71_AND_cache_rg_cse_ETC___d1015 = DEF_cache_rg_lower_word64_full__h41549 && (DEF_cache_rg_cset_cword_in_cache_84_BITS_1_TO_0_85_ETC___d1003 && ((DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 && !DEF_cache_rg_error_during_refill__h51650) && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404));
  DEF_cache_rg_lower_word64_full_71_AND_cache_rg_cse_ETC___d1010 = DEF_cache_rg_lower_word64_full__h41549 && (DEF_cache_rg_cset_cword_in_cache_84_BITS_1_TO_0_85_ETC___d1003 && (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d1006 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404));
  DEF_cache_rg_lower_word64_full_71_AND_cache_rg_cse_ETC___d1004 = DEF_cache_rg_lower_word64_full__h41549 && DEF_cache_rg_cset_cword_in_cache_84_BITS_1_TO_0_85_ETC___d1003;
  DEF_cache_rg_lower_word64_full_71_AND_cache_rg_cse_ETC___d988 = DEF_cache_rg_lower_word64_full__h41549 && (DEF_cword_in_cline__h41527 == (tUInt8)0u && DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784);
  DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_cf_ETC___d973 = DEF_cache_rg_lower_word64_full__h41549 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d967 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950 && !DEF_cache_masterPortShim_rff_first__82_BIT_1___d964;
  DEF_cache_rg_lower_word64_full_71_AND_cache_master_ETC___d999 = DEF_cache_rg_lower_word64_full__h41549 && DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d965 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950 && DEF_cache_masterPortShim_rff_first__82_BIT_1___d964;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d963 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950 && (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785 && (!DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d955 && !DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d957));
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d958 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950 && DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d957;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d956 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950 && DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d955;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d954 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950 && DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784;
  DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863 = DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404;
  DEF_tags__h41722 = DEF_cache_masterPortShim_rff_first__82_BIT_0___d968 & DEF__read__h2992;
  DEF_next_word128_set_in_cache__h51225 = (tUInt8)255u & (DEF_x2__h50932 + (tUInt8)1u);
  DEF__0_CONCAT_SEL_ARR_cache_ram_state_and_ctag_cset_ETC___d991 = 16383u & ((tUInt32)(DEF_SEL_ARR_cache_ram_state_and_ctag_cset_b_read___ETC___d990));
  DEF_b__h41804.set_whole_word((tUInt32)(DEF_pte__h37023 >> 32u),
			       3u).build_concat((((tUInt64)((tUInt32)(DEF_pte__h37023))) << 32u) | (tUInt64)((tUInt32)(DEF__read__h2966 >> 32u)),
						32u,
						64u).set_whole_word((((tUInt32)(2147483647u & (DEF__read__h2966 >> 1u))) << 1u) | (tUInt32)(DEF_IF_cache_rg_lower_word64_76_BIT_0_78_THEN_1_EL_ETC___d979.get_bits_in_word8(0u,
																											    0u,
																											    1u)),
								    0u);
  DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982.build_concat(8589934591llu & ((((tUInt64)(DEF_tags__h41722)) << 32u) | (tUInt64)(DEF_b__h41804.get_whole_word(3u))),
									     96u,
									     33u).set_whole_word(DEF_b__h41804.get_whole_word(2u),
												 2u).set_whole_word(DEF_b__h41804.get_whole_word(1u),
														    1u).set_whole_word(DEF_b__h41804.get_whole_word(0u),
																       0u);
  DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d1000.set_bits_in_word(primExtract8(2u,
											       129u,
											       DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982,
											       32u,
											       128u,
											       32u,
											       127u),
										  8u,
										  0u,
										  2u).set_whole_word(primExtract32(32u,
														   129u,
														   DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982,
														   32u,
														   126u,
														   32u,
														   95u),
												     7u).set_whole_word(primExtract32(32u,
																      129u,
																      DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982,
																      32u,
																      94u,
																      32u,
																      63u),
															6u).set_whole_word(primExtract32(32u,
																			 129u,
																			 DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982,
																			 32u,
																			 62u,
																			 32u,
																			 31u),
																	   5u).set_whole_word((DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982.get_bits_in_word32(0u,
																														0u,
																														31u) << 1u) | (tUInt32)(DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505.get_bits_in_word8(4u,
																																										  0u,
																																										  1u)),
																			      4u).set_whole_word(DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505.get_whole_word(3u),
																						 3u).set_whole_word(DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505.get_whole_word(2u),
																								    2u).set_whole_word(DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505.get_whole_word(1u),
																										       1u).set_whole_word(DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505.get_whole_word(0u),
																													  0u);
  DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129_ETC___d1001.set_bits_in_word(primExtract8(2u,
											       129u,
											       DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506,
											       32u,
											       128u,
											       32u,
											       127u),
										  8u,
										  0u,
										  2u).set_whole_word(primExtract32(32u,
														   129u,
														   DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506,
														   32u,
														   126u,
														   32u,
														   95u),
												     7u).set_whole_word(primExtract32(32u,
																      129u,
																      DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506,
																      32u,
																      94u,
																      32u,
																      63u),
															6u).set_whole_word(primExtract32(32u,
																			 129u,
																			 DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506,
																			 32u,
																			 62u,
																			 32u,
																			 31u),
																	   5u).set_whole_word((DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506.get_bits_in_word32(0u,
																													    0u,
																													    31u) << 1u) | (tUInt32)(DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982.get_bits_in_word8(4u,
																																										    0u,
																																										    1u)),
																			      4u).set_whole_word(DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982.get_whole_word(3u),
																						 3u).set_whole_word(DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982.get_whole_word(2u),
																								    2u).set_whole_word(DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982.get_whole_word(1u),
																										       1u).set_whole_word(DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982.get_whole_word(0u),
																													  0u);
  DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1002 = DEF_cache_rg_victim_way__h52328 ? DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d1000 : DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129_ETC___d1001;
  DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1020 = DEF_cache_rg_victim_way__h52328 ? DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982 : DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506;
  DEF_IF_cache_rg_victim_way_41_THEN_cache_ram_cword_ETC___d1019 = DEF_cache_rg_victim_way__h52328 ? DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505 : DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982;
  INST_cache_masterPortShim_rff.METH_deq();
  DEF_cache_rg_victim_way_41_OR_cache_ram_state_and__ETC___d998.set_bits_in_word(1023u & ((((tUInt32)(DEF_cache_rg_victim_way__h52328 || DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499)) << 9u) | (tUInt32)(DEF_x__h50817 >> 43u)),
										 3u,
										 0u,
										 10u).set_whole_word((tUInt32)(DEF_x__h50817 >> 11u),
												     2u).set_whole_word(((((tUInt32)(2047u & DEF_x__h50817)) << 21u) | (((tUInt32)(!DEF_cache_rg_victim_way__h52328 || DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494)) << 20u)) | (tUInt32)(DEF_x__h50885 >> 32u),
															1u).set_whole_word((tUInt32)(DEF_x__h50885),
																	   0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950)
      DEF_v__h41204 = dollar_stime(sim_hdl);
    else
      DEF_v__h41204 = 2863311530u;
  DEF_v__h41198 = DEF_v__h41204 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950)
      dollar_display(sim_hdl, this, "s,32,s", &__str_literal_101, DEF_v__h41198, &__str_literal_31);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950)
      dollar_write(sim_hdl, this, "s", &__str_literal_102);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_103, &__str_literal_104);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_4,
		   DEF_cache_masterPortShim_rff_first__82_BITS_72_TO_68___d953);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_105);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_pte__h37023);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_106);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d954)
      dollar_write(sim_hdl, this, "s", &__str_literal_107);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d956)
      dollar_write(sim_hdl, this, "s", &__str_literal_108);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d958)
      dollar_write(sim_hdl, this, "s", &__str_literal_109);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d963)
      dollar_write(sim_hdl, this, "s", &__str_literal_110);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_111);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d965)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49_50_A_ETC___d967)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_112);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950)
      dollar_write(sim_hdl,
		   this,
		   "s,1,s",
		   &__str_literal_4,
		   DEF_cache_masterPortShim_rff_first__82_BIT_0___d968,
		   &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_2_49___d950)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785)
    INST_cache_rg_error_during_refill.METH_write((tUInt8)1u);
  if (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785)
    INST_cache_rg_exc_code.METH_write((tUInt8)1u);
  INST_cache_rg_lower_word64_full.METH_write(DEF_NOT_cache_rg_lower_word64_full_71___d972);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863)
      DEF_v__h41462 = dollar_stime(sim_hdl);
    else
      DEF_v__h41462 = 2863311530u;
  DEF_v__h41456 = DEF_v__h41462 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,6",
		     &__str_literal_113,
		     DEF_v__h41456,
		     &__str_literal_31,
		     (tUInt8)1u);
    if (DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_cf_ETC___d973)
      dollar_display(sim_hdl,
		     this,
		     "s,129p",
		     &__str_literal_114,
		     &DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982);
  }
  if (DEF_NOT_cache_rg_lower_word64_full_71___d972)
    INST_cache_rg_lower_word64.METH_write(DEF_pte__h37023);
  if (DEF_NOT_cache_rg_lower_word64_full_71___d972)
    INST_cache_rg_lower_word64_user.METH_write(DEF_cache_masterPortShim_rff_first__82_BIT_0___d968);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_rg_lower_word64_full_71_72_AND_NOT_c_ETC___d983)
      dollar_display(sim_hdl, this, "s", &__str_literal_115);
  if (DEF_cache_rg_lower_word64_full_71_AND_cache_rg_cse_ETC___d988)
    INST_cache_aw_events_wires_ifc_ifc_wires_4.METH_wset(DEF__0_CONCAT_SEL_ARR_cache_ram_state_and_ctag_cset_ETC___d991);
  if (DEF_cache_rg_lower_word64_full_71_AND_cache_master_ETC___d999)
    INST_cache_ram_cword_set.METH_a_put((tUInt8)1u,
					DEF_x2__h50932,
					DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1002);
  if (DEF_cache_rg_lower_word64_full_71_AND_cache_rg_cse_ETC___d988)
    INST_cache_ram_state_and_ctag_cset.METH_a_put((tUInt8)1u,
						  DEF_cset_in_cache__h52409,
						  DEF_cache_rg_victim_way_41_OR_cache_ram_state_and__ETC___d998);
  if (DEF_cache_rg_lower_word64_full_71_AND_cache_rg_cse_ETC___d1004)
    INST_cache_rg_state.METH_write(DEF_IF_NOT_cache_masterPortShim_rff_first__82_BITS_ETC___d1007);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_rg_lower_word64_full_71_AND_cache_rg_cse_ETC___d1010)
      dollar_display(sim_hdl, this, "s", &__str_literal_116);
    if (DEF_cache_rg_lower_word64_full_71_AND_cache_rg_cse_ETC___d1015)
      dollar_display(sim_hdl, this, "s", &__str_literal_117);
  }
  if (DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_rg_ETC___d1017)
    INST_cache_ram_cword_set.METH_b_put((tUInt8)0u,
					DEF_next_word128_set_in_cache__h51225,
					UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  if (DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_rg_ETC___d1017)
    INST_cache_rg_cset_cword_in_cache.METH_write(DEF_next_word128_set_in_cache__h51225);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_cf_ETC___d973)
      dollar_display(sim_hdl,
		     this,
		     "s,8,2",
		     &__str_literal_118,
		     DEF_x2__h50932,
		     DEF_cword_in_cline__h41527);
    if (DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_cf_ETC___d973)
      dollar_write(sim_hdl,
		   this,
		   "s,6,2",
		   &__str_literal_44,
		   DEF_cset_in_cache__h52409,
		   DEF_cword_in_cline__h41527);
    if (DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_cf_ETC___d973)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505);
    if (DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_cf_ETC___d973)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506);
    if (DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_cf_ETC___d973)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_cf_ETC___d973)
      dollar_write(sim_hdl,
		   this,
		   "s,6,2",
		   &__str_literal_44,
		   DEF_cset_in_cache__h52409,
		   DEF_cword_in_cline__h41527);
    if (DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_cf_ETC___d973)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_IF_cache_rg_victim_way_41_THEN_cache_ram_cword_ETC___d1019);
    if (DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_cf_ETC___d973)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1020);
    if (DEF_cache_rg_lower_word64_full_71_AND_NOT_cache_cf_ETC___d973)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
}

void MOD_mkMMU_ICache::RL_cache_rl_rereq()
{
  tUInt8 DEF_cset_cword_in_cache__h52829;
  DEF_addr__h57097 = INST_cache_rg_addr.METH_read();
  DEF_x__h60536 = INST_cache_cfg_verbosity.METH_read();
  DEF_cset_cword_in_cache__h52829 = (tUInt8)((tUInt8)255u & (DEF_addr__h57097 >> 4u));
  DEF_cset_in_cache__h52409 = (tUInt8)((tUInt8)63u & (DEF_addr__h57097 >> 6u));
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = !(DEF_x__h60536 <= (tUInt8)1u);
  INST_cache_rg_state.METH_write((tUInt8)3u);
  INST_cache_ram_state_and_ctag_cset.METH_b_put((tUInt8)0u,
						DEF_cset_in_cache__h52409,
						UWide_literal_106_h2aaaaaaaaaaaaaaaaaaaaaaaaaa);
  INST_cache_ram_cword_set.METH_b_put((tUInt8)0u,
				      DEF_cset_cword_in_cache__h52829,
				      UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_display(sim_hdl,
		     this,
		     "s,6,8",
		     &__str_literal_119,
		     DEF_cset_in_cache__h52409,
		     DEF_cset_cword_in_cache__h52829);
}

void MOD_mkMMU_ICache::RL_cache_rl_discard_write_rsp()
{
  tUInt8 DEF_cache_ctr_wr_rsps_pending_crg_port1__read__67__ETC___d1029;
  tUInt32 DEF_v__h57829;
  tUInt32 DEF_v__h57871;
  tUInt8 DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1033;
  tUInt8 DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1038;
  tUInt8 DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1046;
  tUInt8 DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1032;
  tUInt8 DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1041;
  tUInt8 DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1042;
  tUInt8 DEF_cache_masterPortShim_bff_first__030_BITS_1_TO_0___d1031;
  tUInt8 DEF_cache_masterPortShim_bff_first__030_BITS_6_TO_2___d1037;
  tUInt8 DEF_cache_masterPortShim_bff_first____d1030;
  tUInt8 DEF_unsigned_cache_ctr_wr_rsps_pending_crg_port1__ETC___d1036;
  DEF_b__h36621 = INST_cache_ctr_wr_rsps_pending_crg.METH_port1__read();
  DEF_unsigned_cache_ctr_wr_rsps_pending_crg_port1__ETC___d1036 = DEF_b__h36621;
  DEF_cache_masterPortShim_bff_first____d1030 = INST_cache_masterPortShim_bff.METH_first();
  DEF_x__h60536 = INST_cache_cfg_verbosity.METH_read();
  DEF_cache_masterPortShim_bff_first__030_BITS_6_TO_2___d1037 = (tUInt8)(DEF_cache_masterPortShim_bff_first____d1030 >> 2u);
  DEF_cache_masterPortShim_bff_first__030_BITS_1_TO_0___d1031 = (tUInt8)((tUInt8)3u & DEF_cache_masterPortShim_bff_first____d1030);
  DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1042 = DEF_cache_masterPortShim_bff_first__030_BITS_1_TO_0___d1031 == (tUInt8)2u;
  DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1041 = DEF_cache_masterPortShim_bff_first__030_BITS_1_TO_0___d1031 == (tUInt8)1u;
  DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1032 = DEF_cache_masterPortShim_bff_first__030_BITS_1_TO_0___d1031 == (tUInt8)0u;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = !(DEF_x__h60536 <= (tUInt8)1u);
  DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1038 = !DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1032;
  DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1046 = DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1038 && (!DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1041 && !DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1042);
  DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1033 = DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1032 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404;
  DEF_cache_ctr_wr_rsps_pending_crg_port1__read__67__ETC___d1029 = (tUInt8)15u & (DEF_b__h36621 - (tUInt8)1u);
  INST_cache_masterPortShim_bff.METH_deq();
  INST_cache_ctr_wr_rsps_pending_crg.METH_port1__write(DEF_cache_ctr_wr_rsps_pending_crg_port1__read__67__ETC___d1029);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1033)
      DEF_v__h57835 = dollar_stime(sim_hdl);
    else
      DEF_v__h57835 = 2863311530u;
  DEF_v__h57829 = DEF_v__h57835 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1033)
      dollar_write(sim_hdl,
		   this,
		   "s,32,s,4",
		   &__str_literal_120,
		   DEF_v__h57829,
		   &__str_literal_31,
		   DEF_unsigned_cache_ctr_wr_rsps_pending_crg_port1__ETC___d1036);
    if (DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1033)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_121, &__str_literal_122);
    if (DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1033)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_4,
		   DEF_cache_masterPortShim_bff_first__030_BITS_6_TO_2___d1037);
    if (DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1033)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_123);
    if (DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1033)
      dollar_write(sim_hdl, this, "s", &__str_literal_107);
    if (DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1033)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_124);
    if (DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1033)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1033)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1038)
    INST_cache_rg_wr_rsp_err.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1038)
      DEF_v__h57877 = dollar_stime(sim_hdl);
    else
      DEF_v__h57877 = 2863311530u;
  DEF_v__h57871 = DEF_v__h57877 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1038)
      dollar_display(sim_hdl, this, "s,32,s", &__str_literal_125, DEF_v__h57871, &__str_literal_31);
    if (DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1038)
      dollar_write(sim_hdl, this, "s", &__str_literal_126);
    if (DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1038)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_121, &__str_literal_122);
    if (DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1038)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_4,
		   DEF_cache_masterPortShim_bff_first__030_BITS_6_TO_2___d1037);
    if (DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1038)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_123);
    if (DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1041)
      dollar_write(sim_hdl, this, "s", &__str_literal_108);
    if (DEF_cache_masterPortShim_bff_first__030_BITS_1_TO__ETC___d1042)
      dollar_write(sim_hdl, this, "s", &__str_literal_109);
    if (DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1046)
      dollar_write(sim_hdl, this, "s", &__str_literal_110);
    if (DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1038)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_124);
    if (DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1038)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_NOT_cache_masterPortShim_bff_first__030_BITS_1_ETC___d1038)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
}

void MOD_mkMMU_ICache::RL_cache_rl_drive_exception_rsp()
{
  DEF_new_value__h58029 = INST_cache_rg_exc_code.METH_read();
  INST_cache_dw_valid.METH_wset((tUInt8)1u);
  INST_cache_dw_exc.METH_wset((tUInt8)1u);
  INST_cache_dw_exc_code.METH_wset(DEF_new_value__h58029);
}

void MOD_mkMMU_ICache::RL_cache_do_req()
{
  tUInt32 DEF_v__h58802;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1073;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1075;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1079;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1088;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1090;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1092;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1098;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1149;
  tUInt8 DEF_cache_w_req_op_wget__071_EQ_1___d1074;
  tUInt8 DEF_IF_cache_w_req_priv_whas__053_THEN_cache_w_req_ETC___d1087;
  tUInt8 DEF_IF_cache_w_req_priv_whas__053_THEN_cache_w_req_ETC___d1089;
  tUInt8 DEF_IF_cache_w_req_priv_whas__053_THEN_cache_w_req_ETC___d1091;
  tUInt8 DEF_cache_w_req_addr_wget__082_BITS_1_TO_0_117_EQ_0b0___d1118;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1108;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1110;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1115;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1122;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1129;
  tUInt8 DEF_IF_cache_w_req_addr_whas__051_THEN_cache_w_req_ETC___d1125;
  tUInt8 DEF_cache_w_req_addr_wget__082_BITS_3_TO_0_131_EQ_0b0___d1132;
  tUInt8 DEF_mstatus_MXR__h58759;
  tUInt8 DEF_sstatus_SUM__h58758;
  tUInt8 DEF_priv__h58757;
  tUInt8 DEF_amo_funct5__h58754;
  tUInt8 DEF_NOT_IF_cache_w_req_width_code_whas__050_THEN_c_ETC___d1135;
  tUInt8 DEF_IF_NOT_IF_cache_w_req_width_code_whas__050_THE_ETC___d1136;
  tUInt8 DEF_cache_w_req_op_wget__071_EQ_0___d1072;
  tUInt8 DEF_x__h59585;
  tUInt64 DEF_satp__h58760;
  tUInt8 DEF_cache_w_req_addr_wget__082_BIT_0___d1112;
  tUInt8 DEF_x__h59463;
  tUInt8 DEF_cset_in_cache__h59598;
  tUInt64 DEF_addr__h58755;
  tUInt8 DEF_cset_cword_in_cache__h60018;
  tUInt8 DEF_cache_w_req_is_unsigned_wget____d1107;
  tUInt8 DEF_x_wget__h58582;
  tUInt8 DEF_x_wget__h58652;
  tUInt8 DEF_cache_w_req_op_wget____d1071;
  tUInt8 DEF_x_wget__h58512;
  tUInt8 DEF_x_wget__h58162;
  tUInt8 DEF_x_wget__h58302;
  tUInt64 DEF_x_wget__h58372;
  tUInt64 DEF_x_wget__h58722;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1146;
  tUInt8 DEF_width_code__h58752;
  DEF_cache_w_req_st_value_wget____d1084 = INST_cache_w_req_st_value.METH_wget();
  DEF_x_wget__h58722 = INST_cache_w_req_satp.METH_wget();
  DEF_x_wget__h58372 = INST_cache_w_req_addr.METH_wget();
  DEF_x_wget__h58302 = INST_cache_w_req_amo_funct5.METH_wget();
  DEF_x__h60536 = INST_cache_cfg_verbosity.METH_read();
  DEF_x_wget__h58162 = INST_cache_w_req_width_code.METH_wget();
  DEF_width_code__h58752 = DEF_x_wget__h58162;
  DEF_x_wget__h58512 = INST_cache_w_req_priv.METH_wget();
  DEF_cache_w_req_op_wget____d1071 = INST_cache_w_req_op.METH_wget();
  DEF_x_wget__h58652 = INST_cache_w_req_mstatus_MXR.METH_wget();
  DEF_x_wget__h58582 = INST_cache_w_req_sstatus_SUM.METH_wget();
  DEF_cache_w_req_is_unsigned_wget____d1107 = INST_cache_w_req_is_unsigned.METH_wget();
  DEF_addr__h58755 = DEF_x_wget__h58372;
  DEF_cset_cword_in_cache__h60018 = (tUInt8)((tUInt8)255u & (DEF_addr__h58755 >> 4u));
  DEF_cset_in_cache__h59598 = (tUInt8)((tUInt8)63u & (DEF_addr__h58755 >> 6u));
  DEF_cache_w_req_addr_wget__082_BIT_0___d1112 = (tUInt8)((tUInt8)1u & DEF_x_wget__h58372);
  DEF_x__h59463 = (tUInt8)((tUInt8)7u & DEF_addr__h58755);
  DEF_satp__h58760 = DEF_x_wget__h58722;
  DEF_cache_w_req_op_wget__071_EQ_0___d1072 = DEF_cache_w_req_op_wget____d1071 == (tUInt8)0u;
  DEF_x__h59585 = DEF_cache_w_req_op_wget__071_EQ_0___d1072 ? (tUInt8)4u : (tUInt8)6u;
  DEF_amo_funct5__h58754 = DEF_x_wget__h58302;
  DEF_priv__h58757 = DEF_x_wget__h58512;
  DEF_sstatus_SUM__h58758 = DEF_x_wget__h58582;
  DEF_mstatus_MXR__h58759 = DEF_x_wget__h58652;
  DEF_cache_w_req_addr_wget__082_BITS_3_TO_0_131_EQ_0b0___d1132 = ((tUInt8)((tUInt8)15u & DEF_x_wget__h58372)) == (tUInt8)0u;
  DEF_IF_cache_w_req_addr_whas__051_THEN_cache_w_req_ETC___d1125 = DEF_x__h59463 == (tUInt8)0u;
  DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1129 = DEF_width_code__h58752 == (tUInt8)4u;
  DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1122 = DEF_width_code__h58752 == (tUInt8)3u;
  DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1115 = DEF_width_code__h58752 == (tUInt8)2u;
  DEF_cache_w_req_addr_wget__082_BITS_1_TO_0_117_EQ_0b0___d1118 = ((tUInt8)((tUInt8)3u & DEF_x_wget__h58372)) == (tUInt8)0u;
  DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1110 = DEF_width_code__h58752 == (tUInt8)1u;
  DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1108 = DEF_width_code__h58752 == (tUInt8)0u;
  DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1146 = (((DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1108 || (DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1110 && !DEF_cache_w_req_addr_wget__082_BIT_0___d1112)) || (DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1115 && DEF_cache_w_req_addr_wget__082_BITS_1_TO_0_117_EQ_0b0___d1118)) || (DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1122 && DEF_IF_cache_w_req_addr_whas__051_THEN_cache_w_req_ETC___d1125)) || (DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1129 && DEF_cache_w_req_addr_wget__082_BITS_3_TO_0_131_EQ_0b0___d1132);
  DEF_NOT_IF_cache_w_req_width_code_whas__050_THEN_c_ETC___d1135 = (((!DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1108 && (!DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1110 || DEF_cache_w_req_addr_wget__082_BIT_0___d1112)) && (!DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1115 || !DEF_cache_w_req_addr_wget__082_BITS_1_TO_0_117_EQ_0b0___d1118)) && (!DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1122 || !DEF_IF_cache_w_req_addr_whas__051_THEN_cache_w_req_ETC___d1125)) && (!DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1129 || !DEF_cache_w_req_addr_wget__082_BITS_3_TO_0_131_EQ_0b0___d1132);
  DEF_IF_NOT_IF_cache_w_req_width_code_whas__050_THE_ETC___d1136 = DEF_NOT_IF_cache_w_req_width_code_whas__050_THEN_c_ETC___d1135 ? (tUInt8)4u : (tUInt8)3u;
  DEF_IF_cache_w_req_priv_whas__053_THEN_cache_w_req_ETC___d1091 = DEF_priv__h58757 == (tUInt8)3u;
  DEF_IF_cache_w_req_priv_whas__053_THEN_cache_w_req_ETC___d1087 = DEF_priv__h58757 == (tUInt8)0u;
  DEF_IF_cache_w_req_priv_whas__053_THEN_cache_w_req_ETC___d1089 = DEF_priv__h58757 == (tUInt8)1u;
  DEF_cache_w_req_op_wget__071_EQ_1___d1074 = DEF_cache_w_req_op_wget____d1071 == (tUInt8)1u;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = !(DEF_x__h60536 <= (tUInt8)1u);
  DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1149 = DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1146 && DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1098 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && (!DEF_IF_cache_w_req_priv_whas__053_THEN_cache_w_req_ETC___d1087 && (!DEF_IF_cache_w_req_priv_whas__053_THEN_cache_w_req_ETC___d1089 && !DEF_IF_cache_w_req_priv_whas__053_THEN_cache_w_req_ETC___d1091));
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1092 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_IF_cache_w_req_priv_whas__053_THEN_cache_w_req_ETC___d1091;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1090 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_IF_cache_w_req_priv_whas__053_THEN_cache_w_req_ETC___d1089;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1088 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_IF_cache_w_req_priv_whas__053_THEN_cache_w_req_ETC___d1087;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1079 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && (!DEF_cache_w_req_op_wget__071_EQ_0___d1072 && !DEF_cache_w_req_op_wget__071_EQ_1___d1074);
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1075 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_cache_w_req_op_wget__071_EQ_1___d1074;
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1073 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 && DEF_cache_w_req_op_wget__071_EQ_0___d1072;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      DEF_v__h58808 = dollar_stime(sim_hdl);
    else
      DEF_v__h58808 = 2863311530u;
  DEF_v__h58802 = DEF_v__h58808 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_127, DEF_v__h58802);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1073)
      dollar_write(sim_hdl, this, "s", &__str_literal_128);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1075)
      dollar_write(sim_hdl, this, "s", &__str_literal_129);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1079)
      dollar_write(sim_hdl, this, "s", &__str_literal_130);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl,
		   this,
		   "s,3,64,129p,s",
		   &__str_literal_131,
		   DEF_width_code__h58752,
		   DEF_addr__h58755,
		   &DEF_cache_w_req_st_value_wget____d1084,
		   &__str_literal_21);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl, this, "s", &__str_literal_132);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1088)
      dollar_write(sim_hdl, this, "s", &__str_literal_133);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1090)
      dollar_write(sim_hdl, this, "s", &__str_literal_134);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1092)
      dollar_write(sim_hdl, this, "s", &__str_literal_135);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03_04_A_ETC___d1098)
      dollar_write(sim_hdl, this, "s", &__str_literal_136);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_write(sim_hdl,
		   this,
		   "s,1,1,64,s",
		   &__str_literal_137,
		   DEF_sstatus_SUM__h58758,
		   DEF_mstatus_MXR__h58759,
		   DEF_satp__h58760,
		   &__str_literal_21);
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_display(sim_hdl, this, "s,5", &__str_literal_138, DEF_amo_funct5__h58754);
  }
  INST_cache_rg_op.METH_write(DEF_cache_w_req_op_wget____d1071);
  INST_cache_rg_width_code.METH_write(DEF_width_code__h58752);
  INST_cache_rg_is_unsigned.METH_write(DEF_cache_w_req_is_unsigned_wget____d1107);
  INST_cache_rg_amo_funct5.METH_write(DEF_amo_funct5__h58754);
  INST_cache_rg_addr.METH_write(DEF_addr__h58755);
  INST_cache_tlb.METH_mv_vm_put_va(DEF_addr__h58755);
  INST_cache_rg_st_amo_val.METH_write(DEF_cache_w_req_st_value_wget____d1084);
  INST_cache_rg_priv.METH_write(DEF_priv__h58757);
  INST_cache_rg_mstatus_MXR.METH_write(DEF_mstatus_MXR__h58759);
  INST_cache_rg_sstatus_SUM.METH_write(DEF_sstatus_SUM__h58758);
  INST_cache_rg_satp.METH_write(DEF_satp__h58760);
  INST_cache_rg_pa.METH_write(DEF_addr__h58755);
  INST_cache_rg_state.METH_write(DEF_IF_NOT_IF_cache_w_req_width_code_whas__050_THE_ETC___d1136);
  if (DEF_NOT_IF_cache_w_req_width_code_whas__050_THEN_c_ETC___d1135)
    INST_cache_rg_exc_code.METH_write(DEF_x__h59585);
  if (DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1146)
    INST_cache_ram_state_and_ctag_cset.METH_b_put((tUInt8)0u,
						  DEF_cset_in_cache__h59598,
						  UWide_literal_106_h2aaaaaaaaaaaaaaaaaaaaaaaaaa);
  if (DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1146)
    INST_cache_ram_cword_set.METH_b_put((tUInt8)0u,
					DEF_cset_cword_in_cache__h60018,
					UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_cache_w_req_width_code_whas__050_THEN_cache_ETC___d1149)
      dollar_display(sim_hdl,
		     this,
		     "s,6,8",
		     &__str_literal_119,
		     DEF_cset_in_cache__h59598,
		     DEF_cset_cword_in_cache__h60018);
}

void MOD_mkMMU_ICache::RL_cache_do_set_req_valid()
{
  tUInt8 DEF_cache_wr_mem_req_sent_whas__150_AND_cache_wr_m_ETC___d1152;
  DEF_cache_wr_mem_req_sent_whas__150_AND_cache_wr_m_ETC___d1152 = INST_cache_wr_mem_req_sent.METH_whas() && INST_cache_wr_mem_req_sent.METH_wget();
  INST_cache_rg_mem_req_sent.METH_write(DEF_cache_wr_mem_req_sent_whas__150_AND_cache_wr_m_ETC___d1152);
}

void MOD_mkMMU_ICache::RL_cache_do_reset_req()
{
  tUInt8 DEF_cache_rw_reset_req_wget____d1156;
  DEF_cache_rw_reset_req_wget____d1156 = INST_cache_rw_reset_req.METH_wget();
  INST_cache_f_reset_reqs.METH_enq(DEF_cache_rw_reset_req_wget____d1156);
}

void MOD_mkMMU_ICache::RL_cache_do_tlb_flush()
{
  tUInt32 DEF_v__h60558;
  DEF_x__h60536 = INST_cache_cfg_verbosity.METH_read();
  DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = !(DEF_x__h60536 <= (tUInt8)1u);
  INST_cache_tlb.METH_ma_flush();
  INST_cache_rg_state.METH_write((tUInt8)2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_5.METH_wset(2u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      DEF_v__h60564 = dollar_stime(sim_hdl);
    else
      DEF_v__h60564 = 2863311530u;
  DEF_v__h60558 = DEF_v__h60564 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      dollar_display(sim_hdl, this, "s,32,s", &__str_literal_139, DEF_v__h60558, &__str_literal_31);
}

void MOD_mkMMU_ICache::__me_check_17()
{
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_WILL_FIRE_RL_cache_do_req && DEF_WILL_FIRE_RL_cache_do_tlb_flush)
      dollar_error(sim_hdl, this, "s", &__str_literal_140);
    if (DEF_WILL_FIRE_RL_cache_do_req && DEF_WILL_FIRE_RL_cache_do_reset_req)
      dollar_error(sim_hdl, this, "s", &__str_literal_141);
    if (DEF_WILL_FIRE_RL_cache_do_req && DEF_WILL_FIRE_RL_cache_rl_start_cache_refill)
      dollar_error(sim_hdl, this, "s", &__str_literal_142);
    if (DEF_WILL_FIRE_RL_cache_do_req && DEF_WILL_FIRE_RL_cache_rl_rereq)
      dollar_error(sim_hdl, this, "s", &__str_literal_143);
    if (DEF_WILL_FIRE_RL_cache_do_req && DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop)
      dollar_error(sim_hdl, this, "s", &__str_literal_144);
  }
}


/* Methods */

void MOD_mkMMU_ICache::METH_set_verbosity(tUInt8 ARG_set_verbosity_verbosity)
{
  INST_cache_cfg_verbosity.METH_write(ARG_set_verbosity_verbosity);
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_set_verbosity()
{
  tUInt8 DEF_CAN_FIRE_set_verbosity;
  tUInt8 PORT_RDY_set_verbosity;
  DEF_CAN_FIRE_set_verbosity = (tUInt8)1u;
  PORT_RDY_set_verbosity = DEF_CAN_FIRE_set_verbosity;
  return PORT_RDY_set_verbosity;
}

void MOD_mkMMU_ICache::METH_server_reset_request_put(tUInt8 ARG_server_reset_request_put)
{
  INST_cache_rw_reset_req.METH_wset((tUInt8)0u);
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_server_reset_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_reset_request_put;
  tUInt8 PORT_RDY_server_reset_request_put;
  DEF_cache_f_reset_reqs_notFull____d1160 = INST_cache_f_reset_reqs.METH_notFull();
  DEF_CAN_FIRE_server_reset_request_put = DEF_cache_f_reset_reqs_notFull____d1160;
  PORT_RDY_server_reset_request_put = DEF_CAN_FIRE_server_reset_request_put;
  return PORT_RDY_server_reset_request_put;
}

void MOD_mkMMU_ICache::METH_server_reset_response_get()
{
  INST_cache_f_reset_rsps.METH_deq();
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_server_reset_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_reset_response_get;
  tUInt8 PORT_RDY_server_reset_response_get;
  DEF_cache_f_reset_rsps_first____d1161 = INST_cache_f_reset_rsps.METH_first();
  DEF_cache_f_reset_rsps_i_notEmpty____d1163 = INST_cache_f_reset_rsps.METH_i_notEmpty();
  DEF_CAN_FIRE_server_reset_response_get = !DEF_cache_f_reset_rsps_first____d1161 && DEF_cache_f_reset_rsps_i_notEmpty____d1163;
  PORT_RDY_server_reset_response_get = DEF_CAN_FIRE_server_reset_response_get;
  return PORT_RDY_server_reset_response_get;
}

void MOD_mkMMU_ICache::METH_req(tUInt8 ARG_req_op,
				tUInt8 ARG_req_width_code,
				tUInt8 ARG_req_is_unsigned,
				tUInt8 ARG_req_amo_funct5,
				tUInt64 ARG_req_addr,
				tUWide ARG_req_st_value,
				tUInt8 ARG_req_priv,
				tUInt8 ARG_req_sstatus_SUM,
				tUInt8 ARG_req_mstatus_MXR,
				tUInt64 ARG_req_satp)
{
  tUInt32 DEF_req_op_EQ_0_164_CONCAT_0_CONCAT_req_op_EQ_1_16_ETC___d1169;
  PORT_req_st_value = ARG_req_st_value;
  DEF_cache_f_reset_reqs_notEmpty____d416 = INST_cache_f_reset_reqs.METH_notEmpty();
  DEF_req_op_EQ_0_164_CONCAT_0_CONCAT_req_op_EQ_1_16_ETC___d1169 = 16383u & ((((((((tUInt32)(ARG_req_op == (tUInt8)0u)) << 13u) | (((tUInt32)((tUInt8)0u)) << 11u)) | (((tUInt32)(ARG_req_op == (tUInt8)1u)) << 10u)) | (((tUInt32)((tUInt8)0u)) << 8u)) | (((tUInt32)(ARG_req_op == (tUInt8)2u)) << 7u)) | (tUInt32)((tUInt8)0u));
  INST_cache_w_req_op.METH_wset(ARG_req_op);
  INST_cache_w_req_width_code.METH_wset(ARG_req_width_code);
  INST_cache_w_req_is_unsigned.METH_wset(ARG_req_is_unsigned);
  INST_cache_w_req_amo_funct5.METH_wset(ARG_req_amo_funct5);
  INST_cache_w_req_addr.METH_wset(ARG_req_addr);
  INST_cache_w_req_st_value.METH_wset(ARG_req_st_value);
  INST_cache_w_req_priv.METH_wset(ARG_req_priv);
  INST_cache_w_req_sstatus_SUM.METH_wset(ARG_req_sstatus_SUM);
  INST_cache_w_req_mstatus_MXR.METH_wset(ARG_req_mstatus_MXR);
  INST_cache_w_req_satp.METH_wset(ARG_req_satp);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,1,1",
		   &__str_literal_145,
		   ARG_req_addr,
		   (tUInt8)0u,
		   DEF_cache_f_reset_reqs_notEmpty____d416);
  INST_cache_aw_events_wires_ifc_ifc_wires_6.METH_wset(DEF_req_op_EQ_0_164_CONCAT_0_CONCAT_req_op_EQ_1_16_ETC___d1169);
  INST_cache_wr_mem_req_sent.METH_wset((tUInt8)1u);
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_req()
{
  tUInt8 PORT_RDY_req;
  tUInt8 DEF_CAN_FIRE_req;
  DEF_CAN_FIRE_req = (tUInt8)1u;
  PORT_RDY_req = DEF_CAN_FIRE_req;
  return PORT_RDY_req;
}

void MOD_mkMMU_ICache::METH_commit()
{
  INST_cache_dw_commit.METH_wset((tUInt8)1u);
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_commit()
{
  tUInt8 PORT_RDY_commit;
  tUInt8 DEF_CAN_FIRE_commit;
  DEF_CAN_FIRE_commit = (tUInt8)1u;
  PORT_RDY_commit = DEF_CAN_FIRE_commit;
  return PORT_RDY_commit;
}

tUInt8 MOD_mkMMU_ICache::METH_valid()
{
  tUInt8 DEF_cache_dw_valid_wget____d1171;
  tUInt8 DEF_cache_dw_valid_whas____d1170;
  tUInt8 PORT_valid;
  DEF_cache_dw_valid_whas____d1170 = INST_cache_dw_valid.METH_whas();
  DEF_cache_dw_valid_wget____d1171 = INST_cache_dw_valid.METH_wget();
  PORT_valid = DEF_cache_dw_valid_whas____d1170 && DEF_cache_dw_valid_wget____d1171;
  return PORT_valid;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_valid()
{
  tUInt8 PORT_RDY_valid;
  tUInt8 DEF_CAN_FIRE_valid;
  DEF_CAN_FIRE_valid = (tUInt8)1u;
  PORT_RDY_valid = DEF_CAN_FIRE_valid;
  return PORT_RDY_valid;
}

tUInt64 MOD_mkMMU_ICache::METH_addr()
{
  tUInt64 PORT_addr;
  DEF_addr__h57097 = INST_cache_rg_addr.METH_read();
  PORT_addr = DEF_addr__h57097;
  return PORT_addr;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_addr()
{
  tUInt8 PORT_RDY_addr;
  tUInt8 DEF_CAN_FIRE_addr;
  DEF_CAN_FIRE_addr = (tUInt8)1u;
  PORT_RDY_addr = DEF_CAN_FIRE_addr;
  return PORT_RDY_addr;
}

tUInt8 MOD_mkMMU_ICache::METH_cword_fst()
{
  tUInt8 DEF_cache_dw_output_ld_val_wget__173_BIT_128___d1174;
  tUInt8 DEF_cache_dw_output_ld_val_whas____d1172;
  tUInt8 PORT_cword_fst;
  DEF_cache_dw_output_ld_val_wget____d1173 = INST_cache_dw_output_ld_val.METH_wget();
  DEF_cache_dw_output_ld_val_whas____d1172 = INST_cache_dw_output_ld_val.METH_whas();
  DEF_cache_dw_output_ld_val_wget__173_BIT_128___d1174 = DEF_cache_dw_output_ld_val_wget____d1173.get_bits_in_word8(4u,
														    0u,
														    1u);
  PORT_cword_fst = DEF_cache_dw_output_ld_val_whas____d1172 && DEF_cache_dw_output_ld_val_wget__173_BIT_128___d1174;
  return PORT_cword_fst;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_cword_fst()
{
  tUInt8 PORT_RDY_cword_fst;
  tUInt8 DEF_CAN_FIRE_cword_fst;
  DEF_CAN_FIRE_cword_fst = (tUInt8)1u;
  PORT_RDY_cword_fst = DEF_CAN_FIRE_cword_fst;
  return PORT_RDY_cword_fst;
}

tUWide MOD_mkMMU_ICache::METH_cword_snd()
{
  DEF_cache_dw_output_ld_val_wget____d1173 = INST_cache_dw_output_ld_val.METH_wget();
  wop_primExtractWide(128u,
		      129u,
		      DEF_cache_dw_output_ld_val_wget____d1173,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_x_wget_snd__h61369);
  PORT_cword_snd = DEF_x_wget_snd__h61369;
  return PORT_cword_snd;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_cword_snd()
{
  tUInt8 PORT_RDY_cword_snd;
  tUInt8 DEF_CAN_FIRE_cword_snd;
  DEF_CAN_FIRE_cword_snd = (tUInt8)1u;
  PORT_RDY_cword_snd = DEF_CAN_FIRE_cword_snd;
  return PORT_RDY_cword_snd;
}

tUInt8 MOD_mkMMU_ICache::METH_st_amo_val_fst()
{
  tUInt8 DEF_cache_dw_output_st_amo_val_wget__177_BIT_128___d1178;
  tUInt8 DEF_cache_dw_output_st_amo_val_whas____d1176;
  tUInt8 PORT_st_amo_val_fst;
  DEF_cache_dw_output_st_amo_val_wget____d1177 = INST_cache_dw_output_st_amo_val.METH_wget();
  DEF_cache_dw_output_st_amo_val_whas____d1176 = INST_cache_dw_output_st_amo_val.METH_whas();
  DEF_cache_dw_output_st_amo_val_wget__177_BIT_128___d1178 = DEF_cache_dw_output_st_amo_val_wget____d1177.get_bits_in_word8(4u,
															    0u,
															    1u);
  PORT_st_amo_val_fst = DEF_cache_dw_output_st_amo_val_whas____d1176 && DEF_cache_dw_output_st_amo_val_wget__177_BIT_128___d1178;
  return PORT_st_amo_val_fst;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_st_amo_val_fst()
{
  tUInt8 PORT_RDY_st_amo_val_fst;
  tUInt8 DEF_CAN_FIRE_st_amo_val_fst;
  DEF_CAN_FIRE_st_amo_val_fst = (tUInt8)1u;
  PORT_RDY_st_amo_val_fst = DEF_CAN_FIRE_st_amo_val_fst;
  return PORT_RDY_st_amo_val_fst;
}

tUWide MOD_mkMMU_ICache::METH_st_amo_val_snd()
{
  DEF_cache_dw_output_st_amo_val_wget____d1177 = INST_cache_dw_output_st_amo_val.METH_wget();
  wop_primExtractWide(128u,
		      129u,
		      DEF_cache_dw_output_st_amo_val_wget____d1177,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_x_wget_snd__h61391);
  PORT_st_amo_val_snd = DEF_x_wget_snd__h61391;
  return PORT_st_amo_val_snd;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_st_amo_val_snd()
{
  tUInt8 PORT_RDY_st_amo_val_snd;
  tUInt8 DEF_CAN_FIRE_st_amo_val_snd;
  DEF_CAN_FIRE_st_amo_val_snd = (tUInt8)1u;
  PORT_RDY_st_amo_val_snd = DEF_CAN_FIRE_st_amo_val_snd;
  return PORT_RDY_st_amo_val_snd;
}

tUInt8 MOD_mkMMU_ICache::METH_exc()
{
  tUInt8 DEF_cache_dw_exc_wget____d1181;
  tUInt8 DEF_cache_dw_exc_whas____d1180;
  tUInt8 PORT_exc;
  DEF_cache_dw_exc_whas____d1180 = INST_cache_dw_exc.METH_whas();
  DEF_cache_dw_exc_wget____d1181 = INST_cache_dw_exc.METH_wget();
  PORT_exc = DEF_cache_dw_exc_whas____d1180 && DEF_cache_dw_exc_wget____d1181;
  return PORT_exc;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_exc()
{
  tUInt8 PORT_RDY_exc;
  tUInt8 DEF_CAN_FIRE_exc;
  DEF_CAN_FIRE_exc = (tUInt8)1u;
  PORT_RDY_exc = DEF_CAN_FIRE_exc;
  return PORT_RDY_exc;
}

tUInt8 MOD_mkMMU_ICache::METH_exc_code()
{
  tUInt8 DEF_x_wget__h2533;
  tUInt8 PORT_exc_code;
  DEF_x_wget__h2533 = INST_cache_dw_exc_code.METH_wget();
  PORT_exc_code = DEF_x_wget__h2533;
  return PORT_exc_code;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_exc_code()
{
  tUInt8 PORT_RDY_exc_code;
  tUInt8 DEF_CAN_FIRE_exc_code;
  DEF_CAN_FIRE_exc_code = (tUInt8)1u;
  PORT_RDY_exc_code = DEF_CAN_FIRE_exc_code;
  return PORT_RDY_exc_code;
}

void MOD_mkMMU_ICache::METH_server_flush_request_put(tUInt8 ARG_server_flush_request_put)
{
  INST_cache_rw_reset_req.METH_wset((tUInt8)1u);
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_server_flush_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_flush_request_put;
  tUInt8 PORT_RDY_server_flush_request_put;
  DEF_cache_f_reset_reqs_notFull____d1160 = INST_cache_f_reset_reqs.METH_notFull();
  DEF_CAN_FIRE_server_flush_request_put = DEF_cache_f_reset_reqs_notFull____d1160;
  PORT_RDY_server_flush_request_put = DEF_CAN_FIRE_server_flush_request_put;
  return PORT_RDY_server_flush_request_put;
}

void MOD_mkMMU_ICache::METH_server_flush_response_get()
{
  INST_cache_f_reset_rsps.METH_deq();
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_server_flush_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_flush_response_get;
  tUInt8 PORT_RDY_server_flush_response_get;
  DEF_cache_f_reset_rsps_first____d1161 = INST_cache_f_reset_rsps.METH_first();
  DEF_cache_f_reset_rsps_i_notEmpty____d1163 = INST_cache_f_reset_rsps.METH_i_notEmpty();
  DEF_CAN_FIRE_server_flush_response_get = DEF_cache_f_reset_rsps_first____d1161 && DEF_cache_f_reset_rsps_i_notEmpty____d1163;
  PORT_RDY_server_flush_response_get = DEF_CAN_FIRE_server_flush_response_get;
  return PORT_RDY_server_flush_response_get;
}

void MOD_mkMMU_ICache::METH_tlb_flush()
{
  INST_cache_pw_tlb_flush_req.METH_wset();
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_tlb_flush()
{
  tUInt8 DEF_CAN_FIRE_tlb_flush;
  tUInt8 PORT_RDY_tlb_flush;
  DEF_CAN_FIRE_tlb_flush = (tUInt8)1u;
  PORT_RDY_tlb_flush = DEF_CAN_FIRE_tlb_flush;
  return PORT_RDY_tlb_flush;
}

tUInt8 MOD_mkMMU_ICache::METH_mem_master_aw_canPeek()
{
  tUInt8 PORT_mem_master_aw_canPeek;
  PORT_mem_master_aw_canPeek = INST_cache_masterPortShim_awff.METH_notEmpty();
  return PORT_mem_master_aw_canPeek;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mem_master_aw_canPeek()
{
  tUInt8 PORT_RDY_mem_master_aw_canPeek;
  tUInt8 DEF_CAN_FIRE_mem_master_aw_canPeek;
  DEF_CAN_FIRE_mem_master_aw_canPeek = (tUInt8)1u;
  PORT_RDY_mem_master_aw_canPeek = DEF_CAN_FIRE_mem_master_aw_canPeek;
  return PORT_RDY_mem_master_aw_canPeek;
}

tUWide MOD_mkMMU_ICache::METH_mem_master_aw_peek()
{
  PORT_mem_master_aw_peek = INST_cache_masterPortShim_awff.METH_first();
  return PORT_mem_master_aw_peek;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mem_master_aw_peek()
{
  tUInt8 DEF_CAN_FIRE_mem_master_aw_peek;
  tUInt8 PORT_RDY_mem_master_aw_peek;
  DEF_cache_masterPortShim_awff_i_notEmpty____d1184 = INST_cache_masterPortShim_awff.METH_i_notEmpty();
  DEF_CAN_FIRE_mem_master_aw_peek = DEF_cache_masterPortShim_awff_i_notEmpty____d1184;
  PORT_RDY_mem_master_aw_peek = DEF_CAN_FIRE_mem_master_aw_peek;
  return PORT_RDY_mem_master_aw_peek;
}

void MOD_mkMMU_ICache::METH_mem_master_aw_drop()
{
  INST_cache_masterPortShim_awff.METH_deq();
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mem_master_aw_drop()
{
  tUInt8 DEF_CAN_FIRE_mem_master_aw_drop;
  tUInt8 PORT_RDY_mem_master_aw_drop;
  DEF_cache_masterPortShim_awff_i_notEmpty____d1184 = INST_cache_masterPortShim_awff.METH_i_notEmpty();
  DEF_CAN_FIRE_mem_master_aw_drop = DEF_cache_masterPortShim_awff_i_notEmpty____d1184;
  PORT_RDY_mem_master_aw_drop = DEF_CAN_FIRE_mem_master_aw_drop;
  return PORT_RDY_mem_master_aw_drop;
}

tUInt8 MOD_mkMMU_ICache::METH_mem_master_w_canPeek()
{
  tUInt8 PORT_mem_master_w_canPeek;
  PORT_mem_master_w_canPeek = INST_cache_masterPortShim_wff.METH_notEmpty();
  return PORT_mem_master_w_canPeek;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mem_master_w_canPeek()
{
  tUInt8 PORT_RDY_mem_master_w_canPeek;
  tUInt8 DEF_CAN_FIRE_mem_master_w_canPeek;
  DEF_CAN_FIRE_mem_master_w_canPeek = (tUInt8)1u;
  PORT_RDY_mem_master_w_canPeek = DEF_CAN_FIRE_mem_master_w_canPeek;
  return PORT_RDY_mem_master_w_canPeek;
}

tUWide MOD_mkMMU_ICache::METH_mem_master_w_peek()
{
  PORT_mem_master_w_peek = INST_cache_masterPortShim_wff.METH_first();
  return PORT_mem_master_w_peek;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mem_master_w_peek()
{
  tUInt8 DEF_CAN_FIRE_mem_master_w_peek;
  tUInt8 PORT_RDY_mem_master_w_peek;
  DEF_cache_masterPortShim_wff_i_notEmpty____d1185 = INST_cache_masterPortShim_wff.METH_i_notEmpty();
  DEF_CAN_FIRE_mem_master_w_peek = DEF_cache_masterPortShim_wff_i_notEmpty____d1185;
  PORT_RDY_mem_master_w_peek = DEF_CAN_FIRE_mem_master_w_peek;
  return PORT_RDY_mem_master_w_peek;
}

void MOD_mkMMU_ICache::METH_mem_master_w_drop()
{
  INST_cache_masterPortShim_wff.METH_deq();
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mem_master_w_drop()
{
  tUInt8 DEF_CAN_FIRE_mem_master_w_drop;
  tUInt8 PORT_RDY_mem_master_w_drop;
  DEF_cache_masterPortShim_wff_i_notEmpty____d1185 = INST_cache_masterPortShim_wff.METH_i_notEmpty();
  DEF_CAN_FIRE_mem_master_w_drop = DEF_cache_masterPortShim_wff_i_notEmpty____d1185;
  PORT_RDY_mem_master_w_drop = DEF_CAN_FIRE_mem_master_w_drop;
  return PORT_RDY_mem_master_w_drop;
}

tUInt8 MOD_mkMMU_ICache::METH_mem_master_b_canPut()
{
  tUInt8 PORT_mem_master_b_canPut;
  PORT_mem_master_b_canPut = INST_cache_masterPortShim_bff.METH_notFull();
  return PORT_mem_master_b_canPut;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mem_master_b_canPut()
{
  tUInt8 PORT_RDY_mem_master_b_canPut;
  tUInt8 DEF_CAN_FIRE_mem_master_b_canPut;
  DEF_CAN_FIRE_mem_master_b_canPut = (tUInt8)1u;
  PORT_RDY_mem_master_b_canPut = DEF_CAN_FIRE_mem_master_b_canPut;
  return PORT_RDY_mem_master_b_canPut;
}

void MOD_mkMMU_ICache::METH_mem_master_b_put(tUInt8 ARG_mem_master_b_put_val)
{
  INST_cache_masterPortShim_bff.METH_enq(ARG_mem_master_b_put_val);
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mem_master_b_put()
{
  tUInt8 DEF_CAN_FIRE_mem_master_b_put;
  tUInt8 PORT_RDY_mem_master_b_put;
  DEF_CAN_FIRE_mem_master_b_put = INST_cache_masterPortShim_bff.METH_i_notFull();
  PORT_RDY_mem_master_b_put = DEF_CAN_FIRE_mem_master_b_put;
  return PORT_RDY_mem_master_b_put;
}

tUInt8 MOD_mkMMU_ICache::METH_mem_master_ar_canPeek()
{
  tUInt8 PORT_mem_master_ar_canPeek;
  PORT_mem_master_ar_canPeek = INST_cache_masterPortShim_arff.METH_notEmpty();
  return PORT_mem_master_ar_canPeek;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mem_master_ar_canPeek()
{
  tUInt8 PORT_RDY_mem_master_ar_canPeek;
  tUInt8 DEF_CAN_FIRE_mem_master_ar_canPeek;
  DEF_CAN_FIRE_mem_master_ar_canPeek = (tUInt8)1u;
  PORT_RDY_mem_master_ar_canPeek = DEF_CAN_FIRE_mem_master_ar_canPeek;
  return PORT_RDY_mem_master_ar_canPeek;
}

tUWide MOD_mkMMU_ICache::METH_mem_master_ar_peek()
{
  PORT_mem_master_ar_peek = INST_cache_masterPortShim_arff.METH_first();
  return PORT_mem_master_ar_peek;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mem_master_ar_peek()
{
  tUInt8 DEF_CAN_FIRE_mem_master_ar_peek;
  tUInt8 PORT_RDY_mem_master_ar_peek;
  DEF_cache_masterPortShim_arff_i_notEmpty____d1186 = INST_cache_masterPortShim_arff.METH_i_notEmpty();
  DEF_CAN_FIRE_mem_master_ar_peek = DEF_cache_masterPortShim_arff_i_notEmpty____d1186;
  PORT_RDY_mem_master_ar_peek = DEF_CAN_FIRE_mem_master_ar_peek;
  return PORT_RDY_mem_master_ar_peek;
}

void MOD_mkMMU_ICache::METH_mem_master_ar_drop()
{
  INST_cache_masterPortShim_arff.METH_deq();
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mem_master_ar_drop()
{
  tUInt8 DEF_CAN_FIRE_mem_master_ar_drop;
  tUInt8 PORT_RDY_mem_master_ar_drop;
  DEF_cache_masterPortShim_arff_i_notEmpty____d1186 = INST_cache_masterPortShim_arff.METH_i_notEmpty();
  DEF_CAN_FIRE_mem_master_ar_drop = DEF_cache_masterPortShim_arff_i_notEmpty____d1186;
  PORT_RDY_mem_master_ar_drop = DEF_CAN_FIRE_mem_master_ar_drop;
  return PORT_RDY_mem_master_ar_drop;
}

tUInt8 MOD_mkMMU_ICache::METH_mem_master_r_canPut()
{
  tUInt8 PORT_mem_master_r_canPut;
  PORT_mem_master_r_canPut = INST_cache_masterPortShim_rff.METH_notFull();
  return PORT_mem_master_r_canPut;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mem_master_r_canPut()
{
  tUInt8 PORT_RDY_mem_master_r_canPut;
  tUInt8 DEF_CAN_FIRE_mem_master_r_canPut;
  DEF_CAN_FIRE_mem_master_r_canPut = (tUInt8)1u;
  PORT_RDY_mem_master_r_canPut = DEF_CAN_FIRE_mem_master_r_canPut;
  return PORT_RDY_mem_master_r_canPut;
}

void MOD_mkMMU_ICache::METH_mem_master_r_put(tUWide ARG_mem_master_r_put_val)
{
  PORT_mem_master_r_put_val = ARG_mem_master_r_put_val;
  INST_cache_masterPortShim_rff.METH_enq(ARG_mem_master_r_put_val);
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mem_master_r_put()
{
  tUInt8 DEF_CAN_FIRE_mem_master_r_put;
  tUInt8 PORT_RDY_mem_master_r_put;
  DEF_CAN_FIRE_mem_master_r_put = INST_cache_masterPortShim_rff.METH_i_notFull();
  PORT_RDY_mem_master_r_put = DEF_CAN_FIRE_mem_master_r_put;
  return PORT_RDY_mem_master_r_put;
}

tUInt32 MOD_mkMMU_ICache::METH_events()
{
  tUInt32 PORT_events;
  PORT_events = INST_cache_aw_events_register.METH_read();
  return PORT_events;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_events()
{
  tUInt8 DEF_CAN_FIRE_events;
  tUInt8 PORT_RDY_events;
  DEF_CAN_FIRE_events = (tUInt8)1u;
  PORT_RDY_events = DEF_CAN_FIRE_events;
  return PORT_RDY_events;
}

void MOD_mkMMU_ICache::METH_ma_ddr4_ready()
{
  tUInt32 DEF_v__h61991;
  INST_cache_rg_ddr4_ready.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h61997 = dollar_stime(sim_hdl);
  DEF_v__h61991 = DEF_v__h61997 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_146, DEF_v__h61991);
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_ma_ddr4_ready()
{
  tUInt8 DEF_CAN_FIRE_ma_ddr4_ready;
  tUInt8 PORT_RDY_ma_ddr4_ready;
  DEF_CAN_FIRE_ma_ddr4_ready = (tUInt8)1u;
  PORT_RDY_ma_ddr4_ready = DEF_CAN_FIRE_ma_ddr4_ready;
  return PORT_RDY_ma_ddr4_ready;
}

tUInt8 MOD_mkMMU_ICache::METH_mv_status()
{
  tUInt8 DEF_cache_rg_wr_rsp_err__h62023;
  tUInt8 PORT_mv_status;
  DEF_cache_rg_wr_rsp_err__h62023 = INST_cache_rg_wr_rsp_err.METH_read();
  PORT_mv_status = DEF_cache_rg_wr_rsp_err__h62023 ? (tUInt8)1u : (tUInt8)0u;
  return PORT_mv_status;
}

tUInt8 MOD_mkMMU_ICache::METH_RDY_mv_status()
{
  tUInt8 PORT_RDY_mv_status;
  tUInt8 DEF_CAN_FIRE_mv_status;
  DEF_CAN_FIRE_mv_status = (tUInt8)1u;
  PORT_RDY_mv_status = DEF_CAN_FIRE_mv_status;
  return PORT_RDY_mv_status;
}


/* Reset routines */

void MOD_mkMMU_ICache::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_cache_tlb.reset_RST_N(ARG_rst_in);
  INST_cache_soc_map.reset_RST_N(ARG_rst_in);
  INST_cache_rg_wr_rsp_err.reset_RST(ARG_rst_in);
  INST_cache_rg_tlb_walk.reset_RST(ARG_rst_in);
  INST_cache_rg_state.reset_RST(ARG_rst_in);
  INST_cache_rg_mem_req_sent.reset_RST(ARG_rst_in);
  INST_cache_rg_lrsc_valid.reset_RST(ARG_rst_in);
  INST_cache_rg_lower_word64_full.reset_RST(ARG_rst_in);
  INST_cache_rg_ld_val.reset_RST(ARG_rst_in);
  INST_cache_rg_ddr4_ready.reset_RST(ARG_rst_in);
  INST_cache_rg_cset_in_cache.reset_RST(ARG_rst_in);
  INST_cache_rg_cache_rereq_data.reset_RST(ARG_rst_in);
  INST_cache_masterPortShim_wff.reset_RST(ARG_rst_in);
  INST_cache_masterPortShim_rff.reset_RST(ARG_rst_in);
  INST_cache_masterPortShim_bff.reset_RST(ARG_rst_in);
  INST_cache_masterPortShim_awff.reset_RST(ARG_rst_in);
  INST_cache_masterPortShim_arff.reset_RST(ARG_rst_in);
  INST_cache_f_reset_rsps.reset_RST(ARG_rst_in);
  INST_cache_f_reset_reqs.reset_RST(ARG_rst_in);
  INST_cache_f_pte_writebacks.reset_RST(ARG_rst_in);
  INST_cache_f_fabric_write_reqs.reset_RST(ARG_rst_in);
  INST_cache_f_fabric_second_write_reqs.reset_RST(ARG_rst_in);
  INST_cache_ctr_wr_rsps_pending_crg.reset_RST(ARG_rst_in);
  INST_cache_cfg_verbosity.reset_RST(ARG_rst_in);
  INST_cache_aw_events_register.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkMMU_ICache::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkMMU_ICache::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cache_aw_events_register.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_1.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_2.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_3.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_4.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_5.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_6.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_7.dump_state(indent + 2u);
  INST_cache_cfg_verbosity.dump_state(indent + 2u);
  INST_cache_ctr_wr_rsps_pending_crg.dump_state(indent + 2u);
  INST_cache_dw_commit.dump_state(indent + 2u);
  INST_cache_dw_exc.dump_state(indent + 2u);
  INST_cache_dw_exc_code.dump_state(indent + 2u);
  INST_cache_dw_output_ld_val.dump_state(indent + 2u);
  INST_cache_dw_output_st_amo_val.dump_state(indent + 2u);
  INST_cache_dw_valid.dump_state(indent + 2u);
  INST_cache_f_fabric_second_write_reqs.dump_state(indent + 2u);
  INST_cache_f_fabric_write_reqs.dump_state(indent + 2u);
  INST_cache_f_pte_writebacks.dump_state(indent + 2u);
  INST_cache_f_reset_reqs.dump_state(indent + 2u);
  INST_cache_f_reset_rsps.dump_state(indent + 2u);
  INST_cache_masterPortShim_arff.dump_state(indent + 2u);
  INST_cache_masterPortShim_awff.dump_state(indent + 2u);
  INST_cache_masterPortShim_bff.dump_state(indent + 2u);
  INST_cache_masterPortShim_rff.dump_state(indent + 2u);
  INST_cache_masterPortShim_wff.dump_state(indent + 2u);
  INST_cache_pw_tlb_flush_req.dump_state(indent + 2u);
  INST_cache_ram_cword_set.dump_state(indent + 2u);
  INST_cache_ram_state_and_ctag_cset.dump_state(indent + 2u);
  INST_cache_rg_addr.dump_state(indent + 2u);
  INST_cache_rg_allow_cap.dump_state(indent + 2u);
  INST_cache_rg_amo_funct5.dump_state(indent + 2u);
  INST_cache_rg_cache_rereq_data.dump_state(indent + 2u);
  INST_cache_rg_cset_cword_in_cache.dump_state(indent + 2u);
  INST_cache_rg_cset_in_cache.dump_state(indent + 2u);
  INST_cache_rg_ddr4_ready.dump_state(indent + 2u);
  INST_cache_rg_error_during_refill.dump_state(indent + 2u);
  INST_cache_rg_exc_code.dump_state(indent + 2u);
  INST_cache_rg_is_unsigned.dump_state(indent + 2u);
  INST_cache_rg_ld_val.dump_state(indent + 2u);
  INST_cache_rg_lower_word64.dump_state(indent + 2u);
  INST_cache_rg_lower_word64_full.dump_state(indent + 2u);
  INST_cache_rg_lower_word64_user.dump_state(indent + 2u);
  INST_cache_rg_lrsc_pa.dump_state(indent + 2u);
  INST_cache_rg_lrsc_valid.dump_state(indent + 2u);
  INST_cache_rg_mem_req_sent.dump_state(indent + 2u);
  INST_cache_rg_mstatus_MXR.dump_state(indent + 2u);
  INST_cache_rg_op.dump_state(indent + 2u);
  INST_cache_rg_pa.dump_state(indent + 2u);
  INST_cache_rg_priv.dump_state(indent + 2u);
  INST_cache_rg_pte_pa.dump_state(indent + 2u);
  INST_cache_rg_satp.dump_state(indent + 2u);
  INST_cache_rg_sstatus_SUM.dump_state(indent + 2u);
  INST_cache_rg_st_amo_val.dump_state(indent + 2u);
  INST_cache_rg_state.dump_state(indent + 2u);
  INST_cache_rg_tlb_walk.dump_state(indent + 2u);
  INST_cache_rg_victim_way.dump_state(indent + 2u);
  INST_cache_rg_width_code.dump_state(indent + 2u);
  INST_cache_rg_wr_rsp_err.dump_state(indent + 2u);
  INST_cache_rw_reset_req.dump_state(indent + 2u);
  INST_cache_soc_map.dump_state(indent + 2u);
  INST_cache_tlb.dump_state(indent + 2u);
  INST_cache_w_req_addr.dump_state(indent + 2u);
  INST_cache_w_req_amo_funct5.dump_state(indent + 2u);
  INST_cache_w_req_is_unsigned.dump_state(indent + 2u);
  INST_cache_w_req_mstatus_MXR.dump_state(indent + 2u);
  INST_cache_w_req_op.dump_state(indent + 2u);
  INST_cache_w_req_priv.dump_state(indent + 2u);
  INST_cache_w_req_satp.dump_state(indent + 2u);
  INST_cache_w_req_sstatus_SUM.dump_state(indent + 2u);
  INST_cache_w_req_st_value.dump_state(indent + 2u);
  INST_cache_w_req_width_code.dump_state(indent + 2u);
  INST_cache_wr_mem_req_sent.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkMMU_ICache::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 303u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_f_fabric_write_reqs_first__52_BITS_19_ETC___d400", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_lower_word64_76_BIT_0_78_THEN_1_EL_ETC___d979", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1002", 258u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1020", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_victim_way_41_THEN_cache_ram_cword_ETC___d1019", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_f_fabric_write_reqs_first__52_BITS_1_ETC___d355", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_f_reset_reqs_first__22___d423", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_rg_state_17_EQ_3_72___d765", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d465", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_cache_do_req", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_cache_do_reset_req", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_cache_do_tlb_flush", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_cache_rl_rereq", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_cache_rl_start_cache_refill", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_BIT_0_28_CONCAT_0___d729", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d843", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d883", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_0_CONCAT_cache_rg_satp_51_BITS_43_TO__ETC___d778", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE_37_CONCAT_0_CONCAT_DONTCARE_37___d438", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_cache_f_fabric_write_reqs_first__52_B_ETC___d384", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_cache_rg_pa_36_BITS_63_TO_6_37_CONCAT_ETC___d939", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0b11_CONCAT_cache_f_pte_writebacks_first__10_B_ETC___d414", 196u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addr__h57097", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "asid__h2302", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h36621", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h41804", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h6202", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_dw_output_ld_val_wget____d1173", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_dw_output_st_amo_val_wget____d1177", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_fabric_write_reqs_first__52_BITS_127_T_ETC___d375", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_fabric_write_reqs_first____d352", 196u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_pte_writebacks_first____d410", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_reset_reqs_first____d422", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_reset_reqs_notEmpty____d416", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_reset_reqs_notFull____d1160", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_reset_rsps_first____d1161", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_reset_rsps_i_notEmpty____d1163", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_arff_i_notEmpty____d1186", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_awff_i_notEmpty____d1184", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d1000", 258u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BIT_4___d786", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BIT_5___d791", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BIT_6___d788", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__82_BIT_7___d790", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first____d782", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_wff_i_notEmpty____d1185", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_cword_set_b_read__04_BITS_257_TO_129_ETC___d1001", 258u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_cword_set_b_read____d504", 258u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662", 79u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665", 85u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666", 87u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669", 93u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670", 95u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672", 99u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673", 101u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674", 103u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675", 105u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676", 107u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678", 111u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680", 115u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682", 119u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683", 121u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684", 123u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685", 125u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686", 127u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597", 79u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600", 85u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601", 87u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604", 93u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605", 95u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607", 99u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608", 101u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609", 103u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610", 105u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611", 107u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613", 111u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615", 115u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617", 119u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618", 121u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619", 123u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620", 125u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621", 127u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read____d493", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_cset_in_cache_30_EQ_63___d431", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_op_52_EQ_0___d453", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_op_52_EQ_2___d753", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_op__h9396", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_st_amo_val___d454", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_state_17_EQ_3___d472", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_victim_way_41_OR_cache_ram_state_and__ETC___d998", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_victim_way__h52328", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459", 204u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d461", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d462", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d536", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d727", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_w_req_st_value_wget____d1084", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "centry__h10111", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cset_in_cache__h52409", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "lev_1_PTN_pa__h37658", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mstatus_MXR__h9361", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_ctag__h8367", 52u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_ctag__h8623", 52u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_value__h58029", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ppn_0__h37195", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ppn__h37657", 44u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "priv__h9359", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pte__h37023", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pte_pa__h39555", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "satp__h9356", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "satp_pa__h2304", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "satp_ppn__h2303", 44u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_2___d427", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sstatus_SUM__h9360", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h35856", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h36667", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h36856", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h37366", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h37548", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h37628", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h37783", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h37949", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h38066", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h38485", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h38664", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h38744", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h38898", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h39064", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h39181", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h39620", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h39700", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h39780", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h39871", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h40190", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h40473", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h41204", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h41462", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h57835", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h57877", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h58808", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h60564", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h61997", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h7133", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h7610", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h7707", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h7843", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "vpn_0__h2292", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "vpn_1__h2291", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "vpn__h2289", 27u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "width_code__h5592", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x2__h7191", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10226", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h35666", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h35673", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h35715", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h37735", 56u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h56500", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h57984", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h60536", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h7981", 56u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget_snd__h61369", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget_snd__h61391", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h10227", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h10280", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h22972", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cword_snd", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_master_ar_peek", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_master_aw_peek", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_master_r_put_val", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_master_w_peek", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "req_st_value", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "st_amo_val_snd", 128u);
  num = INST_cache_aw_events_register.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_1.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_2.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_3.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_4.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_5.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_6.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_7.dump_VCD_defs(num);
  num = INST_cache_cfg_verbosity.dump_VCD_defs(num);
  num = INST_cache_ctr_wr_rsps_pending_crg.dump_VCD_defs(num);
  num = INST_cache_dw_commit.dump_VCD_defs(num);
  num = INST_cache_dw_exc.dump_VCD_defs(num);
  num = INST_cache_dw_exc_code.dump_VCD_defs(num);
  num = INST_cache_dw_output_ld_val.dump_VCD_defs(num);
  num = INST_cache_dw_output_st_amo_val.dump_VCD_defs(num);
  num = INST_cache_dw_valid.dump_VCD_defs(num);
  num = INST_cache_f_fabric_second_write_reqs.dump_VCD_defs(num);
  num = INST_cache_f_fabric_write_reqs.dump_VCD_defs(num);
  num = INST_cache_f_pte_writebacks.dump_VCD_defs(num);
  num = INST_cache_f_reset_reqs.dump_VCD_defs(num);
  num = INST_cache_f_reset_rsps.dump_VCD_defs(num);
  num = INST_cache_masterPortShim_arff.dump_VCD_defs(num);
  num = INST_cache_masterPortShim_awff.dump_VCD_defs(num);
  num = INST_cache_masterPortShim_bff.dump_VCD_defs(num);
  num = INST_cache_masterPortShim_rff.dump_VCD_defs(num);
  num = INST_cache_masterPortShim_wff.dump_VCD_defs(num);
  num = INST_cache_pw_tlb_flush_req.dump_VCD_defs(num);
  num = INST_cache_ram_cword_set.dump_VCD_defs(num);
  num = INST_cache_ram_state_and_ctag_cset.dump_VCD_defs(num);
  num = INST_cache_rg_addr.dump_VCD_defs(num);
  num = INST_cache_rg_allow_cap.dump_VCD_defs(num);
  num = INST_cache_rg_amo_funct5.dump_VCD_defs(num);
  num = INST_cache_rg_cache_rereq_data.dump_VCD_defs(num);
  num = INST_cache_rg_cset_cword_in_cache.dump_VCD_defs(num);
  num = INST_cache_rg_cset_in_cache.dump_VCD_defs(num);
  num = INST_cache_rg_ddr4_ready.dump_VCD_defs(num);
  num = INST_cache_rg_error_during_refill.dump_VCD_defs(num);
  num = INST_cache_rg_exc_code.dump_VCD_defs(num);
  num = INST_cache_rg_is_unsigned.dump_VCD_defs(num);
  num = INST_cache_rg_ld_val.dump_VCD_defs(num);
  num = INST_cache_rg_lower_word64.dump_VCD_defs(num);
  num = INST_cache_rg_lower_word64_full.dump_VCD_defs(num);
  num = INST_cache_rg_lower_word64_user.dump_VCD_defs(num);
  num = INST_cache_rg_lrsc_pa.dump_VCD_defs(num);
  num = INST_cache_rg_lrsc_valid.dump_VCD_defs(num);
  num = INST_cache_rg_mem_req_sent.dump_VCD_defs(num);
  num = INST_cache_rg_mstatus_MXR.dump_VCD_defs(num);
  num = INST_cache_rg_op.dump_VCD_defs(num);
  num = INST_cache_rg_pa.dump_VCD_defs(num);
  num = INST_cache_rg_priv.dump_VCD_defs(num);
  num = INST_cache_rg_pte_pa.dump_VCD_defs(num);
  num = INST_cache_rg_satp.dump_VCD_defs(num);
  num = INST_cache_rg_sstatus_SUM.dump_VCD_defs(num);
  num = INST_cache_rg_st_amo_val.dump_VCD_defs(num);
  num = INST_cache_rg_state.dump_VCD_defs(num);
  num = INST_cache_rg_tlb_walk.dump_VCD_defs(num);
  num = INST_cache_rg_victim_way.dump_VCD_defs(num);
  num = INST_cache_rg_width_code.dump_VCD_defs(num);
  num = INST_cache_rg_wr_rsp_err.dump_VCD_defs(num);
  num = INST_cache_rw_reset_req.dump_VCD_defs(num);
  num = INST_cache_w_req_addr.dump_VCD_defs(num);
  num = INST_cache_w_req_amo_funct5.dump_VCD_defs(num);
  num = INST_cache_w_req_is_unsigned.dump_VCD_defs(num);
  num = INST_cache_w_req_mstatus_MXR.dump_VCD_defs(num);
  num = INST_cache_w_req_op.dump_VCD_defs(num);
  num = INST_cache_w_req_priv.dump_VCD_defs(num);
  num = INST_cache_w_req_satp.dump_VCD_defs(num);
  num = INST_cache_w_req_sstatus_SUM.dump_VCD_defs(num);
  num = INST_cache_w_req_st_value.dump_VCD_defs(num);
  num = INST_cache_w_req_width_code.dump_VCD_defs(num);
  num = INST_cache_wr_mem_req_sent.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_cache_soc_map.dump_VCD_defs(l);
    num = INST_cache_tlb.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkMMU_ICache::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkMMU_ICache &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkMMU_ICache::vcd_defs(tVCDDumpType dt, MOD_mkMMU_ICache &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 258u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 196u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 196u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 258u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 258u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 258u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 79u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 85u);
    vcd_write_x(sim_hdl, num++, 87u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 93u);
    vcd_write_x(sim_hdl, num++, 95u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 99u);
    vcd_write_x(sim_hdl, num++, 101u);
    vcd_write_x(sim_hdl, num++, 103u);
    vcd_write_x(sim_hdl, num++, 105u);
    vcd_write_x(sim_hdl, num++, 107u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 111u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 115u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 119u);
    vcd_write_x(sim_hdl, num++, 121u);
    vcd_write_x(sim_hdl, num++, 123u);
    vcd_write_x(sim_hdl, num++, 125u);
    vcd_write_x(sim_hdl, num++, 127u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 79u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 85u);
    vcd_write_x(sim_hdl, num++, 87u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 93u);
    vcd_write_x(sim_hdl, num++, 95u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 99u);
    vcd_write_x(sim_hdl, num++, 101u);
    vcd_write_x(sim_hdl, num++, 103u);
    vcd_write_x(sim_hdl, num++, 105u);
    vcd_write_x(sim_hdl, num++, 107u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 111u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 115u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 119u);
    vcd_write_x(sim_hdl, num++, 121u);
    vcd_write_x(sim_hdl, num++, 123u);
    vcd_write_x(sim_hdl, num++, 125u);
    vcd_write_x(sim_hdl, num++, 127u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 204u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 52u);
    vcd_write_x(sim_hdl, num++, 52u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 44u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 44u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 27u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 56u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 56u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_cache_f_fabric_write_reqs_first__52_BITS_19_ETC___d400) != DEF_IF_cache_f_fabric_write_reqs_first__52_BITS_19_ETC___d400)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_f_fabric_write_reqs_first__52_BITS_19_ETC___d400, 74u);
	backing.DEF_IF_cache_f_fabric_write_reqs_first__52_BITS_19_ETC___d400 = DEF_IF_cache_f_fabric_write_reqs_first__52_BITS_19_ETC___d400;
      }
      ++num;
      if ((backing.DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813) != DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813, 6u);
	backing.DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813 = DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_lower_word64_76_BIT_0_78_THEN_1_EL_ETC___d979) != DEF_IF_cache_rg_lower_word64_76_BIT_0_78_THEN_1_EL_ETC___d979)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_lower_word64_76_BIT_0_78_THEN_1_EL_ETC___d979, 128u);
	backing.DEF_IF_cache_rg_lower_word64_76_BIT_0_78_THEN_1_EL_ETC___d979 = DEF_IF_cache_rg_lower_word64_76_BIT_0_78_THEN_1_EL_ETC___d979;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1002) != DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1002)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1002, 258u);
	backing.DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1002 = DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1002;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1020) != DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1020)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1020, 129u);
	backing.DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1020 = DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1020;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_victim_way_41_THEN_cache_ram_cword_ETC___d1019) != DEF_IF_cache_rg_victim_way_41_THEN_cache_ram_cword_ETC___d1019)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_victim_way_41_THEN_cache_ram_cword_ETC___d1019, 129u);
	backing.DEF_IF_cache_rg_victim_way_41_THEN_cache_ram_cword_ETC___d1019 = DEF_IF_cache_rg_victim_way_41_THEN_cache_ram_cword_ETC___d1019;
      }
      ++num;
      if ((backing.DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404) != DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404, 1u);
	backing.DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404;
      }
      ++num;
      if ((backing.DEF_NOT_cache_f_fabric_write_reqs_first__52_BITS_1_ETC___d355) != DEF_NOT_cache_f_fabric_write_reqs_first__52_BITS_1_ETC___d355)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_f_fabric_write_reqs_first__52_BITS_1_ETC___d355, 1u);
	backing.DEF_NOT_cache_f_fabric_write_reqs_first__52_BITS_1_ETC___d355 = DEF_NOT_cache_f_fabric_write_reqs_first__52_BITS_1_ETC___d355;
      }
      ++num;
      if ((backing.DEF_NOT_cache_f_reset_reqs_first__22___d423) != DEF_NOT_cache_f_reset_reqs_first__22___d423)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_f_reset_reqs_first__22___d423, 1u);
	backing.DEF_NOT_cache_f_reset_reqs_first__22___d423 = DEF_NOT_cache_f_reset_reqs_first__22___d423;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808) != DEF_NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808 = DEF_NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785) != DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785 = DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863) != DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863 = DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787) != DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787 = DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802) != DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802 = DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800) != DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800 = DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815) != DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815 = DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815;
      }
      ++num;
      if ((backing.DEF_NOT_cache_rg_state_17_EQ_3_72___d765) != DEF_NOT_cache_rg_state_17_EQ_3_72___d765)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_rg_state_17_EQ_3_72___d765, 1u);
	backing.DEF_NOT_cache_rg_state_17_EQ_3_72___d765 = DEF_NOT_cache_rg_state_17_EQ_3_72___d765;
      }
      ++num;
      if ((backing.DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d465) != DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d465)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d465, 1u);
	backing.DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d465 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d465;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_cache_do_req) != DEF_WILL_FIRE_RL_cache_do_req)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_cache_do_req, 1u);
	backing.DEF_WILL_FIRE_RL_cache_do_req = DEF_WILL_FIRE_RL_cache_do_req;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_cache_do_reset_req) != DEF_WILL_FIRE_RL_cache_do_reset_req)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_cache_do_reset_req, 1u);
	backing.DEF_WILL_FIRE_RL_cache_do_reset_req = DEF_WILL_FIRE_RL_cache_do_reset_req;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_cache_do_tlb_flush) != DEF_WILL_FIRE_RL_cache_do_tlb_flush)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_cache_do_tlb_flush, 1u);
	backing.DEF_WILL_FIRE_RL_cache_do_tlb_flush = DEF_WILL_FIRE_RL_cache_do_tlb_flush;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop) != DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop, 1u);
	backing.DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop = DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_cache_rl_rereq) != DEF_WILL_FIRE_RL_cache_rl_rereq)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_cache_rl_rereq, 1u);
	backing.DEF_WILL_FIRE_RL_cache_rl_rereq = DEF_WILL_FIRE_RL_cache_rl_rereq;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_cache_rl_start_cache_refill) != DEF_WILL_FIRE_RL_cache_rl_start_cache_refill)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_cache_rl_start_cache_refill, 1u);
	backing.DEF_WILL_FIRE_RL_cache_rl_start_cache_refill = DEF_WILL_FIRE_RL_cache_rl_start_cache_refill;
      }
      ++num;
      if ((backing.DEF__0_BIT_0_28_CONCAT_0___d729) != DEF__0_BIT_0_28_CONCAT_0___d729)
      {
	vcd_write_val(sim_hdl, num, DEF__0_BIT_0_28_CONCAT_0___d729, 129u);
	backing.DEF__0_BIT_0_28_CONCAT_0___d729 = DEF__0_BIT_0_28_CONCAT_0___d729;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d843) != DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d843)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d843, 98u);
	backing.DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d843 = DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d843;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d883) != DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d883)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d883, 98u);
	backing.DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d883 = DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d883;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_0_CONCAT_cache_rg_satp_51_BITS_43_TO__ETC___d778) != DEF__0_CONCAT_0_CONCAT_cache_rg_satp_51_BITS_43_TO__ETC___d778)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_0_CONCAT_cache_rg_satp_51_BITS_43_TO__ETC___d778, 98u);
	backing.DEF__0_CONCAT_0_CONCAT_cache_rg_satp_51_BITS_43_TO__ETC___d778 = DEF__0_CONCAT_0_CONCAT_cache_rg_satp_51_BITS_43_TO__ETC___d778;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE_37_CONCAT_0_CONCAT_DONTCARE_37___d438) != DEF__0_CONCAT_DONTCARE_37_CONCAT_0_CONCAT_DONTCARE_37___d438)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE_37_CONCAT_0_CONCAT_DONTCARE_37___d438, 106u);
	backing.DEF__0_CONCAT_DONTCARE_37_CONCAT_0_CONCAT_DONTCARE_37___d438 = DEF__0_CONCAT_DONTCARE_37_CONCAT_0_CONCAT_DONTCARE_37___d438;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_cache_f_fabric_write_reqs_first__52_B_ETC___d384) != DEF__0_CONCAT_cache_f_fabric_write_reqs_first__52_B_ETC___d384)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_cache_f_fabric_write_reqs_first__52_B_ETC___d384, 98u);
	backing.DEF__0_CONCAT_cache_f_fabric_write_reqs_first__52_B_ETC___d384 = DEF__0_CONCAT_cache_f_fabric_write_reqs_first__52_B_ETC___d384;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413) != DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413, 129u);
	backing.DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413 = DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_cache_rg_pa_36_BITS_63_TO_6_37_CONCAT_ETC___d939) != DEF__0_CONCAT_cache_rg_pa_36_BITS_63_TO_6_37_CONCAT_ETC___d939)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_cache_rg_pa_36_BITS_63_TO_6_37_CONCAT_ETC___d939, 98u);
	backing.DEF__0_CONCAT_cache_rg_pa_36_BITS_63_TO_6_37_CONCAT_ETC___d939 = DEF__0_CONCAT_cache_rg_pa_36_BITS_63_TO_6_37_CONCAT_ETC___d939;
      }
      ++num;
      if ((backing.DEF__0b11_CONCAT_cache_f_pte_writebacks_first__10_B_ETC___d414) != DEF__0b11_CONCAT_cache_f_pte_writebacks_first__10_B_ETC___d414)
      {
	vcd_write_val(sim_hdl, num, DEF__0b11_CONCAT_cache_f_pte_writebacks_first__10_B_ETC___d414, 196u);
	backing.DEF__0b11_CONCAT_cache_f_pte_writebacks_first__10_B_ETC___d414 = DEF__0b11_CONCAT_cache_f_pte_writebacks_first__10_B_ETC___d414;
      }
      ++num;
      if ((backing.DEF_addr__h57097) != DEF_addr__h57097)
      {
	vcd_write_val(sim_hdl, num, DEF_addr__h57097, 64u);
	backing.DEF_addr__h57097 = DEF_addr__h57097;
      }
      ++num;
      if ((backing.DEF_asid__h2302) != DEF_asid__h2302)
      {
	vcd_write_val(sim_hdl, num, DEF_asid__h2302, 16u);
	backing.DEF_asid__h2302 = DEF_asid__h2302;
      }
      ++num;
      if ((backing.DEF_b__h36621) != DEF_b__h36621)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h36621, 4u);
	backing.DEF_b__h36621 = DEF_b__h36621;
      }
      ++num;
      if ((backing.DEF_b__h41804) != DEF_b__h41804)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h41804, 128u);
	backing.DEF_b__h41804 = DEF_b__h41804;
      }
      ++num;
      if ((backing.DEF_b__h6202) != DEF_b__h6202)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h6202, 4u);
	backing.DEF_b__h6202 = DEF_b__h6202;
      }
      ++num;
      if ((backing.DEF_cache_dw_output_ld_val_wget____d1173) != DEF_cache_dw_output_ld_val_wget____d1173)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_dw_output_ld_val_wget____d1173, 129u);
	backing.DEF_cache_dw_output_ld_val_wget____d1173 = DEF_cache_dw_output_ld_val_wget____d1173;
      }
      ++num;
      if ((backing.DEF_cache_dw_output_st_amo_val_wget____d1177) != DEF_cache_dw_output_st_amo_val_wget____d1177)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_dw_output_st_amo_val_wget____d1177, 129u);
	backing.DEF_cache_dw_output_st_amo_val_wget____d1177 = DEF_cache_dw_output_st_amo_val_wget____d1177;
      }
      ++num;
      if ((backing.DEF_cache_f_fabric_write_reqs_first__52_BITS_127_T_ETC___d375) != DEF_cache_f_fabric_write_reqs_first__52_BITS_127_T_ETC___d375)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_fabric_write_reqs_first__52_BITS_127_T_ETC___d375, 74u);
	backing.DEF_cache_f_fabric_write_reqs_first__52_BITS_127_T_ETC___d375 = DEF_cache_f_fabric_write_reqs_first__52_BITS_127_T_ETC___d375;
      }
      ++num;
      if ((backing.DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354) != DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354, 1u);
	backing.DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354 = DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354;
      }
      ++num;
      if ((backing.DEF_cache_f_fabric_write_reqs_first____d352) != DEF_cache_f_fabric_write_reqs_first____d352)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_fabric_write_reqs_first____d352, 196u);
	backing.DEF_cache_f_fabric_write_reqs_first____d352 = DEF_cache_f_fabric_write_reqs_first____d352;
      }
      ++num;
      if ((backing.DEF_cache_f_pte_writebacks_first____d410) != DEF_cache_f_pte_writebacks_first____d410)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_pte_writebacks_first____d410, 128u);
	backing.DEF_cache_f_pte_writebacks_first____d410 = DEF_cache_f_pte_writebacks_first____d410;
      }
      ++num;
      if ((backing.DEF_cache_f_reset_reqs_first____d422) != DEF_cache_f_reset_reqs_first____d422)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_reset_reqs_first____d422, 1u);
	backing.DEF_cache_f_reset_reqs_first____d422 = DEF_cache_f_reset_reqs_first____d422;
      }
      ++num;
      if ((backing.DEF_cache_f_reset_reqs_notEmpty____d416) != DEF_cache_f_reset_reqs_notEmpty____d416)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_reset_reqs_notEmpty____d416, 1u);
	backing.DEF_cache_f_reset_reqs_notEmpty____d416 = DEF_cache_f_reset_reqs_notEmpty____d416;
      }
      ++num;
      if ((backing.DEF_cache_f_reset_reqs_notFull____d1160) != DEF_cache_f_reset_reqs_notFull____d1160)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_reset_reqs_notFull____d1160, 1u);
	backing.DEF_cache_f_reset_reqs_notFull____d1160 = DEF_cache_f_reset_reqs_notFull____d1160;
      }
      ++num;
      if ((backing.DEF_cache_f_reset_rsps_first____d1161) != DEF_cache_f_reset_rsps_first____d1161)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_reset_rsps_first____d1161, 1u);
	backing.DEF_cache_f_reset_rsps_first____d1161 = DEF_cache_f_reset_rsps_first____d1161;
      }
      ++num;
      if ((backing.DEF_cache_f_reset_rsps_i_notEmpty____d1163) != DEF_cache_f_reset_rsps_i_notEmpty____d1163)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_reset_rsps_i_notEmpty____d1163, 1u);
	backing.DEF_cache_f_reset_rsps_i_notEmpty____d1163 = DEF_cache_f_reset_rsps_i_notEmpty____d1163;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_arff_i_notEmpty____d1186) != DEF_cache_masterPortShim_arff_i_notEmpty____d1186)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_arff_i_notEmpty____d1186, 1u);
	backing.DEF_cache_masterPortShim_arff_i_notEmpty____d1186 = DEF_cache_masterPortShim_arff_i_notEmpty____d1186;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_awff_i_notEmpty____d1184) != DEF_cache_masterPortShim_awff_i_notEmpty____d1184)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_awff_i_notEmpty____d1184, 1u);
	backing.DEF_cache_masterPortShim_awff_i_notEmpty____d1184 = DEF_cache_masterPortShim_awff_i_notEmpty____d1184;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807) != DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807, 1u);
	backing.DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807 = DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784) != DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784, 1u);
	backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821) != DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821, 1u);
	backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831) != DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831, 1u);
	backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835) != DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835, 1u);
	backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783) != DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783, 2u);
	backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d1000) != DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d1000)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d1000, 258u);
	backing.DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d1000 = DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d1000;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982) != DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982, 129u);
	backing.DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982 = DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828) != DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828, 1u);
	backing.DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 = DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BIT_4___d786) != DEF_cache_masterPortShim_rff_first__82_BIT_4___d786)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BIT_4___d786, 1u);
	backing.DEF_cache_masterPortShim_rff_first__82_BIT_4___d786 = DEF_cache_masterPortShim_rff_first__82_BIT_4___d786;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BIT_5___d791) != DEF_cache_masterPortShim_rff_first__82_BIT_5___d791)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BIT_5___d791, 1u);
	backing.DEF_cache_masterPortShim_rff_first__82_BIT_5___d791 = DEF_cache_masterPortShim_rff_first__82_BIT_5___d791;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BIT_6___d788) != DEF_cache_masterPortShim_rff_first__82_BIT_6___d788)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BIT_6___d788, 1u);
	backing.DEF_cache_masterPortShim_rff_first__82_BIT_6___d788 = DEF_cache_masterPortShim_rff_first__82_BIT_6___d788;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792) != DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792, 1u);
	backing.DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 = DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__82_BIT_7___d790) != DEF_cache_masterPortShim_rff_first__82_BIT_7___d790)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__82_BIT_7___d790, 1u);
	backing.DEF_cache_masterPortShim_rff_first__82_BIT_7___d790 = DEF_cache_masterPortShim_rff_first__82_BIT_7___d790;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first____d782) != DEF_cache_masterPortShim_rff_first____d782)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first____d782, 73u);
	backing.DEF_cache_masterPortShim_rff_first____d782 = DEF_cache_masterPortShim_rff_first____d782;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_wff_i_notEmpty____d1185) != DEF_cache_masterPortShim_wff_i_notEmpty____d1185)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_wff_i_notEmpty____d1185, 1u);
	backing.DEF_cache_masterPortShim_wff_i_notEmpty____d1185 = DEF_cache_masterPortShim_wff_i_notEmpty____d1185;
      }
      ++num;
      if ((backing.DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689) != DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689, 129u);
	backing.DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689 = DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689;
      }
      ++num;
      if ((backing.DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505) != DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505, 129u);
	backing.DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505 = DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505;
      }
      ++num;
      if ((backing.DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129_ETC___d1001) != DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129_ETC___d1001)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129_ETC___d1001, 258u);
	backing.DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129_ETC___d1001 = DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129_ETC___d1001;
      }
      ++num;
      if ((backing.DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506) != DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506, 129u);
	backing.DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506 = DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506;
      }
      ++num;
      if ((backing.DEF_cache_ram_cword_set_b_read____d504) != DEF_cache_ram_cword_set_b_read____d504)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_cword_set_b_read____d504, 258u);
	backing.DEF_cache_ram_cword_set_b_read____d504 = DEF_cache_ram_cword_set_b_read____d504;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499, 1u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655, 65u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656, 67u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657, 69u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658, 71u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659, 73u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660, 75u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661, 77u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662, 79u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663, 81u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664, 83u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665, 85u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666, 87u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667, 89u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668, 91u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669, 93u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670, 95u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671, 97u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672, 99u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673, 101u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674, 103u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675, 105u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676, 107u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677, 109u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678, 111u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679, 113u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680, 115u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681, 117u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682, 119u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683, 121u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684, 123u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685, 125u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686, 127u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494, 1u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590, 65u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591, 67u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592, 69u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593, 71u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594, 73u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595, 75u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596, 77u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597, 79u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598, 81u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599, 83u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600, 85u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601, 87u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602, 89u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603, 91u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604, 93u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605, 95u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606, 97u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607, 99u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608, 101u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609, 103u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610, 105u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611, 107u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612, 109u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613, 111u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614, 113u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615, 115u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616, 117u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617, 119u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618, 121u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619, 123u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620, 125u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621) != DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621, 127u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read____d493) != DEF_cache_ram_state_and_ctag_cset_b_read____d493)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read____d493, 106u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read____d493 = DEF_cache_ram_state_and_ctag_cset_b_read____d493;
      }
      ++num;
      if ((backing.DEF_cache_rg_cset_in_cache_30_EQ_63___d431) != DEF_cache_rg_cset_in_cache_30_EQ_63___d431)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_cset_in_cache_30_EQ_63___d431, 1u);
	backing.DEF_cache_rg_cset_in_cache_30_EQ_63___d431 = DEF_cache_rg_cset_in_cache_30_EQ_63___d431;
      }
      ++num;
      if ((backing.DEF_cache_rg_op_52_EQ_0___d453) != DEF_cache_rg_op_52_EQ_0___d453)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_op_52_EQ_0___d453, 1u);
	backing.DEF_cache_rg_op_52_EQ_0___d453 = DEF_cache_rg_op_52_EQ_0___d453;
      }
      ++num;
      if ((backing.DEF_cache_rg_op_52_EQ_2___d753) != DEF_cache_rg_op_52_EQ_2___d753)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_op_52_EQ_2___d753, 1u);
	backing.DEF_cache_rg_op_52_EQ_2___d753 = DEF_cache_rg_op_52_EQ_2___d753;
      }
      ++num;
      if ((backing.DEF_cache_rg_op__h9396) != DEF_cache_rg_op__h9396)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_op__h9396, 2u);
	backing.DEF_cache_rg_op__h9396 = DEF_cache_rg_op__h9396;
      }
      ++num;
      if ((backing.DEF_cache_rg_st_amo_val___d454) != DEF_cache_rg_st_amo_val___d454)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_st_amo_val___d454, 129u);
	backing.DEF_cache_rg_st_amo_val___d454 = DEF_cache_rg_st_amo_val___d454;
      }
      ++num;
      if ((backing.DEF_cache_rg_state_17_EQ_3___d472) != DEF_cache_rg_state_17_EQ_3___d472)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_state_17_EQ_3___d472, 1u);
	backing.DEF_cache_rg_state_17_EQ_3___d472 = DEF_cache_rg_state_17_EQ_3___d472;
      }
      ++num;
      if ((backing.DEF_cache_rg_victim_way_41_OR_cache_ram_state_and__ETC___d998) != DEF_cache_rg_victim_way_41_OR_cache_ram_state_and__ETC___d998)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_victim_way_41_OR_cache_ram_state_and__ETC___d998, 106u);
	backing.DEF_cache_rg_victim_way_41_OR_cache_ram_state_and__ETC___d998 = DEF_cache_rg_victim_way_41_OR_cache_ram_state_and__ETC___d998;
      }
      ++num;
      if ((backing.DEF_cache_rg_victim_way__h52328) != DEF_cache_rg_victim_way__h52328)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_victim_way__h52328, 1u);
	backing.DEF_cache_rg_victim_way__h52328 = DEF_cache_rg_victim_way__h52328;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459, 204u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460, 2u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d461) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d461)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d461, 1u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d461 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d461;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d462) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d462)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d462, 1u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d462 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d462;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464, 1u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d536) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d536)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d536, 128u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d536 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d536;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d727) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d727)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d727, 129u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d727 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d727;
      }
      ++num;
      if ((backing.DEF_cache_w_req_st_value_wget____d1084) != DEF_cache_w_req_st_value_wget____d1084)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_w_req_st_value_wget____d1084, 129u);
	backing.DEF_cache_w_req_st_value_wget____d1084 = DEF_cache_w_req_st_value_wget____d1084;
      }
      ++num;
      if ((backing.DEF_centry__h10111) != DEF_centry__h10111)
      {
	vcd_write_val(sim_hdl, num, DEF_centry__h10111, 128u);
	backing.DEF_centry__h10111 = DEF_centry__h10111;
      }
      ++num;
      if ((backing.DEF_cset_in_cache__h52409) != DEF_cset_in_cache__h52409)
      {
	vcd_write_val(sim_hdl, num, DEF_cset_in_cache__h52409, 6u);
	backing.DEF_cset_in_cache__h52409 = DEF_cset_in_cache__h52409;
      }
      ++num;
      if ((backing.DEF_lev_1_PTN_pa__h37658) != DEF_lev_1_PTN_pa__h37658)
      {
	vcd_write_val(sim_hdl, num, DEF_lev_1_PTN_pa__h37658, 64u);
	backing.DEF_lev_1_PTN_pa__h37658 = DEF_lev_1_PTN_pa__h37658;
      }
      ++num;
      if ((backing.DEF_mstatus_MXR__h9361) != DEF_mstatus_MXR__h9361)
      {
	vcd_write_val(sim_hdl, num, DEF_mstatus_MXR__h9361, 1u);
	backing.DEF_mstatus_MXR__h9361 = DEF_mstatus_MXR__h9361;
      }
      ++num;
      if ((backing.DEF_n_ctag__h8367) != DEF_n_ctag__h8367)
      {
	vcd_write_val(sim_hdl, num, DEF_n_ctag__h8367, 52u);
	backing.DEF_n_ctag__h8367 = DEF_n_ctag__h8367;
      }
      ++num;
      if ((backing.DEF_n_ctag__h8623) != DEF_n_ctag__h8623)
      {
	vcd_write_val(sim_hdl, num, DEF_n_ctag__h8623, 52u);
	backing.DEF_n_ctag__h8623 = DEF_n_ctag__h8623;
      }
      ++num;
      if ((backing.DEF_new_value__h58029) != DEF_new_value__h58029)
      {
	vcd_write_val(sim_hdl, num, DEF_new_value__h58029, 6u);
	backing.DEF_new_value__h58029 = DEF_new_value__h58029;
      }
      ++num;
      if ((backing.DEF_ppn_0__h37195) != DEF_ppn_0__h37195)
      {
	vcd_write_val(sim_hdl, num, DEF_ppn_0__h37195, 9u);
	backing.DEF_ppn_0__h37195 = DEF_ppn_0__h37195;
      }
      ++num;
      if ((backing.DEF_ppn__h37657) != DEF_ppn__h37657)
      {
	vcd_write_val(sim_hdl, num, DEF_ppn__h37657, 44u);
	backing.DEF_ppn__h37657 = DEF_ppn__h37657;
      }
      ++num;
      if ((backing.DEF_priv__h9359) != DEF_priv__h9359)
      {
	vcd_write_val(sim_hdl, num, DEF_priv__h9359, 2u);
	backing.DEF_priv__h9359 = DEF_priv__h9359;
      }
      ++num;
      if ((backing.DEF_pte__h37023) != DEF_pte__h37023)
      {
	vcd_write_val(sim_hdl, num, DEF_pte__h37023, 64u);
	backing.DEF_pte__h37023 = DEF_pte__h37023;
      }
      ++num;
      if ((backing.DEF_pte_pa__h39555) != DEF_pte_pa__h39555)
      {
	vcd_write_val(sim_hdl, num, DEF_pte_pa__h39555, 64u);
	backing.DEF_pte_pa__h39555 = DEF_pte_pa__h39555;
      }
      ++num;
      if ((backing.DEF_satp__h9356) != DEF_satp__h9356)
      {
	vcd_write_val(sim_hdl, num, DEF_satp__h9356, 64u);
	backing.DEF_satp__h9356 = DEF_satp__h9356;
      }
      ++num;
      if ((backing.DEF_satp_pa__h2304) != DEF_satp_pa__h2304)
      {
	vcd_write_val(sim_hdl, num, DEF_satp_pa__h2304, 64u);
	backing.DEF_satp_pa__h2304 = DEF_satp_pa__h2304;
      }
      ++num;
      if ((backing.DEF_satp_ppn__h2303) != DEF_satp_ppn__h2303)
      {
	vcd_write_val(sim_hdl, num, DEF_satp_ppn__h2303, 44u);
	backing.DEF_satp_ppn__h2303 = DEF_satp_ppn__h2303;
      }
      ++num;
      if ((backing.DEF_signed_2___d427) != DEF_signed_2___d427)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_2___d427, 32u);
	backing.DEF_signed_2___d427 = DEF_signed_2___d427;
      }
      ++num;
      if ((backing.DEF_sstatus_SUM__h9360) != DEF_sstatus_SUM__h9360)
      {
	vcd_write_val(sim_hdl, num, DEF_sstatus_SUM__h9360, 1u);
	backing.DEF_sstatus_SUM__h9360 = DEF_sstatus_SUM__h9360;
      }
      ++num;
      if ((backing.DEF_v__h35856) != DEF_v__h35856)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h35856, 32u);
	backing.DEF_v__h35856 = DEF_v__h35856;
      }
      ++num;
      if ((backing.DEF_v__h36667) != DEF_v__h36667)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h36667, 32u);
	backing.DEF_v__h36667 = DEF_v__h36667;
      }
      ++num;
      if ((backing.DEF_v__h36856) != DEF_v__h36856)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h36856, 64u);
	backing.DEF_v__h36856 = DEF_v__h36856;
      }
      ++num;
      if ((backing.DEF_v__h37366) != DEF_v__h37366)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h37366, 32u);
	backing.DEF_v__h37366 = DEF_v__h37366;
      }
      ++num;
      if ((backing.DEF_v__h37548) != DEF_v__h37548)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h37548, 32u);
	backing.DEF_v__h37548 = DEF_v__h37548;
      }
      ++num;
      if ((backing.DEF_v__h37628) != DEF_v__h37628)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h37628, 32u);
	backing.DEF_v__h37628 = DEF_v__h37628;
      }
      ++num;
      if ((backing.DEF_v__h37783) != DEF_v__h37783)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h37783, 64u);
	backing.DEF_v__h37783 = DEF_v__h37783;
      }
      ++num;
      if ((backing.DEF_v__h37949) != DEF_v__h37949)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h37949, 32u);
	backing.DEF_v__h37949 = DEF_v__h37949;
      }
      ++num;
      if ((backing.DEF_v__h38066) != DEF_v__h38066)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h38066, 32u);
	backing.DEF_v__h38066 = DEF_v__h38066;
      }
      ++num;
      if ((backing.DEF_v__h38485) != DEF_v__h38485)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h38485, 32u);
	backing.DEF_v__h38485 = DEF_v__h38485;
      }
      ++num;
      if ((backing.DEF_v__h38664) != DEF_v__h38664)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h38664, 32u);
	backing.DEF_v__h38664 = DEF_v__h38664;
      }
      ++num;
      if ((backing.DEF_v__h38744) != DEF_v__h38744)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h38744, 32u);
	backing.DEF_v__h38744 = DEF_v__h38744;
      }
      ++num;
      if ((backing.DEF_v__h38898) != DEF_v__h38898)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h38898, 64u);
	backing.DEF_v__h38898 = DEF_v__h38898;
      }
      ++num;
      if ((backing.DEF_v__h39064) != DEF_v__h39064)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h39064, 32u);
	backing.DEF_v__h39064 = DEF_v__h39064;
      }
      ++num;
      if ((backing.DEF_v__h39181) != DEF_v__h39181)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h39181, 32u);
	backing.DEF_v__h39181 = DEF_v__h39181;
      }
      ++num;
      if ((backing.DEF_v__h39620) != DEF_v__h39620)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h39620, 32u);
	backing.DEF_v__h39620 = DEF_v__h39620;
      }
      ++num;
      if ((backing.DEF_v__h39700) != DEF_v__h39700)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h39700, 32u);
	backing.DEF_v__h39700 = DEF_v__h39700;
      }
      ++num;
      if ((backing.DEF_v__h39780) != DEF_v__h39780)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h39780, 32u);
	backing.DEF_v__h39780 = DEF_v__h39780;
      }
      ++num;
      if ((backing.DEF_v__h39871) != DEF_v__h39871)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h39871, 32u);
	backing.DEF_v__h39871 = DEF_v__h39871;
      }
      ++num;
      if ((backing.DEF_v__h40190) != DEF_v__h40190)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h40190, 32u);
	backing.DEF_v__h40190 = DEF_v__h40190;
      }
      ++num;
      if ((backing.DEF_v__h40473) != DEF_v__h40473)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h40473, 64u);
	backing.DEF_v__h40473 = DEF_v__h40473;
      }
      ++num;
      if ((backing.DEF_v__h41204) != DEF_v__h41204)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h41204, 32u);
	backing.DEF_v__h41204 = DEF_v__h41204;
      }
      ++num;
      if ((backing.DEF_v__h41462) != DEF_v__h41462)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h41462, 32u);
	backing.DEF_v__h41462 = DEF_v__h41462;
      }
      ++num;
      if ((backing.DEF_v__h57835) != DEF_v__h57835)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h57835, 32u);
	backing.DEF_v__h57835 = DEF_v__h57835;
      }
      ++num;
      if ((backing.DEF_v__h57877) != DEF_v__h57877)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h57877, 32u);
	backing.DEF_v__h57877 = DEF_v__h57877;
      }
      ++num;
      if ((backing.DEF_v__h58808) != DEF_v__h58808)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h58808, 32u);
	backing.DEF_v__h58808 = DEF_v__h58808;
      }
      ++num;
      if ((backing.DEF_v__h60564) != DEF_v__h60564)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h60564, 32u);
	backing.DEF_v__h60564 = DEF_v__h60564;
      }
      ++num;
      if ((backing.DEF_v__h61997) != DEF_v__h61997)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h61997, 32u);
	backing.DEF_v__h61997 = DEF_v__h61997;
      }
      ++num;
      if ((backing.DEF_v__h7133) != DEF_v__h7133)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h7133, 32u);
	backing.DEF_v__h7133 = DEF_v__h7133;
      }
      ++num;
      if ((backing.DEF_v__h7610) != DEF_v__h7610)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h7610, 32u);
	backing.DEF_v__h7610 = DEF_v__h7610;
      }
      ++num;
      if ((backing.DEF_v__h7707) != DEF_v__h7707)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h7707, 32u);
	backing.DEF_v__h7707 = DEF_v__h7707;
      }
      ++num;
      if ((backing.DEF_v__h7843) != DEF_v__h7843)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h7843, 32u);
	backing.DEF_v__h7843 = DEF_v__h7843;
      }
      ++num;
      if ((backing.DEF_vpn_0__h2292) != DEF_vpn_0__h2292)
      {
	vcd_write_val(sim_hdl, num, DEF_vpn_0__h2292, 9u);
	backing.DEF_vpn_0__h2292 = DEF_vpn_0__h2292;
      }
      ++num;
      if ((backing.DEF_vpn_1__h2291) != DEF_vpn_1__h2291)
      {
	vcd_write_val(sim_hdl, num, DEF_vpn_1__h2291, 9u);
	backing.DEF_vpn_1__h2291 = DEF_vpn_1__h2291;
      }
      ++num;
      if ((backing.DEF_vpn__h2289) != DEF_vpn__h2289)
      {
	vcd_write_val(sim_hdl, num, DEF_vpn__h2289, 27u);
	backing.DEF_vpn__h2289 = DEF_vpn__h2289;
      }
      ++num;
      if ((backing.DEF_width_code__h5592) != DEF_width_code__h5592)
      {
	vcd_write_val(sim_hdl, num, DEF_width_code__h5592, 3u);
	backing.DEF_width_code__h5592 = DEF_width_code__h5592;
      }
      ++num;
      if ((backing.DEF_x2__h7191) != DEF_x2__h7191)
      {
	vcd_write_val(sim_hdl, num, DEF_x2__h7191, 6u);
	backing.DEF_x2__h7191 = DEF_x2__h7191;
      }
      ++num;
      if ((backing.DEF_x__h10226) != DEF_x__h10226)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10226, 129u);
	backing.DEF_x__h10226 = DEF_x__h10226;
      }
      ++num;
      if ((backing.DEF_x__h35666) != DEF_x__h35666)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h35666, 128u);
	backing.DEF_x__h35666 = DEF_x__h35666;
      }
      ++num;
      if ((backing.DEF_x__h35673) != DEF_x__h35673)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h35673, 128u);
	backing.DEF_x__h35673 = DEF_x__h35673;
      }
      ++num;
      if ((backing.DEF_x__h35715) != DEF_x__h35715)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h35715, 128u);
	backing.DEF_x__h35715 = DEF_x__h35715;
      }
      ++num;
      if ((backing.DEF_x__h37735) != DEF_x__h37735)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h37735, 56u);
	backing.DEF_x__h37735 = DEF_x__h37735;
      }
      ++num;
      if ((backing.DEF_x__h56500) != DEF_x__h56500)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h56500, 64u);
	backing.DEF_x__h56500 = DEF_x__h56500;
      }
      ++num;
      if ((backing.DEF_x__h57984) != DEF_x__h57984)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h57984, 5u);
	backing.DEF_x__h57984 = DEF_x__h57984;
      }
      ++num;
      if ((backing.DEF_x__h60536) != DEF_x__h60536)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h60536, 4u);
	backing.DEF_x__h60536 = DEF_x__h60536;
      }
      ++num;
      if ((backing.DEF_x__h7981) != DEF_x__h7981)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h7981, 56u);
	backing.DEF_x__h7981 = DEF_x__h7981;
      }
      ++num;
      if ((backing.DEF_x_wget_snd__h61369) != DEF_x_wget_snd__h61369)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget_snd__h61369, 128u);
	backing.DEF_x_wget_snd__h61369 = DEF_x_wget_snd__h61369;
      }
      ++num;
      if ((backing.DEF_x_wget_snd__h61391) != DEF_x_wget_snd__h61391)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget_snd__h61391, 128u);
	backing.DEF_x_wget_snd__h61391 = DEF_x_wget_snd__h61391;
      }
      ++num;
      if ((backing.DEF_y__h10227) != DEF_y__h10227)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h10227, 129u);
	backing.DEF_y__h10227 = DEF_y__h10227;
      }
      ++num;
      if ((backing.DEF_y__h10280) != DEF_y__h10280)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h10280, 129u);
	backing.DEF_y__h10280 = DEF_y__h10280;
      }
      ++num;
      if ((backing.DEF_y__h22972) != DEF_y__h22972)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h22972, 129u);
	backing.DEF_y__h22972 = DEF_y__h22972;
      }
      ++num;
      if ((backing.PORT_cword_snd) != PORT_cword_snd)
      {
	vcd_write_val(sim_hdl, num, PORT_cword_snd, 128u);
	backing.PORT_cword_snd = PORT_cword_snd;
      }
      ++num;
      if ((backing.PORT_mem_master_ar_peek) != PORT_mem_master_ar_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_mem_master_ar_peek, 98u);
	backing.PORT_mem_master_ar_peek = PORT_mem_master_ar_peek;
      }
      ++num;
      if ((backing.PORT_mem_master_aw_peek) != PORT_mem_master_aw_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_mem_master_aw_peek, 98u);
	backing.PORT_mem_master_aw_peek = PORT_mem_master_aw_peek;
      }
      ++num;
      if ((backing.PORT_mem_master_r_put_val) != PORT_mem_master_r_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_mem_master_r_put_val, 73u);
	backing.PORT_mem_master_r_put_val = PORT_mem_master_r_put_val;
      }
      ++num;
      if ((backing.PORT_mem_master_w_peek) != PORT_mem_master_w_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_mem_master_w_peek, 74u);
	backing.PORT_mem_master_w_peek = PORT_mem_master_w_peek;
      }
      ++num;
      if ((backing.PORT_req_st_value) != PORT_req_st_value)
      {
	vcd_write_val(sim_hdl, num, PORT_req_st_value, 129u);
	backing.PORT_req_st_value = PORT_req_st_value;
      }
      ++num;
      if ((backing.PORT_st_amo_val_snd) != PORT_st_amo_val_snd)
      {
	vcd_write_val(sim_hdl, num, PORT_st_amo_val_snd, 128u);
	backing.PORT_st_amo_val_snd = PORT_st_amo_val_snd;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_f_fabric_write_reqs_first__52_BITS_19_ETC___d400, 74u);
      backing.DEF_IF_cache_f_fabric_write_reqs_first__52_BITS_19_ETC___d400 = DEF_IF_cache_f_fabric_write_reqs_first__52_BITS_19_ETC___d400;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813, 6u);
      backing.DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813 = DEF_IF_cache_masterPortShim_rff_first__82_BITS_3_T_ETC___d813;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_lower_word64_76_BIT_0_78_THEN_1_EL_ETC___d979, 128u);
      backing.DEF_IF_cache_rg_lower_word64_76_BIT_0_78_THEN_1_EL_ETC___d979 = DEF_IF_cache_rg_lower_word64_76_BIT_0_78_THEN_1_EL_ETC___d979;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1002, 258u);
      backing.DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1002 = DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1002;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1020, 129u);
      backing.DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1020 = DEF_IF_cache_rg_victim_way_41_THEN_cache_masterPor_ETC___d1020;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_victim_way_41_THEN_cache_ram_cword_ETC___d1019, 129u);
      backing.DEF_IF_cache_rg_victim_way_41_THEN_cache_ram_cword_ETC___d1019 = DEF_IF_cache_rg_victim_way_41_THEN_cache_ram_cword_ETC___d1019;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404, 1u);
      backing.DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404 = DEF_NOT_cache_cfg_verbosity_read__02_ULE_1_03___d404;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_f_fabric_write_reqs_first__52_BITS_1_ETC___d355, 1u);
      backing.DEF_NOT_cache_f_fabric_write_reqs_first__52_BITS_1_ETC___d355 = DEF_NOT_cache_f_fabric_write_reqs_first__52_BITS_1_ETC___d355;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_f_reset_reqs_first__22___d423, 1u);
      backing.DEF_NOT_cache_f_reset_reqs_first__22___d423 = DEF_NOT_cache_f_reset_reqs_first__22___d423;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808 = DEF_NOT_cache_masterPortShim_rff_first__82_BITS_22_ETC___d808;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785 = DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d785;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863 = DEF_NOT_cache_masterPortShim_rff_first__82_BITS_3__ETC___d863;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787 = DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_86___d787;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802 = DEF_NOT_cache_masterPortShim_rff_first__82_BIT_4_8_ETC___d802;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800 = DEF_NOT_cache_masterPortShim_rff_first__82_BIT_5_91___d800;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815 = DEF_NOT_cache_masterPortShim_rff_first__82_BIT_7_9_ETC___d815;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_rg_state_17_EQ_3_72___d765, 1u);
      backing.DEF_NOT_cache_rg_state_17_EQ_3_72___d765 = DEF_NOT_cache_rg_state_17_EQ_3_72___d765;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d465, 1u);
      backing.DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d465 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_ETC___d465;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_cache_do_req, 1u);
      backing.DEF_WILL_FIRE_RL_cache_do_req = DEF_WILL_FIRE_RL_cache_do_req;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_cache_do_reset_req, 1u);
      backing.DEF_WILL_FIRE_RL_cache_do_reset_req = DEF_WILL_FIRE_RL_cache_do_reset_req;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_cache_do_tlb_flush, 1u);
      backing.DEF_WILL_FIRE_RL_cache_do_tlb_flush = DEF_WILL_FIRE_RL_cache_do_tlb_flush;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop, 1u);
      backing.DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop = DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_cache_rl_rereq, 1u);
      backing.DEF_WILL_FIRE_RL_cache_rl_rereq = DEF_WILL_FIRE_RL_cache_rl_rereq;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_cache_rl_start_cache_refill, 1u);
      backing.DEF_WILL_FIRE_RL_cache_rl_start_cache_refill = DEF_WILL_FIRE_RL_cache_rl_start_cache_refill;
      vcd_write_val(sim_hdl, num++, DEF__0_BIT_0_28_CONCAT_0___d729, 129u);
      backing.DEF__0_BIT_0_28_CONCAT_0___d729 = DEF__0_BIT_0_28_CONCAT_0___d729;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d843, 98u);
      backing.DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d843 = DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d843;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d883, 98u);
      backing.DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d883 = DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d883;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_0_CONCAT_cache_rg_satp_51_BITS_43_TO__ETC___d778, 98u);
      backing.DEF__0_CONCAT_0_CONCAT_cache_rg_satp_51_BITS_43_TO__ETC___d778 = DEF__0_CONCAT_0_CONCAT_cache_rg_satp_51_BITS_43_TO__ETC___d778;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE_37_CONCAT_0_CONCAT_DONTCARE_37___d438, 106u);
      backing.DEF__0_CONCAT_DONTCARE_37_CONCAT_0_CONCAT_DONTCARE_37___d438 = DEF__0_CONCAT_DONTCARE_37_CONCAT_0_CONCAT_DONTCARE_37___d438;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_cache_f_fabric_write_reqs_first__52_B_ETC___d384, 98u);
      backing.DEF__0_CONCAT_cache_f_fabric_write_reqs_first__52_B_ETC___d384 = DEF__0_CONCAT_cache_f_fabric_write_reqs_first__52_B_ETC___d384;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413, 129u);
      backing.DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413 = DEF__0_CONCAT_cache_f_pte_writebacks_first__10_BITS_ETC___d413;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_cache_rg_pa_36_BITS_63_TO_6_37_CONCAT_ETC___d939, 98u);
      backing.DEF__0_CONCAT_cache_rg_pa_36_BITS_63_TO_6_37_CONCAT_ETC___d939 = DEF__0_CONCAT_cache_rg_pa_36_BITS_63_TO_6_37_CONCAT_ETC___d939;
      vcd_write_val(sim_hdl, num++, DEF__0b11_CONCAT_cache_f_pte_writebacks_first__10_B_ETC___d414, 196u);
      backing.DEF__0b11_CONCAT_cache_f_pte_writebacks_first__10_B_ETC___d414 = DEF__0b11_CONCAT_cache_f_pte_writebacks_first__10_B_ETC___d414;
      vcd_write_val(sim_hdl, num++, DEF_addr__h57097, 64u);
      backing.DEF_addr__h57097 = DEF_addr__h57097;
      vcd_write_val(sim_hdl, num++, DEF_asid__h2302, 16u);
      backing.DEF_asid__h2302 = DEF_asid__h2302;
      vcd_write_val(sim_hdl, num++, DEF_b__h36621, 4u);
      backing.DEF_b__h36621 = DEF_b__h36621;
      vcd_write_val(sim_hdl, num++, DEF_b__h41804, 128u);
      backing.DEF_b__h41804 = DEF_b__h41804;
      vcd_write_val(sim_hdl, num++, DEF_b__h6202, 4u);
      backing.DEF_b__h6202 = DEF_b__h6202;
      vcd_write_val(sim_hdl, num++, DEF_cache_dw_output_ld_val_wget____d1173, 129u);
      backing.DEF_cache_dw_output_ld_val_wget____d1173 = DEF_cache_dw_output_ld_val_wget____d1173;
      vcd_write_val(sim_hdl, num++, DEF_cache_dw_output_st_amo_val_wget____d1177, 129u);
      backing.DEF_cache_dw_output_st_amo_val_wget____d1177 = DEF_cache_dw_output_st_amo_val_wget____d1177;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_fabric_write_reqs_first__52_BITS_127_T_ETC___d375, 74u);
      backing.DEF_cache_f_fabric_write_reqs_first__52_BITS_127_T_ETC___d375 = DEF_cache_f_fabric_write_reqs_first__52_BITS_127_T_ETC___d375;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354, 1u);
      backing.DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354 = DEF_cache_f_fabric_write_reqs_first__52_BITS_195_T_ETC___d354;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_fabric_write_reqs_first____d352, 196u);
      backing.DEF_cache_f_fabric_write_reqs_first____d352 = DEF_cache_f_fabric_write_reqs_first____d352;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_pte_writebacks_first____d410, 128u);
      backing.DEF_cache_f_pte_writebacks_first____d410 = DEF_cache_f_pte_writebacks_first____d410;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_reset_reqs_first____d422, 1u);
      backing.DEF_cache_f_reset_reqs_first____d422 = DEF_cache_f_reset_reqs_first____d422;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_reset_reqs_notEmpty____d416, 1u);
      backing.DEF_cache_f_reset_reqs_notEmpty____d416 = DEF_cache_f_reset_reqs_notEmpty____d416;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_reset_reqs_notFull____d1160, 1u);
      backing.DEF_cache_f_reset_reqs_notFull____d1160 = DEF_cache_f_reset_reqs_notFull____d1160;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_reset_rsps_first____d1161, 1u);
      backing.DEF_cache_f_reset_rsps_first____d1161 = DEF_cache_f_reset_rsps_first____d1161;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_reset_rsps_i_notEmpty____d1163, 1u);
      backing.DEF_cache_f_reset_rsps_i_notEmpty____d1163 = DEF_cache_f_reset_rsps_i_notEmpty____d1163;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_arff_i_notEmpty____d1186, 1u);
      backing.DEF_cache_masterPortShim_arff_i_notEmpty____d1186 = DEF_cache_masterPortShim_arff_i_notEmpty____d1186;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_awff_i_notEmpty____d1184, 1u);
      backing.DEF_cache_masterPortShim_awff_i_notEmpty____d1184 = DEF_cache_masterPortShim_awff_i_notEmpty____d1184;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807, 1u);
      backing.DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807 = DEF_cache_masterPortShim_rff_first__82_BITS_22_TO__ETC___d807;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784, 1u);
      backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d784;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821, 1u);
      backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d821;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831, 1u);
      backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d831;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835, 1u);
      backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2_ETC___d835;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783, 2u);
      backing.DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783 = DEF_cache_masterPortShim_rff_first__82_BITS_3_TO_2___d783;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d1000, 258u);
      backing.DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d1000 = DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d1000;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982, 129u);
      backing.DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982 = DEF_cache_masterPortShim_rff_first__82_BIT_0_68_AN_ETC___d982;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828, 1u);
      backing.DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828 = DEF_cache_masterPortShim_rff_first__82_BIT_4_86_AN_ETC___d828;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BIT_4___d786, 1u);
      backing.DEF_cache_masterPortShim_rff_first__82_BIT_4___d786 = DEF_cache_masterPortShim_rff_first__82_BIT_4___d786;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BIT_5___d791, 1u);
      backing.DEF_cache_masterPortShim_rff_first__82_BIT_5___d791 = DEF_cache_masterPortShim_rff_first__82_BIT_5___d791;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BIT_6___d788, 1u);
      backing.DEF_cache_masterPortShim_rff_first__82_BIT_6___d788 = DEF_cache_masterPortShim_rff_first__82_BIT_6___d788;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792, 1u);
      backing.DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792 = DEF_cache_masterPortShim_rff_first__82_BIT_7_90_OR_ETC___d792;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__82_BIT_7___d790, 1u);
      backing.DEF_cache_masterPortShim_rff_first__82_BIT_7___d790 = DEF_cache_masterPortShim_rff_first__82_BIT_7___d790;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first____d782, 73u);
      backing.DEF_cache_masterPortShim_rff_first____d782 = DEF_cache_masterPortShim_rff_first____d782;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_wff_i_notEmpty____d1185, 1u);
      backing.DEF_cache_masterPortShim_wff_i_notEmpty____d1185 = DEF_cache_masterPortShim_wff_i_notEmpty____d1185;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689, 129u);
      backing.DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689 = DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0_0_ETC___d689;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505, 129u);
      backing.DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505 = DEF_cache_ram_cword_set_b_read__04_BITS_128_TO_0___d505;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129_ETC___d1001, 258u);
      backing.DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129_ETC___d1001 = DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129_ETC___d1001;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506, 129u);
      backing.DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506 = DEF_cache_ram_cword_set_b_read__04_BITS_257_TO_129___d506;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_cword_set_b_read____d504, 258u);
      backing.DEF_cache_ram_cword_set_b_read____d504 = DEF_cache_ram_cword_set_b_read____d504;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499, 1u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_105___d499;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655, 65u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d655;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656, 67u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d656;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657, 69u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d657;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658, 71u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d658;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659, 73u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d659;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660, 75u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d660;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661, 77u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d661;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662, 79u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d662;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663, 81u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d663;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664, 83u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d664;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665, 85u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d665;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666, 87u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d666;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667, 89u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d667;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668, 91u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d668;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669, 93u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d669;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670, 95u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d670;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671, 97u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d671;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672, 99u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d672;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673, 101u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d673;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674, 103u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d674;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675, 105u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d675;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676, 107u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d676;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677, 109u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d677;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678, 111u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d678;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679, 113u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d679;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680, 115u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d680;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681, 117u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d681;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682, 119u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d682;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683, 121u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d683;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684, 123u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d684;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685, 125u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d685;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686, 127u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_1_ETC___d686;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494, 1u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_52___d494;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590, 65u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d590;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591, 67u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d591;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592, 69u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d592;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593, 71u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d593;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594, 73u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d594;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595, 75u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d595;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596, 77u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d596;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597, 79u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d597;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598, 81u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d598;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599, 83u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d599;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600, 85u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d600;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601, 87u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d601;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602, 89u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d602;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603, 91u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d603;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604, 93u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d604;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605, 95u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d605;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606, 97u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d606;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607, 99u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d607;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608, 101u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d608;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609, 103u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d609;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610, 105u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d610;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611, 107u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d611;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612, 109u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d612;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613, 111u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d613;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614, 113u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d614;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615, 115u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d615;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616, 117u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d616;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617, 119u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d617;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618, 121u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d618;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619, 123u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d619;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620, 125u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d620;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621, 127u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621 = DEF_cache_ram_state_and_ctag_cset_b_read__93_BIT_5_ETC___d621;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read____d493, 106u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read____d493 = DEF_cache_ram_state_and_ctag_cset_b_read____d493;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_cset_in_cache_30_EQ_63___d431, 1u);
      backing.DEF_cache_rg_cset_in_cache_30_EQ_63___d431 = DEF_cache_rg_cset_in_cache_30_EQ_63___d431;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_op_52_EQ_0___d453, 1u);
      backing.DEF_cache_rg_op_52_EQ_0___d453 = DEF_cache_rg_op_52_EQ_0___d453;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_op_52_EQ_2___d753, 1u);
      backing.DEF_cache_rg_op_52_EQ_2___d753 = DEF_cache_rg_op_52_EQ_2___d753;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_op__h9396, 2u);
      backing.DEF_cache_rg_op__h9396 = DEF_cache_rg_op__h9396;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_st_amo_val___d454, 129u);
      backing.DEF_cache_rg_st_amo_val___d454 = DEF_cache_rg_st_amo_val___d454;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_state_17_EQ_3___d472, 1u);
      backing.DEF_cache_rg_state_17_EQ_3___d472 = DEF_cache_rg_state_17_EQ_3___d472;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_victim_way_41_OR_cache_ram_state_and__ETC___d998, 106u);
      backing.DEF_cache_rg_victim_way_41_OR_cache_ram_state_and__ETC___d998 = DEF_cache_rg_victim_way_41_OR_cache_ram_state_and__ETC___d998;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_victim_way__h52328, 1u);
      backing.DEF_cache_rg_victim_way__h52328 = DEF_cache_rg_victim_way__h52328;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459, 204u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d459;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460, 2u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d460;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d461, 1u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d461 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d461;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d462, 1u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d462 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d462;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464, 1u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d464;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d536, 128u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d536 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d536;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d727, 129u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d727 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_51_cac_ETC___d727;
      vcd_write_val(sim_hdl, num++, DEF_cache_w_req_st_value_wget____d1084, 129u);
      backing.DEF_cache_w_req_st_value_wget____d1084 = DEF_cache_w_req_st_value_wget____d1084;
      vcd_write_val(sim_hdl, num++, DEF_centry__h10111, 128u);
      backing.DEF_centry__h10111 = DEF_centry__h10111;
      vcd_write_val(sim_hdl, num++, DEF_cset_in_cache__h52409, 6u);
      backing.DEF_cset_in_cache__h52409 = DEF_cset_in_cache__h52409;
      vcd_write_val(sim_hdl, num++, DEF_lev_1_PTN_pa__h37658, 64u);
      backing.DEF_lev_1_PTN_pa__h37658 = DEF_lev_1_PTN_pa__h37658;
      vcd_write_val(sim_hdl, num++, DEF_mstatus_MXR__h9361, 1u);
      backing.DEF_mstatus_MXR__h9361 = DEF_mstatus_MXR__h9361;
      vcd_write_val(sim_hdl, num++, DEF_n_ctag__h8367, 52u);
      backing.DEF_n_ctag__h8367 = DEF_n_ctag__h8367;
      vcd_write_val(sim_hdl, num++, DEF_n_ctag__h8623, 52u);
      backing.DEF_n_ctag__h8623 = DEF_n_ctag__h8623;
      vcd_write_val(sim_hdl, num++, DEF_new_value__h58029, 6u);
      backing.DEF_new_value__h58029 = DEF_new_value__h58029;
      vcd_write_val(sim_hdl, num++, DEF_ppn_0__h37195, 9u);
      backing.DEF_ppn_0__h37195 = DEF_ppn_0__h37195;
      vcd_write_val(sim_hdl, num++, DEF_ppn__h37657, 44u);
      backing.DEF_ppn__h37657 = DEF_ppn__h37657;
      vcd_write_val(sim_hdl, num++, DEF_priv__h9359, 2u);
      backing.DEF_priv__h9359 = DEF_priv__h9359;
      vcd_write_val(sim_hdl, num++, DEF_pte__h37023, 64u);
      backing.DEF_pte__h37023 = DEF_pte__h37023;
      vcd_write_val(sim_hdl, num++, DEF_pte_pa__h39555, 64u);
      backing.DEF_pte_pa__h39555 = DEF_pte_pa__h39555;
      vcd_write_val(sim_hdl, num++, DEF_satp__h9356, 64u);
      backing.DEF_satp__h9356 = DEF_satp__h9356;
      vcd_write_val(sim_hdl, num++, DEF_satp_pa__h2304, 64u);
      backing.DEF_satp_pa__h2304 = DEF_satp_pa__h2304;
      vcd_write_val(sim_hdl, num++, DEF_satp_ppn__h2303, 44u);
      backing.DEF_satp_ppn__h2303 = DEF_satp_ppn__h2303;
      vcd_write_val(sim_hdl, num++, DEF_signed_2___d427, 32u);
      backing.DEF_signed_2___d427 = DEF_signed_2___d427;
      vcd_write_val(sim_hdl, num++, DEF_sstatus_SUM__h9360, 1u);
      backing.DEF_sstatus_SUM__h9360 = DEF_sstatus_SUM__h9360;
      vcd_write_val(sim_hdl, num++, DEF_v__h35856, 32u);
      backing.DEF_v__h35856 = DEF_v__h35856;
      vcd_write_val(sim_hdl, num++, DEF_v__h36667, 32u);
      backing.DEF_v__h36667 = DEF_v__h36667;
      vcd_write_val(sim_hdl, num++, DEF_v__h36856, 64u);
      backing.DEF_v__h36856 = DEF_v__h36856;
      vcd_write_val(sim_hdl, num++, DEF_v__h37366, 32u);
      backing.DEF_v__h37366 = DEF_v__h37366;
      vcd_write_val(sim_hdl, num++, DEF_v__h37548, 32u);
      backing.DEF_v__h37548 = DEF_v__h37548;
      vcd_write_val(sim_hdl, num++, DEF_v__h37628, 32u);
      backing.DEF_v__h37628 = DEF_v__h37628;
      vcd_write_val(sim_hdl, num++, DEF_v__h37783, 64u);
      backing.DEF_v__h37783 = DEF_v__h37783;
      vcd_write_val(sim_hdl, num++, DEF_v__h37949, 32u);
      backing.DEF_v__h37949 = DEF_v__h37949;
      vcd_write_val(sim_hdl, num++, DEF_v__h38066, 32u);
      backing.DEF_v__h38066 = DEF_v__h38066;
      vcd_write_val(sim_hdl, num++, DEF_v__h38485, 32u);
      backing.DEF_v__h38485 = DEF_v__h38485;
      vcd_write_val(sim_hdl, num++, DEF_v__h38664, 32u);
      backing.DEF_v__h38664 = DEF_v__h38664;
      vcd_write_val(sim_hdl, num++, DEF_v__h38744, 32u);
      backing.DEF_v__h38744 = DEF_v__h38744;
      vcd_write_val(sim_hdl, num++, DEF_v__h38898, 64u);
      backing.DEF_v__h38898 = DEF_v__h38898;
      vcd_write_val(sim_hdl, num++, DEF_v__h39064, 32u);
      backing.DEF_v__h39064 = DEF_v__h39064;
      vcd_write_val(sim_hdl, num++, DEF_v__h39181, 32u);
      backing.DEF_v__h39181 = DEF_v__h39181;
      vcd_write_val(sim_hdl, num++, DEF_v__h39620, 32u);
      backing.DEF_v__h39620 = DEF_v__h39620;
      vcd_write_val(sim_hdl, num++, DEF_v__h39700, 32u);
      backing.DEF_v__h39700 = DEF_v__h39700;
      vcd_write_val(sim_hdl, num++, DEF_v__h39780, 32u);
      backing.DEF_v__h39780 = DEF_v__h39780;
      vcd_write_val(sim_hdl, num++, DEF_v__h39871, 32u);
      backing.DEF_v__h39871 = DEF_v__h39871;
      vcd_write_val(sim_hdl, num++, DEF_v__h40190, 32u);
      backing.DEF_v__h40190 = DEF_v__h40190;
      vcd_write_val(sim_hdl, num++, DEF_v__h40473, 64u);
      backing.DEF_v__h40473 = DEF_v__h40473;
      vcd_write_val(sim_hdl, num++, DEF_v__h41204, 32u);
      backing.DEF_v__h41204 = DEF_v__h41204;
      vcd_write_val(sim_hdl, num++, DEF_v__h41462, 32u);
      backing.DEF_v__h41462 = DEF_v__h41462;
      vcd_write_val(sim_hdl, num++, DEF_v__h57835, 32u);
      backing.DEF_v__h57835 = DEF_v__h57835;
      vcd_write_val(sim_hdl, num++, DEF_v__h57877, 32u);
      backing.DEF_v__h57877 = DEF_v__h57877;
      vcd_write_val(sim_hdl, num++, DEF_v__h58808, 32u);
      backing.DEF_v__h58808 = DEF_v__h58808;
      vcd_write_val(sim_hdl, num++, DEF_v__h60564, 32u);
      backing.DEF_v__h60564 = DEF_v__h60564;
      vcd_write_val(sim_hdl, num++, DEF_v__h61997, 32u);
      backing.DEF_v__h61997 = DEF_v__h61997;
      vcd_write_val(sim_hdl, num++, DEF_v__h7133, 32u);
      backing.DEF_v__h7133 = DEF_v__h7133;
      vcd_write_val(sim_hdl, num++, DEF_v__h7610, 32u);
      backing.DEF_v__h7610 = DEF_v__h7610;
      vcd_write_val(sim_hdl, num++, DEF_v__h7707, 32u);
      backing.DEF_v__h7707 = DEF_v__h7707;
      vcd_write_val(sim_hdl, num++, DEF_v__h7843, 32u);
      backing.DEF_v__h7843 = DEF_v__h7843;
      vcd_write_val(sim_hdl, num++, DEF_vpn_0__h2292, 9u);
      backing.DEF_vpn_0__h2292 = DEF_vpn_0__h2292;
      vcd_write_val(sim_hdl, num++, DEF_vpn_1__h2291, 9u);
      backing.DEF_vpn_1__h2291 = DEF_vpn_1__h2291;
      vcd_write_val(sim_hdl, num++, DEF_vpn__h2289, 27u);
      backing.DEF_vpn__h2289 = DEF_vpn__h2289;
      vcd_write_val(sim_hdl, num++, DEF_width_code__h5592, 3u);
      backing.DEF_width_code__h5592 = DEF_width_code__h5592;
      vcd_write_val(sim_hdl, num++, DEF_x2__h7191, 6u);
      backing.DEF_x2__h7191 = DEF_x2__h7191;
      vcd_write_val(sim_hdl, num++, DEF_x__h10226, 129u);
      backing.DEF_x__h10226 = DEF_x__h10226;
      vcd_write_val(sim_hdl, num++, DEF_x__h35666, 128u);
      backing.DEF_x__h35666 = DEF_x__h35666;
      vcd_write_val(sim_hdl, num++, DEF_x__h35673, 128u);
      backing.DEF_x__h35673 = DEF_x__h35673;
      vcd_write_val(sim_hdl, num++, DEF_x__h35715, 128u);
      backing.DEF_x__h35715 = DEF_x__h35715;
      vcd_write_val(sim_hdl, num++, DEF_x__h37735, 56u);
      backing.DEF_x__h37735 = DEF_x__h37735;
      vcd_write_val(sim_hdl, num++, DEF_x__h56500, 64u);
      backing.DEF_x__h56500 = DEF_x__h56500;
      vcd_write_val(sim_hdl, num++, DEF_x__h57984, 5u);
      backing.DEF_x__h57984 = DEF_x__h57984;
      vcd_write_val(sim_hdl, num++, DEF_x__h60536, 4u);
      backing.DEF_x__h60536 = DEF_x__h60536;
      vcd_write_val(sim_hdl, num++, DEF_x__h7981, 56u);
      backing.DEF_x__h7981 = DEF_x__h7981;
      vcd_write_val(sim_hdl, num++, DEF_x_wget_snd__h61369, 128u);
      backing.DEF_x_wget_snd__h61369 = DEF_x_wget_snd__h61369;
      vcd_write_val(sim_hdl, num++, DEF_x_wget_snd__h61391, 128u);
      backing.DEF_x_wget_snd__h61391 = DEF_x_wget_snd__h61391;
      vcd_write_val(sim_hdl, num++, DEF_y__h10227, 129u);
      backing.DEF_y__h10227 = DEF_y__h10227;
      vcd_write_val(sim_hdl, num++, DEF_y__h10280, 129u);
      backing.DEF_y__h10280 = DEF_y__h10280;
      vcd_write_val(sim_hdl, num++, DEF_y__h22972, 129u);
      backing.DEF_y__h22972 = DEF_y__h22972;
      vcd_write_val(sim_hdl, num++, PORT_cword_snd, 128u);
      backing.PORT_cword_snd = PORT_cword_snd;
      vcd_write_val(sim_hdl, num++, PORT_mem_master_ar_peek, 98u);
      backing.PORT_mem_master_ar_peek = PORT_mem_master_ar_peek;
      vcd_write_val(sim_hdl, num++, PORT_mem_master_aw_peek, 98u);
      backing.PORT_mem_master_aw_peek = PORT_mem_master_aw_peek;
      vcd_write_val(sim_hdl, num++, PORT_mem_master_r_put_val, 73u);
      backing.PORT_mem_master_r_put_val = PORT_mem_master_r_put_val;
      vcd_write_val(sim_hdl, num++, PORT_mem_master_w_peek, 74u);
      backing.PORT_mem_master_w_peek = PORT_mem_master_w_peek;
      vcd_write_val(sim_hdl, num++, PORT_req_st_value, 129u);
      backing.PORT_req_st_value = PORT_req_st_value;
      vcd_write_val(sim_hdl, num++, PORT_st_amo_val_snd, 128u);
      backing.PORT_st_amo_val_snd = PORT_st_amo_val_snd;
    }
}

void MOD_mkMMU_ICache::vcd_prims(tVCDDumpType dt, MOD_mkMMU_ICache &backing)
{
  INST_cache_aw_events_register.dump_VCD(dt, backing.INST_cache_aw_events_register);
  INST_cache_aw_events_wires_ifc_ifc_wires.dump_VCD(dt,
						    backing.INST_cache_aw_events_wires_ifc_ifc_wires);
  INST_cache_aw_events_wires_ifc_ifc_wires_1.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_1);
  INST_cache_aw_events_wires_ifc_ifc_wires_2.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_2);
  INST_cache_aw_events_wires_ifc_ifc_wires_3.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_3);
  INST_cache_aw_events_wires_ifc_ifc_wires_4.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_4);
  INST_cache_aw_events_wires_ifc_ifc_wires_5.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_5);
  INST_cache_aw_events_wires_ifc_ifc_wires_6.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_6);
  INST_cache_aw_events_wires_ifc_ifc_wires_7.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_7);
  INST_cache_cfg_verbosity.dump_VCD(dt, backing.INST_cache_cfg_verbosity);
  INST_cache_ctr_wr_rsps_pending_crg.dump_VCD(dt, backing.INST_cache_ctr_wr_rsps_pending_crg);
  INST_cache_dw_commit.dump_VCD(dt, backing.INST_cache_dw_commit);
  INST_cache_dw_exc.dump_VCD(dt, backing.INST_cache_dw_exc);
  INST_cache_dw_exc_code.dump_VCD(dt, backing.INST_cache_dw_exc_code);
  INST_cache_dw_output_ld_val.dump_VCD(dt, backing.INST_cache_dw_output_ld_val);
  INST_cache_dw_output_st_amo_val.dump_VCD(dt, backing.INST_cache_dw_output_st_amo_val);
  INST_cache_dw_valid.dump_VCD(dt, backing.INST_cache_dw_valid);
  INST_cache_f_fabric_second_write_reqs.dump_VCD(dt, backing.INST_cache_f_fabric_second_write_reqs);
  INST_cache_f_fabric_write_reqs.dump_VCD(dt, backing.INST_cache_f_fabric_write_reqs);
  INST_cache_f_pte_writebacks.dump_VCD(dt, backing.INST_cache_f_pte_writebacks);
  INST_cache_f_reset_reqs.dump_VCD(dt, backing.INST_cache_f_reset_reqs);
  INST_cache_f_reset_rsps.dump_VCD(dt, backing.INST_cache_f_reset_rsps);
  INST_cache_masterPortShim_arff.dump_VCD(dt, backing.INST_cache_masterPortShim_arff);
  INST_cache_masterPortShim_awff.dump_VCD(dt, backing.INST_cache_masterPortShim_awff);
  INST_cache_masterPortShim_bff.dump_VCD(dt, backing.INST_cache_masterPortShim_bff);
  INST_cache_masterPortShim_rff.dump_VCD(dt, backing.INST_cache_masterPortShim_rff);
  INST_cache_masterPortShim_wff.dump_VCD(dt, backing.INST_cache_masterPortShim_wff);
  INST_cache_pw_tlb_flush_req.dump_VCD(dt, backing.INST_cache_pw_tlb_flush_req);
  INST_cache_ram_cword_set.dump_VCD(dt, backing.INST_cache_ram_cword_set);
  INST_cache_ram_state_and_ctag_cset.dump_VCD(dt, backing.INST_cache_ram_state_and_ctag_cset);
  INST_cache_rg_addr.dump_VCD(dt, backing.INST_cache_rg_addr);
  INST_cache_rg_allow_cap.dump_VCD(dt, backing.INST_cache_rg_allow_cap);
  INST_cache_rg_amo_funct5.dump_VCD(dt, backing.INST_cache_rg_amo_funct5);
  INST_cache_rg_cache_rereq_data.dump_VCD(dt, backing.INST_cache_rg_cache_rereq_data);
  INST_cache_rg_cset_cword_in_cache.dump_VCD(dt, backing.INST_cache_rg_cset_cword_in_cache);
  INST_cache_rg_cset_in_cache.dump_VCD(dt, backing.INST_cache_rg_cset_in_cache);
  INST_cache_rg_ddr4_ready.dump_VCD(dt, backing.INST_cache_rg_ddr4_ready);
  INST_cache_rg_error_during_refill.dump_VCD(dt, backing.INST_cache_rg_error_during_refill);
  INST_cache_rg_exc_code.dump_VCD(dt, backing.INST_cache_rg_exc_code);
  INST_cache_rg_is_unsigned.dump_VCD(dt, backing.INST_cache_rg_is_unsigned);
  INST_cache_rg_ld_val.dump_VCD(dt, backing.INST_cache_rg_ld_val);
  INST_cache_rg_lower_word64.dump_VCD(dt, backing.INST_cache_rg_lower_word64);
  INST_cache_rg_lower_word64_full.dump_VCD(dt, backing.INST_cache_rg_lower_word64_full);
  INST_cache_rg_lower_word64_user.dump_VCD(dt, backing.INST_cache_rg_lower_word64_user);
  INST_cache_rg_lrsc_pa.dump_VCD(dt, backing.INST_cache_rg_lrsc_pa);
  INST_cache_rg_lrsc_valid.dump_VCD(dt, backing.INST_cache_rg_lrsc_valid);
  INST_cache_rg_mem_req_sent.dump_VCD(dt, backing.INST_cache_rg_mem_req_sent);
  INST_cache_rg_mstatus_MXR.dump_VCD(dt, backing.INST_cache_rg_mstatus_MXR);
  INST_cache_rg_op.dump_VCD(dt, backing.INST_cache_rg_op);
  INST_cache_rg_pa.dump_VCD(dt, backing.INST_cache_rg_pa);
  INST_cache_rg_priv.dump_VCD(dt, backing.INST_cache_rg_priv);
  INST_cache_rg_pte_pa.dump_VCD(dt, backing.INST_cache_rg_pte_pa);
  INST_cache_rg_satp.dump_VCD(dt, backing.INST_cache_rg_satp);
  INST_cache_rg_sstatus_SUM.dump_VCD(dt, backing.INST_cache_rg_sstatus_SUM);
  INST_cache_rg_st_amo_val.dump_VCD(dt, backing.INST_cache_rg_st_amo_val);
  INST_cache_rg_state.dump_VCD(dt, backing.INST_cache_rg_state);
  INST_cache_rg_tlb_walk.dump_VCD(dt, backing.INST_cache_rg_tlb_walk);
  INST_cache_rg_victim_way.dump_VCD(dt, backing.INST_cache_rg_victim_way);
  INST_cache_rg_width_code.dump_VCD(dt, backing.INST_cache_rg_width_code);
  INST_cache_rg_wr_rsp_err.dump_VCD(dt, backing.INST_cache_rg_wr_rsp_err);
  INST_cache_rw_reset_req.dump_VCD(dt, backing.INST_cache_rw_reset_req);
  INST_cache_w_req_addr.dump_VCD(dt, backing.INST_cache_w_req_addr);
  INST_cache_w_req_amo_funct5.dump_VCD(dt, backing.INST_cache_w_req_amo_funct5);
  INST_cache_w_req_is_unsigned.dump_VCD(dt, backing.INST_cache_w_req_is_unsigned);
  INST_cache_w_req_mstatus_MXR.dump_VCD(dt, backing.INST_cache_w_req_mstatus_MXR);
  INST_cache_w_req_op.dump_VCD(dt, backing.INST_cache_w_req_op);
  INST_cache_w_req_priv.dump_VCD(dt, backing.INST_cache_w_req_priv);
  INST_cache_w_req_satp.dump_VCD(dt, backing.INST_cache_w_req_satp);
  INST_cache_w_req_sstatus_SUM.dump_VCD(dt, backing.INST_cache_w_req_sstatus_SUM);
  INST_cache_w_req_st_value.dump_VCD(dt, backing.INST_cache_w_req_st_value);
  INST_cache_w_req_width_code.dump_VCD(dt, backing.INST_cache_w_req_width_code);
  INST_cache_wr_mem_req_sent.dump_VCD(dt, backing.INST_cache_wr_mem_req_sent);
}

void MOD_mkMMU_ICache::vcd_submodules(tVCDDumpType dt,
				      unsigned int levels,
				      MOD_mkMMU_ICache &backing)
{
  INST_cache_soc_map.dump_VCD(dt, levels, backing.INST_cache_soc_map);
  INST_cache_tlb.dump_VCD(dt, levels, backing.INST_cache_tlb);
}
