project -fileorder "C:/lscc/diamond/3.9_x64/cae_library/synthesis/vhdl/machxo2.vhd" "C:/Users/eliot/Documents/Github/arqui3CM3/fa8bits00/fa8bits00/source/and00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/fa8bits00/fa8bits00/source/or00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/fa8bits00/fa8bits00/source/packagefa00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/fa8bits00/fa8bits00/source/packageha00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/fa8bits00/fa8bits00/source/packagesumaresta00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/fa8bits00/fa8bits00/source/xnor00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/fa8bits00/fa8bits00/source/xor00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/fa8bits00/fa8bits00/source/topha00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/fa8bits00/fa8bits00/source/topfa00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/fa8bits00/topfa8bits00.vhdl" 