{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558005140270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558005140278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 19:12:19 2019 " "Processing started: Thu May 16 19:12:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558005140278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558005140278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BASIC -c BASIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off BASIC -c BASIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558005140278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558005141478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558005141478 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BASIC.v(41) " "Verilog HDL information at BASIC.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "BASIC.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558005158582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic.v 1 1 " "Found 1 design units, including 1 entities, in source file basic.v" { { "Info" "ISGN_ENTITY_NAME" "1 light " "Found entity 1: light" {  } { { "BASIC.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558005158586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558005158586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_state.v 1 1 " "Found 1 design units, including 1 entities, in source file led_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_state " "Found entity 1: LED_state" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/LED_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558005158595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558005158595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558005158607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558005158607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "light " "Elaborating entity \"light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558005158702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 BASIC.v(35) " "Verilog HDL assignment warning at BASIC.v(35): truncated value with size 32 to match size of target (25)" {  } { { "BASIC.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558005158704 "|light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BASIC.v(46) " "Verilog HDL assignment warning at BASIC.v(46): truncated value with size 32 to match size of target (4)" {  } { { "BASIC.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558005158704 "|light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 BASIC.v(50) " "Verilog HDL assignment warning at BASIC.v(50): truncated value with size 32 to match size of target (2)" {  } { { "BASIC.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558005158706 "|light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BASIC.v(55) " "Verilog HDL assignment warning at BASIC.v(55): truncated value with size 32 to match size of target (4)" {  } { { "BASIC.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558005158706 "|light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 BASIC.v(59) " "Verilog HDL assignment warning at BASIC.v(59): truncated value with size 32 to match size of target (2)" {  } { { "BASIC.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558005158706 "|light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BASIC.v(64) " "Verilog HDL assignment warning at BASIC.v(64): truncated value with size 32 to match size of target (4)" {  } { { "BASIC.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558005158706 "|light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 BASIC.v(68) " "Verilog HDL assignment warning at BASIC.v(68): truncated value with size 32 to match size of target (2)" {  } { { "BASIC.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558005158706 "|light"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:seg0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:seg0\"" {  } { { "BASIC.v" "seg0" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558005158710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_state LED_state:GR " "Elaborating entity \"LED_state\" for hierarchy \"LED_state:GR\"" {  } { { "BASIC.v" "GR" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558005158717 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LED_state.v(13) " "Verilog HDL Case Statement warning at LED_state.v(13): incomplete case statement has no default case item" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/LED_state.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1558005158719 "|light|LED_state:GR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDG LED_state.v(11) " "Verilog HDL Always Construct warning at LED_state.v(11): inferring latch(es) for variable \"LEDG\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/LED_state.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558005158719 "|light|LED_state:GR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR LED_state.v(11) " "Verilog HDL Always Construct warning at LED_state.v(11): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/LED_state.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558005158719 "|light|LED_state:GR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] LED_state.v(11) " "Inferred latch for \"LEDR\[0\]\" at LED_state.v(11)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/LED_state.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558005158719 "|light|LED_state:GR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] LED_state.v(11) " "Inferred latch for \"LEDR\[1\]\" at LED_state.v(11)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/LED_state.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558005158719 "|light|LED_state:GR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] LED_state.v(11) " "Inferred latch for \"LEDG\[0\]\" at LED_state.v(11)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/LED_state.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558005158719 "|light|LED_state:GR"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558005159512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_state:GR\|LEDG\[0\] " "Latch LED_state:GR\|LEDG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "BASIC.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558005159530 ""}  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/LED_state.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558005159530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_state:GR\|LEDR\[0\] " "Latch LED_state:GR\|LEDR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "BASIC.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558005159530 ""}  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/LED_state.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558005159530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_state:GR\|LEDR\[1\] " "Latch LED_state:GR\|LEDR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "BASIC.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558005159531 ""}  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Traffic light/LED_state.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558005159531 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558005159684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/white/Desktop/FPGA/Traffic light/BASIC.map.smsg " "Generated suppressed messages file C:/Users/white/Desktop/FPGA/Traffic light/BASIC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558005160730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558005161190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558005161190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558005161434 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558005161434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558005161434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558005161434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558005161555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 19:12:41 2019 " "Processing ended: Thu May 16 19:12:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558005161555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558005161555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558005161555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558005161555 ""}
