

Implementation tool: Xilinx Vivado v.2019.2
Project:             Mire_VGA
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Tue Oct 03 14:21:21 +0200 2023

#=== Post-Implementation Resource usage ===
SLICE:           17
LUT:             38
FF:              48
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.451
CP achieved post-implementation:    4.457
Timing met
