INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sim_1/new/DBU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_tb
