library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity dflipflop is
port(
    D, Pre, Clr :IN bit;
    Clock : IN bit;
    Q, QN : BUFFER bit);
end dflipflop;

architecture Behavioral of dflipflop is

begin
    process (Clock, Clr, Pre)
        begin
            if Clr = '0' then
                Q <= '0'; QN <= '1';
            elsif Pre = '0' then
                Q <= '1'; QN <= '0';
            elsif (Clock'EVENT and Clock = '1') then
                Q <= D; QN <= not D;
        end if;
    end process;
end Behavioral;
