<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e1039"><registerName>DLY2</registerName><registerNameMore><registerNameFull>DLY2</registerNameFull></registerNameMore><registerBody><registerDescription>DLY Reg 2</registerDescription><registerProperties><registerPropset><addressOffset>0x1c</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0x0</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e1050"><bitFieldName>sr_dly_emd_t</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>IOP OE delay mode</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e1065"><bitFieldName>sr_dly_rxs_t</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>IOP Input data delay setting</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>8</bitWidth><bitOffset>4</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e1080"><bitFieldName>sr_dly_txs_t</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>IOP Output data delay setting</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>8</bitWidth><bitOffset>12</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e1095"><bitFieldName>sr_dly_rxaddcd_t</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>IOP ADD LANE OFFSET code to Rx data delay setting</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>20</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e1110"><bitFieldName>sr_dly_txaddcd_t</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>IOP ADD LANE OFFSET code to Tx data delay setting</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>