// Seed: 3334910016
module module_0 (
    output wire id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri0 id_10,
    input tri0 id_11,
    output supply1 id_12,
    input tri0 id_13,
    output tri0 id_14
);
  wire id_16;
  wire id_17;
  assign module_1.id_15 = 0;
  always @(1 or negedge 1'b0) id_10 = 1 - 1 ** "";
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri id_4,
    input tri1 id_5,
    input wire id_6,
    output wor id_7,
    input wire id_8,
    output supply1 id_9,
    output wand id_10,
    inout wor id_11,
    output wire id_12,
    input wor id_13,
    input tri id_14,
    input supply0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    output uwire id_18,
    input supply0 id_19,
    output supply0 id_20,
    output supply0 id_21,
    output wor id_22,
    output tri1 id_23,
    output tri1 id_24
);
  wire id_26;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_5,
      id_5,
      id_8,
      id_2,
      id_14,
      id_8,
      id_17,
      id_0,
      id_18,
      id_5,
      id_21,
      id_16,
      id_11
  );
  wire id_27;
endmodule
