# Verilog_helper 

A set of tools/examples related to Digital Circuitry Design, will update continuously

------

### example_modules

-- zero_polishing   
	a module to expand data into a wanted bit width  
-- watch_dog_lite  
	a small watch dog module

### period_cal 

â€‹	a little calculator to derive the periods needed for a certain frequency clock to past specific length of time  
<img width="317" alt="2963d7093faf672af7204998ea2e080" src="https://user-images.githubusercontent.com/121721312/210149497-5a071720-dd28-46e8-9c5f-ef48e0a47fb7.png">


