#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sat Jun 10 13:16:41 2017
# Process ID: 8856
# Current directory: E:/COD/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6152 E:\COD\lab4\lab4.xpr
# Log file: E:/COD/lab4/vivado.log
# Journal file: E:/COD/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/COD/lab4/lab4.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/COD/lab4/lab4.srcs/sources_1/bd/lab4/lab4.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_my_dma_0_0 lab4_my_dma_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_my_dma_0_0 lab4_my_dma_0_0}] -no_script -sync -force -quiet
open_bd_design {E:/COD/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {0} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/my_dma_0/M00_AXI" intc_ip "/axi_smc" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force E:/COD/lab4/lab4.runs/impl_1/design_1_wrapper.sysdef E:/COD/lab4/lab4.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/COD/lab4/lab4.sdk -hwspec E:/COD/lab4/lab4.sdk/design_1_wrapper.hdf
launch_sdk -workspace E:/COD/lab4/lab4.sdk -hwspec E:/COD/lab4/lab4.sdk/design_1_wrapper.hdf
launch_sdk -workspace E:/COD/lab4/lab4.sdk -hwspec E:/COD/lab4/lab4.sdk/design_1_wrapper.hdf
open_bd_design {E:/COD/lab4/lab4.srcs/sources_1/bd/lab4/lab4.bd}
open_bd_design {E:/COD/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_my_dma_0_0 lab4_my_dma_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_my_dma_0_0 lab4_my_dma_0_0}] -no_script -sync -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lab4_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
open_bd_design {E:/COD/lab4/lab4.srcs/sources_1/bd/lab4/lab4.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {0} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
endgroup
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/my_dma_0/M00_AXI" intc_ip "/axi_mem_intercon" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
save_bd_design
reset_run synth_1
reset_run lab4_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force E:/COD/lab4/lab4.runs/impl_1/lab4_wrapper.sysdef E:/COD/lab4/lab4.sdk/lab4_wrapper.hdf

