ARM GAS  /tmp/ccPHcnGW.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f3xx_hal_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_RCC_DeInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_RCC_DeInit:
  27              	.LFB130:
  28              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
ARM GAS  /tmp/ccPHcnGW.s 			page 2


  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * Copyright (c) 2016 STMicroelectronics.
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * All rights reserved.
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * the root directory of this software component.
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
ARM GAS  /tmp/ccPHcnGW.s 			page 3


  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                                  10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                                  9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
ARM GAS  /tmp/ccPHcnGW.s 			page 4


 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
ARM GAS  /tmp/ccPHcnGW.s 			page 5


 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  29              		.loc 1 215 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 38B5     		push	{r3, r4, r5, lr}
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 3, -16
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0;
  39              		.loc 1 216 3 view .LVU1
  40              	.LVL0:
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit */
 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  41              		.loc 1 219 3 view .LVU2
  42 0002 364A     		ldr	r2, .L18
  43 0004 1368     		ldr	r3, [r2]
  44 0006 43F00103 		orr	r3, r3, #1
  45 000a 1360     		str	r3, [r2]
 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSIRDY bit is set before writing default HSITRIM value */
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  46              		.loc 1 223 3 view .LVU3
  47              		.loc 1 223 15 is_stmt 0 view .LVU4
  48 000c FFF7FEFF 		bl	HAL_GetTick
  49              	.LVL1:
  50 0010 0446     		mov	r4, r0
  51              	.LVL2:
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till HSI is ready */
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  52              		.loc 1 226 3 is_stmt 1 view .LVU5
  53              	.L2:
  54              		.loc 1 226 42 view .LVU6
  55              		.loc 1 226 9 is_stmt 0 view .LVU7
  56 0012 324B     		ldr	r3, .L18
  57 0014 1B68     		ldr	r3, [r3]
  58              		.loc 1 226 42 view .LVU8
  59 0016 13F0020F 		tst	r3, #2
  60 001a 07D1     		bne	.L14
ARM GAS  /tmp/ccPHcnGW.s 			page 6


 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  61              		.loc 1 228 5 is_stmt 1 view .LVU9
  62              		.loc 1 228 9 is_stmt 0 view .LVU10
  63 001c FFF7FEFF 		bl	HAL_GetTick
  64              	.LVL3:
  65              		.loc 1 228 23 view .LVU11
  66 0020 001B     		subs	r0, r0, r4
  67              		.loc 1 228 7 view .LVU12
  68 0022 0228     		cmp	r0, #2
  69 0024 F5D9     		bls	.L2
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
  70              		.loc 1 230 14 view .LVU13
  71 0026 0324     		movs	r4, #3
  72              	.LVL4:
  73              	.L3:
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSITRIM default value */
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, RCC_CR_HSITRIM_4);
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSI selected as system clock source */
 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for HSI as system clock source */
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(HAL_InitTick(uwTickPrio) != HAL_OK)
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure PLLRDY is reset */
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
ARM GAS  /tmp/ccPHcnGW.s 			page 7


 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Clear all interrupt flags */
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset all CSR flags */
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_CLEAR_RESET_FLAGS();
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
  74              		.loc 1 298 1 view .LVU14
  75 0028 2046     		mov	r0, r4
  76 002a 38BD     		pop	{r3, r4, r5, pc}
  77              	.LVL5:
  78              	.L14:
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  79              		.loc 1 235 3 is_stmt 1 view .LVU15
  80 002c 2B4A     		ldr	r2, .L18
  81 002e 1368     		ldr	r3, [r2]
  82 0030 23F0F803 		bic	r3, r3, #248
  83 0034 43F08003 		orr	r3, r3, #128
  84 0038 1360     		str	r3, [r2]
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  85              		.loc 1 238 3 view .LVU16
  86 003a 5168     		ldr	r1, [r2, #4]
  87 003c 284B     		ldr	r3, .L18+4
  88 003e 0B40     		ands	r3, r3, r1
  89 0040 5360     		str	r3, [r2, #4]
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  90              		.loc 1 242 3 view .LVU17
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  91              		.loc 1 242 15 is_stmt 0 view .LVU18
  92 0042 FFF7FEFF 		bl	HAL_GetTick
  93              	.LVL6:
  94 0046 0446     		mov	r4, r0
  95              	.LVL7:
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  96              		.loc 1 245 3 is_stmt 1 view .LVU19
  97              	.L5:
ARM GAS  /tmp/ccPHcnGW.s 			page 8


 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  98              		.loc 1 245 43 view .LVU20
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  99              		.loc 1 245 9 is_stmt 0 view .LVU21
 100 0048 244B     		ldr	r3, .L18
 101 004a 5B68     		ldr	r3, [r3, #4]
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 102              		.loc 1 245 43 view .LVU22
 103 004c 13F00C0F 		tst	r3, #12
 104 0050 08D0     		beq	.L15
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 105              		.loc 1 247 5 is_stmt 1 view .LVU23
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 106              		.loc 1 247 9 is_stmt 0 view .LVU24
 107 0052 FFF7FEFF 		bl	HAL_GetTick
 108              	.LVL8:
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 109              		.loc 1 247 23 view .LVU25
 110 0056 001B     		subs	r0, r0, r4
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 111              		.loc 1 247 7 view .LVU26
 112 0058 41F28833 		movw	r3, #5000
 113 005c 9842     		cmp	r0, r3
 114 005e F3D9     		bls	.L5
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 115              		.loc 1 249 14 view .LVU27
 116 0060 0324     		movs	r4, #3
 117              	.LVL9:
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 118              		.loc 1 249 14 view .LVU28
 119 0062 E1E7     		b	.L3
 120              	.LVL10:
 121              	.L15:
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 122              		.loc 1 254 3 is_stmt 1 view .LVU29
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 123              		.loc 1 254 19 is_stmt 0 view .LVU30
 124 0064 1F4B     		ldr	r3, .L18+8
 125 0066 204A     		ldr	r2, .L18+12
 126 0068 1A60     		str	r2, [r3]
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 127              		.loc 1 257 3 is_stmt 1 view .LVU31
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 128              		.loc 1 257 6 is_stmt 0 view .LVU32
 129 006a 204B     		ldr	r3, .L18+16
 130 006c 1868     		ldr	r0, [r3]
 131 006e FFF7FEFF 		bl	HAL_InitTick
 132              	.LVL11:
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 133              		.loc 1 257 5 view .LVU33
 134 0072 0446     		mov	r4, r0
 135              	.LVL12:
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 136              		.loc 1 257 5 view .LVU34
 137 0074 08B1     		cbz	r0, .L16
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 138              		.loc 1 259 12 view .LVU35
ARM GAS  /tmp/ccPHcnGW.s 			page 9


 139 0076 0124     		movs	r4, #1
 140 0078 D6E7     		b	.L3
 141              	.L16:
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 142              		.loc 1 263 3 is_stmt 1 view .LVU36
 143 007a 184A     		ldr	r2, .L18
 144 007c 1368     		ldr	r3, [r2]
 145 007e 23F08473 		bic	r3, r3, #17301504
 146 0082 23F48033 		bic	r3, r3, #65536
 147 0086 1360     		str	r3, [r2]
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 148              		.loc 1 266 3 view .LVU37
 149 0088 1368     		ldr	r3, [r2]
 150 008a 23F48023 		bic	r3, r3, #262144
 151 008e 1360     		str	r3, [r2]
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 152              		.loc 1 270 3 view .LVU38
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 153              		.loc 1 270 15 is_stmt 0 view .LVU39
 154 0090 FFF7FEFF 		bl	HAL_GetTick
 155              	.LVL13:
 156 0094 0546     		mov	r5, r0
 157              	.LVL14:
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 158              		.loc 1 271 3 is_stmt 1 view .LVU40
 159              	.L7:
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 160              		.loc 1 271 42 view .LVU41
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 161              		.loc 1 271 9 is_stmt 0 view .LVU42
 162 0096 114B     		ldr	r3, .L18
 163 0098 1B68     		ldr	r3, [r3]
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 164              		.loc 1 271 42 view .LVU43
 165 009a 13F0007F 		tst	r3, #33554432
 166 009e 06D0     		beq	.L17
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 167              		.loc 1 273 5 is_stmt 1 view .LVU44
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 168              		.loc 1 273 9 is_stmt 0 view .LVU45
 169 00a0 FFF7FEFF 		bl	HAL_GetTick
 170              	.LVL15:
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 171              		.loc 1 273 23 view .LVU46
 172 00a4 401B     		subs	r0, r0, r5
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 173              		.loc 1 273 7 view .LVU47
 174 00a6 0228     		cmp	r0, #2
 175 00a8 F5D9     		bls	.L7
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 176              		.loc 1 275 14 view .LVU48
 177 00aa 0324     		movs	r4, #3
 178 00ac BCE7     		b	.L3
 179              	.L17:
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 180              		.loc 1 280 3 is_stmt 1 view .LVU49
 181 00ae 0B4B     		ldr	r3, .L18
ARM GAS  /tmp/ccPHcnGW.s 			page 10


 182 00b0 0022     		movs	r2, #0
 183 00b2 5A60     		str	r2, [r3, #4]
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 184              		.loc 1 283 3 view .LVU50
 185 00b4 DA62     		str	r2, [r3, #44]
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 186              		.loc 1 286 3 view .LVU51
 187 00b6 1A63     		str	r2, [r3, #48]
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 188              		.loc 1 289 3 view .LVU52
 189 00b8 9968     		ldr	r1, [r3, #8]
 190 00ba 41F41F01 		orr	r1, r1, #10420224
 191 00be 9960     		str	r1, [r3, #8]
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 192              		.loc 1 292 3 view .LVU53
 193 00c0 9A60     		str	r2, [r3, #8]
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 194              		.loc 1 295 3 view .LVU54
 195              	.LVL16:
 196              	.LBB168:
 197              	.LBI168:
 198              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
ARM GAS  /tmp/ccPHcnGW.s 			page 11


  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
ARM GAS  /tmp/ccPHcnGW.s 			page 12


  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
ARM GAS  /tmp/ccPHcnGW.s 			page 13


 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccPHcnGW.s 			page 14


 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccPHcnGW.s 			page 15


 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
ARM GAS  /tmp/ccPHcnGW.s 			page 16


 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccPHcnGW.s 			page 17


 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccPHcnGW.s 			page 18


 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
ARM GAS  /tmp/ccPHcnGW.s 			page 19


 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccPHcnGW.s 			page 20


 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/ccPHcnGW.s 			page 21


 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
ARM GAS  /tmp/ccPHcnGW.s 			page 22


 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
ARM GAS  /tmp/ccPHcnGW.s 			page 23


 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccPHcnGW.s 			page 24


 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
ARM GAS  /tmp/ccPHcnGW.s 			page 25


 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
ARM GAS  /tmp/ccPHcnGW.s 			page 26


 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccPHcnGW.s 			page 27


 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 199              		.loc 2 981 31 view .LVU55
 200              	.LBB169:
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 201              		.loc 2 983 3 view .LVU56
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 202              		.loc 2 988 4 view .LVU57
 203 00c2 4FF08072 		mov	r2, #16777216
 204              		.syntax unified
 205              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 206 00c6 92FAA2F2 		rbit r2, r2
 207              	@ 0 "" 2
 208              	.LVL17:
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
ARM GAS  /tmp/ccPHcnGW.s 			page 28


 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 209              		.loc 2 1001 3 view .LVU58
 210              		.loc 2 1001 3 is_stmt 0 view .LVU59
 211              		.thumb
 212              		.syntax unified
 213              	.LBE169:
 214              	.LBE168:
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 215              		.loc 1 295 3 view .LVU60
 216 00ca B2FA82F2 		clz	r2, r2
 217 00ce 084B     		ldr	r3, .L18+20
 218 00d0 1344     		add	r3, r3, r2
 219 00d2 9B00     		lsls	r3, r3, #2
 220 00d4 0122     		movs	r2, #1
 221 00d6 1A60     		str	r2, [r3]
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 222              		.loc 1 297 3 is_stmt 1 view .LVU61
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 223              		.loc 1 297 10 is_stmt 0 view .LVU62
 224 00d8 A6E7     		b	.L3
 225              	.L19:
 226 00da 00BF     		.align	2
 227              	.L18:
 228 00dc 00100240 		.word	1073876992
 229 00e0 0CC0FFF8 		.word	-117456884
 230 00e4 00000000 		.word	SystemCoreClock
 231 00e8 00127A00 		.word	8000000
 232 00ec 00000000 		.word	uwTickPrio
 233 00f0 20819010 		.word	277905696
 234              		.cfi_endproc
 235              	.LFE130:
 237              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 238              		.align	1
 239              		.global	HAL_RCC_OscConfig
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 244              	HAL_RCC_OscConfig:
 245              	.LVL18:
 246              	.LFB131:
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
ARM GAS  /tmp/ccPHcnGW.s 			page 29


 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 247              		.loc 1 315 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 8
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 251              		.loc 1 316 3 view .LVU64
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t pll_config;
 252              		.loc 1 317 3 view .LVU65
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t pll_config2;
 253              		.loc 1 319 3 view .LVU66
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 254              		.loc 1 323 3 view .LVU67
 255              		.loc 1 323 5 is_stmt 0 view .LVU68
 256 0000 0028     		cmp	r0, #0
 257 0002 00F00883 		beq	.L94
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 258              		.loc 1 315 1 view .LVU69
 259 0006 70B5     		push	{r4, r5, r6, lr}
 260              		.cfi_def_cfa_offset 16
 261              		.cfi_offset 4, -16
 262              		.cfi_offset 5, -12
 263              		.cfi_offset 6, -8
 264              		.cfi_offset 14, -4
 265 0008 82B0     		sub	sp, sp, #8
 266              		.cfi_def_cfa_offset 24
 267 000a 0446     		mov	r4, r0
 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 268              		.loc 1 329 3 is_stmt 1 view .LVU70
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 269              		.loc 1 332 3 view .LVU71
 270              		.loc 1 332 25 is_stmt 0 view .LVU72
 271 000c 0368     		ldr	r3, [r0]
 272              		.loc 1 332 5 view .LVU73
 273 000e 13F0010F 		tst	r3, #1
 274 0012 3DD0     		beq	.L22
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 275              		.loc 1 335 5 is_stmt 1 view .LVU74
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccPHcnGW.s 			page 30


 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 276              		.loc 1 338 5 view .LVU75
 277              		.loc 1 338 9 is_stmt 0 view .LVU76
 278 0014 B24B     		ldr	r3, .L135
 279 0016 5B68     		ldr	r3, [r3, #4]
 280 0018 03F00C03 		and	r3, r3, #12
 281              		.loc 1 338 7 view .LVU77
 282 001c 042B     		cmp	r3, #4
 283 001e 20D0     		beq	.L23
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 284              		.loc 1 339 13 view .LVU78
 285 0020 AF4B     		ldr	r3, .L135
 286 0022 5B68     		ldr	r3, [r3, #4]
 287 0024 03F00C03 		and	r3, r3, #12
 288              		.loc 1 339 8 view .LVU79
 289 0028 082B     		cmp	r3, #8
 290 002a 13D0     		beq	.L119
 291              	.L24:
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 292              		.loc 1 349 7 is_stmt 1 view .LVU80
 293              		.loc 1 349 7 view .LVU81
 294 002c 6368     		ldr	r3, [r4, #4]
 295 002e B3F5803F 		cmp	r3, #65536
 296 0032 6AD0     		beq	.L120
 297              		.loc 1 349 7 discriminator 2 view .LVU82
 298 0034 002B     		cmp	r3, #0
 299 0036 40F08D80 		bne	.L29
 300              		.loc 1 349 7 discriminator 4 view .LVU83
 301 003a 03F18043 		add	r3, r3, #1073741824
 302 003e 03F50433 		add	r3, r3, #135168
 303 0042 1A68     		ldr	r2, [r3]
 304 0044 22F48032 		bic	r2, r2, #65536
 305 0048 1A60     		str	r2, [r3]
 306              		.loc 1 349 7 discriminator 4 view .LVU84
 307 004a 1A68     		ldr	r2, [r3]
 308 004c 22F48022 		bic	r2, r2, #262144
 309 0050 1A60     		str	r2, [r3]
 310 0052 5FE0     		b	.L28
 311              	.L119:
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 312              		.loc 1 339 82 is_stmt 0 discriminator 1 view .LVU85
 313 0054 A24B     		ldr	r3, .L135
 314 0056 5B68     		ldr	r3, [r3, #4]
 315 0058 03F4C033 		and	r3, r3, #98304
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 316              		.loc 1 339 78 discriminator 1 view .LVU86
 317 005c B3F5803F 		cmp	r3, #65536
ARM GAS  /tmp/ccPHcnGW.s 			page 31


 318 0060 E4D1     		bne	.L24
 319              	.L23:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 320              		.loc 1 341 7 is_stmt 1 view .LVU87
 321              	.LVL19:
 322              	.LBB170:
 323              	.LBI170:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 324              		.loc 2 981 31 view .LVU88
 325              	.LBB171:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326              		.loc 2 983 3 view .LVU89
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 327              		.loc 2 988 4 view .LVU90
 328 0062 4FF40033 		mov	r3, #131072
 329              		.syntax unified
 330              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 331 0066 93FAA3F3 		rbit r3, r3
 332              	@ 0 "" 2
 333              		.loc 2 1001 3 view .LVU91
 334              	.LVL20:
 335              		.loc 2 1001 3 is_stmt 0 view .LVU92
 336              		.thumb
 337              		.syntax unified
 338              	.LBE171:
 339              	.LBE170:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 340              		.loc 1 341 11 view .LVU93
 341 006a 9D4B     		ldr	r3, .L135
 342 006c 1968     		ldr	r1, [r3]
 343              	.LVL21:
 344              	.LBB172:
 345              	.LBI172:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346              		.loc 2 981 31 is_stmt 1 view .LVU94
 347              	.LBB173:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348              		.loc 2 983 3 view .LVU95
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 349              		.loc 2 988 4 view .LVU96
 350 006e 4FF40033 		mov	r3, #131072
 351              		.syntax unified
 352              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 353 0072 93FAA3F3 		rbit r3, r3
 354              	@ 0 "" 2
 355              	.LVL22:
 356              		.loc 2 1001 3 view .LVU97
 357              		.loc 2 1001 3 is_stmt 0 view .LVU98
 358              		.thumb
 359              		.syntax unified
 360              	.LBE173:
 361              	.LBE172:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 362              		.loc 1 341 11 view .LVU99
 363 0076 B3FA83F3 		clz	r3, r3
 364 007a 03F01F03 		and	r3, r3, #31
 365 007e 0122     		movs	r2, #1
ARM GAS  /tmp/ccPHcnGW.s 			page 32


 366 0080 02FA03F3 		lsl	r3, r2, r3
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 367              		.loc 1 341 9 view .LVU100
 368 0084 0B42     		tst	r3, r1
 369 0086 03D0     		beq	.L22
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 370              		.loc 1 341 78 discriminator 13 view .LVU101
 371 0088 6368     		ldr	r3, [r4, #4]
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 372              		.loc 1 341 57 discriminator 13 view .LVU102
 373 008a 002B     		cmp	r3, #0
 374 008c 00F0C582 		beq	.L121
 375              	.LVL23:
 376              	.L22:
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 377              		.loc 1 388 3 is_stmt 1 view .LVU103
 378              		.loc 1 388 25 is_stmt 0 view .LVU104
 379 0090 2368     		ldr	r3, [r4]
 380              		.loc 1 388 5 view .LVU105
ARM GAS  /tmp/ccPHcnGW.s 			page 33


 381 0092 13F0020F 		tst	r3, #2
 382 0096 00F0BF80 		beq	.L40
 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 383              		.loc 1 391 5 is_stmt 1 view .LVU106
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 384              		.loc 1 392 5 view .LVU107
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 385              		.loc 1 395 5 view .LVU108
 386              		.loc 1 395 9 is_stmt 0 view .LVU109
 387 009a 914B     		ldr	r3, .L135
 388 009c 5B68     		ldr	r3, [r3, #4]
 389              		.loc 1 395 7 view .LVU110
 390 009e 13F00C0F 		tst	r3, #12
 391 00a2 00F09780 		beq	.L41
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 392              		.loc 1 396 13 view .LVU111
 393 00a6 8E4B     		ldr	r3, .L135
 394 00a8 5B68     		ldr	r3, [r3, #4]
 395 00aa 03F00C03 		and	r3, r3, #12
 396              		.loc 1 396 8 view .LVU112
 397 00ae 082B     		cmp	r3, #8
 398 00b0 00F08880 		beq	.L122
 399              	.L42:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 400              		.loc 1 413 7 is_stmt 1 view .LVU113
 401              		.loc 1 413 27 is_stmt 0 view .LVU114
 402 00b4 E368     		ldr	r3, [r4, #12]
 403              		.loc 1 413 9 view .LVU115
 404 00b6 002B     		cmp	r3, #0
 405 00b8 00F0EB80 		beq	.L46
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 406              		.loc 1 416 9 is_stmt 1 view .LVU116
 407              	.LVL24:
 408              	.LBB174:
 409              	.LBI174:
ARM GAS  /tmp/ccPHcnGW.s 			page 34


 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 410              		.loc 2 981 31 view .LVU117
 411              	.LBB175:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 412              		.loc 2 983 3 view .LVU118
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 413              		.loc 2 988 4 view .LVU119
 414 00bc 0122     		movs	r2, #1
 415              		.syntax unified
 416              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 417 00be 92FAA2F3 		rbit r3, r2
 418              	@ 0 "" 2
 419              	.LVL25:
 420              		.loc 2 1001 3 view .LVU120
 421              		.loc 2 1001 3 is_stmt 0 view .LVU121
 422              		.thumb
 423              		.syntax unified
 424              	.LBE175:
 425              	.LBE174:
 426              		.loc 1 416 9 view .LVU122
 427 00c2 B3FA83F3 		clz	r3, r3
 428 00c6 03F18453 		add	r3, r3, #276824064
 429 00ca 03F58413 		add	r3, r3, #1081344
 430 00ce 9B00     		lsls	r3, r3, #2
 431 00d0 1A60     		str	r2, [r3]
 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 432              		.loc 1 419 9 is_stmt 1 view .LVU123
 433              		.loc 1 419 21 is_stmt 0 view .LVU124
 434 00d2 FFF7FEFF 		bl	HAL_GetTick
 435              	.LVL26:
 436 00d6 0546     		mov	r5, r0
 437              	.LVL27:
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 438              		.loc 1 422 9 is_stmt 1 view .LVU125
 439              	.L47:
 440              		.loc 1 422 51 view .LVU126
 441              	.LBB176:
 442              	.LBI176:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 443              		.loc 2 981 31 view .LVU127
 444              	.LBB177:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445              		.loc 2 983 3 view .LVU128
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 446              		.loc 2 988 4 view .LVU129
 447 00d8 0223     		movs	r3, #2
 448              		.syntax unified
 449              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 450 00da 93FAA3F3 		rbit r3, r3
 451              	@ 0 "" 2
 452              		.loc 2 1001 3 view .LVU130
 453              	.LVL28:
 454              		.loc 2 1001 3 is_stmt 0 view .LVU131
ARM GAS  /tmp/ccPHcnGW.s 			page 35


 455              		.thumb
 456              		.syntax unified
 457              	.LBE177:
 458              	.LBE176:
 459              		.loc 1 422 15 view .LVU132
 460 00de 804B     		ldr	r3, .L135
 461 00e0 1968     		ldr	r1, [r3]
 462              	.LVL29:
 463              	.LBB178:
 464              	.LBI178:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 465              		.loc 2 981 31 is_stmt 1 view .LVU133
 466              	.LBB179:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 467              		.loc 2 983 3 view .LVU134
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 468              		.loc 2 988 4 view .LVU135
 469 00e2 0223     		movs	r3, #2
 470              		.syntax unified
 471              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 472 00e4 93FAA3F3 		rbit r3, r3
 473              	@ 0 "" 2
 474              	.LVL30:
 475              		.loc 2 1001 3 view .LVU136
 476              		.loc 2 1001 3 is_stmt 0 view .LVU137
 477              		.thumb
 478              		.syntax unified
 479              	.LBE179:
 480              	.LBE178:
 481              		.loc 1 422 15 view .LVU138
 482 00e8 B3FA83F3 		clz	r3, r3
 483 00ec 03F01F03 		and	r3, r3, #31
 484 00f0 0122     		movs	r2, #1
 485 00f2 02FA03F3 		lsl	r3, r2, r3
 486              		.loc 1 422 51 view .LVU139
 487 00f6 0B42     		tst	r3, r1
 488 00f8 40F0BD80 		bne	.L123
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 489              		.loc 1 424 11 is_stmt 1 view .LVU140
 490              		.loc 1 424 15 is_stmt 0 view .LVU141
 491 00fc FFF7FEFF 		bl	HAL_GetTick
 492              	.LVL31:
 493              		.loc 1 424 29 view .LVU142
 494 0100 401B     		subs	r0, r0, r5
 495              		.loc 1 424 13 view .LVU143
 496 0102 0228     		cmp	r0, #2
 497 0104 E8D9     		bls	.L47
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 498              		.loc 1 426 20 view .LVU144
 499 0106 0320     		movs	r0, #3
 500 0108 90E2     		b	.L21
 501              	.LVL32:
 502              	.L120:
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 503              		.loc 1 349 7 is_stmt 1 discriminator 1 view .LVU145
ARM GAS  /tmp/ccPHcnGW.s 			page 36


 504 010a 754A     		ldr	r2, .L135
 505 010c 1368     		ldr	r3, [r2]
 506 010e 43F48033 		orr	r3, r3, #65536
 507 0112 1360     		str	r3, [r2]
 508              	.L28:
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 509              		.loc 1 349 7 discriminator 10 view .LVU146
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 510              		.loc 1 357 7 discriminator 10 view .LVU147
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 511              		.loc 1 357 27 is_stmt 0 discriminator 10 view .LVU148
 512 0114 6368     		ldr	r3, [r4, #4]
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 513              		.loc 1 357 9 discriminator 10 view .LVU149
 514 0116 002B     		cmp	r3, #0
 515 0118 36D0     		beq	.L31
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 516              		.loc 1 360 9 is_stmt 1 view .LVU150
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 517              		.loc 1 360 21 is_stmt 0 view .LVU151
 518 011a FFF7FEFF 		bl	HAL_GetTick
 519              	.LVL33:
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 520              		.loc 1 360 21 view .LVU152
 521 011e 0546     		mov	r5, r0
 522              	.LVL34:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 523              		.loc 1 363 9 is_stmt 1 view .LVU153
 524              	.L32:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 525              		.loc 1 363 51 view .LVU154
 526              	.LBB180:
 527              	.LBI180:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528              		.loc 2 981 31 view .LVU155
 529              	.LBB181:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530              		.loc 2 983 3 view .LVU156
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 531              		.loc 2 988 4 view .LVU157
 532 0120 4FF40033 		mov	r3, #131072
 533              		.syntax unified
 534              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 535 0124 93FAA3F3 		rbit r3, r3
 536              	@ 0 "" 2
 537              		.loc 2 1001 3 view .LVU158
 538              	.LVL35:
 539              		.loc 2 1001 3 is_stmt 0 view .LVU159
 540              		.thumb
 541              		.syntax unified
 542              	.LBE181:
 543              	.LBE180:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 544              		.loc 1 363 15 view .LVU160
 545 0128 6D4B     		ldr	r3, .L135
 546 012a 1968     		ldr	r1, [r3]
 547              	.LVL36:
ARM GAS  /tmp/ccPHcnGW.s 			page 37


 548              	.LBB182:
 549              	.LBI182:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 550              		.loc 2 981 31 is_stmt 1 view .LVU161
 551              	.LBB183:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552              		.loc 2 983 3 view .LVU162
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 553              		.loc 2 988 4 view .LVU163
 554 012c 4FF40033 		mov	r3, #131072
 555              		.syntax unified
 556              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 557 0130 93FAA3F3 		rbit r3, r3
 558              	@ 0 "" 2
 559              	.LVL37:
 560              		.loc 2 1001 3 view .LVU164
 561              		.loc 2 1001 3 is_stmt 0 view .LVU165
 562              		.thumb
 563              		.syntax unified
 564              	.LBE183:
 565              	.LBE182:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 566              		.loc 1 363 15 view .LVU166
 567 0134 B3FA83F3 		clz	r3, r3
 568 0138 03F01F03 		and	r3, r3, #31
 569 013c 0122     		movs	r2, #1
 570 013e 02FA03F3 		lsl	r3, r2, r3
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 571              		.loc 1 363 51 view .LVU167
 572 0142 0B42     		tst	r3, r1
 573 0144 A4D1     		bne	.L22
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 574              		.loc 1 365 11 is_stmt 1 view .LVU168
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 575              		.loc 1 365 15 is_stmt 0 view .LVU169
 576 0146 FFF7FEFF 		bl	HAL_GetTick
 577              	.LVL38:
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 578              		.loc 1 365 29 view .LVU170
 579 014a 401B     		subs	r0, r0, r5
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 580              		.loc 1 365 13 view .LVU171
 581 014c 6428     		cmp	r0, #100
 582 014e E7D9     		bls	.L32
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 583              		.loc 1 367 20 view .LVU172
 584 0150 0320     		movs	r0, #3
 585 0152 6BE2     		b	.L21
 586              	.LVL39:
 587              	.L29:
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 588              		.loc 1 349 7 is_stmt 1 discriminator 5 view .LVU173
 589 0154 B3F5A02F 		cmp	r3, #327680
 590 0158 09D0     		beq	.L124
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 591              		.loc 1 349 7 discriminator 8 view .LVU174
 592 015a 614B     		ldr	r3, .L135
ARM GAS  /tmp/ccPHcnGW.s 			page 38


 593 015c 1A68     		ldr	r2, [r3]
 594 015e 22F48032 		bic	r2, r2, #65536
 595 0162 1A60     		str	r2, [r3]
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 596              		.loc 1 349 7 discriminator 8 view .LVU175
 597 0164 1A68     		ldr	r2, [r3]
 598 0166 22F48022 		bic	r2, r2, #262144
 599 016a 1A60     		str	r2, [r3]
 600 016c D2E7     		b	.L28
 601              	.L124:
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 602              		.loc 1 349 7 discriminator 7 view .LVU176
 603 016e 03F18043 		add	r3, r3, #1073741824
 604 0172 A3F53C33 		sub	r3, r3, #192512
 605 0176 1A68     		ldr	r2, [r3]
 606 0178 42F48022 		orr	r2, r2, #262144
 607 017c 1A60     		str	r2, [r3]
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 608              		.loc 1 349 7 discriminator 7 view .LVU177
 609 017e 1A68     		ldr	r2, [r3]
 610 0180 42F48032 		orr	r2, r2, #65536
 611 0184 1A60     		str	r2, [r3]
 612 0186 C5E7     		b	.L28
 613              	.L31:
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 614              		.loc 1 374 9 view .LVU178
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 615              		.loc 1 374 21 is_stmt 0 view .LVU179
 616 0188 FFF7FEFF 		bl	HAL_GetTick
 617              	.LVL40:
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 618              		.loc 1 374 21 view .LVU180
 619 018c 0546     		mov	r5, r0
 620              	.LVL41:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 621              		.loc 1 377 9 is_stmt 1 view .LVU181
 622              	.L36:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 623              		.loc 1 377 51 view .LVU182
 624              	.LBB184:
 625              	.LBI184:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 626              		.loc 2 981 31 view .LVU183
 627              	.LBB185:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628              		.loc 2 983 3 view .LVU184
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 629              		.loc 2 988 4 view .LVU185
 630 018e 4FF40033 		mov	r3, #131072
 631              		.syntax unified
 632              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 633 0192 93FAA3F3 		rbit r3, r3
 634              	@ 0 "" 2
 635              		.loc 2 1001 3 view .LVU186
 636              	.LVL42:
 637              		.loc 2 1001 3 is_stmt 0 view .LVU187
 638              		.thumb
ARM GAS  /tmp/ccPHcnGW.s 			page 39


 639              		.syntax unified
 640              	.LBE185:
 641              	.LBE184:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 642              		.loc 1 377 15 view .LVU188
 643 0196 524B     		ldr	r3, .L135
 644 0198 1968     		ldr	r1, [r3]
 645              	.LVL43:
 646              	.LBB186:
 647              	.LBI186:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 648              		.loc 2 981 31 is_stmt 1 view .LVU189
 649              	.LBB187:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650              		.loc 2 983 3 view .LVU190
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 651              		.loc 2 988 4 view .LVU191
 652 019a 4FF40033 		mov	r3, #131072
 653              		.syntax unified
 654              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 655 019e 93FAA3F3 		rbit r3, r3
 656              	@ 0 "" 2
 657              	.LVL44:
 658              		.loc 2 1001 3 view .LVU192
 659              		.loc 2 1001 3 is_stmt 0 view .LVU193
 660              		.thumb
 661              		.syntax unified
 662              	.LBE187:
 663              	.LBE186:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 664              		.loc 1 377 15 view .LVU194
 665 01a2 B3FA83F3 		clz	r3, r3
 666 01a6 03F01F03 		and	r3, r3, #31
 667 01aa 0122     		movs	r2, #1
 668 01ac 02FA03F3 		lsl	r3, r2, r3
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 669              		.loc 1 377 51 view .LVU195
 670 01b0 0B42     		tst	r3, r1
 671 01b2 3FF46DAF 		beq	.L22
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 672              		.loc 1 379 12 is_stmt 1 view .LVU196
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 673              		.loc 1 379 16 is_stmt 0 view .LVU197
 674 01b6 FFF7FEFF 		bl	HAL_GetTick
 675              	.LVL45:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 676              		.loc 1 379 30 view .LVU198
 677 01ba 401B     		subs	r0, r0, r5
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 678              		.loc 1 379 14 view .LVU199
 679 01bc 6428     		cmp	r0, #100
 680 01be E6D9     		bls	.L36
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 681              		.loc 1 381 20 view .LVU200
 682 01c0 0320     		movs	r0, #3
 683 01c2 33E2     		b	.L21
 684              	.LVL46:
ARM GAS  /tmp/ccPHcnGW.s 			page 40


 685              	.L122:
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 686              		.loc 1 396 82 discriminator 1 view .LVU201
 687 01c4 464B     		ldr	r3, .L135
 688 01c6 5B68     		ldr	r3, [r3, #4]
 689 01c8 03F4C033 		and	r3, r3, #98304
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 690              		.loc 1 396 78 discriminator 1 view .LVU202
 691 01cc B3F5004F 		cmp	r3, #32768
 692 01d0 7FF470AF 		bne	.L42
 693              	.L41:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 694              		.loc 1 399 7 is_stmt 1 view .LVU203
 695              	.LVL47:
 696              	.LBB188:
 697              	.LBI188:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 698              		.loc 2 981 31 view .LVU204
 699              	.LBB189:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700              		.loc 2 983 3 view .LVU205
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 701              		.loc 2 988 4 view .LVU206
 702 01d4 0223     		movs	r3, #2
 703              		.syntax unified
 704              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 705 01d6 93FAA3F3 		rbit r3, r3
 706              	@ 0 "" 2
 707              		.loc 2 1001 3 view .LVU207
 708              	.LVL48:
 709              		.loc 2 1001 3 is_stmt 0 view .LVU208
 710              		.thumb
 711              		.syntax unified
 712              	.LBE189:
 713              	.LBE188:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 714              		.loc 1 399 11 view .LVU209
 715 01da 414B     		ldr	r3, .L135
 716 01dc 1968     		ldr	r1, [r3]
 717              	.LVL49:
 718              	.LBB190:
 719              	.LBI190:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 720              		.loc 2 981 31 is_stmt 1 view .LVU210
 721              	.LBB191:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722              		.loc 2 983 3 view .LVU211
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 723              		.loc 2 988 4 view .LVU212
 724 01de 0223     		movs	r3, #2
 725              		.syntax unified
 726              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 727 01e0 93FAA3F3 		rbit r3, r3
 728              	@ 0 "" 2
 729              	.LVL50:
 730              		.loc 2 1001 3 view .LVU213
 731              		.loc 2 1001 3 is_stmt 0 view .LVU214
ARM GAS  /tmp/ccPHcnGW.s 			page 41


 732              		.thumb
 733              		.syntax unified
 734              	.LBE191:
 735              	.LBE190:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 736              		.loc 1 399 11 view .LVU215
 737 01e4 B3FA83F3 		clz	r3, r3
 738 01e8 03F01F03 		and	r3, r3, #31
 739 01ec 0122     		movs	r2, #1
 740 01ee 02FA03F3 		lsl	r3, r2, r3
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 741              		.loc 1 399 9 view .LVU216
 742 01f2 0B42     		tst	r3, r1
 743 01f4 03D0     		beq	.L45
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 744              		.loc 1 399 78 discriminator 13 view .LVU217
 745 01f6 E368     		ldr	r3, [r4, #12]
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 746              		.loc 1 399 57 discriminator 13 view .LVU218
 747 01f8 9342     		cmp	r3, r2
 748 01fa 40F01082 		bne	.L98
 749              	.L45:
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 750              		.loc 1 407 9 is_stmt 1 view .LVU219
 751 01fe 3848     		ldr	r0, .L135
 752 0200 0368     		ldr	r3, [r0]
 753 0202 23F0F803 		bic	r3, r3, #248
 754 0206 2169     		ldr	r1, [r4, #16]
 755              	.LVL51:
 756              	.LBB192:
 757              	.LBI192:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 758              		.loc 2 981 31 view .LVU220
 759              	.LBB193:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760              		.loc 2 983 3 view .LVU221
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 761              		.loc 2 988 4 view .LVU222
 762 0208 F822     		movs	r2, #248
 763              		.syntax unified
 764              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 765 020a 92FAA2F2 		rbit r2, r2
 766              	@ 0 "" 2
 767              	.LVL52:
 768              		.loc 2 1001 3 view .LVU223
 769              		.loc 2 1001 3 is_stmt 0 view .LVU224
 770              		.thumb
 771              		.syntax unified
 772              	.LBE193:
 773              	.LBE192:
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 774              		.loc 1 407 9 view .LVU225
 775 020e B2FA82F2 		clz	r2, r2
 776 0212 9140     		lsls	r1, r1, r2
 777 0214 0B43     		orrs	r3, r3, r1
 778 0216 0360     		str	r3, [r0]
 779              	.L40:
ARM GAS  /tmp/ccPHcnGW.s 			page 42


 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 780              		.loc 1 453 3 is_stmt 1 view .LVU226
 781              		.loc 1 453 25 is_stmt 0 view .LVU227
 782 0218 2368     		ldr	r3, [r4]
 783              		.loc 1 453 5 view .LVU228
 784 021a 13F0080F 		tst	r3, #8
 785 021e 00F08B80 		beq	.L55
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 786              		.loc 1 456 5 is_stmt 1 view .LVU229
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 787              		.loc 1 459 5 view .LVU230
 788              		.loc 1 459 25 is_stmt 0 view .LVU231
 789 0222 6369     		ldr	r3, [r4, #20]
 790              		.loc 1 459 7 view .LVU232
 791 0224 002B     		cmp	r3, #0
 792 0226 5FD0     		beq	.L56
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 793              		.loc 1 462 7 is_stmt 1 view .LVU233
 794              	.LVL53:
 795              	.LBB194:
 796              	.LBI194:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 797              		.loc 2 981 31 view .LVU234
 798              	.LBB195:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccPHcnGW.s 			page 43


 799              		.loc 2 983 3 view .LVU235
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 800              		.loc 2 988 4 view .LVU236
 801 0228 0121     		movs	r1, #1
 802              		.syntax unified
 803              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 804 022a 91FAA1F2 		rbit r2, r1
 805              	@ 0 "" 2
 806              	.LVL54:
 807              		.loc 2 1001 3 view .LVU237
 808              		.loc 2 1001 3 is_stmt 0 view .LVU238
 809              		.thumb
 810              		.syntax unified
 811              	.LBE195:
 812              	.LBE194:
 813              		.loc 1 462 7 view .LVU239
 814 022e B2FA82F2 		clz	r2, r2
 815 0232 2C4B     		ldr	r3, .L135+4
 816 0234 1344     		add	r3, r3, r2
 817 0236 9B00     		lsls	r3, r3, #2
 818 0238 1960     		str	r1, [r3]
 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 819              		.loc 1 465 7 is_stmt 1 view .LVU240
 820              		.loc 1 465 19 is_stmt 0 view .LVU241
 821 023a FFF7FEFF 		bl	HAL_GetTick
 822              	.LVL55:
 823 023e 0546     		mov	r5, r0
 824              	.LVL56:
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 825              		.loc 1 468 7 is_stmt 1 view .LVU242
 826              	.L57:
 827              		.loc 1 468 49 view .LVU243
 828              	.LBB196:
 829              	.LBI196:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 830              		.loc 2 981 31 view .LVU244
 831              	.LBB197:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832              		.loc 2 983 3 view .LVU245
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 833              		.loc 2 988 4 view .LVU246
 834 0240 0223     		movs	r3, #2
 835              		.syntax unified
 836              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 837 0242 93FAA3F2 		rbit r2, r3
 838              	@ 0 "" 2
 839              	.LVL57:
 840              		.loc 2 1001 3 view .LVU247
 841              		.loc 2 1001 3 is_stmt 0 view .LVU248
 842              		.thumb
 843              		.syntax unified
 844              	.LBE197:
 845              	.LBE196:
ARM GAS  /tmp/ccPHcnGW.s 			page 44


 846              	.LBB198:
 847              	.LBI198:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 848              		.loc 2 981 31 is_stmt 1 view .LVU249
 849              	.LBB199:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 850              		.loc 2 983 3 view .LVU250
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 851              		.loc 2 988 4 view .LVU251
 852              		.syntax unified
 853              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 854 0246 93FAA3F2 		rbit r2, r3
 855              	@ 0 "" 2
 856              	.LVL58:
 857              		.loc 2 1001 3 view .LVU252
 858              		.loc 2 1001 3 is_stmt 0 view .LVU253
 859              		.thumb
 860              		.syntax unified
 861              	.LBE199:
 862              	.LBE198:
 863              	.LBB200:
 864              	.LBI200:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 865              		.loc 2 981 31 is_stmt 1 view .LVU254
 866              	.LBB201:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867              		.loc 2 983 3 view .LVU255
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 868              		.loc 2 988 4 view .LVU256
 869              		.syntax unified
 870              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 871 024a 93FAA3F2 		rbit r2, r3
 872              	@ 0 "" 2
 873              	.LVL59:
 874              		.loc 2 1001 3 view .LVU257
 875              		.loc 2 1001 3 is_stmt 0 view .LVU258
 876              		.thumb
 877              		.syntax unified
 878              	.LBE201:
 879              	.LBE200:
 880              		.loc 1 468 13 view .LVU259
 881 024e 244A     		ldr	r2, .L135
 882 0250 516A     		ldr	r1, [r2, #36]
 883              	.LVL60:
 884              	.LBB202:
 885              	.LBI202:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 886              		.loc 2 981 31 is_stmt 1 view .LVU260
 887              	.LBB203:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 888              		.loc 2 983 3 view .LVU261
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 889              		.loc 2 988 4 view .LVU262
 890              		.syntax unified
 891              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 892 0252 93FAA3F3 		rbit r3, r3
 893              	@ 0 "" 2
ARM GAS  /tmp/ccPHcnGW.s 			page 45


 894              	.LVL61:
 895              		.loc 2 1001 3 view .LVU263
 896              		.loc 2 1001 3 is_stmt 0 view .LVU264
 897              		.thumb
 898              		.syntax unified
 899              	.LBE203:
 900              	.LBE202:
 901              		.loc 1 468 13 view .LVU265
 902 0256 B3FA83F3 		clz	r3, r3
 903 025a 03F01F03 		and	r3, r3, #31
 904 025e 0122     		movs	r2, #1
 905 0260 02FA03F3 		lsl	r3, r2, r3
 906              		.loc 1 468 49 view .LVU266
 907 0264 0B42     		tst	r3, r1
 908 0266 67D1     		bne	.L55
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 909              		.loc 1 470 9 is_stmt 1 view .LVU267
 910              		.loc 1 470 13 is_stmt 0 view .LVU268
 911 0268 FFF7FEFF 		bl	HAL_GetTick
 912              	.LVL62:
 913              		.loc 1 470 27 view .LVU269
 914 026c 401B     		subs	r0, r0, r5
 915              		.loc 1 470 11 view .LVU270
 916 026e 0228     		cmp	r0, #2
 917 0270 E6D9     		bls	.L57
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 918              		.loc 1 472 18 view .LVU271
 919 0272 0320     		movs	r0, #3
 920 0274 DAE1     		b	.L21
 921              	.L123:
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 922              		.loc 1 431 9 is_stmt 1 view .LVU272
 923 0276 1A48     		ldr	r0, .L135
 924 0278 0368     		ldr	r3, [r0]
 925 027a 23F0F803 		bic	r3, r3, #248
 926 027e 2169     		ldr	r1, [r4, #16]
 927              	.LVL63:
 928              	.LBB204:
 929              	.LBI204:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 930              		.loc 2 981 31 view .LVU273
 931              	.LBB205:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932              		.loc 2 983 3 view .LVU274
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 933              		.loc 2 988 4 view .LVU275
 934 0280 F822     		movs	r2, #248
 935              		.syntax unified
 936              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 937 0282 92FAA2F2 		rbit r2, r2
 938              	@ 0 "" 2
 939              	.LVL64:
 940              		.loc 2 1001 3 view .LVU276
 941              		.loc 2 1001 3 is_stmt 0 view .LVU277
 942              		.thumb
ARM GAS  /tmp/ccPHcnGW.s 			page 46


 943              		.syntax unified
 944              	.LBE205:
 945              	.LBE204:
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 946              		.loc 1 431 9 view .LVU278
 947 0286 B2FA82F2 		clz	r2, r2
 948 028a 9140     		lsls	r1, r1, r2
 949 028c 0B43     		orrs	r3, r3, r1
 950 028e 0360     		str	r3, [r0]
 951 0290 C2E7     		b	.L40
 952              	.LVL65:
 953              	.L46:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 954              		.loc 1 436 9 is_stmt 1 view .LVU279
 955              	.LBB206:
 956              	.LBI206:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 957              		.loc 2 981 31 view .LVU280
 958              	.LBB207:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 959              		.loc 2 983 3 view .LVU281
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 960              		.loc 2 988 4 view .LVU282
 961 0292 0123     		movs	r3, #1
 962              		.syntax unified
 963              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 964 0294 93FAA3F3 		rbit r3, r3
 965              	@ 0 "" 2
 966              	.LVL66:
 967              		.loc 2 1001 3 view .LVU283
 968              		.loc 2 1001 3 is_stmt 0 view .LVU284
 969              		.thumb
 970              		.syntax unified
 971              	.LBE207:
 972              	.LBE206:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 973              		.loc 1 436 9 view .LVU285
 974 0298 B3FA83F3 		clz	r3, r3
 975 029c 03F18453 		add	r3, r3, #276824064
 976 02a0 03F58413 		add	r3, r3, #1081344
 977 02a4 9B00     		lsls	r3, r3, #2
 978 02a6 0022     		movs	r2, #0
 979 02a8 1A60     		str	r2, [r3]
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 980              		.loc 1 439 9 is_stmt 1 view .LVU286
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 981              		.loc 1 439 21 is_stmt 0 view .LVU287
 982 02aa FFF7FEFF 		bl	HAL_GetTick
 983              	.LVL67:
 984 02ae 0546     		mov	r5, r0
 985              	.LVL68:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 986              		.loc 1 442 9 is_stmt 1 view .LVU288
 987              	.L51:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 988              		.loc 1 442 51 view .LVU289
 989              	.LBB208:
ARM GAS  /tmp/ccPHcnGW.s 			page 47


 990              	.LBI208:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 991              		.loc 2 981 31 view .LVU290
 992              	.LBB209:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 993              		.loc 2 983 3 view .LVU291
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 994              		.loc 2 988 4 view .LVU292
 995 02b0 0223     		movs	r3, #2
 996              		.syntax unified
 997              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 998 02b2 93FAA3F3 		rbit r3, r3
 999              	@ 0 "" 2
 1000              		.loc 2 1001 3 view .LVU293
 1001              	.LVL69:
 1002              		.loc 2 1001 3 is_stmt 0 view .LVU294
 1003              		.thumb
 1004              		.syntax unified
 1005              	.LBE209:
 1006              	.LBE208:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1007              		.loc 1 442 15 view .LVU295
 1008 02b6 0A4B     		ldr	r3, .L135
 1009 02b8 1968     		ldr	r1, [r3]
 1010              	.LVL70:
 1011              	.LBB210:
 1012              	.LBI210:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1013              		.loc 2 981 31 is_stmt 1 view .LVU296
 1014              	.LBB211:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1015              		.loc 2 983 3 view .LVU297
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1016              		.loc 2 988 4 view .LVU298
 1017 02ba 0223     		movs	r3, #2
 1018              		.syntax unified
 1019              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1020 02bc 93FAA3F3 		rbit r3, r3
 1021              	@ 0 "" 2
 1022              	.LVL71:
 1023              		.loc 2 1001 3 view .LVU299
 1024              		.loc 2 1001 3 is_stmt 0 view .LVU300
 1025              		.thumb
 1026              		.syntax unified
 1027              	.LBE211:
 1028              	.LBE210:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1029              		.loc 1 442 15 view .LVU301
 1030 02c0 B3FA83F3 		clz	r3, r3
 1031 02c4 03F01F03 		and	r3, r3, #31
 1032 02c8 0122     		movs	r2, #1
 1033 02ca 02FA03F3 		lsl	r3, r2, r3
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1034              		.loc 1 442 51 view .LVU302
 1035 02ce 0B42     		tst	r3, r1
 1036 02d0 A2D0     		beq	.L40
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
ARM GAS  /tmp/ccPHcnGW.s 			page 48


 1037              		.loc 1 444 11 is_stmt 1 view .LVU303
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1038              		.loc 1 444 15 is_stmt 0 view .LVU304
 1039 02d2 FFF7FEFF 		bl	HAL_GetTick
 1040              	.LVL72:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1041              		.loc 1 444 29 view .LVU305
 1042 02d6 401B     		subs	r0, r0, r5
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1043              		.loc 1 444 13 view .LVU306
 1044 02d8 0228     		cmp	r0, #2
 1045 02da E9D9     		bls	.L51
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1046              		.loc 1 446 20 view .LVU307
 1047 02dc 0320     		movs	r0, #3
 1048 02de A5E1     		b	.L21
 1049              	.L136:
 1050              		.align	2
 1051              	.L135:
 1052 02e0 00100240 		.word	1073876992
 1053 02e4 20819010 		.word	277905696
 1054              	.LVL73:
 1055              	.L56:
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1056              		.loc 1 479 7 is_stmt 1 view .LVU308
 1057              	.LBB212:
 1058              	.LBI212:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1059              		.loc 2 981 31 view .LVU309
 1060              	.LBB213:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1061              		.loc 2 983 3 view .LVU310
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1062              		.loc 2 988 4 view .LVU311
 1063 02e8 0122     		movs	r2, #1
 1064              		.syntax unified
 1065              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1066 02ea 92FAA2F2 		rbit r2, r2
 1067              	@ 0 "" 2
 1068              	.LVL74:
 1069              		.loc 2 1001 3 view .LVU312
 1070              		.loc 2 1001 3 is_stmt 0 view .LVU313
 1071              		.thumb
 1072              		.syntax unified
 1073              	.LBE213:
 1074              	.LBE212:
 1075              		.loc 1 479 7 view .LVU314
 1076 02ee B2FA82F2 		clz	r2, r2
 1077 02f2 9C4B     		ldr	r3, .L137
 1078 02f4 1344     		add	r3, r3, r2
 1079 02f6 9B00     		lsls	r3, r3, #2
ARM GAS  /tmp/ccPHcnGW.s 			page 49


 1080 02f8 0022     		movs	r2, #0
 1081 02fa 1A60     		str	r2, [r3]
 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1082              		.loc 1 482 7 is_stmt 1 view .LVU315
 1083              		.loc 1 482 19 is_stmt 0 view .LVU316
 1084 02fc FFF7FEFF 		bl	HAL_GetTick
 1085              	.LVL75:
 1086 0300 0546     		mov	r5, r0
 1087              	.LVL76:
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 1088              		.loc 1 485 7 is_stmt 1 view .LVU317
 1089              	.L59:
 1090              		.loc 1 485 49 view .LVU318
 1091              	.LBB214:
 1092              	.LBI214:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1093              		.loc 2 981 31 view .LVU319
 1094              	.LBB215:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1095              		.loc 2 983 3 view .LVU320
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1096              		.loc 2 988 4 view .LVU321
 1097 0302 0223     		movs	r3, #2
 1098              		.syntax unified
 1099              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1100 0304 93FAA3F2 		rbit r2, r3
 1101              	@ 0 "" 2
 1102              	.LVL77:
 1103              		.loc 2 1001 3 view .LVU322
 1104              		.loc 2 1001 3 is_stmt 0 view .LVU323
 1105              		.thumb
 1106              		.syntax unified
 1107              	.LBE215:
 1108              	.LBE214:
 1109              	.LBB216:
 1110              	.LBI216:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1111              		.loc 2 981 31 is_stmt 1 view .LVU324
 1112              	.LBB217:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1113              		.loc 2 983 3 view .LVU325
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1114              		.loc 2 988 4 view .LVU326
 1115              		.syntax unified
 1116              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1117 0308 93FAA3F2 		rbit r2, r3
 1118              	@ 0 "" 2
 1119              	.LVL78:
 1120              		.loc 2 1001 3 view .LVU327
 1121              		.loc 2 1001 3 is_stmt 0 view .LVU328
 1122              		.thumb
 1123              		.syntax unified
 1124              	.LBE217:
ARM GAS  /tmp/ccPHcnGW.s 			page 50


 1125              	.LBE216:
 1126              	.LBB218:
 1127              	.LBI218:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1128              		.loc 2 981 31 is_stmt 1 view .LVU329
 1129              	.LBB219:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1130              		.loc 2 983 3 view .LVU330
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1131              		.loc 2 988 4 view .LVU331
 1132              		.syntax unified
 1133              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1134 030c 93FAA3F2 		rbit r2, r3
 1135              	@ 0 "" 2
 1136              	.LVL79:
 1137              		.loc 2 1001 3 view .LVU332
 1138              		.loc 2 1001 3 is_stmt 0 view .LVU333
 1139              		.thumb
 1140              		.syntax unified
 1141              	.LBE219:
 1142              	.LBE218:
 1143              		.loc 1 485 13 view .LVU334
 1144 0310 954A     		ldr	r2, .L137+4
 1145 0312 516A     		ldr	r1, [r2, #36]
 1146              	.LVL80:
 1147              	.LBB220:
 1148              	.LBI220:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1149              		.loc 2 981 31 is_stmt 1 view .LVU335
 1150              	.LBB221:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1151              		.loc 2 983 3 view .LVU336
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1152              		.loc 2 988 4 view .LVU337
 1153              		.syntax unified
 1154              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1155 0314 93FAA3F3 		rbit r3, r3
 1156              	@ 0 "" 2
 1157              	.LVL81:
 1158              		.loc 2 1001 3 view .LVU338
 1159              		.loc 2 1001 3 is_stmt 0 view .LVU339
 1160              		.thumb
 1161              		.syntax unified
 1162              	.LBE221:
 1163              	.LBE220:
 1164              		.loc 1 485 13 view .LVU340
 1165 0318 B3FA83F3 		clz	r3, r3
 1166 031c 03F01F03 		and	r3, r3, #31
 1167 0320 0122     		movs	r2, #1
 1168 0322 02FA03F3 		lsl	r3, r2, r3
 1169              		.loc 1 485 49 view .LVU341
 1170 0326 0B42     		tst	r3, r1
 1171 0328 06D0     		beq	.L55
 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1172              		.loc 1 487 9 is_stmt 1 view .LVU342
 1173              		.loc 1 487 13 is_stmt 0 view .LVU343
ARM GAS  /tmp/ccPHcnGW.s 			page 51


 1174 032a FFF7FEFF 		bl	HAL_GetTick
 1175              	.LVL82:
 1176              		.loc 1 487 27 view .LVU344
 1177 032e 401B     		subs	r0, r0, r5
 1178              		.loc 1 487 11 view .LVU345
 1179 0330 0228     		cmp	r0, #2
 1180 0332 E6D9     		bls	.L59
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1181              		.loc 1 489 18 view .LVU346
 1182 0334 0320     		movs	r0, #3
 1183 0336 79E1     		b	.L21
 1184              	.LVL83:
 1185              	.L55:
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1186              		.loc 1 495 3 is_stmt 1 view .LVU347
 1187              		.loc 1 495 25 is_stmt 0 view .LVU348
 1188 0338 2368     		ldr	r3, [r4]
 1189              		.loc 1 495 5 view .LVU349
 1190 033a 13F0040F 		tst	r3, #4
 1191 033e 00F0A980 		beq	.L61
 1192              	.LBB222:
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 1193              		.loc 1 497 5 is_stmt 1 view .LVU350
 1194              	.LVL84:
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 1195              		.loc 1 500 5 view .LVU351
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1196              		.loc 1 504 5 view .LVU352
 1197              		.loc 1 504 8 is_stmt 0 view .LVU353
 1198 0342 894B     		ldr	r3, .L137+4
 1199 0344 DB69     		ldr	r3, [r3, #28]
 1200              		.loc 1 504 7 view .LVU354
 1201 0346 13F0805F 		tst	r3, #268435456
 1202 034a 20D1     		bne	.L103
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1203              		.loc 1 506 7 is_stmt 1 view .LVU355
 1204              	.LBB223:
 1205              		.loc 1 506 7 view .LVU356
 1206              		.loc 1 506 7 view .LVU357
 1207 034c 864B     		ldr	r3, .L137+4
 1208 034e DA69     		ldr	r2, [r3, #28]
 1209 0350 42F08052 		orr	r2, r2, #268435456
 1210 0354 DA61     		str	r2, [r3, #28]
 1211              		.loc 1 506 7 view .LVU358
ARM GAS  /tmp/ccPHcnGW.s 			page 52


 1212 0356 DB69     		ldr	r3, [r3, #28]
 1213 0358 03F08053 		and	r3, r3, #268435456
 1214 035c 0193     		str	r3, [sp, #4]
 1215              		.loc 1 506 7 view .LVU359
 1216 035e 019B     		ldr	r3, [sp, #4]
 1217              	.LBE223:
 1218              		.loc 1 506 7 view .LVU360
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1219              		.loc 1 507 7 view .LVU361
 1220              	.LVL85:
 1221              		.loc 1 507 21 is_stmt 0 view .LVU362
 1222 0360 0125     		movs	r5, #1
 1223              	.LVL86:
 1224              	.L62:
 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1225              		.loc 1 510 5 is_stmt 1 view .LVU363
 1226              		.loc 1 510 8 is_stmt 0 view .LVU364
 1227 0362 824B     		ldr	r3, .L137+8
 1228 0364 1B68     		ldr	r3, [r3]
 1229              		.loc 1 510 7 view .LVU365
 1230 0366 13F4807F 		tst	r3, #256
 1231 036a 12D0     		beq	.L125
 1232              	.L63:
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1233              		.loc 1 528 5 is_stmt 1 view .LVU366
 1234              		.loc 1 528 5 view .LVU367
 1235 036c A368     		ldr	r3, [r4, #8]
 1236 036e 012B     		cmp	r3, #1
 1237 0370 23D0     		beq	.L126
 1238              		.loc 1 528 5 discriminator 2 view .LVU368
 1239 0372 73BB     		cbnz	r3, .L68
 1240              		.loc 1 528 5 discriminator 4 view .LVU369
 1241 0374 03F18043 		add	r3, r3, #1073741824
 1242 0378 03F50433 		add	r3, r3, #135168
 1243 037c 1A6A     		ldr	r2, [r3, #32]
 1244 037e 22F00102 		bic	r2, r2, #1
 1245 0382 1A62     		str	r2, [r3, #32]
 1246              		.loc 1 528 5 discriminator 4 view .LVU370
ARM GAS  /tmp/ccPHcnGW.s 			page 53


 1247 0384 1A6A     		ldr	r2, [r3, #32]
 1248 0386 22F00402 		bic	r2, r2, #4
 1249 038a 1A62     		str	r2, [r3, #32]
 1250 038c 1AE0     		b	.L67
 1251              	.LVL87:
 1252              	.L103:
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 1253              		.loc 1 497 22 is_stmt 0 view .LVU371
 1254 038e 0025     		movs	r5, #0
 1255 0390 E7E7     		b	.L62
 1256              	.LVL88:
 1257              	.L125:
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1258              		.loc 1 513 7 is_stmt 1 view .LVU372
 1259 0392 764A     		ldr	r2, .L137+8
 1260 0394 1368     		ldr	r3, [r2]
 1261 0396 43F48073 		orr	r3, r3, #256
 1262 039a 1360     		str	r3, [r2]
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1263              		.loc 1 516 7 view .LVU373
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1264              		.loc 1 516 19 is_stmt 0 view .LVU374
 1265 039c FFF7FEFF 		bl	HAL_GetTick
 1266              	.LVL89:
 1267 03a0 0646     		mov	r6, r0
 1268              	.LVL90:
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1269              		.loc 1 518 7 is_stmt 1 view .LVU375
 1270              	.L64:
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1271              		.loc 1 518 13 view .LVU376
 1272 03a2 724B     		ldr	r3, .L137+8
 1273 03a4 1B68     		ldr	r3, [r3]
 1274 03a6 13F4807F 		tst	r3, #256
 1275 03aa DFD1     		bne	.L63
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1276              		.loc 1 520 9 view .LVU377
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1277              		.loc 1 520 13 is_stmt 0 view .LVU378
 1278 03ac FFF7FEFF 		bl	HAL_GetTick
 1279              	.LVL91:
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1280              		.loc 1 520 27 view .LVU379
 1281 03b0 801B     		subs	r0, r0, r6
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1282              		.loc 1 520 11 view .LVU380
 1283 03b2 6428     		cmp	r0, #100
 1284 03b4 F5D9     		bls	.L64
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1285              		.loc 1 522 18 view .LVU381
 1286 03b6 0320     		movs	r0, #3
 1287 03b8 38E1     		b	.L21
 1288              	.LVL92:
 1289              	.L126:
 1290              		.loc 1 528 5 is_stmt 1 discriminator 1 view .LVU382
 1291 03ba 6B4A     		ldr	r2, .L137+4
 1292 03bc 136A     		ldr	r3, [r2, #32]
ARM GAS  /tmp/ccPHcnGW.s 			page 54


 1293 03be 43F00103 		orr	r3, r3, #1
 1294 03c2 1362     		str	r3, [r2, #32]
 1295              	.L67:
 1296              		.loc 1 528 5 discriminator 10 view .LVU383
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1297              		.loc 1 530 5 discriminator 10 view .LVU384
 1298              		.loc 1 530 25 is_stmt 0 discriminator 10 view .LVU385
 1299 03c4 A368     		ldr	r3, [r4, #8]
 1300              		.loc 1 530 7 discriminator 10 view .LVU386
 1301 03c6 002B     		cmp	r3, #0
 1302 03c8 3CD0     		beq	.L70
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1303              		.loc 1 533 7 is_stmt 1 view .LVU387
 1304              		.loc 1 533 19 is_stmt 0 view .LVU388
 1305 03ca FFF7FEFF 		bl	HAL_GetTick
 1306              	.LVL93:
 1307 03ce 0646     		mov	r6, r0
 1308              	.LVL94:
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1309              		.loc 1 536 7 is_stmt 1 view .LVU389
 1310              		.loc 1 536 12 is_stmt 0 view .LVU390
 1311 03d0 2BE0     		b	.L71
 1312              	.LVL95:
 1313              	.L68:
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1314              		.loc 1 528 5 is_stmt 1 discriminator 5 view .LVU391
 1315 03d2 052B     		cmp	r3, #5
 1316 03d4 09D0     		beq	.L127
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1317              		.loc 1 528 5 discriminator 8 view .LVU392
 1318 03d6 644B     		ldr	r3, .L137+4
 1319 03d8 1A6A     		ldr	r2, [r3, #32]
 1320 03da 22F00102 		bic	r2, r2, #1
 1321 03de 1A62     		str	r2, [r3, #32]
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1322              		.loc 1 528 5 discriminator 8 view .LVU393
 1323 03e0 1A6A     		ldr	r2, [r3, #32]
 1324 03e2 22F00402 		bic	r2, r2, #4
 1325 03e6 1A62     		str	r2, [r3, #32]
 1326 03e8 ECE7     		b	.L67
 1327              	.L127:
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1328              		.loc 1 528 5 discriminator 7 view .LVU394
 1329 03ea 5F4B     		ldr	r3, .L137+4
 1330 03ec 1A6A     		ldr	r2, [r3, #32]
 1331 03ee 42F00402 		orr	r2, r2, #4
 1332 03f2 1A62     		str	r2, [r3, #32]
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1333              		.loc 1 528 5 discriminator 7 view .LVU395
 1334 03f4 1A6A     		ldr	r2, [r3, #32]
 1335 03f6 42F00102 		orr	r2, r2, #1
 1336 03fa 1A62     		str	r2, [r3, #32]
ARM GAS  /tmp/ccPHcnGW.s 			page 55


 1337 03fc E2E7     		b	.L67
 1338              	.LVL96:
 1339              	.L128:
 1340              		.loc 1 536 13 is_stmt 0 discriminator 4 view .LVU396
 1341 03fe 5A4B     		ldr	r3, .L137+4
 1342 0400 196A     		ldr	r1, [r3, #32]
 1343              	.L73:
 1344              	.LVL97:
 1345              	.LBB224:
 1346              	.LBI224:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1347              		.loc 2 981 31 is_stmt 1 discriminator 11 view .LVU397
 1348              	.LBB225:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1349              		.loc 2 983 3 discriminator 11 view .LVU398
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1350              		.loc 2 988 4 discriminator 11 view .LVU399
 1351 0402 0223     		movs	r3, #2
 1352              		.syntax unified
 1353              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1354 0404 93FAA3F3 		rbit r3, r3
 1355              	@ 0 "" 2
 1356              	.LVL98:
 1357              		.loc 2 1001 3 discriminator 11 view .LVU400
 1358              		.loc 2 1001 3 is_stmt 0 discriminator 11 view .LVU401
 1359              		.thumb
 1360              		.syntax unified
 1361              	.LBE225:
 1362              	.LBE224:
 1363              		.loc 1 536 13 discriminator 11 view .LVU402
 1364 0408 B3FA83F3 		clz	r3, r3
 1365 040c 03F01F03 		and	r3, r3, #31
 1366 0410 0122     		movs	r2, #1
 1367 0412 02FA03F3 		lsl	r3, r2, r3
 1368              		.loc 1 536 49 discriminator 11 view .LVU403
 1369 0416 1942     		tst	r1, r3
 1370 0418 3BD1     		bne	.L75
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1371              		.loc 1 538 9 is_stmt 1 view .LVU404
 1372              		.loc 1 538 13 is_stmt 0 view .LVU405
 1373 041a FFF7FEFF 		bl	HAL_GetTick
 1374              	.LVL99:
 1375              		.loc 1 538 27 view .LVU406
 1376 041e 801B     		subs	r0, r0, r6
 1377              		.loc 1 538 11 view .LVU407
 1378 0420 41F28833 		movw	r3, #5000
 1379 0424 9842     		cmp	r0, r3
 1380 0426 00F2FC80 		bhi	.L105
 1381              	.L71:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1382              		.loc 1 536 49 is_stmt 1 view .LVU408
 1383              	.LVL100:
 1384              	.LBB226:
 1385              	.LBI226:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1386              		.loc 2 981 31 view .LVU409
ARM GAS  /tmp/ccPHcnGW.s 			page 56


 1387              	.LBB227:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1388              		.loc 2 983 3 view .LVU410
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1389              		.loc 2 988 4 view .LVU411
 1390 042a 0223     		movs	r3, #2
 1391              		.syntax unified
 1392              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1393 042c 93FAA3F2 		rbit r2, r3
 1394              	@ 0 "" 2
 1395              	.LVL101:
 1396              		.loc 2 1001 3 view .LVU412
 1397              		.loc 2 1001 3 is_stmt 0 view .LVU413
 1398              		.thumb
 1399              		.syntax unified
 1400              	.LBE227:
 1401              	.LBE226:
 1402              	.LBB228:
 1403              	.LBI228:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1404              		.loc 2 981 31 is_stmt 1 view .LVU414
 1405              	.LBB229:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1406              		.loc 2 983 3 view .LVU415
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1407              		.loc 2 988 4 view .LVU416
 1408              		.syntax unified
 1409              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1410 0430 93FAA3F3 		rbit r3, r3
 1411              	@ 0 "" 2
 1412              	.LVL102:
 1413              		.loc 2 1001 3 view .LVU417
 1414              		.loc 2 1001 3 is_stmt 0 view .LVU418
 1415              		.thumb
 1416              		.syntax unified
 1417              	.LBE229:
 1418              	.LBE228:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1419              		.loc 1 536 13 view .LVU419
 1420 0434 002B     		cmp	r3, #0
 1421 0436 E2D1     		bne	.L128
 1422              	.LVL103:
 1423              	.LBB230:
 1424              	.LBI230:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1425              		.loc 2 981 31 is_stmt 1 view .LVU420
 1426              	.LBB231:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1427              		.loc 2 983 3 view .LVU421
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1428              		.loc 2 988 4 view .LVU422
 1429 0438 0223     		movs	r3, #2
 1430              		.syntax unified
 1431              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1432 043a 93FAA3F3 		rbit r3, r3
 1433              	@ 0 "" 2
 1434              	.LVL104:
ARM GAS  /tmp/ccPHcnGW.s 			page 57


 1435              		.loc 2 1001 3 view .LVU423
 1436              		.loc 2 1001 3 is_stmt 0 view .LVU424
 1437              		.thumb
 1438              		.syntax unified
 1439              	.LBE231:
 1440              	.LBE230:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1441              		.loc 1 536 13 view .LVU425
 1442 043e 4A4B     		ldr	r3, .L137+4
 1443 0440 596A     		ldr	r1, [r3, #36]
 1444 0442 DEE7     		b	.L73
 1445              	.LVL105:
 1446              	.L70:
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1447              		.loc 1 547 7 is_stmt 1 view .LVU426
 1448              		.loc 1 547 19 is_stmt 0 view .LVU427
 1449 0444 FFF7FEFF 		bl	HAL_GetTick
 1450              	.LVL106:
 1451 0448 0646     		mov	r6, r0
 1452              	.LVL107:
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1453              		.loc 1 550 7 is_stmt 1 view .LVU428
 1454              		.loc 1 550 12 is_stmt 0 view .LVU429
 1455 044a 15E0     		b	.L76
 1456              	.LVL108:
 1457              	.L129:
 1458              		.loc 1 550 13 discriminator 4 view .LVU430
 1459 044c 464B     		ldr	r3, .L137+4
 1460 044e 196A     		ldr	r1, [r3, #32]
 1461              	.L78:
 1462              	.LVL109:
 1463              	.LBB232:
 1464              	.LBI232:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1465              		.loc 2 981 31 is_stmt 1 discriminator 11 view .LVU431
 1466              	.LBB233:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1467              		.loc 2 983 3 discriminator 11 view .LVU432
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1468              		.loc 2 988 4 discriminator 11 view .LVU433
 1469 0450 0223     		movs	r3, #2
 1470              		.syntax unified
 1471              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1472 0452 93FAA3F3 		rbit r3, r3
 1473              	@ 0 "" 2
 1474              	.LVL110:
 1475              		.loc 2 1001 3 discriminator 11 view .LVU434
ARM GAS  /tmp/ccPHcnGW.s 			page 58


 1476              		.loc 2 1001 3 is_stmt 0 discriminator 11 view .LVU435
 1477              		.thumb
 1478              		.syntax unified
 1479              	.LBE233:
 1480              	.LBE232:
 1481              		.loc 1 550 13 discriminator 11 view .LVU436
 1482 0456 B3FA83F3 		clz	r3, r3
 1483 045a 03F01F03 		and	r3, r3, #31
 1484 045e 0122     		movs	r2, #1
 1485 0460 02FA03F3 		lsl	r3, r2, r3
 1486              		.loc 1 550 49 discriminator 11 view .LVU437
 1487 0464 1942     		tst	r1, r3
 1488 0466 14D0     		beq	.L75
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1489              		.loc 1 552 9 is_stmt 1 view .LVU438
 1490              		.loc 1 552 13 is_stmt 0 view .LVU439
 1491 0468 FFF7FEFF 		bl	HAL_GetTick
 1492              	.LVL111:
 1493              		.loc 1 552 27 view .LVU440
 1494 046c 801B     		subs	r0, r0, r6
 1495              		.loc 1 552 11 view .LVU441
 1496 046e 41F28833 		movw	r3, #5000
 1497 0472 9842     		cmp	r0, r3
 1498 0474 00F2D780 		bhi	.L106
 1499              	.L76:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1500              		.loc 1 550 49 is_stmt 1 view .LVU442
 1501              	.LVL112:
 1502              	.LBB234:
 1503              	.LBI234:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1504              		.loc 2 981 31 view .LVU443
 1505              	.LBB235:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1506              		.loc 2 983 3 view .LVU444
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1507              		.loc 2 988 4 view .LVU445
 1508 0478 0223     		movs	r3, #2
 1509              		.syntax unified
 1510              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1511 047a 93FAA3F2 		rbit r2, r3
 1512              	@ 0 "" 2
 1513              	.LVL113:
 1514              		.loc 2 1001 3 view .LVU446
 1515              		.loc 2 1001 3 is_stmt 0 view .LVU447
 1516              		.thumb
 1517              		.syntax unified
 1518              	.LBE235:
 1519              	.LBE234:
 1520              	.LBB236:
 1521              	.LBI236:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1522              		.loc 2 981 31 is_stmt 1 view .LVU448
 1523              	.LBB237:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1524              		.loc 2 983 3 view .LVU449
ARM GAS  /tmp/ccPHcnGW.s 			page 59


 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1525              		.loc 2 988 4 view .LVU450
 1526              		.syntax unified
 1527              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1528 047e 93FAA3F3 		rbit r3, r3
 1529              	@ 0 "" 2
 1530              	.LVL114:
 1531              		.loc 2 1001 3 view .LVU451
 1532              		.loc 2 1001 3 is_stmt 0 view .LVU452
 1533              		.thumb
 1534              		.syntax unified
 1535              	.LBE237:
 1536              	.LBE236:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1537              		.loc 1 550 13 view .LVU453
 1538 0482 002B     		cmp	r3, #0
 1539 0484 E2D1     		bne	.L129
 1540              	.LVL115:
 1541              	.LBB238:
 1542              	.LBI238:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1543              		.loc 2 981 31 is_stmt 1 view .LVU454
 1544              	.LBB239:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1545              		.loc 2 983 3 view .LVU455
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1546              		.loc 2 988 4 view .LVU456
 1547 0486 0223     		movs	r3, #2
 1548              		.syntax unified
 1549              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1550 0488 93FAA3F3 		rbit r3, r3
 1551              	@ 0 "" 2
 1552              	.LVL116:
 1553              		.loc 2 1001 3 view .LVU457
 1554              		.loc 2 1001 3 is_stmt 0 view .LVU458
 1555              		.thumb
 1556              		.syntax unified
 1557              	.LBE239:
 1558              	.LBE238:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1559              		.loc 1 550 13 view .LVU459
 1560 048c 364B     		ldr	r3, .L137+4
 1561 048e 596A     		ldr	r1, [r3, #36]
 1562 0490 DEE7     		b	.L78
 1563              	.L75:
 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1564              		.loc 1 560 5 is_stmt 1 view .LVU460
 1565              		.loc 1 560 7 is_stmt 0 view .LVU461
 1566 0492 B5BB     		cbnz	r5, .L130
 1567              	.LVL117:
ARM GAS  /tmp/ccPHcnGW.s 			page 60


 1568              	.L61:
 1569              		.loc 1 560 7 view .LVU462
 1570              	.LBE222:
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 1571              		.loc 1 568 3 is_stmt 1 view .LVU463
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1572              		.loc 1 569 3 view .LVU464
 1573              		.loc 1 569 30 is_stmt 0 view .LVU465
 1574 0494 A369     		ldr	r3, [r4, #24]
 1575              		.loc 1 569 6 view .LVU466
 1576 0496 002B     		cmp	r3, #0
 1577 0498 00F0C780 		beq	.L107
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1578              		.loc 1 572 5 is_stmt 1 view .LVU467
 1579              		.loc 1 572 8 is_stmt 0 view .LVU468
 1580 049c 324A     		ldr	r2, .L137+4
 1581 049e 5268     		ldr	r2, [r2, #4]
 1582 04a0 02F00C02 		and	r2, r2, #12
 1583              		.loc 1 572 7 view .LVU469
 1584 04a4 082A     		cmp	r2, #8
 1585 04a6 00F0A080 		beq	.L80
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 1586              		.loc 1 574 7 is_stmt 1 view .LVU470
 1587              		.loc 1 574 9 is_stmt 0 view .LVU471
 1588 04aa 022B     		cmp	r3, #2
 1589 04ac 2FD0     		beq	.L131
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
ARM GAS  /tmp/ccPHcnGW.s 			page 61


 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1590              		.loc 1 626 9 is_stmt 1 view .LVU472
 1591              	.LVL118:
 1592              	.LBB240:
 1593              	.LBI240:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1594              		.loc 2 981 31 view .LVU473
 1595              	.LBB241:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1596              		.loc 2 983 3 view .LVU474
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1597              		.loc 2 988 4 view .LVU475
 1598 04ae 4FF08073 		mov	r3, #16777216
 1599              		.syntax unified
 1600              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1601 04b2 93FAA3F3 		rbit r3, r3
 1602              	@ 0 "" 2
 1603              	.LVL119:
 1604              		.loc 2 1001 3 view .LVU476
 1605              		.loc 2 1001 3 is_stmt 0 view .LVU477
 1606              		.thumb
 1607              		.syntax unified
 1608              	.LBE241:
 1609              	.LBE240:
 1610              		.loc 1 626 9 view .LVU478
 1611 04b6 B3FA83F3 		clz	r3, r3
 1612 04ba 03F18453 		add	r3, r3, #276824064
ARM GAS  /tmp/ccPHcnGW.s 			page 62


 1613 04be 03F58413 		add	r3, r3, #1081344
 1614 04c2 9B00     		lsls	r3, r3, #2
 1615 04c4 0022     		movs	r2, #0
 1616 04c6 1A60     		str	r2, [r3]
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1617              		.loc 1 629 9 is_stmt 1 view .LVU479
 1618              		.loc 1 629 21 is_stmt 0 view .LVU480
 1619 04c8 FFF7FEFF 		bl	HAL_GetTick
 1620              	.LVL120:
 1621 04cc 0446     		mov	r4, r0
 1622              	.LVL121:
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 1623              		.loc 1 632 9 is_stmt 1 view .LVU481
 1624              	.L90:
 1625              		.loc 1 632 52 view .LVU482
 1626              	.LBB242:
 1627              	.LBI242:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1628              		.loc 2 981 31 view .LVU483
 1629              	.LBB243:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1630              		.loc 2 983 3 view .LVU484
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1631              		.loc 2 988 4 view .LVU485
 1632 04ce 4FF00073 		mov	r3, #33554432
 1633              		.syntax unified
 1634              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1635 04d2 93FAA3F3 		rbit r3, r3
 1636              	@ 0 "" 2
 1637              		.loc 2 1001 3 view .LVU486
 1638              	.LVL122:
 1639              		.loc 2 1001 3 is_stmt 0 view .LVU487
 1640              		.thumb
 1641              		.syntax unified
 1642              	.LBE243:
 1643              	.LBE242:
 1644              		.loc 1 632 15 view .LVU488
 1645 04d6 244B     		ldr	r3, .L137+4
 1646 04d8 1968     		ldr	r1, [r3]
 1647              	.LVL123:
 1648              	.LBB244:
 1649              	.LBI244:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1650              		.loc 2 981 31 is_stmt 1 view .LVU489
 1651              	.LBB245:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1652              		.loc 2 983 3 view .LVU490
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1653              		.loc 2 988 4 view .LVU491
 1654 04da 4FF00073 		mov	r3, #33554432
 1655              		.syntax unified
 1656              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1657 04de 93FAA3F3 		rbit r3, r3
ARM GAS  /tmp/ccPHcnGW.s 			page 63


 1658              	@ 0 "" 2
 1659              	.LVL124:
 1660              		.loc 2 1001 3 view .LVU492
 1661              		.loc 2 1001 3 is_stmt 0 view .LVU493
 1662              		.thumb
 1663              		.syntax unified
 1664              	.LBE245:
 1665              	.LBE244:
 1666              		.loc 1 632 15 view .LVU494
 1667 04e2 B3FA83F3 		clz	r3, r3
 1668 04e6 03F01F03 		and	r3, r3, #31
 1669 04ea 0122     		movs	r2, #1
 1670 04ec 02FA03F3 		lsl	r3, r2, r3
 1671              		.loc 1 632 52 view .LVU495
 1672 04f0 1942     		tst	r1, r3
 1673 04f2 78D0     		beq	.L132
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1674              		.loc 1 634 11 is_stmt 1 view .LVU496
 1675              		.loc 1 634 15 is_stmt 0 view .LVU497
 1676 04f4 FFF7FEFF 		bl	HAL_GetTick
 1677              	.LVL125:
 1678              		.loc 1 634 29 view .LVU498
 1679 04f8 001B     		subs	r0, r0, r4
 1680              		.loc 1 634 13 view .LVU499
 1681 04fa 0228     		cmp	r0, #2
 1682 04fc E7D9     		bls	.L90
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1683              		.loc 1 636 20 view .LVU500
 1684 04fe 0320     		movs	r0, #3
 1685 0500 94E0     		b	.L21
 1686              	.LVL126:
 1687              	.L130:
 1688              	.LBB246:
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1689              		.loc 1 562 7 is_stmt 1 view .LVU501
 1690 0502 194A     		ldr	r2, .L137+4
 1691 0504 D369     		ldr	r3, [r2, #28]
 1692 0506 23F08053 		bic	r3, r3, #268435456
 1693 050a D361     		str	r3, [r2, #28]
 1694 050c C2E7     		b	.L61
 1695              	.LVL127:
 1696              	.L131:
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1697              		.loc 1 562 7 is_stmt 0 view .LVU502
 1698              	.LBE246:
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 1699              		.loc 1 577 9 is_stmt 1 view .LVU503
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1700              		.loc 1 578 9 view .LVU504
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 1701              		.loc 1 580 9 view .LVU505
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1702              		.loc 1 584 9 view .LVU506
 1703              	.LBB247:
 1704              	.LBI247:
ARM GAS  /tmp/ccPHcnGW.s 			page 64


 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1705              		.loc 2 981 31 view .LVU507
 1706              	.LBB248:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1707              		.loc 2 983 3 view .LVU508
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1708              		.loc 2 988 4 view .LVU509
 1709 050e 4FF08073 		mov	r3, #16777216
 1710              		.syntax unified
 1711              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1712 0512 93FAA3F3 		rbit r3, r3
 1713              	@ 0 "" 2
 1714              	.LVL128:
 1715              		.loc 2 1001 3 view .LVU510
 1716              		.loc 2 1001 3 is_stmt 0 view .LVU511
 1717              		.thumb
 1718              		.syntax unified
 1719              	.LBE248:
 1720              	.LBE247:
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1721              		.loc 1 584 9 view .LVU512
 1722 0516 B3FA83F3 		clz	r3, r3
 1723 051a 03F18453 		add	r3, r3, #276824064
 1724 051e 03F58413 		add	r3, r3, #1081344
 1725 0522 9B00     		lsls	r3, r3, #2
 1726 0524 0022     		movs	r2, #0
 1727 0526 1A60     		str	r2, [r3]
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1728              		.loc 1 587 9 is_stmt 1 view .LVU513
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1729              		.loc 1 587 21 is_stmt 0 view .LVU514
 1730 0528 FFF7FEFF 		bl	HAL_GetTick
 1731              	.LVL129:
 1732 052c 0546     		mov	r5, r0
 1733              	.LVL130:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1734              		.loc 1 590 9 is_stmt 1 view .LVU515
 1735              	.L82:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1736              		.loc 1 590 52 view .LVU516
 1737              	.LBB249:
 1738              	.LBI249:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1739              		.loc 2 981 31 view .LVU517
 1740              	.LBB250:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1741              		.loc 2 983 3 view .LVU518
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1742              		.loc 2 988 4 view .LVU519
 1743 052e 4FF00073 		mov	r3, #33554432
 1744              		.syntax unified
 1745              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1746 0532 93FAA3F3 		rbit r3, r3
 1747              	@ 0 "" 2
 1748              		.loc 2 1001 3 view .LVU520
 1749              	.LVL131:
 1750              		.loc 2 1001 3 is_stmt 0 view .LVU521
ARM GAS  /tmp/ccPHcnGW.s 			page 65


 1751              		.thumb
 1752              		.syntax unified
 1753              	.LBE250:
 1754              	.LBE249:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1755              		.loc 1 590 15 view .LVU522
 1756 0536 0C4B     		ldr	r3, .L137+4
 1757 0538 1968     		ldr	r1, [r3]
 1758              	.LVL132:
 1759              	.LBB251:
 1760              	.LBI251:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1761              		.loc 2 981 31 is_stmt 1 view .LVU523
 1762              	.LBB252:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1763              		.loc 2 983 3 view .LVU524
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1764              		.loc 2 988 4 view .LVU525
 1765 053a 4FF00073 		mov	r3, #33554432
 1766              		.syntax unified
 1767              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1768 053e 93FAA3F3 		rbit r3, r3
 1769              	@ 0 "" 2
 1770              	.LVL133:
 1771              		.loc 2 1001 3 view .LVU526
 1772              		.loc 2 1001 3 is_stmt 0 view .LVU527
 1773              		.thumb
 1774              		.syntax unified
 1775              	.LBE252:
 1776              	.LBE251:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1777              		.loc 1 590 15 view .LVU528
 1778 0542 B3FA83F3 		clz	r3, r3
 1779 0546 03F01F03 		and	r3, r3, #31
 1780 054a 0122     		movs	r2, #1
 1781 054c 02FA03F3 		lsl	r3, r2, r3
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1782              		.loc 1 590 52 view .LVU529
 1783 0550 1942     		tst	r1, r3
 1784 0552 0DD0     		beq	.L133
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1785              		.loc 1 592 11 is_stmt 1 view .LVU530
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1786              		.loc 1 592 15 is_stmt 0 view .LVU531
 1787 0554 FFF7FEFF 		bl	HAL_GetTick
 1788              	.LVL134:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1789              		.loc 1 592 29 view .LVU532
 1790 0558 401B     		subs	r0, r0, r5
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1791              		.loc 1 592 13 view .LVU533
 1792 055a 0228     		cmp	r0, #2
 1793 055c E7D9     		bls	.L82
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1794              		.loc 1 594 20 view .LVU534
 1795 055e 0320     		movs	r0, #3
 1796 0560 64E0     		b	.L21
ARM GAS  /tmp/ccPHcnGW.s 			page 66


 1797              	.L138:
 1798 0562 00BF     		.align	2
 1799              	.L137:
 1800 0564 20819010 		.word	277905696
 1801 0568 00100240 		.word	1073876992
 1802 056c 00700040 		.word	1073770496
 1803              	.L133:
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1804              		.loc 1 600 9 is_stmt 1 view .LVU535
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1805              		.loc 1 600 9 view .LVU536
 1806 0570 334A     		ldr	r2, .L139
 1807 0572 D36A     		ldr	r3, [r2, #44]
 1808 0574 23F00F03 		bic	r3, r3, #15
 1809 0578 616A     		ldr	r1, [r4, #36]
 1810 057a 0B43     		orrs	r3, r3, r1
 1811 057c D362     		str	r3, [r2, #44]
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1812              		.loc 1 600 9 view .LVU537
 1813 057e 5368     		ldr	r3, [r2, #4]
 1814 0580 23F47613 		bic	r3, r3, #4030464
 1815 0584 216A     		ldr	r1, [r4, #32]
 1816 0586 E069     		ldr	r0, [r4, #28]
 1817 0588 0143     		orrs	r1, r1, r0
 1818 058a 0B43     		orrs	r3, r3, r1
 1819 058c 5360     		str	r3, [r2, #4]
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1820              		.loc 1 600 9 view .LVU538
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1821              		.loc 1 609 9 view .LVU539
 1822              	.LVL135:
 1823              	.LBB253:
 1824              	.LBI253:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1825              		.loc 2 981 31 view .LVU540
 1826              	.LBB254:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1827              		.loc 2 983 3 view .LVU541
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1828              		.loc 2 988 4 view .LVU542
 1829 058e 4FF08073 		mov	r3, #16777216
 1830              		.syntax unified
 1831              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1832 0592 93FAA3F3 		rbit r3, r3
 1833              	@ 0 "" 2
 1834              	.LVL136:
 1835              		.loc 2 1001 3 view .LVU543
 1836              		.loc 2 1001 3 is_stmt 0 view .LVU544
 1837              		.thumb
 1838              		.syntax unified
 1839              	.LBE254:
 1840              	.LBE253:
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1841              		.loc 1 609 9 view .LVU545
 1842 0596 B3FA83F3 		clz	r3, r3
 1843 059a 03F18453 		add	r3, r3, #276824064
 1844 059e 03F58413 		add	r3, r3, #1081344
ARM GAS  /tmp/ccPHcnGW.s 			page 67


 1845 05a2 9B00     		lsls	r3, r3, #2
 1846 05a4 0122     		movs	r2, #1
 1847 05a6 1A60     		str	r2, [r3]
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1848              		.loc 1 612 9 is_stmt 1 view .LVU546
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1849              		.loc 1 612 21 is_stmt 0 view .LVU547
 1850 05a8 FFF7FEFF 		bl	HAL_GetTick
 1851              	.LVL137:
 1852 05ac 0446     		mov	r4, r0
 1853              	.LVL138:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1854              		.loc 1 615 9 is_stmt 1 view .LVU548
 1855              	.L86:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1856              		.loc 1 615 52 view .LVU549
 1857              	.LBB255:
 1858              	.LBI255:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1859              		.loc 2 981 31 view .LVU550
 1860              	.LBB256:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1861              		.loc 2 983 3 view .LVU551
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1862              		.loc 2 988 4 view .LVU552
 1863 05ae 4FF00073 		mov	r3, #33554432
 1864              		.syntax unified
 1865              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1866 05b2 93FAA3F3 		rbit r3, r3
 1867              	@ 0 "" 2
 1868              		.loc 2 1001 3 view .LVU553
 1869              	.LVL139:
 1870              		.loc 2 1001 3 is_stmt 0 view .LVU554
 1871              		.thumb
 1872              		.syntax unified
 1873              	.LBE256:
 1874              	.LBE255:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1875              		.loc 1 615 15 view .LVU555
 1876 05b6 224B     		ldr	r3, .L139
 1877 05b8 1968     		ldr	r1, [r3]
 1878              	.LVL140:
 1879              	.LBB257:
 1880              	.LBI257:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1881              		.loc 2 981 31 is_stmt 1 view .LVU556
 1882              	.LBB258:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1883              		.loc 2 983 3 view .LVU557
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1884              		.loc 2 988 4 view .LVU558
 1885 05ba 4FF00073 		mov	r3, #33554432
 1886              		.syntax unified
 1887              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1888 05be 93FAA3F3 		rbit r3, r3
 1889              	@ 0 "" 2
 1890              	.LVL141:
ARM GAS  /tmp/ccPHcnGW.s 			page 68


 1891              		.loc 2 1001 3 view .LVU559
 1892              		.loc 2 1001 3 is_stmt 0 view .LVU560
 1893              		.thumb
 1894              		.syntax unified
 1895              	.LBE258:
 1896              	.LBE257:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1897              		.loc 1 615 15 view .LVU561
 1898 05c2 B3FA83F3 		clz	r3, r3
 1899 05c6 03F01F03 		and	r3, r3, #31
 1900 05ca 0122     		movs	r2, #1
 1901 05cc 02FA03F3 		lsl	r3, r2, r3
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1902              		.loc 1 615 52 view .LVU562
 1903 05d0 1942     		tst	r1, r3
 1904 05d2 06D1     		bne	.L134
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1905              		.loc 1 617 11 is_stmt 1 view .LVU563
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1906              		.loc 1 617 15 is_stmt 0 view .LVU564
 1907 05d4 FFF7FEFF 		bl	HAL_GetTick
 1908              	.LVL142:
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1909              		.loc 1 617 29 view .LVU565
 1910 05d8 001B     		subs	r0, r0, r4
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1911              		.loc 1 617 13 view .LVU566
 1912 05da 0228     		cmp	r0, #2
 1913 05dc E7D9     		bls	.L86
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1914              		.loc 1 619 20 view .LVU567
 1915 05de 0320     		movs	r0, #3
 1916 05e0 24E0     		b	.L21
 1917              	.L134:
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pll_config = RCC->CFGR;
 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pll_config2 = RCC->CFGR2;
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
ARM GAS  /tmp/ccPHcnGW.s 			page 69


 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_ERROR;
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 1918              		.loc 1 668 10 view .LVU568
 1919 05e2 0020     		movs	r0, #0
 1920 05e4 22E0     		b	.L21
 1921              	.L132:
 1922              		.loc 1 668 10 view .LVU569
 1923 05e6 0020     		movs	r0, #0
 1924 05e8 20E0     		b	.L21
 1925              	.LVL143:
 1926              	.L80:
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1927              		.loc 1 644 7 is_stmt 1 view .LVU570
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1928              		.loc 1 644 9 is_stmt 0 view .LVU571
 1929 05ea 012B     		cmp	r3, #1
 1930 05ec 20D0     		beq	.L111
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1931              		.loc 1 651 9 is_stmt 1 view .LVU572
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1932              		.loc 1 651 20 is_stmt 0 view .LVU573
 1933 05ee 144A     		ldr	r2, .L139
 1934 05f0 5368     		ldr	r3, [r2, #4]
 1935              	.LVL144:
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 1936              		.loc 1 653 9 is_stmt 1 view .LVU574
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 1937              		.loc 1 653 21 is_stmt 0 view .LVU575
 1938 05f2 D06A     		ldr	r0, [r2, #44]
 1939              	.LVL145:
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1940              		.loc 1 654 9 is_stmt 1 view .LVU576
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1941              		.loc 1 654 13 is_stmt 0 view .LVU577
 1942 05f4 03F4C031 		and	r1, r3, #98304
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1943              		.loc 1 654 78 view .LVU578
 1944 05f8 E269     		ldr	r2, [r4, #28]
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1945              		.loc 1 654 11 view .LVU579
 1946 05fa 9142     		cmp	r1, r2
 1947 05fc 1AD1     		bne	.L112
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 1948              		.loc 1 655 13 discriminator 1 view .LVU580
 1949 05fe 03F47013 		and	r3, r3, #3932160
 1950              	.LVL146:
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 1951              		.loc 1 655 78 discriminator 1 view .LVU581
 1952 0602 226A     		ldr	r2, [r4, #32]
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
ARM GAS  /tmp/ccPHcnGW.s 			page 70


 1953              		.loc 1 654 90 discriminator 1 view .LVU582
 1954 0604 9342     		cmp	r3, r2
 1955 0606 17D1     		bne	.L113
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 1956              		.loc 1 656 13 view .LVU583
 1957 0608 00F00F00 		and	r0, r0, #15
 1958              	.LVL147:
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 1959              		.loc 1 656 79 view .LVU584
 1960 060c 636A     		ldr	r3, [r4, #36]
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 1961              		.loc 1 655 90 view .LVU585
 1962 060e 9842     		cmp	r0, r3
 1963 0610 14D1     		bne	.L114
 1964              		.loc 1 668 10 view .LVU586
 1965 0612 0020     		movs	r0, #0
 1966 0614 0AE0     		b	.L21
 1967              	.LVL148:
 1968              	.L94:
 1969              		.cfi_def_cfa_offset 0
 1970              		.cfi_restore 4
 1971              		.cfi_restore 5
 1972              		.cfi_restore 6
 1973              		.cfi_restore 14
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 1974              		.loc 1 325 12 view .LVU587
 1975 0616 0120     		movs	r0, #1
 1976              	.LVL149:
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1977              		.loc 1 669 1 view .LVU588
 1978 0618 7047     		bx	lr
 1979              	.LVL150:
 1980              	.L121:
 1981              		.cfi_def_cfa_offset 24
 1982              		.cfi_offset 4, -16
 1983              		.cfi_offset 5, -12
 1984              		.cfi_offset 6, -8
 1985              		.cfi_offset 14, -4
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1986              		.loc 1 343 16 view .LVU589
 1987 061a 0120     		movs	r0, #1
 1988              	.LVL151:
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1989              		.loc 1 343 16 view .LVU590
 1990 061c 06E0     		b	.L21
 1991              	.L98:
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1992              		.loc 1 401 16 view .LVU591
 1993 061e 0120     		movs	r0, #1
 1994 0620 04E0     		b	.L21
 1995              	.LVL152:
 1996              	.L105:
 1997              	.LBB259:
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1998              		.loc 1 540 18 view .LVU592
 1999 0622 0320     		movs	r0, #3
 2000 0624 02E0     		b	.L21
ARM GAS  /tmp/ccPHcnGW.s 			page 71


 2001              	.L106:
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2002              		.loc 1 554 18 view .LVU593
 2003 0626 0320     		movs	r0, #3
 2004 0628 00E0     		b	.L21
 2005              	.LVL153:
 2006              	.L107:
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2007              		.loc 1 554 18 view .LVU594
 2008              	.LBE259:
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2009              		.loc 1 668 10 view .LVU595
 2010 062a 0020     		movs	r0, #0
 2011              	.LVL154:
 2012              	.L21:
 2013              		.loc 1 669 1 view .LVU596
 2014 062c 02B0     		add	sp, sp, #8
 2015              		.cfi_remember_state
 2016              		.cfi_def_cfa_offset 16
 2017              		@ sp needed
 2018 062e 70BD     		pop	{r4, r5, r6, pc}
 2019              	.LVL155:
 2020              	.L111:
 2021              		.cfi_restore_state
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2022              		.loc 1 646 16 view .LVU597
 2023 0630 0120     		movs	r0, #1
 2024 0632 FBE7     		b	.L21
 2025              	.LVL156:
 2026              	.L112:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2027              		.loc 1 662 18 view .LVU598
 2028 0634 0120     		movs	r0, #1
 2029              	.LVL157:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2030              		.loc 1 662 18 view .LVU599
 2031 0636 F9E7     		b	.L21
 2032              	.LVL158:
 2033              	.L113:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2034              		.loc 1 662 18 view .LVU600
 2035 0638 0120     		movs	r0, #1
 2036              	.LVL159:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2037              		.loc 1 662 18 view .LVU601
 2038 063a F7E7     		b	.L21
 2039              	.L114:
 2040 063c 0120     		movs	r0, #1
 2041 063e F5E7     		b	.L21
 2042              	.L140:
 2043              		.align	2
 2044              	.L139:
 2045 0640 00100240 		.word	1073876992
 2046              		.cfi_endproc
 2047              	.LFE131:
 2049              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 2050              		.align	1
ARM GAS  /tmp/ccPHcnGW.s 			page 72


 2051              		.global	HAL_RCC_MCOConfig
 2052              		.syntax unified
 2053              		.thumb
 2054              		.thumb_func
 2056              	HAL_RCC_MCOConfig:
 2057              	.LVL160:
 2058              	.LFB133:
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
ARM GAS  /tmp/ccPHcnGW.s 			page 73


 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_TIMEOUT;
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccPHcnGW.s 			page 74


 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccPHcnGW.s 			page 75


 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2059              		.loc 1 887 1 is_stmt 1 view -0
 2060              		.cfi_startproc
 2061              		@ args = 0, pretend = 0, frame = 24
ARM GAS  /tmp/ccPHcnGW.s 			page 76


 2062              		@ frame_needed = 0, uses_anonymous_args = 0
 2063              		.loc 1 887 1 is_stmt 0 view .LVU603
 2064 0000 70B5     		push	{r4, r5, r6, lr}
 2065              		.cfi_def_cfa_offset 16
 2066              		.cfi_offset 4, -16
 2067              		.cfi_offset 5, -12
 2068              		.cfi_offset 6, -8
 2069              		.cfi_offset 14, -4
 2070 0002 86B0     		sub	sp, sp, #24
 2071              		.cfi_def_cfa_offset 40
 2072 0004 0D46     		mov	r5, r1
 2073 0006 1646     		mov	r6, r2
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 2074              		.loc 1 888 3 is_stmt 1 view .LVU604
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 2075              		.loc 1 891 3 view .LVU605
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 2076              		.loc 1 892 3 view .LVU606
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 2077              		.loc 1 893 3 view .LVU607
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 2078              		.loc 1 896 3 view .LVU608
 2079              		.loc 1 896 18 is_stmt 0 view .LVU609
 2080 0008 0223     		movs	r3, #2
 2081 000a 0293     		str	r3, [sp, #8]
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 2082              		.loc 1 897 3 is_stmt 1 view .LVU610
 2083              		.loc 1 897 18 is_stmt 0 view .LVU611
 2084 000c 0323     		movs	r3, #3
 2085 000e 0493     		str	r3, [sp, #16]
 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 2086              		.loc 1 898 3 is_stmt 1 view .LVU612
 2087              		.loc 1 898 18 is_stmt 0 view .LVU613
 2088 0010 0023     		movs	r3, #0
 2089 0012 0393     		str	r3, [sp, #12]
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 2090              		.loc 1 899 3 is_stmt 1 view .LVU614
 2091              		.loc 1 899 18 is_stmt 0 view .LVU615
 2092 0014 4FF48072 		mov	r2, #256
 2093              	.LVL161:
 2094              		.loc 1 899 18 view .LVU616
 2095 0018 0192     		str	r2, [sp, #4]
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 2096              		.loc 1 900 3 is_stmt 1 view .LVU617
 2097              		.loc 1 900 18 is_stmt 0 view .LVU618
 2098 001a 0593     		str	r3, [sp, #20]
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 2099              		.loc 1 903 3 is_stmt 1 view .LVU619
 2100              	.LBB260:
 2101              		.loc 1 903 3 view .LVU620
 2102              		.loc 1 903 3 view .LVU621
ARM GAS  /tmp/ccPHcnGW.s 			page 77


 2103 001c 0B4C     		ldr	r4, .L143
 2104 001e 6369     		ldr	r3, [r4, #20]
 2105 0020 43F40033 		orr	r3, r3, #131072
 2106 0024 6361     		str	r3, [r4, #20]
 2107              		.loc 1 903 3 view .LVU622
 2108 0026 6369     		ldr	r3, [r4, #20]
 2109 0028 03F40033 		and	r3, r3, #131072
 2110 002c 0093     		str	r3, [sp]
 2111              		.loc 1 903 3 view .LVU623
 2112 002e 009B     		ldr	r3, [sp]
 2113              	.LBE260:
 2114              		.loc 1 903 3 view .LVU624
 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 2115              		.loc 1 905 3 view .LVU625
 2116 0030 01A9     		add	r1, sp, #4
 2117              	.LVL162:
 2118              		.loc 1 905 3 is_stmt 0 view .LVU626
 2119 0032 4FF09040 		mov	r0, #1207959552
 2120              	.LVL163:
 2121              		.loc 1 905 3 view .LVU627
 2122 0036 FFF7FEFF 		bl	HAL_GPIO_Init
 2123              	.LVL164:
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 2124              		.loc 1 908 3 is_stmt 1 view .LVU628
 2125 003a 6368     		ldr	r3, [r4, #4]
 2126 003c 23F0EE43 		bic	r3, r3, #1996488704
 2127 0040 3543     		orrs	r5, r5, r6
 2128              	.LVL165:
 2129              		.loc 1 908 3 is_stmt 0 view .LVU629
 2130 0042 2B43     		orrs	r3, r3, r5
 2131 0044 6360     		str	r3, [r4, #4]
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2132              		.loc 1 909 1 view .LVU630
 2133 0046 06B0     		add	sp, sp, #24
 2134              		.cfi_def_cfa_offset 16
 2135              		@ sp needed
 2136 0048 70BD     		pop	{r4, r5, r6, pc}
 2137              	.LVL166:
 2138              	.L144:
 2139              		.loc 1 909 1 view .LVU631
 2140 004a 00BF     		.align	2
 2141              	.L143:
 2142 004c 00100240 		.word	1073876992
 2143              		.cfi_endproc
 2144              	.LFE133:
 2146              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2147              		.align	1
 2148              		.global	HAL_RCC_EnableCSS
 2149              		.syntax unified
 2150              		.thumb
 2151              		.thumb_func
 2153              	HAL_RCC_EnableCSS:
 2154              	.LFB134:
 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccPHcnGW.s 			page 78


 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2155              		.loc 1 921 1 is_stmt 1 view -0
 2156              		.cfi_startproc
 2157              		@ args = 0, pretend = 0, frame = 0
 2158              		@ frame_needed = 0, uses_anonymous_args = 0
 2159              		@ link register save eliminated.
 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 2160              		.loc 1 922 3 view .LVU633
 2161              	.LVL167:
 2162              	.LBB261:
 2163              	.LBI261:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2164              		.loc 2 981 31 view .LVU634
 2165              	.LBB262:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2166              		.loc 2 983 3 view .LVU635
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2167              		.loc 2 988 4 view .LVU636
 2168 0000 4FF40023 		mov	r3, #524288
 2169              		.syntax unified
 2170              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2171 0004 93FAA3F3 		rbit r3, r3
 2172              	@ 0 "" 2
 2173              	.LVL168:
 2174              		.loc 2 1001 3 view .LVU637
 2175              		.loc 2 1001 3 is_stmt 0 view .LVU638
 2176              		.thumb
 2177              		.syntax unified
 2178              	.LBE262:
 2179              	.LBE261:
 2180              		.loc 1 922 22 view .LVU639
 2181 0008 B3FA83F3 		clz	r3, r3
 2182 000c 03F18453 		add	r3, r3, #276824064
 2183 0010 03F58413 		add	r3, r3, #1081344
 2184 0014 9B00     		lsls	r3, r3, #2
 2185              		.loc 1 922 38 view .LVU640
 2186 0016 0122     		movs	r2, #1
 2187 0018 1A60     		str	r2, [r3]
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2188              		.loc 1 923 1 view .LVU641
 2189 001a 7047     		bx	lr
 2190              		.cfi_endproc
 2191              	.LFE134:
 2193              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 2194              		.align	1
 2195              		.global	HAL_RCC_DisableCSS
 2196              		.syntax unified
ARM GAS  /tmp/ccPHcnGW.s 			page 79


 2197              		.thumb
 2198              		.thumb_func
 2200              	HAL_RCC_DisableCSS:
 2201              	.LFB135:
 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2202              		.loc 1 930 1 is_stmt 1 view -0
 2203              		.cfi_startproc
 2204              		@ args = 0, pretend = 0, frame = 0
 2205              		@ frame_needed = 0, uses_anonymous_args = 0
 2206              		@ link register save eliminated.
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 2207              		.loc 1 931 3 view .LVU643
 2208              	.LVL169:
 2209              	.LBB263:
 2210              	.LBI263:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2211              		.loc 2 981 31 view .LVU644
 2212              	.LBB264:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2213              		.loc 2 983 3 view .LVU645
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2214              		.loc 2 988 4 view .LVU646
 2215 0000 4FF40023 		mov	r3, #524288
 2216              		.syntax unified
 2217              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2218 0004 93FAA3F3 		rbit r3, r3
 2219              	@ 0 "" 2
 2220              	.LVL170:
 2221              		.loc 2 1001 3 view .LVU647
 2222              		.loc 2 1001 3 is_stmt 0 view .LVU648
 2223              		.thumb
 2224              		.syntax unified
 2225              	.LBE264:
 2226              	.LBE263:
 2227              		.loc 1 931 22 view .LVU649
 2228 0008 B3FA83F3 		clz	r3, r3
 2229 000c 03F18453 		add	r3, r3, #276824064
 2230 0010 03F58413 		add	r3, r3, #1081344
 2231 0014 9B00     		lsls	r3, r3, #2
 2232              		.loc 1 931 38 view .LVU650
 2233 0016 0022     		movs	r2, #0
 2234 0018 1A60     		str	r2, [r3]
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2235              		.loc 1 932 1 view .LVU651
 2236 001a 7047     		bx	lr
 2237              		.cfi_endproc
 2238              	.LFE135:
 2240              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 2241              		.align	1
 2242              		.global	HAL_RCC_GetSysClockFreq
 2243              		.syntax unified
ARM GAS  /tmp/ccPHcnGW.s 			page 80


 2244              		.thumb
 2245              		.thumb_func
 2247              	HAL_RCC_GetSysClockFreq:
 2248              	.LFB136:
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2249              		.loc 1 964 1 is_stmt 1 view -0
 2250              		.cfi_startproc
 2251              		@ args = 0, pretend = 0, frame = 0
 2252              		@ frame_needed = 0, uses_anonymous_args = 0
 2253              		@ link register save eliminated.
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 2254              		.loc 1 965 3 view .LVU653
 2255              	.LVL171:
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 2256              		.loc 1 966 3 view .LVU654
 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 2257              		.loc 1 968 3 view .LVU655
 2258              		.loc 1 968 10 is_stmt 0 view .LVU656
 2259 0000 174B     		ldr	r3, .L152
 2260 0002 5B68     		ldr	r3, [r3, #4]
 2261              	.LVL172:
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 2262              		.loc 1 971 3 is_stmt 1 view .LVU657
ARM GAS  /tmp/ccPHcnGW.s 			page 81


 2263              		.loc 1 971 18 is_stmt 0 view .LVU658
 2264 0004 03F00C02 		and	r2, r3, #12
 2265              		.loc 1 971 3 view .LVU659
 2266 0008 082A     		cmp	r2, #8
 2267 000a 01D0     		beq	.L151
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 2268              		.loc 1 975 20 view .LVU660
 2269 000c 1548     		ldr	r0, .L152+4
 2270              	.LVL173:
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
 2271              		.loc 1 1015 3 is_stmt 1 view .LVU661
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2272              		.loc 1 1016 1 is_stmt 0 view .LVU662
 2273 000e 7047     		bx	lr
 2274              	.LVL174:
ARM GAS  /tmp/ccPHcnGW.s 			page 82


 2275              	.L151:
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2276              		.loc 1 980 7 is_stmt 1 view .LVU663
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2277              		.loc 1 980 35 is_stmt 0 view .LVU664
 2278 0010 03F47011 		and	r1, r3, #3932160
 2279              	.LVL175:
 2280              	.LBB265:
 2281              	.LBI265:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2282              		.loc 2 981 31 is_stmt 1 view .LVU665
 2283              	.LBB266:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2284              		.loc 2 983 3 view .LVU666
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2285              		.loc 2 988 4 view .LVU667
 2286 0014 4FF47012 		mov	r2, #3932160
 2287              		.syntax unified
 2288              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2289 0018 92FAA2F2 		rbit r2, r2
 2290              	@ 0 "" 2
 2291              	.LVL176:
 2292              		.loc 2 1001 3 view .LVU668
 2293              		.loc 2 1001 3 is_stmt 0 view .LVU669
 2294              		.thumb
 2295              		.syntax unified
 2296              	.LBE266:
 2297              	.LBE265:
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2298              		.loc 1 980 72 view .LVU670
 2299 001c B2FA82F2 		clz	r2, r2
 2300 0020 21FA02F2 		lsr	r2, r1, r2
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2301              		.loc 1 980 34 view .LVU671
 2302 0024 1049     		ldr	r1, .L152+8
 2303 0026 885C     		ldrb	r0, [r1, r2]	@ zero_extendqisi2
 2304              	.LVL177:
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2305              		.loc 1 981 7 is_stmt 1 view .LVU672
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2306              		.loc 1 981 49 is_stmt 0 view .LVU673
 2307 0028 0D4A     		ldr	r2, .L152
 2308 002a D26A     		ldr	r2, [r2, #44]
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2309              		.loc 1 981 35 view .LVU674
 2310 002c 02F00F02 		and	r2, r2, #15
 2311              	.LVL178:
 2312              	.LBB267:
 2313              	.LBI267:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2314              		.loc 2 981 31 is_stmt 1 view .LVU675
 2315              	.LBB268:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2316              		.loc 2 983 3 view .LVU676
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2317              		.loc 2 988 4 view .LVU677
 2318 0030 0F21     		movs	r1, #15
ARM GAS  /tmp/ccPHcnGW.s 			page 83


 2319              		.syntax unified
 2320              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2321 0032 91FAA1F1 		rbit r1, r1
 2322              	@ 0 "" 2
 2323              	.LVL179:
 2324              		.loc 2 1001 3 view .LVU678
 2325              		.loc 2 1001 3 is_stmt 0 view .LVU679
 2326              		.thumb
 2327              		.syntax unified
 2328              	.LBE268:
 2329              	.LBE267:
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2330              		.loc 1 981 77 view .LVU680
 2331 0036 B1FA81F1 		clz	r1, r1
 2332 003a CA40     		lsrs	r2, r2, r1
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2333              		.loc 1 981 34 view .LVU681
 2334 003c 0B49     		ldr	r1, .L152+12
 2335 003e 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 2336              	.LVL180:
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2337              		.loc 1 994 7 is_stmt 1 view .LVU682
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2338              		.loc 1 994 10 is_stmt 0 view .LVU683
 2339 0040 13F4803F 		tst	r3, #65536
 2340 0044 05D0     		beq	.L149
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2341              		.loc 1 997 9 is_stmt 1 view .LVU684
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2342              		.loc 1 997 18 is_stmt 0 view .LVU685
 2343 0046 074B     		ldr	r3, .L152+4
 2344              	.LVL181:
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2345              		.loc 1 997 18 view .LVU686
 2346 0048 B3FBF2F3 		udiv	r3, r3, r2
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2347              		.loc 1 997 16 view .LVU687
 2348 004c 03FB00F0 		mul	r0, r3, r0
 2349              	.LVL182:
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2350              		.loc 1 997 16 view .LVU688
 2351 0050 7047     		bx	lr
 2352              	.LVL183:
 2353              	.L149:
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2354              		.loc 1 1002 9 is_stmt 1 view .LVU689
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2355              		.loc 1 1002 18 is_stmt 0 view .LVU690
 2356 0052 044B     		ldr	r3, .L152+4
 2357              	.LVL184:
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2358              		.loc 1 1002 18 view .LVU691
 2359 0054 B3FBF2F3 		udiv	r3, r3, r2
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2360              		.loc 1 1002 16 view .LVU692
 2361 0058 03FB00F0 		mul	r0, r3, r0
 2362              	.LVL185:
ARM GAS  /tmp/ccPHcnGW.s 			page 84


1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2363              		.loc 1 1002 16 view .LVU693
 2364 005c 7047     		bx	lr
 2365              	.L153:
 2366 005e 00BF     		.align	2
 2367              	.L152:
 2368 0060 00100240 		.word	1073876992
 2369 0064 00127A00 		.word	8000000
 2370 0068 00000000 		.word	.LANCHOR0
 2371 006c 00000000 		.word	.LANCHOR1
 2372              		.cfi_endproc
 2373              	.LFE136:
 2375              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2376              		.align	1
 2377              		.global	HAL_RCC_ClockConfig
 2378              		.syntax unified
 2379              		.thumb
 2380              		.thumb_func
 2382              	HAL_RCC_ClockConfig:
 2383              	.LVL186:
 2384              	.LFB132:
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2385              		.loc 1 695 1 is_stmt 1 view -0
 2386              		.cfi_startproc
 2387              		@ args = 0, pretend = 0, frame = 0
 2388              		@ frame_needed = 0, uses_anonymous_args = 0
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2389              		.loc 1 696 3 view .LVU695
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2390              		.loc 1 699 3 view .LVU696
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2391              		.loc 1 699 5 is_stmt 0 view .LVU697
 2392 0000 0028     		cmp	r0, #0
 2393 0002 00F0BE80 		beq	.L173
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2394              		.loc 1 695 1 view .LVU698
 2395 0006 70B5     		push	{r4, r5, r6, lr}
 2396              		.cfi_def_cfa_offset 16
 2397              		.cfi_offset 4, -16
 2398              		.cfi_offset 5, -12
 2399              		.cfi_offset 6, -8
 2400              		.cfi_offset 14, -4
 2401 0008 0D46     		mov	r5, r1
 2402 000a 0446     		mov	r4, r0
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 2403              		.loc 1 705 3 is_stmt 1 view .LVU699
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2404              		.loc 1 706 3 view .LVU700
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2405              		.loc 1 713 3 view .LVU701
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2406              		.loc 1 713 17 is_stmt 0 view .LVU702
 2407 000c 614B     		ldr	r3, .L186
 2408 000e 1B68     		ldr	r3, [r3]
 2409 0010 03F00703 		and	r3, r3, #7
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2410              		.loc 1 713 5 view .LVU703
ARM GAS  /tmp/ccPHcnGW.s 			page 85


 2411 0014 8B42     		cmp	r3, r1
 2412 0016 0BD2     		bcs	.L156
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2413              		.loc 1 716 5 is_stmt 1 view .LVU704
 2414 0018 5E4A     		ldr	r2, .L186
 2415 001a 1368     		ldr	r3, [r2]
 2416 001c 23F00703 		bic	r3, r3, #7
 2417 0020 0B43     		orrs	r3, r3, r1
 2418 0022 1360     		str	r3, [r2]
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2419              		.loc 1 720 5 view .LVU705
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2420              		.loc 1 720 8 is_stmt 0 view .LVU706
 2421 0024 1368     		ldr	r3, [r2]
 2422 0026 03F00703 		and	r3, r3, #7
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2423              		.loc 1 720 7 view .LVU707
 2424 002a 8B42     		cmp	r3, r1
 2425 002c 40F0AB80 		bne	.L174
 2426              	.L156:
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2427              		.loc 1 727 3 is_stmt 1 view .LVU708
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2428              		.loc 1 727 25 is_stmt 0 view .LVU709
 2429 0030 2368     		ldr	r3, [r4]
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2430              		.loc 1 727 5 view .LVU710
 2431 0032 13F0020F 		tst	r3, #2
 2432 0036 06D0     		beq	.L157
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2433              		.loc 1 729 5 is_stmt 1 view .LVU711
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2434              		.loc 1 730 5 view .LVU712
 2435 0038 574A     		ldr	r2, .L186+4
 2436 003a 5368     		ldr	r3, [r2, #4]
 2437 003c 23F0F003 		bic	r3, r3, #240
 2438 0040 A168     		ldr	r1, [r4, #8]
 2439              	.LVL187:
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2440              		.loc 1 730 5 is_stmt 0 view .LVU713
 2441 0042 0B43     		orrs	r3, r3, r1
 2442 0044 5360     		str	r3, [r2, #4]
 2443              	.L157:
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2444              		.loc 1 734 3 is_stmt 1 view .LVU714
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2445              		.loc 1 734 25 is_stmt 0 view .LVU715
 2446 0046 2368     		ldr	r3, [r4]
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2447              		.loc 1 734 5 view .LVU716
 2448 0048 13F0010F 		tst	r3, #1
 2449 004c 5AD0     		beq	.L158
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2450              		.loc 1 736 5 is_stmt 1 view .LVU717
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2451              		.loc 1 739 5 view .LVU718
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccPHcnGW.s 			page 86


 2452              		.loc 1 739 25 is_stmt 0 view .LVU719
 2453 004e 6368     		ldr	r3, [r4, #4]
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2454              		.loc 1 739 7 view .LVU720
 2455 0050 012B     		cmp	r3, #1
 2456 0052 2DD0     		beq	.L184
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2457              		.loc 1 748 10 is_stmt 1 view .LVU721
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2458              		.loc 1 748 12 is_stmt 0 view .LVU722
 2459 0054 022B     		cmp	r3, #2
 2460 0056 40D0     		beq	.L185
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2461              		.loc 1 760 7 is_stmt 1 view .LVU723
 2462              	.LVL188:
 2463              	.LBB269:
 2464              	.LBI269:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2465              		.loc 2 981 31 view .LVU724
 2466              	.LBB270:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2467              		.loc 2 983 3 view .LVU725
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2468              		.loc 2 988 4 view .LVU726
 2469 0058 0222     		movs	r2, #2
 2470              		.syntax unified
 2471              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2472 005a 92FAA2F2 		rbit r2, r2
 2473              	@ 0 "" 2
 2474              		.loc 2 1001 3 view .LVU727
 2475              	.LVL189:
 2476              		.loc 2 1001 3 is_stmt 0 view .LVU728
 2477              		.thumb
 2478              		.syntax unified
 2479              	.LBE270:
 2480              	.LBE269:
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2481              		.loc 1 760 10 view .LVU729
 2482 005e 4E4A     		ldr	r2, .L186+4
 2483 0060 1068     		ldr	r0, [r2]
 2484              	.LVL190:
 2485              	.LBB271:
 2486              	.LBI271:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2487              		.loc 2 981 31 is_stmt 1 view .LVU730
 2488              	.LBB272:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2489              		.loc 2 983 3 view .LVU731
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2490              		.loc 2 988 4 view .LVU732
 2491 0062 0222     		movs	r2, #2
 2492              		.syntax unified
 2493              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2494 0064 92FAA2F2 		rbit r2, r2
 2495              	@ 0 "" 2
 2496              	.LVL191:
 2497              		.loc 2 1001 3 view .LVU733
ARM GAS  /tmp/ccPHcnGW.s 			page 87


 2498              		.loc 2 1001 3 is_stmt 0 view .LVU734
 2499              		.thumb
 2500              		.syntax unified
 2501              	.LBE272:
 2502              	.LBE271:
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2503              		.loc 1 760 10 view .LVU735
 2504 0068 B2FA82F2 		clz	r2, r2
 2505 006c 02F01F02 		and	r2, r2, #31
 2506 0070 0121     		movs	r1, #1
 2507 0072 01FA02F2 		lsl	r2, r1, r2
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2508              		.loc 1 760 9 view .LVU736
 2509 0076 1042     		tst	r0, r2
 2510 0078 00F08780 		beq	.L177
 2511              	.L162:
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2512              		.loc 1 766 5 is_stmt 1 view .LVU737
 2513 007c 4649     		ldr	r1, .L186+4
 2514 007e 4A68     		ldr	r2, [r1, #4]
 2515 0080 22F00302 		bic	r2, r2, #3
 2516 0084 1343     		orrs	r3, r3, r2
 2517 0086 4B60     		str	r3, [r1, #4]
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2518              		.loc 1 769 5 view .LVU738
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2519              		.loc 1 769 17 is_stmt 0 view .LVU739
 2520 0088 FFF7FEFF 		bl	HAL_GetTick
 2521              	.LVL192:
 2522 008c 0646     		mov	r6, r0
 2523              	.LVL193:
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2524              		.loc 1 771 5 is_stmt 1 view .LVU740
 2525              	.L168:
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2526              		.loc 1 771 42 view .LVU741
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2527              		.loc 1 771 12 is_stmt 0 view .LVU742
 2528 008e 424B     		ldr	r3, .L186+4
 2529 0090 5B68     		ldr	r3, [r3, #4]
 2530 0092 03F00C03 		and	r3, r3, #12
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2531              		.loc 1 771 63 view .LVU743
 2532 0096 6268     		ldr	r2, [r4, #4]
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2533              		.loc 1 771 42 view .LVU744
 2534 0098 B3EB820F 		cmp	r3, r2, lsl #2
 2535 009c 32D0     		beq	.L158
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2536              		.loc 1 773 7 is_stmt 1 view .LVU745
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2537              		.loc 1 773 12 is_stmt 0 view .LVU746
 2538 009e FFF7FEFF 		bl	HAL_GetTick
 2539              	.LVL194:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2540              		.loc 1 773 26 view .LVU747
 2541 00a2 801B     		subs	r0, r0, r6
ARM GAS  /tmp/ccPHcnGW.s 			page 88


 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2542              		.loc 1 773 10 view .LVU748
 2543 00a4 41F28833 		movw	r3, #5000
 2544 00a8 9842     		cmp	r0, r3
 2545 00aa F0D9     		bls	.L168
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2546              		.loc 1 775 16 view .LVU749
 2547 00ac 0320     		movs	r0, #3
 2548 00ae 67E0     		b	.L155
 2549              	.LVL195:
 2550              	.L184:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2551              		.loc 1 742 7 is_stmt 1 view .LVU750
 2552              	.LBB273:
 2553              	.LBI273:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2554              		.loc 2 981 31 view .LVU751
 2555              	.LBB274:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2556              		.loc 2 983 3 view .LVU752
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2557              		.loc 2 988 4 view .LVU753
 2558 00b0 4FF40032 		mov	r2, #131072
 2559              		.syntax unified
 2560              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2561 00b4 92FAA2F2 		rbit r2, r2
 2562              	@ 0 "" 2
 2563              		.loc 2 1001 3 view .LVU754
 2564              	.LVL196:
 2565              		.loc 2 1001 3 is_stmt 0 view .LVU755
 2566              		.thumb
 2567              		.syntax unified
 2568              	.LBE274:
 2569              	.LBE273:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2570              		.loc 1 742 10 view .LVU756
 2571 00b8 374A     		ldr	r2, .L186+4
 2572 00ba 1068     		ldr	r0, [r2]
 2573              	.LVL197:
 2574              	.LBB275:
 2575              	.LBI275:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2576              		.loc 2 981 31 is_stmt 1 view .LVU757
 2577              	.LBB276:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2578              		.loc 2 983 3 view .LVU758
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2579              		.loc 2 988 4 view .LVU759
 2580 00bc 4FF40032 		mov	r2, #131072
 2581              		.syntax unified
 2582              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2583 00c0 92FAA2F2 		rbit r2, r2
 2584              	@ 0 "" 2
 2585              	.LVL198:
 2586              		.loc 2 1001 3 view .LVU760
 2587              		.loc 2 1001 3 is_stmt 0 view .LVU761
 2588              		.thumb
ARM GAS  /tmp/ccPHcnGW.s 			page 89


 2589              		.syntax unified
 2590              	.LBE276:
 2591              	.LBE275:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2592              		.loc 1 742 10 view .LVU762
 2593 00c4 B2FA82F2 		clz	r2, r2
 2594 00c8 02F01F02 		and	r2, r2, #31
 2595 00cc 0121     		movs	r1, #1
 2596 00ce 01FA02F2 		lsl	r2, r1, r2
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2597              		.loc 1 742 9 view .LVU763
 2598 00d2 0242     		tst	r2, r0
 2599 00d4 D2D1     		bne	.L162
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2600              		.loc 1 744 16 view .LVU764
 2601 00d6 0120     		movs	r0, #1
 2602 00d8 52E0     		b	.L155
 2603              	.LVL199:
 2604              	.L185:
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2605              		.loc 1 751 7 is_stmt 1 view .LVU765
 2606              	.LBB277:
 2607              	.LBI277:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2608              		.loc 2 981 31 view .LVU766
 2609              	.LBB278:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2610              		.loc 2 983 3 view .LVU767
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2611              		.loc 2 988 4 view .LVU768
 2612 00da 4FF00072 		mov	r2, #33554432
 2613              		.syntax unified
 2614              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2615 00de 92FAA2F2 		rbit r2, r2
 2616              	@ 0 "" 2
 2617              		.loc 2 1001 3 view .LVU769
 2618              	.LVL200:
 2619              		.loc 2 1001 3 is_stmt 0 view .LVU770
 2620              		.thumb
 2621              		.syntax unified
 2622              	.LBE278:
 2623              	.LBE277:
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2624              		.loc 1 751 10 view .LVU771
 2625 00e2 2D4A     		ldr	r2, .L186+4
 2626 00e4 1068     		ldr	r0, [r2]
 2627              	.LVL201:
 2628              	.LBB279:
 2629              	.LBI279:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2630              		.loc 2 981 31 is_stmt 1 view .LVU772
 2631              	.LBB280:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2632              		.loc 2 983 3 view .LVU773
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2633              		.loc 2 988 4 view .LVU774
 2634 00e6 4FF00072 		mov	r2, #33554432
ARM GAS  /tmp/ccPHcnGW.s 			page 90


 2635              		.syntax unified
 2636              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2637 00ea 92FAA2F2 		rbit r2, r2
 2638              	@ 0 "" 2
 2639              	.LVL202:
 2640              		.loc 2 1001 3 view .LVU775
 2641              		.loc 2 1001 3 is_stmt 0 view .LVU776
 2642              		.thumb
 2643              		.syntax unified
 2644              	.LBE280:
 2645              	.LBE279:
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2646              		.loc 1 751 10 view .LVU777
 2647 00ee B2FA82F2 		clz	r2, r2
 2648 00f2 02F01F02 		and	r2, r2, #31
 2649 00f6 0121     		movs	r1, #1
 2650 00f8 01FA02F2 		lsl	r2, r1, r2
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2651              		.loc 1 751 9 view .LVU778
 2652 00fc 1042     		tst	r0, r2
 2653 00fe BDD1     		bne	.L162
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2654              		.loc 1 753 16 view .LVU779
 2655 0100 0120     		movs	r0, #1
 2656 0102 3DE0     		b	.L155
 2657              	.LVL203:
 2658              	.L158:
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2659              		.loc 1 780 3 is_stmt 1 view .LVU780
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2660              		.loc 1 780 17 is_stmt 0 view .LVU781
 2661 0104 234B     		ldr	r3, .L186
 2662 0106 1B68     		ldr	r3, [r3]
 2663 0108 03F00703 		and	r3, r3, #7
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2664              		.loc 1 780 5 view .LVU782
 2665 010c AB42     		cmp	r3, r5
 2666 010e 0AD9     		bls	.L170
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2667              		.loc 1 783 5 is_stmt 1 view .LVU783
 2668 0110 204A     		ldr	r2, .L186
 2669 0112 1368     		ldr	r3, [r2]
 2670 0114 23F00703 		bic	r3, r3, #7
 2671 0118 2B43     		orrs	r3, r3, r5
 2672 011a 1360     		str	r3, [r2]
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2673              		.loc 1 787 5 view .LVU784
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2674              		.loc 1 787 8 is_stmt 0 view .LVU785
 2675 011c 1368     		ldr	r3, [r2]
 2676 011e 03F00703 		and	r3, r3, #7
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2677              		.loc 1 787 7 view .LVU786
 2678 0122 AB42     		cmp	r3, r5
 2679 0124 33D1     		bne	.L179
 2680              	.L170:
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccPHcnGW.s 			page 91


 2681              		.loc 1 794 3 is_stmt 1 view .LVU787
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2682              		.loc 1 794 25 is_stmt 0 view .LVU788
 2683 0126 2368     		ldr	r3, [r4]
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2684              		.loc 1 794 5 view .LVU789
 2685 0128 13F0040F 		tst	r3, #4
 2686 012c 06D0     		beq	.L171
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2687              		.loc 1 796 5 is_stmt 1 view .LVU790
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2688              		.loc 1 797 5 view .LVU791
 2689 012e 1A4A     		ldr	r2, .L186+4
 2690 0130 5368     		ldr	r3, [r2, #4]
 2691 0132 23F4E063 		bic	r3, r3, #1792
 2692 0136 E168     		ldr	r1, [r4, #12]
 2693 0138 0B43     		orrs	r3, r3, r1
 2694 013a 5360     		str	r3, [r2, #4]
 2695              	.L171:
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2696              		.loc 1 801 3 view .LVU792
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2697              		.loc 1 801 25 is_stmt 0 view .LVU793
 2698 013c 2368     		ldr	r3, [r4]
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2699              		.loc 1 801 5 view .LVU794
 2700 013e 13F0080F 		tst	r3, #8
 2701 0142 07D0     		beq	.L172
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2702              		.loc 1 803 5 is_stmt 1 view .LVU795
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2703              		.loc 1 804 5 view .LVU796
 2704 0144 144A     		ldr	r2, .L186+4
 2705 0146 5368     		ldr	r3, [r2, #4]
 2706 0148 23F46053 		bic	r3, r3, #14336
 2707 014c 2169     		ldr	r1, [r4, #16]
 2708 014e 43EAC103 		orr	r3, r3, r1, lsl #3
 2709 0152 5360     		str	r3, [r2, #4]
 2710              	.L172:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2711              		.loc 1 808 3 view .LVU797
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2712              		.loc 1 808 21 is_stmt 0 view .LVU798
 2713 0154 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2714              	.LVL204:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2715              		.loc 1 808 68 view .LVU799
 2716 0158 0F4B     		ldr	r3, .L186+4
 2717 015a 5B68     		ldr	r3, [r3, #4]
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2718              		.loc 1 808 75 view .LVU800
 2719 015c 03F0F003 		and	r3, r3, #240
 2720              	.LVL205:
 2721              	.LBB281:
 2722              	.LBI281:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2723              		.loc 2 981 31 is_stmt 1 view .LVU801
ARM GAS  /tmp/ccPHcnGW.s 			page 92


 2724              	.LBB282:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2725              		.loc 2 983 3 view .LVU802
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2726              		.loc 2 988 4 view .LVU803
 2727 0160 F022     		movs	r2, #240
 2728              		.syntax unified
 2729              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2730 0162 92FAA2F2 		rbit r2, r2
 2731              	@ 0 "" 2
 2732              	.LVL206:
 2733              		.loc 2 1001 3 view .LVU804
 2734              		.loc 2 1001 3 is_stmt 0 view .LVU805
 2735              		.thumb
 2736              		.syntax unified
 2737              	.LBE282:
 2738              	.LBE281:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2739              		.loc 1 808 91 view .LVU806
 2740 0166 B2FA82F2 		clz	r2, r2
 2741 016a D340     		lsrs	r3, r3, r2
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2742              		.loc 1 808 63 view .LVU807
 2743 016c 0B4A     		ldr	r2, .L186+8
 2744 016e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2745              		.loc 1 808 47 view .LVU808
 2746 0170 D840     		lsrs	r0, r0, r3
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2747              		.loc 1 808 19 view .LVU809
 2748 0172 0B4B     		ldr	r3, .L186+12
 2749 0174 1860     		str	r0, [r3]
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 2750              		.loc 1 811 3 is_stmt 1 view .LVU810
 2751 0176 0B4B     		ldr	r3, .L186+16
 2752 0178 1868     		ldr	r0, [r3]
 2753 017a FFF7FEFF 		bl	HAL_InitTick
 2754              	.LVL207:
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2755              		.loc 1 813 3 view .LVU811
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2756              		.loc 1 813 10 is_stmt 0 view .LVU812
 2757 017e 0020     		movs	r0, #0
 2758              	.L155:
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2759              		.loc 1 814 1 view .LVU813
 2760 0180 70BD     		pop	{r4, r5, r6, pc}
 2761              	.LVL208:
 2762              	.L173:
 2763              		.cfi_def_cfa_offset 0
 2764              		.cfi_restore 4
 2765              		.cfi_restore 5
 2766              		.cfi_restore 6
 2767              		.cfi_restore 14
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2768              		.loc 1 701 12 view .LVU814
 2769 0182 0120     		movs	r0, #1
ARM GAS  /tmp/ccPHcnGW.s 			page 93


 2770              	.LVL209:
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2771              		.loc 1 814 1 view .LVU815
 2772 0184 7047     		bx	lr
 2773              	.LVL210:
 2774              	.L174:
 2775              		.cfi_def_cfa_offset 16
 2776              		.cfi_offset 4, -16
 2777              		.cfi_offset 5, -12
 2778              		.cfi_offset 6, -8
 2779              		.cfi_offset 14, -4
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2780              		.loc 1 722 14 view .LVU816
 2781 0186 0120     		movs	r0, #1
 2782              	.LVL211:
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2783              		.loc 1 722 14 view .LVU817
 2784 0188 FAE7     		b	.L155
 2785              	.LVL212:
 2786              	.L177:
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2787              		.loc 1 762 16 view .LVU818
 2788 018a 0120     		movs	r0, #1
 2789 018c F8E7     		b	.L155
 2790              	.LVL213:
 2791              	.L179:
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2792              		.loc 1 789 14 view .LVU819
 2793 018e 0120     		movs	r0, #1
 2794 0190 F6E7     		b	.L155
 2795              	.L187:
 2796 0192 00BF     		.align	2
 2797              	.L186:
 2798 0194 00200240 		.word	1073881088
 2799 0198 00100240 		.word	1073876992
 2800 019c 00000000 		.word	AHBPrescTable
 2801 01a0 00000000 		.word	SystemCoreClock
 2802 01a4 00000000 		.word	uwTickPrio
 2803              		.cfi_endproc
 2804              	.LFE132:
 2806              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2807              		.align	1
 2808              		.global	HAL_RCC_GetHCLKFreq
 2809              		.syntax unified
 2810              		.thumb
 2811              		.thumb_func
 2813              	HAL_RCC_GetHCLKFreq:
 2814              	.LFB137:
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
ARM GAS  /tmp/ccPHcnGW.s 			page 94


1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2815              		.loc 1 1028 1 is_stmt 1 view -0
 2816              		.cfi_startproc
 2817              		@ args = 0, pretend = 0, frame = 0
 2818              		@ frame_needed = 0, uses_anonymous_args = 0
 2819              		@ link register save eliminated.
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
 2820              		.loc 1 1029 3 view .LVU821
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2821              		.loc 1 1030 1 is_stmt 0 view .LVU822
 2822 0000 014B     		ldr	r3, .L189
 2823 0002 1868     		ldr	r0, [r3]
 2824 0004 7047     		bx	lr
 2825              	.L190:
 2826 0006 00BF     		.align	2
 2827              	.L189:
 2828 0008 00000000 		.word	SystemCoreClock
 2829              		.cfi_endproc
 2830              	.LFE137:
 2832              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2833              		.align	1
 2834              		.global	HAL_RCC_GetPCLK1Freq
 2835              		.syntax unified
 2836              		.thumb
 2837              		.thumb_func
 2839              	HAL_RCC_GetPCLK1Freq:
 2840              	.LFB138:
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2841              		.loc 1 1039 1 is_stmt 1 view -0
 2842              		.cfi_startproc
 2843              		@ args = 0, pretend = 0, frame = 0
 2844              		@ frame_needed = 0, uses_anonymous_args = 0
 2845 0000 08B5     		push	{r3, lr}
 2846              		.cfi_def_cfa_offset 8
 2847              		.cfi_offset 3, -8
 2848              		.cfi_offset 14, -4
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 2849              		.loc 1 1041 3 view .LVU824
 2850              		.loc 1 1041 11 is_stmt 0 view .LVU825
 2851 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2852              	.LVL214:
 2853              		.loc 1 1041 54 view .LVU826
 2854 0006 074B     		ldr	r3, .L193
 2855 0008 5B68     		ldr	r3, [r3, #4]
 2856              		.loc 1 1041 61 view .LVU827
 2857 000a 03F4E063 		and	r3, r3, #1792
ARM GAS  /tmp/ccPHcnGW.s 			page 95


 2858              	.LVL215:
 2859              	.LBB283:
 2860              	.LBI283:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2861              		.loc 2 981 31 is_stmt 1 view .LVU828
 2862              	.LBB284:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2863              		.loc 2 983 3 view .LVU829
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2864              		.loc 2 988 4 view .LVU830
 2865 000e 4FF4E062 		mov	r2, #1792
 2866              		.syntax unified
 2867              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2868 0012 92FAA2F2 		rbit r2, r2
 2869              	@ 0 "" 2
 2870              	.LVL216:
 2871              		.loc 2 1001 3 view .LVU831
 2872              		.loc 2 1001 3 is_stmt 0 view .LVU832
 2873              		.thumb
 2874              		.syntax unified
 2875              	.LBE284:
 2876              	.LBE283:
 2877              		.loc 1 1041 79 view .LVU833
 2878 0016 B2FA82F2 		clz	r2, r2
 2879 001a D340     		lsrs	r3, r3, r2
 2880              		.loc 1 1041 49 view .LVU834
 2881 001c 024A     		ldr	r2, .L193+4
 2882 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 2883              		.loc 1 1042 1 view .LVU835
 2884 0020 D840     		lsrs	r0, r0, r3
 2885 0022 08BD     		pop	{r3, pc}
 2886              	.L194:
 2887              		.align	2
 2888              	.L193:
 2889 0024 00100240 		.word	1073876992
 2890 0028 00000000 		.word	APBPrescTable
 2891              		.cfi_endproc
 2892              	.LFE138:
 2894              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2895              		.align	1
 2896              		.global	HAL_RCC_GetPCLK2Freq
 2897              		.syntax unified
 2898              		.thumb
 2899              		.thumb_func
 2901              	HAL_RCC_GetPCLK2Freq:
 2902              	.LFB139:
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2903              		.loc 1 1051 1 is_stmt 1 view -0
ARM GAS  /tmp/ccPHcnGW.s 			page 96


 2904              		.cfi_startproc
 2905              		@ args = 0, pretend = 0, frame = 0
 2906              		@ frame_needed = 0, uses_anonymous_args = 0
 2907 0000 08B5     		push	{r3, lr}
 2908              		.cfi_def_cfa_offset 8
 2909              		.cfi_offset 3, -8
 2910              		.cfi_offset 14, -4
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 2911              		.loc 1 1053 3 view .LVU837
 2912              		.loc 1 1053 11 is_stmt 0 view .LVU838
 2913 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2914              	.LVL217:
 2915              		.loc 1 1053 53 view .LVU839
 2916 0006 074B     		ldr	r3, .L197
 2917 0008 5B68     		ldr	r3, [r3, #4]
 2918              		.loc 1 1053 60 view .LVU840
 2919 000a 03F46053 		and	r3, r3, #14336
 2920              	.LVL218:
 2921              	.LBB285:
 2922              	.LBI285:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2923              		.loc 2 981 31 is_stmt 1 view .LVU841
 2924              	.LBB286:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2925              		.loc 2 983 3 view .LVU842
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2926              		.loc 2 988 4 view .LVU843
 2927 000e 4FF46052 		mov	r2, #14336
 2928              		.syntax unified
 2929              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2930 0012 92FAA2F2 		rbit r2, r2
 2931              	@ 0 "" 2
 2932              	.LVL219:
 2933              		.loc 2 1001 3 view .LVU844
 2934              		.loc 2 1001 3 is_stmt 0 view .LVU845
 2935              		.thumb
 2936              		.syntax unified
 2937              	.LBE286:
 2938              	.LBE285:
 2939              		.loc 1 1053 78 view .LVU846
 2940 0016 B2FA82F2 		clz	r2, r2
 2941 001a D340     		lsrs	r3, r3, r2
 2942              		.loc 1 1053 48 view .LVU847
 2943 001c 024A     		ldr	r2, .L197+4
 2944 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 2945              		.loc 1 1054 1 view .LVU848
 2946 0020 D840     		lsrs	r0, r0, r3
 2947 0022 08BD     		pop	{r3, pc}
 2948              	.L198:
 2949              		.align	2
 2950              	.L197:
 2951 0024 00100240 		.word	1073876992
 2952 0028 00000000 		.word	APBPrescTable
 2953              		.cfi_endproc
 2954              	.LFE139:
ARM GAS  /tmp/ccPHcnGW.s 			page 97


 2956              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2957              		.align	1
 2958              		.global	HAL_RCC_GetOscConfig
 2959              		.syntax unified
 2960              		.thumb
 2961              		.thumb_func
 2963              	HAL_RCC_GetOscConfig:
 2964              	.LVL220:
 2965              	.LFB140:
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2966              		.loc 1 1064 1 is_stmt 1 view -0
 2967              		.cfi_startproc
 2968              		@ args = 0, pretend = 0, frame = 0
 2969              		@ frame_needed = 0, uses_anonymous_args = 0
 2970              		@ link register save eliminated.
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 2971              		.loc 1 1066 3 view .LVU850
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 2972              		.loc 1 1069 3 view .LVU851
 2973              		.loc 1 1069 37 is_stmt 0 view .LVU852
 2974 0000 0F23     		movs	r3, #15
 2975 0002 0360     		str	r3, [r0]
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2976              		.loc 1 1074 3 is_stmt 1 view .LVU853
 2977              		.loc 1 1074 10 is_stmt 0 view .LVU854
 2978 0004 2D4B     		ldr	r3, .L212
 2979 0006 1B68     		ldr	r3, [r3]
 2980              		.loc 1 1074 5 view .LVU855
 2981 0008 13F4802F 		tst	r3, #262144
 2982 000c 36D0     		beq	.L200
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2983              		.loc 1 1076 5 is_stmt 1 view .LVU856
 2984              		.loc 1 1076 33 is_stmt 0 view .LVU857
 2985 000e 4FF4A023 		mov	r3, #327680
 2986 0012 4360     		str	r3, [r0, #4]
 2987              	.L201:
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
ARM GAS  /tmp/ccPHcnGW.s 			page 98


1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 2988              		.loc 1 1091 3 is_stmt 1 view .LVU858
 2989              		.loc 1 1091 10 is_stmt 0 view .LVU859
 2990 0014 294B     		ldr	r3, .L212
 2991 0016 1B68     		ldr	r3, [r3]
 2992              		.loc 1 1091 5 view .LVU860
 2993 0018 13F0010F 		tst	r3, #1
 2994 001c 3AD0     		beq	.L203
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2995              		.loc 1 1093 5 is_stmt 1 view .LVU861
 2996              		.loc 1 1093 33 is_stmt 0 view .LVU862
 2997 001e 0123     		movs	r3, #1
 2998 0020 C360     		str	r3, [r0, #12]
 2999              	.L204:
1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 3000              		.loc 1 1100 3 is_stmt 1 view .LVU863
 3001              		.loc 1 1100 59 is_stmt 0 view .LVU864
 3002 0022 2649     		ldr	r1, .L212
 3003 0024 0B68     		ldr	r3, [r1]
 3004              		.loc 1 1100 64 view .LVU865
 3005 0026 03F0F803 		and	r3, r3, #248
 3006              	.LVL221:
 3007              	.LBB287:
 3008              	.LBI287:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3009              		.loc 2 981 31 is_stmt 1 view .LVU866
 3010              	.LBB288:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3011              		.loc 2 983 3 view .LVU867
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3012              		.loc 2 988 4 view .LVU868
 3013 002a F822     		movs	r2, #248
 3014              		.syntax unified
 3015              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3016 002c 92FAA2F2 		rbit r2, r2
 3017              	@ 0 "" 2
 3018              	.LVL222:
 3019              		.loc 2 1001 3 view .LVU869
 3020              		.loc 2 1001 3 is_stmt 0 view .LVU870
 3021              		.thumb
ARM GAS  /tmp/ccPHcnGW.s 			page 99


 3022              		.syntax unified
 3023              	.LBE288:
 3024              	.LBE287:
 3025              		.loc 1 1100 44 view .LVU871
 3026 0030 B2FA82F2 		clz	r2, r2
 3027 0034 D340     		lsrs	r3, r3, r2
 3028              		.loc 1 1100 42 view .LVU872
 3029 0036 0361     		str	r3, [r0, #16]
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 3030              		.loc 1 1103 3 is_stmt 1 view .LVU873
 3031              		.loc 1 1103 10 is_stmt 0 view .LVU874
 3032 0038 0B6A     		ldr	r3, [r1, #32]
 3033              		.loc 1 1103 5 view .LVU875
 3034 003a 13F0040F 		tst	r3, #4
 3035 003e 2CD0     		beq	.L205
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 3036              		.loc 1 1105 5 is_stmt 1 view .LVU876
 3037              		.loc 1 1105 33 is_stmt 0 view .LVU877
 3038 0040 0523     		movs	r3, #5
 3039 0042 8360     		str	r3, [r0, #8]
 3040              	.L206:
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 3041              		.loc 1 1117 3 is_stmt 1 view .LVU878
 3042              		.loc 1 1117 10 is_stmt 0 view .LVU879
 3043 0044 1D4B     		ldr	r3, .L212
 3044 0046 5B6A     		ldr	r3, [r3, #36]
 3045              		.loc 1 1117 5 view .LVU880
 3046 0048 13F0010F 		tst	r3, #1
 3047 004c 30D0     		beq	.L208
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 3048              		.loc 1 1119 5 is_stmt 1 view .LVU881
 3049              		.loc 1 1119 33 is_stmt 0 view .LVU882
 3050 004e 0123     		movs	r3, #1
 3051 0050 4361     		str	r3, [r0, #20]
 3052              	.L209:
1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccPHcnGW.s 			page 100


1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 3053              		.loc 1 1128 3 is_stmt 1 view .LVU883
 3054              		.loc 1 1128 10 is_stmt 0 view .LVU884
 3055 0052 1A4B     		ldr	r3, .L212
 3056 0054 1B68     		ldr	r3, [r3]
 3057              		.loc 1 1128 5 view .LVU885
 3058 0056 13F0807F 		tst	r3, #16777216
 3059 005a 2CD0     		beq	.L210
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 3060              		.loc 1 1130 5 is_stmt 1 view .LVU886
 3061              		.loc 1 1130 37 is_stmt 0 view .LVU887
 3062 005c 0223     		movs	r3, #2
 3063 005e 8361     		str	r3, [r0, #24]
 3064              	.L211:
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 3065              		.loc 1 1136 3 is_stmt 1 view .LVU888
 3066              		.loc 1 1136 52 is_stmt 0 view .LVU889
 3067 0060 164B     		ldr	r3, .L212
 3068 0062 5A68     		ldr	r2, [r3, #4]
 3069              		.loc 1 1136 38 view .LVU890
 3070 0064 02F4C032 		and	r2, r2, #98304
 3071              		.loc 1 1136 36 view .LVU891
 3072 0068 C261     		str	r2, [r0, #28]
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 3073              		.loc 1 1137 3 is_stmt 1 view .LVU892
 3074              		.loc 1 1137 49 is_stmt 0 view .LVU893
 3075 006a 5A68     		ldr	r2, [r3, #4]
 3076              		.loc 1 1137 35 view .LVU894
 3077 006c 02F47012 		and	r2, r2, #3932160
 3078              		.loc 1 1137 33 view .LVU895
 3079 0070 0262     		str	r2, [r0, #32]
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
 3080              		.loc 1 1139 3 is_stmt 1 view .LVU896
 3081              		.loc 1 1139 49 is_stmt 0 view .LVU897
 3082 0072 DB6A     		ldr	r3, [r3, #44]
 3083              		.loc 1 1139 35 view .LVU898
 3084 0074 03F00F03 		and	r3, r3, #15
 3085              		.loc 1 1139 33 view .LVU899
 3086 0078 4362     		str	r3, [r0, #36]
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3087              		.loc 1 1141 1 view .LVU900
 3088 007a 7047     		bx	lr
 3089              	.L200:
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3090              		.loc 1 1078 8 is_stmt 1 view .LVU901
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3091              		.loc 1 1078 15 is_stmt 0 view .LVU902
 3092 007c 0F4B     		ldr	r3, .L212
ARM GAS  /tmp/ccPHcnGW.s 			page 101


 3093 007e 1B68     		ldr	r3, [r3]
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3094              		.loc 1 1078 10 view .LVU903
 3095 0080 13F4803F 		tst	r3, #65536
 3096 0084 03D0     		beq	.L202
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3097              		.loc 1 1080 5 is_stmt 1 view .LVU904
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3098              		.loc 1 1080 33 is_stmt 0 view .LVU905
 3099 0086 4FF48033 		mov	r3, #65536
 3100 008a 4360     		str	r3, [r0, #4]
 3101 008c C2E7     		b	.L201
 3102              	.L202:
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3103              		.loc 1 1084 5 is_stmt 1 view .LVU906
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3104              		.loc 1 1084 33 is_stmt 0 view .LVU907
 3105 008e 0023     		movs	r3, #0
 3106 0090 4360     		str	r3, [r0, #4]
 3107 0092 BFE7     		b	.L201
 3108              	.L203:
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3109              		.loc 1 1097 5 is_stmt 1 view .LVU908
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3110              		.loc 1 1097 33 is_stmt 0 view .LVU909
 3111 0094 0023     		movs	r3, #0
 3112 0096 C360     		str	r3, [r0, #12]
 3113 0098 C3E7     		b	.L204
 3114              	.L205:
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3115              		.loc 1 1107 8 is_stmt 1 view .LVU910
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3116              		.loc 1 1107 15 is_stmt 0 view .LVU911
 3117 009a 084B     		ldr	r3, .L212
 3118 009c 1B6A     		ldr	r3, [r3, #32]
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3119              		.loc 1 1107 10 view .LVU912
 3120 009e 13F0010F 		tst	r3, #1
 3121 00a2 02D0     		beq	.L207
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3122              		.loc 1 1109 5 is_stmt 1 view .LVU913
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3123              		.loc 1 1109 33 is_stmt 0 view .LVU914
 3124 00a4 0123     		movs	r3, #1
 3125 00a6 8360     		str	r3, [r0, #8]
 3126 00a8 CCE7     		b	.L206
 3127              	.L207:
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3128              		.loc 1 1113 5 is_stmt 1 view .LVU915
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3129              		.loc 1 1113 33 is_stmt 0 view .LVU916
 3130 00aa 0023     		movs	r3, #0
 3131 00ac 8360     		str	r3, [r0, #8]
 3132 00ae C9E7     		b	.L206
 3133              	.L208:
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3134              		.loc 1 1123 5 is_stmt 1 view .LVU917
ARM GAS  /tmp/ccPHcnGW.s 			page 102


1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3135              		.loc 1 1123 33 is_stmt 0 view .LVU918
 3136 00b0 0023     		movs	r3, #0
 3137 00b2 4361     		str	r3, [r0, #20]
 3138 00b4 CDE7     		b	.L209
 3139              	.L210:
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3140              		.loc 1 1134 5 is_stmt 1 view .LVU919
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3141              		.loc 1 1134 37 is_stmt 0 view .LVU920
 3142 00b6 0123     		movs	r3, #1
 3143 00b8 8361     		str	r3, [r0, #24]
 3144 00ba D1E7     		b	.L211
 3145              	.L213:
 3146              		.align	2
 3147              	.L212:
 3148 00bc 00100240 		.word	1073876992
 3149              		.cfi_endproc
 3150              	.LFE140:
 3152              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 3153              		.align	1
 3154              		.global	HAL_RCC_GetClockConfig
 3155              		.syntax unified
 3156              		.thumb
 3157              		.thumb_func
 3159              	HAL_RCC_GetClockConfig:
 3160              	.LVL223:
 3161              	.LFB141:
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3162              		.loc 1 1152 1 is_stmt 1 view -0
 3163              		.cfi_startproc
 3164              		@ args = 0, pretend = 0, frame = 0
 3165              		@ frame_needed = 0, uses_anonymous_args = 0
 3166              		@ link register save eliminated.
1153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 3167              		.loc 1 1154 3 view .LVU922
1155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
 3168              		.loc 1 1155 3 view .LVU923
1156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 3169              		.loc 1 1158 3 view .LVU924
 3170              		.loc 1 1158 32 is_stmt 0 view .LVU925
 3171 0000 0F23     		movs	r3, #15
 3172 0002 0360     		str	r3, [r0]
1159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
ARM GAS  /tmp/ccPHcnGW.s 			page 103


1160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 3173              		.loc 1 1161 3 is_stmt 1 view .LVU926
 3174              		.loc 1 1161 51 is_stmt 0 view .LVU927
 3175 0004 0B4B     		ldr	r3, .L215
 3176 0006 5A68     		ldr	r2, [r3, #4]
 3177              		.loc 1 1161 37 view .LVU928
 3178 0008 02F00302 		and	r2, r2, #3
 3179              		.loc 1 1161 35 view .LVU929
 3180 000c 4260     		str	r2, [r0, #4]
1162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 3181              		.loc 1 1164 3 is_stmt 1 view .LVU930
 3182              		.loc 1 1164 52 is_stmt 0 view .LVU931
 3183 000e 5A68     		ldr	r2, [r3, #4]
 3184              		.loc 1 1164 38 view .LVU932
 3185 0010 02F0F002 		and	r2, r2, #240
 3186              		.loc 1 1164 36 view .LVU933
 3187 0014 8260     		str	r2, [r0, #8]
1165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 3188              		.loc 1 1167 3 is_stmt 1 view .LVU934
 3189              		.loc 1 1167 53 is_stmt 0 view .LVU935
 3190 0016 5A68     		ldr	r2, [r3, #4]
 3191              		.loc 1 1167 39 view .LVU936
 3192 0018 02F4E062 		and	r2, r2, #1792
 3193              		.loc 1 1167 37 view .LVU937
 3194 001c C260     		str	r2, [r0, #12]
1168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 3195              		.loc 1 1170 3 is_stmt 1 view .LVU938
 3196              		.loc 1 1170 54 is_stmt 0 view .LVU939
 3197 001e 5B68     		ldr	r3, [r3, #4]
 3198              		.loc 1 1170 39 view .LVU940
 3199 0020 DB08     		lsrs	r3, r3, #3
 3200 0022 03F4E063 		and	r3, r3, #1792
 3201              		.loc 1 1170 37 view .LVU941
 3202 0026 0361     		str	r3, [r0, #16]
1171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 3203              		.loc 1 1173 3 is_stmt 1 view .LVU942
 3204              		.loc 1 1173 32 is_stmt 0 view .LVU943
 3205 0028 034B     		ldr	r3, .L215+4
 3206 002a 1B68     		ldr	r3, [r3]
 3207              		.loc 1 1173 16 view .LVU944
 3208 002c 03F00703 		and	r3, r3, #7
 3209              		.loc 1 1173 14 view .LVU945
 3210 0030 0B60     		str	r3, [r1]
1174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3211              		.loc 1 1174 1 view .LVU946
 3212 0032 7047     		bx	lr
 3213              	.L216:
 3214              		.align	2
ARM GAS  /tmp/ccPHcnGW.s 			page 104


 3215              	.L215:
 3216 0034 00100240 		.word	1073876992
 3217 0038 00200240 		.word	1073881088
 3218              		.cfi_endproc
 3219              	.LFE141:
 3221              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 3222              		.align	1
 3223              		.weak	HAL_RCC_CSSCallback
 3224              		.syntax unified
 3225              		.thumb
 3226              		.thumb_func
 3228              	HAL_RCC_CSSCallback:
 3229              	.LFB143:
1175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
1183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
1193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3230              		.loc 1 1199 1 is_stmt 1 view -0
 3231              		.cfi_startproc
 3232              		@ args = 0, pretend = 0, frame = 0
 3233              		@ frame_needed = 0, uses_anonymous_args = 0
 3234              		@ link register save eliminated.
1200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3235              		.loc 1 1203 1 view .LVU948
 3236 0000 7047     		bx	lr
 3237              		.cfi_endproc
 3238              	.LFE143:
 3240              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 3241              		.align	1
 3242              		.global	HAL_RCC_NMI_IRQHandler
 3243              		.syntax unified
 3244              		.thumb
 3245              		.thumb_func
ARM GAS  /tmp/ccPHcnGW.s 			page 105


 3247              	HAL_RCC_NMI_IRQHandler:
 3248              	.LFB142:
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 3249              		.loc 1 1182 1 view -0
 3250              		.cfi_startproc
 3251              		@ args = 0, pretend = 0, frame = 0
 3252              		@ frame_needed = 0, uses_anonymous_args = 0
 3253 0000 08B5     		push	{r3, lr}
 3254              		.cfi_def_cfa_offset 8
 3255              		.cfi_offset 3, -8
 3256              		.cfi_offset 14, -4
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3257              		.loc 1 1184 3 view .LVU950
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3258              		.loc 1 1184 6 is_stmt 0 view .LVU951
 3259 0002 064B     		ldr	r3, .L222
 3260 0004 9B68     		ldr	r3, [r3, #8]
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3261              		.loc 1 1184 5 view .LVU952
 3262 0006 13F0800F 		tst	r3, #128
 3263 000a 00D1     		bne	.L221
 3264              	.L218:
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3265              		.loc 1 1192 1 view .LVU953
 3266 000c 08BD     		pop	{r3, pc}
 3267              	.L221:
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 3268              		.loc 1 1187 5 is_stmt 1 view .LVU954
 3269 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 3270              	.LVL224:
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3271              		.loc 1 1190 5 view .LVU955
 3272 0012 024B     		ldr	r3, .L222
 3273 0014 8022     		movs	r2, #128
 3274 0016 9A72     		strb	r2, [r3, #10]
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3275              		.loc 1 1192 1 is_stmt 0 view .LVU956
 3276 0018 F8E7     		b	.L218
 3277              	.L223:
 3278 001a 00BF     		.align	2
 3279              	.L222:
 3280 001c 00100240 		.word	1073876992
 3281              		.cfi_endproc
 3282              	.LFE142:
 3284              		.section	.rodata.aPLLMULFactorTable,"a"
 3285              		.align	2
 3286              		.set	.LANCHOR0,. + 0
 3289              	aPLLMULFactorTable:
 3290 0000 02030405 		.ascii	"\002\003\004\005\006\007\010\011\012\013\014\015\016"
 3290      06070809 
 3290      0A0B0C0D 
 3290      0E
 3291 000d 0F1010   		.ascii	"\017\020\020"
 3292              		.section	.rodata.aPredivFactorTable,"a"
 3293              		.align	2
 3294              		.set	.LANCHOR1,. + 0
 3297              	aPredivFactorTable:
ARM GAS  /tmp/ccPHcnGW.s 			page 106


 3298 0000 01020304 		.ascii	"\001\002\003\004\005\006\007\010\011\012\013\014\015"
 3298      05060708 
 3298      090A0B0C 
 3298      0D
 3299 000d 0E0F10   		.ascii	"\016\017\020"
 3300              		.text
 3301              	.Letext0:
 3302              		.file 3 "/home/jack/.config/Code - OSS/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 3303              		.file 4 "/home/jack/.config/Code - OSS/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 3304              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 3305              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 3306              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 3307              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 3308              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 3309              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 3310              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/ccPHcnGW.s 			page 107


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/ccPHcnGW.s:20     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccPHcnGW.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccPHcnGW.s:228    .text.HAL_RCC_DeInit:00000000000000dc $d
     /tmp/ccPHcnGW.s:238    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccPHcnGW.s:244    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccPHcnGW.s:1052   .text.HAL_RCC_OscConfig:00000000000002e0 $d
     /tmp/ccPHcnGW.s:1063   .text.HAL_RCC_OscConfig:00000000000002e8 $t
     /tmp/ccPHcnGW.s:1800   .text.HAL_RCC_OscConfig:0000000000000564 $d
     /tmp/ccPHcnGW.s:1806   .text.HAL_RCC_OscConfig:0000000000000570 $t
     /tmp/ccPHcnGW.s:2045   .text.HAL_RCC_OscConfig:0000000000000640 $d
     /tmp/ccPHcnGW.s:2050   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccPHcnGW.s:2056   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccPHcnGW.s:2142   .text.HAL_RCC_MCOConfig:000000000000004c $d
     /tmp/ccPHcnGW.s:2147   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccPHcnGW.s:2153   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccPHcnGW.s:2194   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccPHcnGW.s:2200   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccPHcnGW.s:2241   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccPHcnGW.s:2247   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccPHcnGW.s:2368   .text.HAL_RCC_GetSysClockFreq:0000000000000060 $d
     /tmp/ccPHcnGW.s:2376   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccPHcnGW.s:2382   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccPHcnGW.s:2798   .text.HAL_RCC_ClockConfig:0000000000000194 $d
     /tmp/ccPHcnGW.s:2807   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccPHcnGW.s:2813   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccPHcnGW.s:2828   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccPHcnGW.s:2833   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccPHcnGW.s:2839   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccPHcnGW.s:2889   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
     /tmp/ccPHcnGW.s:2895   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccPHcnGW.s:2901   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccPHcnGW.s:2951   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
     /tmp/ccPHcnGW.s:2957   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccPHcnGW.s:2963   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccPHcnGW.s:3148   .text.HAL_RCC_GetOscConfig:00000000000000bc $d
     /tmp/ccPHcnGW.s:3153   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccPHcnGW.s:3159   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccPHcnGW.s:3216   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccPHcnGW.s:3222   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccPHcnGW.s:3228   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccPHcnGW.s:3241   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccPHcnGW.s:3247   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccPHcnGW.s:3280   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d
     /tmp/ccPHcnGW.s:3285   .rodata.aPLLMULFactorTable:0000000000000000 $d
     /tmp/ccPHcnGW.s:3289   .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/ccPHcnGW.s:3293   .rodata.aPredivFactorTable:0000000000000000 $d
     /tmp/ccPHcnGW.s:3297   .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
HAL_GPIO_Init
AHBPrescTable
ARM GAS  /tmp/ccPHcnGW.s 			page 108


APBPrescTable
