Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr  7 02:25:58 2024
| Host         : lazyprata running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk20kFORAUDIO_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mic/sclk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: slow_clock_6p25MHz/new_clk_reg/Q (HIGH)

 There are 4364 register/latch pins with no clock driven by root clock pin: twentykhz/slow_clk_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: user_interface/clock_90pix/new_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: user_interface/score_display/slow_clock_960Hz/new_clk_reg/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: user_interface/sel_rep/DOADO[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6633 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.387        0.000                      0                 1409        0.037        0.000                      0                 1409        4.500        0.000                       0                   816  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.387        0.000                      0                 1409        0.037        0.000                      0                 1409        4.500        0.000                       0                   816  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_highest_spectrogram_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 4.125ns (46.090%)  route 4.825ns (53.910%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  bin_reg[1]/Q
                         net (fo=11, routed)          0.451     6.021    bin_reg__0[1]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.852 r  j_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.852    j_reg[31]_i_31_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.091 r  j_reg[31]_i_21/O[2]
                         net (fo=5, routed)           0.850     7.941    j_reg[31]_i_21_n_5
    SLICE_X6Y40          LUT2 (Prop_lut2_I1_O)        0.302     8.243 r  j[31]_i_29/O
                         net (fo=1, routed)           0.000     8.243    j[31]_i_29_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.495 r  j_reg[31]_i_19/O[0]
                         net (fo=1, routed)           0.580     9.076    j_reg[31]_i_19_n_7
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.295     9.371 r  j[31]_i_14/O
                         net (fo=1, routed)           0.000     9.371    j[31]_i_14_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.626 r  j_reg[31]_i_8/O[3]
                         net (fo=3, routed)           0.924    10.549    j_reg[31]_i_8_n_4
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.307    10.856 f  j[31]_i_9/O
                         net (fo=2, routed)           0.466    11.322    j[31]_i_9_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.446 r  j[31]_i_4/O
                         net (fo=13, routed)          0.393    11.839    j[31]_i_4_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  current_highest_spectrogram[5]_i_11/O
                         net (fo=1, routed)           0.190    12.153    current_highest_spectrogram[5]_i_11_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    12.693 r  current_highest_spectrogram_reg[5]_i_8/CO[2]
                         net (fo=1, routed)           0.301    12.995    twentykhz/CO[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.308 f  twentykhz/current_highest_spectrogram[5]_i_5/O
                         net (fo=7, routed)           0.315    13.622    twentykhz/current_highest_spectrogram[5]_i_5_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.746 r  twentykhz/current_highest_spectrogram[5]_i_1/O
                         net (fo=6, routed)           0.355    14.101    twentykhz_n_35
    SLICE_X8Y37          FDSE                                         r  current_highest_spectrogram_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X8Y37          FDSE                                         r  current_highest_spectrogram_reg[3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X8Y37          FDSE (Setup_fdse_C_S)       -0.524    14.488    current_highest_spectrogram_reg[3]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -14.101    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_highest_spectrogram_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 4.125ns (46.090%)  route 4.825ns (53.910%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  bin_reg[1]/Q
                         net (fo=11, routed)          0.451     6.021    bin_reg__0[1]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.852 r  j_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.852    j_reg[31]_i_31_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.091 r  j_reg[31]_i_21/O[2]
                         net (fo=5, routed)           0.850     7.941    j_reg[31]_i_21_n_5
    SLICE_X6Y40          LUT2 (Prop_lut2_I1_O)        0.302     8.243 r  j[31]_i_29/O
                         net (fo=1, routed)           0.000     8.243    j[31]_i_29_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.495 r  j_reg[31]_i_19/O[0]
                         net (fo=1, routed)           0.580     9.076    j_reg[31]_i_19_n_7
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.295     9.371 r  j[31]_i_14/O
                         net (fo=1, routed)           0.000     9.371    j[31]_i_14_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.626 r  j_reg[31]_i_8/O[3]
                         net (fo=3, routed)           0.924    10.549    j_reg[31]_i_8_n_4
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.307    10.856 f  j[31]_i_9/O
                         net (fo=2, routed)           0.466    11.322    j[31]_i_9_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.446 r  j[31]_i_4/O
                         net (fo=13, routed)          0.393    11.839    j[31]_i_4_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  current_highest_spectrogram[5]_i_11/O
                         net (fo=1, routed)           0.190    12.153    current_highest_spectrogram[5]_i_11_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    12.693 r  current_highest_spectrogram_reg[5]_i_8/CO[2]
                         net (fo=1, routed)           0.301    12.995    twentykhz/CO[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.308 f  twentykhz/current_highest_spectrogram[5]_i_5/O
                         net (fo=7, routed)           0.315    13.622    twentykhz/current_highest_spectrogram[5]_i_5_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.746 r  twentykhz/current_highest_spectrogram[5]_i_1/O
                         net (fo=6, routed)           0.355    14.101    twentykhz_n_35
    SLICE_X8Y37          FDSE                                         r  current_highest_spectrogram_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X8Y37          FDSE                                         r  current_highest_spectrogram_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X8Y37          FDSE (Setup_fdse_C_S)       -0.524    14.488    current_highest_spectrogram_reg[4]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -14.101    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_highest_spectrogram_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 4.125ns (46.090%)  route 4.825ns (53.910%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  bin_reg[1]/Q
                         net (fo=11, routed)          0.451     6.021    bin_reg__0[1]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.852 r  j_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.852    j_reg[31]_i_31_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.091 r  j_reg[31]_i_21/O[2]
                         net (fo=5, routed)           0.850     7.941    j_reg[31]_i_21_n_5
    SLICE_X6Y40          LUT2 (Prop_lut2_I1_O)        0.302     8.243 r  j[31]_i_29/O
                         net (fo=1, routed)           0.000     8.243    j[31]_i_29_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.495 r  j_reg[31]_i_19/O[0]
                         net (fo=1, routed)           0.580     9.076    j_reg[31]_i_19_n_7
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.295     9.371 r  j[31]_i_14/O
                         net (fo=1, routed)           0.000     9.371    j[31]_i_14_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.626 r  j_reg[31]_i_8/O[3]
                         net (fo=3, routed)           0.924    10.549    j_reg[31]_i_8_n_4
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.307    10.856 f  j[31]_i_9/O
                         net (fo=2, routed)           0.466    11.322    j[31]_i_9_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.446 r  j[31]_i_4/O
                         net (fo=13, routed)          0.393    11.839    j[31]_i_4_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  current_highest_spectrogram[5]_i_11/O
                         net (fo=1, routed)           0.190    12.153    current_highest_spectrogram[5]_i_11_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    12.693 r  current_highest_spectrogram_reg[5]_i_8/CO[2]
                         net (fo=1, routed)           0.301    12.995    twentykhz/CO[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.308 f  twentykhz/current_highest_spectrogram[5]_i_5/O
                         net (fo=7, routed)           0.315    13.622    twentykhz/current_highest_spectrogram[5]_i_5_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.746 r  twentykhz/current_highest_spectrogram[5]_i_1/O
                         net (fo=6, routed)           0.355    14.101    twentykhz_n_35
    SLICE_X8Y37          FDSE                                         r  current_highest_spectrogram_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X8Y37          FDSE                                         r  current_highest_spectrogram_reg[5]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X8Y37          FDSE (Setup_fdse_C_S)       -0.524    14.488    current_highest_spectrogram_reg[5]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -14.101    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_highest_spectrogram_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 4.125ns (46.090%)  route 4.825ns (53.910%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  bin_reg[1]/Q
                         net (fo=11, routed)          0.451     6.021    bin_reg__0[1]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.852 r  j_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.852    j_reg[31]_i_31_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.091 r  j_reg[31]_i_21/O[2]
                         net (fo=5, routed)           0.850     7.941    j_reg[31]_i_21_n_5
    SLICE_X6Y40          LUT2 (Prop_lut2_I1_O)        0.302     8.243 r  j[31]_i_29/O
                         net (fo=1, routed)           0.000     8.243    j[31]_i_29_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.495 r  j_reg[31]_i_19/O[0]
                         net (fo=1, routed)           0.580     9.076    j_reg[31]_i_19_n_7
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.295     9.371 r  j[31]_i_14/O
                         net (fo=1, routed)           0.000     9.371    j[31]_i_14_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.626 r  j_reg[31]_i_8/O[3]
                         net (fo=3, routed)           0.924    10.549    j_reg[31]_i_8_n_4
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.307    10.856 f  j[31]_i_9/O
                         net (fo=2, routed)           0.466    11.322    j[31]_i_9_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.446 r  j[31]_i_4/O
                         net (fo=13, routed)          0.393    11.839    j[31]_i_4_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  current_highest_spectrogram[5]_i_11/O
                         net (fo=1, routed)           0.190    12.153    current_highest_spectrogram[5]_i_11_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    12.693 r  current_highest_spectrogram_reg[5]_i_8/CO[2]
                         net (fo=1, routed)           0.301    12.995    twentykhz/CO[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.308 f  twentykhz/current_highest_spectrogram[5]_i_5/O
                         net (fo=7, routed)           0.315    13.622    twentykhz/current_highest_spectrogram[5]_i_5_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.746 r  twentykhz/current_highest_spectrogram[5]_i_1/O
                         net (fo=6, routed)           0.355    14.101    twentykhz_n_35
    SLICE_X9Y37          FDSE                                         r  current_highest_spectrogram_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X9Y37          FDSE                                         r  current_highest_spectrogram_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y37          FDSE (Setup_fdse_C_S)       -0.429    14.583    current_highest_spectrogram_reg[0]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -14.101    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_highest_spectrogram_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 4.125ns (46.090%)  route 4.825ns (53.910%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  bin_reg[1]/Q
                         net (fo=11, routed)          0.451     6.021    bin_reg__0[1]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.852 r  j_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.852    j_reg[31]_i_31_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.091 r  j_reg[31]_i_21/O[2]
                         net (fo=5, routed)           0.850     7.941    j_reg[31]_i_21_n_5
    SLICE_X6Y40          LUT2 (Prop_lut2_I1_O)        0.302     8.243 r  j[31]_i_29/O
                         net (fo=1, routed)           0.000     8.243    j[31]_i_29_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.495 r  j_reg[31]_i_19/O[0]
                         net (fo=1, routed)           0.580     9.076    j_reg[31]_i_19_n_7
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.295     9.371 r  j[31]_i_14/O
                         net (fo=1, routed)           0.000     9.371    j[31]_i_14_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.626 r  j_reg[31]_i_8/O[3]
                         net (fo=3, routed)           0.924    10.549    j_reg[31]_i_8_n_4
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.307    10.856 f  j[31]_i_9/O
                         net (fo=2, routed)           0.466    11.322    j[31]_i_9_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.446 r  j[31]_i_4/O
                         net (fo=13, routed)          0.393    11.839    j[31]_i_4_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  current_highest_spectrogram[5]_i_11/O
                         net (fo=1, routed)           0.190    12.153    current_highest_spectrogram[5]_i_11_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    12.693 r  current_highest_spectrogram_reg[5]_i_8/CO[2]
                         net (fo=1, routed)           0.301    12.995    twentykhz/CO[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.308 f  twentykhz/current_highest_spectrogram[5]_i_5/O
                         net (fo=7, routed)           0.315    13.622    twentykhz/current_highest_spectrogram[5]_i_5_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.746 r  twentykhz/current_highest_spectrogram[5]_i_1/O
                         net (fo=6, routed)           0.355    14.101    twentykhz_n_35
    SLICE_X9Y37          FDSE                                         r  current_highest_spectrogram_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X9Y37          FDSE                                         r  current_highest_spectrogram_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y37          FDSE (Setup_fdse_C_S)       -0.429    14.583    current_highest_spectrogram_reg[1]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -14.101    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_highest_spectrogram_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 4.125ns (46.090%)  route 4.825ns (53.910%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  bin_reg[1]/Q
                         net (fo=11, routed)          0.451     6.021    bin_reg__0[1]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.852 r  j_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.852    j_reg[31]_i_31_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.091 r  j_reg[31]_i_21/O[2]
                         net (fo=5, routed)           0.850     7.941    j_reg[31]_i_21_n_5
    SLICE_X6Y40          LUT2 (Prop_lut2_I1_O)        0.302     8.243 r  j[31]_i_29/O
                         net (fo=1, routed)           0.000     8.243    j[31]_i_29_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.495 r  j_reg[31]_i_19/O[0]
                         net (fo=1, routed)           0.580     9.076    j_reg[31]_i_19_n_7
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.295     9.371 r  j[31]_i_14/O
                         net (fo=1, routed)           0.000     9.371    j[31]_i_14_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.626 r  j_reg[31]_i_8/O[3]
                         net (fo=3, routed)           0.924    10.549    j_reg[31]_i_8_n_4
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.307    10.856 f  j[31]_i_9/O
                         net (fo=2, routed)           0.466    11.322    j[31]_i_9_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.446 r  j[31]_i_4/O
                         net (fo=13, routed)          0.393    11.839    j[31]_i_4_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  current_highest_spectrogram[5]_i_11/O
                         net (fo=1, routed)           0.190    12.153    current_highest_spectrogram[5]_i_11_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    12.693 r  current_highest_spectrogram_reg[5]_i_8/CO[2]
                         net (fo=1, routed)           0.301    12.995    twentykhz/CO[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.308 f  twentykhz/current_highest_spectrogram[5]_i_5/O
                         net (fo=7, routed)           0.315    13.622    twentykhz/current_highest_spectrogram[5]_i_5_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.746 r  twentykhz/current_highest_spectrogram[5]_i_1/O
                         net (fo=6, routed)           0.355    14.101    twentykhz_n_35
    SLICE_X9Y37          FDSE                                         r  current_highest_spectrogram_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X9Y37          FDSE                                         r  current_highest_spectrogram_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y37          FDSE (Setup_fdse_C_S)       -0.429    14.583    current_highest_spectrogram_reg[2]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -14.101    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 user_interface/dbCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_interface/pt_delay_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 3.091ns (33.747%)  route 6.068ns (66.253%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.557     5.078    user_interface/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  user_interface/dbCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  user_interface/dbCount_reg[2]/Q
                         net (fo=2, routed)           0.620     6.155    user_interface/dbCount_reg_n_0_[2]
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.829 r  user_interface/dbCount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    user_interface/dbCount_reg[4]_i_2_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  user_interface/dbCount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.943    user_interface/dbCount_reg[8]_i_2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  user_interface/dbCount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.057    user_interface/dbCount_reg[12]_i_2_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  user_interface/dbCount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.171    user_interface/dbCount_reg[16]_i_2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  user_interface/dbCount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.285    user_interface/dbCount_reg[20]_i_2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  user_interface/dbCount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.399    user_interface/dbCount_reg[24]_i_2_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.712 f  user_interface/dbCount_reg[28]_i_2/O[3]
                         net (fo=2, routed)           0.976     8.687    user_interface/data0[28]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.306     8.993 f  user_interface/button_pressed_i_17/O
                         net (fo=1, routed)           0.625     9.618    user_interface/button_pressed_i_17_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  user_interface/button_pressed_i_10/O
                         net (fo=1, routed)           0.645    10.387    user_interface/button_pressed_i_10_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.124    10.511 r  user_interface/button_pressed_i_3/O
                         net (fo=17, routed)          0.305    10.816    user_interface/btn_ready311_in
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.940 r  user_interface/button_pressed_i_2/O
                         net (fo=69, routed)          0.976    11.916    user_interface/zeroFlag1312_out
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124    12.040 r  user_interface/threeFlag_i_2/O
                         net (fo=3, routed)           0.822    12.861    user_interface/threeFlag_i_2_n_0
    SLICE_X42Y28         LUT5 (Prop_lut5_I0_O)        0.124    12.985 r  user_interface/pt_delay_counter[31]_i_4/O
                         net (fo=32, routed)          0.769    13.754    user_interface/pt_delay_counter[31]_i_4_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I0_O)        0.152    13.906 r  user_interface/pt_delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.331    14.238    user_interface/pt_delay_counter1_out[0]
    SLICE_X47Y29         FDRE                                         r  user_interface/pt_delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.437    14.778    user_interface/clk_IBUF_BUFG
    SLICE_X47Y29         FDRE                                         r  user_interface/pt_delay_counter_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X47Y29         FDRE (Setup_fdre_C_D)       -0.251    14.752    user_interface/pt_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 user_interface/dbCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_interface/pt_delay_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 3.291ns (35.434%)  route 5.997ns (64.566%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.557     5.078    user_interface/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  user_interface/dbCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  user_interface/dbCount_reg[2]/Q
                         net (fo=2, routed)           0.620     6.155    user_interface/dbCount_reg_n_0_[2]
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.829 r  user_interface/dbCount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    user_interface/dbCount_reg[4]_i_2_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  user_interface/dbCount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.943    user_interface/dbCount_reg[8]_i_2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  user_interface/dbCount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.057    user_interface/dbCount_reg[12]_i_2_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  user_interface/dbCount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.171    user_interface/dbCount_reg[16]_i_2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  user_interface/dbCount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.285    user_interface/dbCount_reg[20]_i_2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  user_interface/dbCount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.399    user_interface/dbCount_reg[24]_i_2_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.712 r  user_interface/dbCount_reg[28]_i_2/O[3]
                         net (fo=2, routed)           0.976     8.687    user_interface/data0[28]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.306     8.993 r  user_interface/button_pressed_i_17/O
                         net (fo=1, routed)           0.625     9.618    user_interface/button_pressed_i_17_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.742 f  user_interface/button_pressed_i_10/O
                         net (fo=1, routed)           0.645    10.387    user_interface/button_pressed_i_10_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.124    10.511 f  user_interface/button_pressed_i_3/O
                         net (fo=17, routed)          0.305    10.816    user_interface/btn_ready311_in
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.940 f  user_interface/button_pressed_i_2/O
                         net (fo=69, routed)          1.181    12.121    user_interface/zeroFlag1312_out
    SLICE_X47Y30         LUT2 (Prop_lut2_I1_O)        0.150    12.271 r  user_interface/pt_delay_counter[31]_i_9/O
                         net (fo=1, routed)           0.458    12.729    user_interface/pt_delay_counter[31]_i_9_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I1_O)        0.326    13.055 r  user_interface/pt_delay_counter[31]_i_3/O
                         net (fo=31, routed)          1.187    14.242    user_interface/pt_delay_counter[31]_i_3_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.366 r  user_interface/pt_delay_counter[28]_i_1/O
                         net (fo=1, routed)           0.000    14.366    user_interface/pt_delay_counter1_out[28]
    SLICE_X48Y32         FDRE                                         r  user_interface/pt_delay_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.443    14.784    user_interface/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  user_interface/pt_delay_counter_reg[28]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X48Y32         FDRE (Setup_fdre_C_D)        0.031    15.040    user_interface/pt_delay_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.366    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 user_interface/dbCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_interface/score_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 3.189ns (34.721%)  route 5.996ns (65.279%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.557     5.078    user_interface/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  user_interface/dbCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  user_interface/dbCount_reg[2]/Q
                         net (fo=2, routed)           0.620     6.155    user_interface/dbCount_reg_n_0_[2]
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.829 r  user_interface/dbCount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    user_interface/dbCount_reg[4]_i_2_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  user_interface/dbCount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.943    user_interface/dbCount_reg[8]_i_2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  user_interface/dbCount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.057    user_interface/dbCount_reg[12]_i_2_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  user_interface/dbCount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.171    user_interface/dbCount_reg[16]_i_2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  user_interface/dbCount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.285    user_interface/dbCount_reg[20]_i_2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  user_interface/dbCount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.399    user_interface/dbCount_reg[24]_i_2_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.712 f  user_interface/dbCount_reg[28]_i_2/O[3]
                         net (fo=2, routed)           0.976     8.687    user_interface/data0[28]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.306     8.993 f  user_interface/button_pressed_i_17/O
                         net (fo=1, routed)           0.625     9.618    user_interface/button_pressed_i_17_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  user_interface/button_pressed_i_10/O
                         net (fo=1, routed)           0.645    10.387    user_interface/button_pressed_i_10_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.124    10.511 r  user_interface/button_pressed_i_3/O
                         net (fo=17, routed)          0.305    10.816    user_interface/btn_ready311_in
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.940 r  user_interface/button_pressed_i_2/O
                         net (fo=69, routed)          0.920    11.860    user_interface/zeroFlag1312_out
    SLICE_X46Y26         LUT2 (Prop_lut2_I0_O)        0.150    12.010 r  user_interface/score[31]_i_3/O
                         net (fo=34, routed)          1.337    13.347    user_interface/score[31]_i_3_n_0
    SLICE_X55Y24         LUT5 (Prop_lut5_I1_O)        0.348    13.695 r  user_interface/score[5]_i_1/O
                         net (fo=1, routed)           0.568    14.263    user_interface/score1_out[5]
    SLICE_X54Y24         FDRE                                         r  user_interface/score_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.435    14.776    user_interface/clk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  user_interface/score_reg[5]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y24         FDRE (Setup_fdre_C_D)       -0.031    14.970    user_interface/score_reg[5]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 user_interface/dbCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_interface/pt_delay_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 4.228ns (45.739%)  route 5.016ns (54.261%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.557     5.078    user_interface/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  user_interface/dbCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  user_interface/dbCount_reg[2]/Q
                         net (fo=2, routed)           0.620     6.155    user_interface/dbCount_reg_n_0_[2]
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.829 r  user_interface/dbCount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.829    user_interface/dbCount_reg[4]_i_2_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  user_interface/dbCount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.943    user_interface/dbCount_reg[8]_i_2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  user_interface/dbCount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.057    user_interface/dbCount_reg[12]_i_2_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  user_interface/dbCount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.171    user_interface/dbCount_reg[16]_i_2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  user_interface/dbCount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.285    user_interface/dbCount_reg[20]_i_2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  user_interface/dbCount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.399    user_interface/dbCount_reg[24]_i_2_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.712 r  user_interface/dbCount_reg[28]_i_2/O[3]
                         net (fo=2, routed)           0.976     8.687    user_interface/data0[28]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.306     8.993 r  user_interface/button_pressed_i_17/O
                         net (fo=1, routed)           0.625     9.618    user_interface/button_pressed_i_17_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.742 f  user_interface/button_pressed_i_10/O
                         net (fo=1, routed)           0.645    10.387    user_interface/button_pressed_i_10_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.124    10.511 f  user_interface/button_pressed_i_3/O
                         net (fo=17, routed)          0.305    10.816    user_interface/btn_ready311_in
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.940 f  user_interface/button_pressed_i_2/O
                         net (fo=69, routed)          1.067    12.008    user_interface/zeroFlag1312_out
    SLICE_X44Y29         LUT2 (Prop_lut2_I0_O)        0.124    12.132 r  user_interface/pt_delay_counter[10]_i_2/O
                         net (fo=3, routed)           0.000    12.132    user_interface/pt_delay_counter[12]_i_5_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.682 r  user_interface/pt_delay_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.682    user_interface/pt_delay_counter_reg[12]_i_2_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.796 r  user_interface/pt_delay_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.796    user_interface/pt_delay_counter_reg[16]_i_2_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  user_interface/pt_delay_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.910    user_interface/pt_delay_counter_reg[20]_i_2_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.024 r  user_interface/pt_delay_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.024    user_interface/pt_delay_counter_reg[24]_i_2_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.246 r  user_interface/pt_delay_counter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.777    14.023    user_interface/pt_delay_counter_reg[28]_i_2_n_7
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.299    14.322 r  user_interface/pt_delay_counter[25]_i_1/O
                         net (fo=1, routed)           0.000    14.322    user_interface/pt_delay_counter1_out[25]
    SLICE_X48Y32         FDRE                                         r  user_interface/pt_delay_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         1.443    14.784    user_interface/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  user_interface/pt_delay_counter_reg[25]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X48Y32         FDRE (Setup_fdre_C_D)        0.029    15.038    user_interface/pt_delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -14.322    
  -------------------------------------------------------------------
                         slack                                  0.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 user_interface/random_gen_shape4/lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_interface/random_gen_shape4/lfsr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.585%)  route 0.234ns (62.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.565     1.448    user_interface/random_gen_shape4/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  user_interface/random_gen_shape4/lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  user_interface/random_gen_shape4/lfsr_reg_reg[1]/Q
                         net (fo=5, routed)           0.234     1.823    user_interface/random_gen_shape4/lfsr_reg[1]
    SLICE_X44Y50         FDRE                                         r  user_interface/random_gen_shape4/lfsr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.833     1.960    user_interface/random_gen_shape4/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  user_interface/random_gen_shape4/lfsr_reg_reg[2]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.070     1.786    user_interface/random_gen_shape4/lfsr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 clk20kaudioCOUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20kaudioCOUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.407ns (69.943%)  route 0.175ns (30.057%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  clk20kaudioCOUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.641 f  clk20kaudioCOUNT_reg[0]/Q
                         net (fo=2, routed)           0.174     1.815    clk20kaudioCOUNT_reg[0]
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  clk20kaudioCOUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.860    clk20kaudioCOUNT[0]_i_6_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.005 r  clk20kaudioCOUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.006    clk20kaudioCOUNT_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.059 r  clk20kaudioCOUNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.059    clk20kaudioCOUNT_reg[4]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  clk20kaudioCOUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.951     2.079    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  clk20kaudioCOUNT_reg[4]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    clk20kaudioCOUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 slow_clock_6p25MHz/counter_32bits_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/counter_32bits_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.563     1.446    slow_clock_6p25MHz/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  slow_clock_6p25MHz/counter_32bits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slow_clock_6p25MHz/counter_32bits_reg[15]/Q
                         net (fo=2, routed)           0.120     1.707    slow_clock_6p25MHz/counter_32bits_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  slow_clock_6p25MHz/counter_32bits_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    slow_clock_6p25MHz/counter_32bits_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  slow_clock_6p25MHz/counter_32bits_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    slow_clock_6p25MHz/counter_32bits_reg[16]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  slow_clock_6p25MHz/counter_32bits_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.829     1.957    slow_clock_6p25MHz/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  slow_clock_6p25MHz/counter_32bits_reg[16]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    slow_clock_6p25MHz/counter_32bits_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 clk20kaudioCOUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20kaudioCOUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.420ns (70.600%)  route 0.175ns (29.400%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  clk20kaudioCOUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.641 f  clk20kaudioCOUNT_reg[0]/Q
                         net (fo=2, routed)           0.174     1.815    clk20kaudioCOUNT_reg[0]
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  clk20kaudioCOUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.860    clk20kaudioCOUNT[0]_i_6_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.005 r  clk20kaudioCOUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.006    clk20kaudioCOUNT_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.072 r  clk20kaudioCOUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.072    clk20kaudioCOUNT_reg[4]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  clk20kaudioCOUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.951     2.079    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  clk20kaudioCOUNT_reg[6]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    clk20kaudioCOUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 twentykhz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twentykhz/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.355ns (73.211%)  route 0.130ns (26.789%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.564     1.447    twentykhz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  twentykhz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  twentykhz/COUNT_reg[15]/Q
                         net (fo=4, routed)           0.129     1.717    twentykhz/COUNT_reg[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.877 r  twentykhz/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.878    twentykhz/COUNT_reg[12]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.932 r  twentykhz/COUNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.932    twentykhz/COUNT_reg[16]_i_1_n_7
    SLICE_X29Y50         FDRE                                         r  twentykhz/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.832     1.959    twentykhz/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  twentykhz/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    twentykhz/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 slow_clock_6p25MHz/counter_32bits_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_6p25MHz/counter_32bits_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.563     1.446    slow_clock_6p25MHz/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  slow_clock_6p25MHz/counter_32bits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slow_clock_6p25MHz/counter_32bits_reg[15]/Q
                         net (fo=2, routed)           0.120     1.707    slow_clock_6p25MHz/counter_32bits_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  slow_clock_6p25MHz/counter_32bits_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    slow_clock_6p25MHz/counter_32bits_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  slow_clock_6p25MHz/counter_32bits_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    slow_clock_6p25MHz/counter_32bits_reg[16]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  slow_clock_6p25MHz/counter_32bits_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.829     1.957    slow_clock_6p25MHz/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  slow_clock_6p25MHz/counter_32bits_reg[18]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    slow_clock_6p25MHz/counter_32bits_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 user_interface/clock_90pix/counter_32bits_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_interface/clock_90pix/counter_32bits_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.355ns (72.870%)  route 0.132ns (27.130%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.564     1.447    user_interface/clock_90pix/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  user_interface/clock_90pix/counter_32bits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  user_interface/clock_90pix/counter_32bits_reg[15]/Q
                         net (fo=3, routed)           0.131     1.720    user_interface/clock_90pix/counter_32bits_reg[15]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  user_interface/clock_90pix/counter_32bits_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.880    user_interface/clock_90pix/counter_32bits_reg[12]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.934 r  user_interface/clock_90pix/counter_32bits_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.934    user_interface/clock_90pix/counter_32bits_reg[16]_i_1__0_n_7
    SLICE_X33Y50         FDRE                                         r  user_interface/clock_90pix/counter_32bits_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.830     1.958    user_interface/clock_90pix/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  user_interface/clock_90pix/counter_32bits_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    user_interface/clock_90pix/counter_32bits_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 user_interface/secondsCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_interface/secondsCounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.569     1.452    user_interface/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  user_interface/secondsCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  user_interface/secondsCounter_reg[15]/Q
                         net (fo=2, routed)           0.149     1.765    user_interface/secondsCounter_reg_n_0_[15]
    SLICE_X56Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.810 r  user_interface/secondsCounter[15]_i_2/O
                         net (fo=1, routed)           0.000     1.810    user_interface/secondsCounter[15]_i_2_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.919 r  user_interface/secondsCounter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    user_interface/secondsCounter_reg[15]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.973 r  user_interface/secondsCounter_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    user_interface/secondsCounter[16]
    SLICE_X56Y50         FDRE                                         r  user_interface/secondsCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.835     1.963    user_interface/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  user_interface/secondsCounter_reg[16]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    user_interface/secondsCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 user_interface/random_gen_shape2/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_interface/random_gen_shape2/random_shape_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.331%)  route 0.299ns (61.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.565     1.448    user_interface/random_gen_shape2/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  user_interface/random_gen_shape2/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  user_interface/random_gen_shape2/lfsr_reg_reg[0]/Q
                         net (fo=5, routed)           0.299     1.888    user_interface/random_gen_shape2/lfsr_reg[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.933 r  user_interface/random_gen_shape2/random_shape[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.933    user_interface/random_gen_shape2/random_shape[1]_i_1__0_n_0
    SLICE_X48Y49         FDRE                                         r  user_interface/random_gen_shape2/random_shape_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.837     1.964    user_interface/random_gen_shape2/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  user_interface/random_gen_shape2/random_shape_reg[1]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.091     1.811    user_interface/random_gen_shape2/random_shape_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 user_interface/random_gen3/lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_interface/random_gen3/lfsr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.364%)  route 0.300ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.562     1.445    user_interface/random_gen3/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  user_interface/random_gen3/lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  user_interface/random_gen3/lfsr_reg_reg[1]/Q
                         net (fo=6, routed)           0.300     1.909    user_interface/random_gen3/p_0_in[0]
    SLICE_X39Y49         FDRE                                         r  user_interface/random_gen3/lfsr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=815, routed)         0.833     1.960    user_interface/random_gen3/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  user_interface/random_gen3/lfsr_reg_reg[2]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.070     1.786    user_interface/random_gen3/lfsr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   user_interface/sel_rep_0__4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   user_interface/sel_rep_2__6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   user_interface/sel_rep_0__5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   user_interface/sel_rep_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   user_interface/sel_rep_0__6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   user_interface/sel_rep_3__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  user_interface/sel_rep_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   user_interface/sel_rep_3__1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  user_interface/sel_rep_1__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   user_interface/sel_rep_3__2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y38  abs_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y38  abs_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y38   bin_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y101  clk20kFORAUDIO_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101  clk20kaudioCOUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101  clk20kaudioCOUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y102  clk20kaudioCOUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y44  user_interface/random_gen4/random_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y44  user_interface/random_gen4/random_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y44  user_interface/random_gen4/random_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y36   bin_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y36   bin_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35   bin_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35   bin_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y48  user_interface/random_gen_shape1/lfsr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y47  user_interface/random_gen_shape1/lfsr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y48  user_interface/random_gen_shape1/lfsr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y48  user_interface/random_gen_shape1/lfsr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y48  user_interface/random_gen_shape1/lfsr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y48  user_interface/random_gen_shape1/lfsr_reg_reg[5]/C



