xrun(64): 22.09-s013: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s013: Started on Nov 25, 2024 at 18:59:11 -03
xrun
	muxULAsrc_tb.sv
	muxULAsrc.sv
Recompiling... reason: file './muxULAsrc_tb.sv' is newer than expected.
	expected: Mon Nov 25 18:58:08 2024
	actual:   Mon Nov 25 18:59:08 2024
file: muxULAsrc_tb.sv
	module worklib.muxULAsrc_tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		muxULAsrc_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.muxULAsrc_tb:sv <0x754ca132>
			streams:   2, words:  7724
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               9       9
		Scalar wires:            1       -
		Vectored wires:          5       -
		Initial blocks:          1       1
		Cont. assignments:       1       1
		Pseudo assignments:      1       1
		Assertions:              4       4
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.muxULAsrc_tb:sv
Loading snapshot worklib.muxULAsrc_tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /home/tools/cadence/installs/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> run
Simulation complete via $finish(1) at time 50 NS + 0
./muxULAsrc_tb.sv:49         $finish;    
xcelium> exit
TOOL:	xrun(64)	22.09-s013: Exiting on Nov 25, 2024 at 18:59:12 -03  (total: 00:00:01)
