RBR_CFIG_A,FUNC_0
RBR_CFIG_A_LEN_SHIFT,VAR_0
RBR_CFIG_A_STADDR,VAR_1
RBR_CFIG_A_STADDR_BASE,VAR_2
RBR_CFIG_B,FUNC_1
RBR_KICK,FUNC_2
RCRCFIG_A,FUNC_3
RCRCFIG_A_LEN_SHIFT,VAR_3
RCRCFIG_A_STADDR,VAR_4
RCRCFIG_A_STADDR_BASE,VAR_5
RCRCFIG_B,FUNC_4
RCRCFIG_B_ENTOUT,VAR_6
RCRCFIG_B_PTHRES_SHIFT,VAR_7
RCRCFIG_B_TIMEOUT_SHIFT,VAR_8
RXDMA_CFIG1,FUNC_5
RXDMA_CFIG2,FUNC_6
RXDMA_CFIG2_FULL_HDR,VAR_9
RXDMA_CFIG2_MBADDR_L,VAR_10
RX_DMA_CTL_STAT,FUNC_7
RX_DMA_CTL_STAT_MEX,VAR_11
RX_DMA_CTL_STAT_RBR_EMPTY,VAR_12
RX_DMA_CTL_STAT_RCRTHRES,VAR_13
RX_DMA_CTL_STAT_RCRTO,VAR_14
RX_DMA_ENT_MSK,FUNC_8
RX_DMA_ENT_MSK_RBR_EMPTY,VAR_15
niu_compute_rbr_cfig_b,FUNC_9
niu_enable_rx_channel,FUNC_10
niu_rx_channel_lpage_init,FUNC_11
niu_rx_channel_reset,FUNC_12
niu_rx_channel_wred_init,FUNC_13
nr64,FUNC_14
nw64,FUNC_15
niu_init_one_rx_channel,FUNC_16
np,VAR_16
rp,VAR_17
err,VAR_18
channel,VAR_19
val,VAR_20
