
Cyclic Redundancy Check (CRC) Design Generator
=======================================================

## Overview
This repository contains a cyclic redundancy check (CRC) design generator written in Chisel HDL. It supports both parallel and serial CRC implementation.

## Prerequisites

The following software packages should be installed prior to running this project:
* [sbt](http://www.scala-sbt.org)
* [Verilator](http://www.veripool.org/wiki/verilator)

## TODO

* Update documentation
* Remove support for Scala 2.11
* Add docs with block schemes
* Add more test cases
* Modify Scala implementation of serial CRC
* Implement parallel CRC using [matrices approach](http://outputlogic.com/?p=158)
