@W: MT420 |Found inferred clock REG8_Stable|clk with period 10.00ns. Please declare a user-defined clock on port clk.
