# FPGA Stereo Crossover Filter

This is a tested Sipeed Tang Primer implementation in Verilog of my [audio crossover filter project](https://github.com/har-in-air/FPGA_STEREO_CROSSOVER). 

<img src="docs/fpga_anlogic_resource_usage.png" />
