// Seed: 3116007398
module module_0 ();
  parameter id_1 = 1;
  generate
    for (id_2 = 1 < ""; 1; id_2 = "") begin : LABEL_0
      logic id_3;
      wire  id_4;
      if (id_1 == id_1) begin : LABEL_1
        assign id_3 = 1 ? id_4 == id_4 : -1'b0;
        assign id_2 = id_3;
      end else begin : LABEL_2
        assign id_2 = id_3;
      end
      always if (-1 * -1'b0 - 1) id_2 <= id_3;
    end
  endgenerate
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    inout wire id_4,
    input tri0 id_5,
    output wire id_6,
    input wor id_7,
    output tri1 id_8
);
  always @(posedge -1) id_0 <= -1'h0;
  module_0 modCall_1 ();
endmodule
