// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module LLPTW(
  input          clock,
  input          reset,
  input          io_sfence_valid,
  input          io_csr_satp_changed,
  input          io_csr_vsatp_changed,
  input          io_csr_hgatp_changed,
  output         io_in_ready,
  input          io_in_valid,
  input  [28:0]  io_in_bits_req_info_vpn,
  input  [1:0]   io_in_bits_req_info_s2xlate,
  input  [1:0]   io_in_bits_req_info_source,
  input  [28:0]  io_in_bits_ppn,
  input          io_out_ready,
  output         io_out_valid,
  output [28:0]  io_out_bits_req_info_vpn,
  output [1:0]   io_out_bits_req_info_s2xlate,
  output [1:0]   io_out_bits_req_info_source,
  output [2:0]   io_out_bits_id,
  output [28:0]  io_out_bits_h_resp_entry_tag,
  output [13:0]  io_out_bits_h_resp_entry_vmid,
  output [23:0]  io_out_bits_h_resp_entry_ppn,
  output         io_out_bits_h_resp_entry_perm_d,
  output         io_out_bits_h_resp_entry_perm_a,
  output         io_out_bits_h_resp_entry_perm_g,
  output         io_out_bits_h_resp_entry_perm_u,
  output         io_out_bits_h_resp_entry_perm_x,
  output         io_out_bits_h_resp_entry_perm_w,
  output         io_out_bits_h_resp_entry_perm_r,
  output [1:0]   io_out_bits_h_resp_entry_level,
  output         io_out_bits_h_resp_gpf,
  output         io_out_bits_h_resp_gaf,
  output         io_out_bits_first_s2xlate_fault,
  output         io_out_bits_af,
  input          io_mem_req_ready,
  output         io_mem_req_valid,
  output [35:0]  io_mem_req_bits_addr,
  output [2:0]   io_mem_req_bits_id,
  input          io_mem_resp_valid,
  input  [2:0]   io_mem_resp_bits_id,
  input  [511:0] io_mem_resp_bits_value,
  output [2:0]   io_mem_enq_ptr,
  output         io_mem_buffer_it_0,
  output         io_mem_buffer_it_1,
  output         io_mem_buffer_it_2,
  output         io_mem_buffer_it_3,
  output         io_mem_buffer_it_4,
  output         io_mem_buffer_it_5,
  output [28:0]  io_mem_refill_vpn,
  output [1:0]   io_mem_refill_s2xlate,
  output [1:0]   io_mem_refill_source,
  input          io_mem_req_mask_0,
  input          io_mem_req_mask_1,
  input          io_mem_req_mask_2,
  input          io_mem_req_mask_3,
  input          io_mem_req_mask_4,
  input          io_mem_req_mask_5,
  input          io_cache_ready,
  output         io_cache_valid,
  output [28:0]  io_cache_bits_vpn,
  output [1:0]   io_cache_bits_s2xlate,
  output [1:0]   io_cache_bits_source,
  output [35:0]  io_pmp_req_bits_addr,
  input          io_pmp_resp_ld,
  input          io_pmp_resp_mmio,
  input          io_hptw_req_ready,
  output         io_hptw_req_valid,
  output [1:0]   io_hptw_req_bits_source,
  output [2:0]   io_hptw_req_bits_id,
  output [28:0]  io_hptw_req_bits_gvpn,
  input          io_hptw_resp_valid,
  input  [2:0]   io_hptw_resp_bits_id,
  input  [28:0]  io_hptw_resp_bits_h_resp_entry_tag,
  input  [13:0]  io_hptw_resp_bits_h_resp_entry_vmid,
  input  [23:0]  io_hptw_resp_bits_h_resp_entry_ppn,
  input          io_hptw_resp_bits_h_resp_entry_perm_d,
  input          io_hptw_resp_bits_h_resp_entry_perm_a,
  input          io_hptw_resp_bits_h_resp_entry_perm_g,
  input          io_hptw_resp_bits_h_resp_entry_perm_u,
  input          io_hptw_resp_bits_h_resp_entry_perm_x,
  input          io_hptw_resp_bits_h_resp_entry_perm_w,
  input          io_hptw_resp_bits_h_resp_entry_perm_r,
  input  [1:0]   io_hptw_resp_bits_h_resp_entry_level,
  input          io_hptw_resp_bits_h_resp_gpf,
  input          io_hptw_resp_bits_h_resp_gaf,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value,
  output [5:0]   io_perf_2_value,
  output [5:0]   io_perf_3_value
);

  wire             _hptw_req_arb_io_in_0_ready;
  wire             _hptw_req_arb_io_in_1_ready;
  wire             _hptw_req_arb_io_out_valid;
  wire             _hyper_arb2_io_out_valid;
  wire [1:0]       _hyper_arb2_io_out_bits_req_info_source;
  wire [28:0]      _hyper_arb2_io_out_bits_ppn;
  wire [2:0]       _hyper_arb2_io_chosen;
  wire             _hyper_arb1_io_out_valid;
  wire [1:0]       _hyper_arb1_io_out_bits_req_info_source;
  wire [28:0]      _hyper_arb1_io_out_bits_ppn;
  wire [2:0]       _hyper_arb1_io_chosen;
  wire             _mem_arb_io_out_valid;
  wire [28:0]      _mem_arb_io_out_bits_req_info_vpn;
  wire [1:0]       _mem_arb_io_out_bits_req_info_s2xlate;
  wire [28:0]      _mem_arb_io_out_bits_ppn;
  wire [23:0]      _mem_arb_io_out_bits_hptw_resp_entry_ppn;
  wire [1:0]       _mem_arb_io_out_bits_hptw_resp_entry_level;
  wire [2:0]       _mem_arb_io_chosen;
  wire             flush =
    io_sfence_valid | io_csr_satp_changed | io_csr_vsatp_changed | io_csr_hgatp_changed;
  reg  [28:0]      entries_0_req_info_vpn;
  reg  [1:0]       entries_0_req_info_s2xlate;
  reg  [1:0]       entries_0_req_info_source;
  reg  [28:0]      entries_0_ppn;
  reg  [2:0]       entries_0_wait_id;
  reg              entries_0_af;
  reg  [28:0]      entries_0_hptw_resp_entry_tag;
  reg  [13:0]      entries_0_hptw_resp_entry_vmid;
  reg  [23:0]      entries_0_hptw_resp_entry_ppn;
  reg              entries_0_hptw_resp_entry_perm_d;
  reg              entries_0_hptw_resp_entry_perm_a;
  reg              entries_0_hptw_resp_entry_perm_g;
  reg              entries_0_hptw_resp_entry_perm_u;
  reg              entries_0_hptw_resp_entry_perm_x;
  reg              entries_0_hptw_resp_entry_perm_w;
  reg              entries_0_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_0_hptw_resp_entry_level;
  reg              entries_0_hptw_resp_gpf;
  reg              entries_0_hptw_resp_gaf;
  reg              entries_0_first_s2xlate_fault;
  reg  [28:0]      entries_1_req_info_vpn;
  reg  [1:0]       entries_1_req_info_s2xlate;
  reg  [1:0]       entries_1_req_info_source;
  reg  [28:0]      entries_1_ppn;
  reg  [2:0]       entries_1_wait_id;
  reg              entries_1_af;
  reg  [28:0]      entries_1_hptw_resp_entry_tag;
  reg  [13:0]      entries_1_hptw_resp_entry_vmid;
  reg  [23:0]      entries_1_hptw_resp_entry_ppn;
  reg              entries_1_hptw_resp_entry_perm_d;
  reg              entries_1_hptw_resp_entry_perm_a;
  reg              entries_1_hptw_resp_entry_perm_g;
  reg              entries_1_hptw_resp_entry_perm_u;
  reg              entries_1_hptw_resp_entry_perm_x;
  reg              entries_1_hptw_resp_entry_perm_w;
  reg              entries_1_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_1_hptw_resp_entry_level;
  reg              entries_1_hptw_resp_gpf;
  reg              entries_1_hptw_resp_gaf;
  reg              entries_1_first_s2xlate_fault;
  reg  [28:0]      entries_2_req_info_vpn;
  reg  [1:0]       entries_2_req_info_s2xlate;
  reg  [1:0]       entries_2_req_info_source;
  reg  [28:0]      entries_2_ppn;
  reg  [2:0]       entries_2_wait_id;
  reg              entries_2_af;
  reg  [28:0]      entries_2_hptw_resp_entry_tag;
  reg  [13:0]      entries_2_hptw_resp_entry_vmid;
  reg  [23:0]      entries_2_hptw_resp_entry_ppn;
  reg              entries_2_hptw_resp_entry_perm_d;
  reg              entries_2_hptw_resp_entry_perm_a;
  reg              entries_2_hptw_resp_entry_perm_g;
  reg              entries_2_hptw_resp_entry_perm_u;
  reg              entries_2_hptw_resp_entry_perm_x;
  reg              entries_2_hptw_resp_entry_perm_w;
  reg              entries_2_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_2_hptw_resp_entry_level;
  reg              entries_2_hptw_resp_gpf;
  reg              entries_2_hptw_resp_gaf;
  reg              entries_2_first_s2xlate_fault;
  reg  [28:0]      entries_3_req_info_vpn;
  reg  [1:0]       entries_3_req_info_s2xlate;
  reg  [1:0]       entries_3_req_info_source;
  reg  [28:0]      entries_3_ppn;
  reg  [2:0]       entries_3_wait_id;
  reg              entries_3_af;
  reg  [28:0]      entries_3_hptw_resp_entry_tag;
  reg  [13:0]      entries_3_hptw_resp_entry_vmid;
  reg  [23:0]      entries_3_hptw_resp_entry_ppn;
  reg              entries_3_hptw_resp_entry_perm_d;
  reg              entries_3_hptw_resp_entry_perm_a;
  reg              entries_3_hptw_resp_entry_perm_g;
  reg              entries_3_hptw_resp_entry_perm_u;
  reg              entries_3_hptw_resp_entry_perm_x;
  reg              entries_3_hptw_resp_entry_perm_w;
  reg              entries_3_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_3_hptw_resp_entry_level;
  reg              entries_3_hptw_resp_gpf;
  reg              entries_3_hptw_resp_gaf;
  reg              entries_3_first_s2xlate_fault;
  reg  [28:0]      entries_4_req_info_vpn;
  reg  [1:0]       entries_4_req_info_s2xlate;
  reg  [1:0]       entries_4_req_info_source;
  reg  [28:0]      entries_4_ppn;
  reg  [2:0]       entries_4_wait_id;
  reg              entries_4_af;
  reg  [28:0]      entries_4_hptw_resp_entry_tag;
  reg  [13:0]      entries_4_hptw_resp_entry_vmid;
  reg  [23:0]      entries_4_hptw_resp_entry_ppn;
  reg              entries_4_hptw_resp_entry_perm_d;
  reg              entries_4_hptw_resp_entry_perm_a;
  reg              entries_4_hptw_resp_entry_perm_g;
  reg              entries_4_hptw_resp_entry_perm_u;
  reg              entries_4_hptw_resp_entry_perm_x;
  reg              entries_4_hptw_resp_entry_perm_w;
  reg              entries_4_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_4_hptw_resp_entry_level;
  reg              entries_4_hptw_resp_gpf;
  reg              entries_4_hptw_resp_gaf;
  reg              entries_4_first_s2xlate_fault;
  reg  [28:0]      entries_5_req_info_vpn;
  reg  [1:0]       entries_5_req_info_s2xlate;
  reg  [1:0]       entries_5_req_info_source;
  reg  [28:0]      entries_5_ppn;
  reg  [2:0]       entries_5_wait_id;
  reg              entries_5_af;
  reg  [28:0]      entries_5_hptw_resp_entry_tag;
  reg  [13:0]      entries_5_hptw_resp_entry_vmid;
  reg  [23:0]      entries_5_hptw_resp_entry_ppn;
  reg              entries_5_hptw_resp_entry_perm_d;
  reg              entries_5_hptw_resp_entry_perm_a;
  reg              entries_5_hptw_resp_entry_perm_g;
  reg              entries_5_hptw_resp_entry_perm_u;
  reg              entries_5_hptw_resp_entry_perm_x;
  reg              entries_5_hptw_resp_entry_perm_w;
  reg              entries_5_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_5_hptw_resp_entry_level;
  reg              entries_5_hptw_resp_gpf;
  reg              entries_5_hptw_resp_gaf;
  reg              entries_5_first_s2xlate_fault;
  reg  [3:0]       state_0;
  reg  [3:0]       state_1;
  reg  [3:0]       state_2;
  reg  [3:0]       state_3;
  reg  [3:0]       state_4;
  reg  [3:0]       state_5;
  wire             is_waiting_0 = state_0 == 4'h5;
  wire             is_waiting_1 = state_1 == 4'h5;
  wire             is_waiting_2 = state_2 == 4'h5;
  wire             is_waiting_3 = state_3 == 4'h5;
  wire             is_waiting_4 = state_4 == 4'h5;
  wire             is_waiting_5 = state_5 == 4'h5;
  wire             is_having_0 = state_0 == 4'h6;
  wire             is_having_1 = state_1 == 4'h6;
  wire             is_having_2 = state_2 == 4'h6;
  wire             is_having_3 = state_3 == 4'h6;
  wire             is_having_4 = state_4 == 4'h6;
  wire             is_having_5 = state_5 == 4'h6;
  wire             is_cache_0 = state_0 == 4'h9;
  wire             is_cache_1 = state_1 == 4'h9;
  wire             is_cache_2 = state_2 == 4'h9;
  wire             is_cache_3 = state_3 == 4'h9;
  wire             is_cache_4 = state_4 == 4'h9;
  wire             is_cache_5 = state_5 == 4'h9;
  wire             is_hptw_req_0 = state_0 == 4'h1;
  wire             is_hptw_req_1 = state_1 == 4'h1;
  wire             is_hptw_req_2 = state_2 == 4'h1;
  wire             is_hptw_req_3 = state_3 == 4'h1;
  wire             is_hptw_req_4 = state_4 == 4'h1;
  wire             is_hptw_req_5 = state_5 == 4'h1;
  wire             is_last_hptw_req_0 = state_0 == 4'h7;
  wire             is_last_hptw_req_1 = state_1 == 4'h7;
  wire             is_last_hptw_req_2 = state_2 == 4'h7;
  wire             is_last_hptw_req_3 = state_3 == 4'h7;
  wire             is_last_hptw_req_4 = state_4 == 4'h7;
  wire             is_last_hptw_req_5 = state_5 == 4'h7;
  wire             is_hptw_resp_0 = state_0 == 4'h2;
  wire             is_hptw_resp_1 = state_1 == 4'h2;
  wire             is_hptw_resp_2 = state_2 == 4'h2;
  wire             is_hptw_resp_3 = state_3 == 4'h2;
  wire             is_hptw_resp_4 = state_4 == 4'h2;
  wire             is_hptw_resp_5 = state_5 == 4'h2;
  wire             is_last_hptw_resp_0 = state_0 == 4'h8;
  wire             is_last_hptw_resp_1 = state_1 == 4'h8;
  wire             is_last_hptw_resp_2 = state_2 == 4'h8;
  wire             is_last_hptw_resp_3 = state_3 == 4'h8;
  wire             is_last_hptw_resp_4 = state_4 == 4'h8;
  wire             is_last_hptw_resp_5 = state_5 == 4'h8;
  wire             _enq_ptr_T = ~(|state_1) | ~(|state_2);
  wire             _full_T_4 =
    ~(|state_0) | _enq_ptr_T | ~(|state_3) | ~(|state_4) | ~(|state_5);
  wire [2:0]       enq_ptr =
    ~(|state_0) | _enq_ptr_T
      ? {1'h0, (|state_0) ? ((|state_1) ? 2'h2 : 2'h1) : 2'h0}
      : (|state_3) ? {2'h2, |state_4} : 3'h3;
  wire             _io_out_valid_T = is_having_1 | is_having_2;
  wire [2:0]       mem_ptr =
    is_having_0 | _io_out_valid_T
      ? {1'h0, is_having_0 ? 2'h0 : is_having_1 ? 2'h1 : 2'h2}
      : is_having_3 ? 3'h3 : {2'h2, ~is_having_4};
  wire             dup_vec_0 =
    io_in_bits_req_info_vpn[28:3] == entries_0_req_info_vpn[28:3]
    & io_in_bits_req_info_s2xlate == entries_0_req_info_s2xlate;
  wire             dup_vec_1 =
    io_in_bits_req_info_vpn[28:3] == entries_1_req_info_vpn[28:3]
    & io_in_bits_req_info_s2xlate == entries_1_req_info_s2xlate;
  wire             dup_vec_2 =
    io_in_bits_req_info_vpn[28:3] == entries_2_req_info_vpn[28:3]
    & io_in_bits_req_info_s2xlate == entries_2_req_info_s2xlate;
  wire             dup_vec_3 =
    io_in_bits_req_info_vpn[28:3] == entries_3_req_info_vpn[28:3]
    & io_in_bits_req_info_s2xlate == entries_3_req_info_s2xlate;
  wire             dup_vec_4 =
    io_in_bits_req_info_vpn[28:3] == entries_4_req_info_vpn[28:3]
    & io_in_bits_req_info_s2xlate == entries_4_req_info_s2xlate;
  wire             dup_vec_5 =
    io_in_bits_req_info_vpn[28:3] == entries_5_req_info_vpn[28:3]
    & io_in_bits_req_info_s2xlate == entries_5_req_info_s2xlate;
  wire             _dup_req_fire_T = io_mem_req_ready & _mem_arb_io_out_valid;
  wire             dup_req_fire =
    _dup_req_fire_T
    & io_in_bits_req_info_vpn[28:3] == _mem_arb_io_out_bits_req_info_vpn[28:3]
    & io_in_bits_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate;
  wire             dup_vec_wait_0 = dup_vec_0 & is_waiting_0;
  wire             dup_vec_wait_1 = dup_vec_1 & is_waiting_1;
  wire             dup_vec_wait_2 = dup_vec_2 & is_waiting_2;
  wire             dup_vec_wait_3 = dup_vec_3 & is_waiting_3;
  wire             dup_vec_wait_4 = dup_vec_4 & is_waiting_4;
  wire             dup_vec_wait_5 = dup_vec_5 & is_waiting_5;
  wire [7:0]       _GEN =
    {{dup_vec_wait_0},
     {dup_vec_wait_0},
     {dup_vec_wait_5},
     {dup_vec_wait_4},
     {dup_vec_wait_3},
     {dup_vec_wait_2},
     {dup_vec_wait_1},
     {dup_vec_wait_0}};
  wire             dup_wait_resp = io_mem_resp_valid & _GEN[io_mem_resp_bits_id];
  wire             to_wait =
    (|{dup_vec_wait_0,
       dup_vec_wait_1,
       dup_vec_wait_2,
       dup_vec_wait_3,
       dup_vec_wait_4,
       dup_vec_wait_5}) | dup_req_fire;
  wire [7:0][1:0]  _GEN_0 =
    {{entries_0_req_info_s2xlate},
     {entries_0_req_info_s2xlate},
     {entries_5_req_info_s2xlate},
     {entries_4_req_info_s2xlate},
     {entries_3_req_info_s2xlate},
     {entries_2_req_info_s2xlate},
     {entries_1_req_info_s2xlate},
     {entries_0_req_info_s2xlate}};
  wire [7:0][28:0] _GEN_1 =
    {{entries_0_hptw_resp_entry_tag},
     {entries_0_hptw_resp_entry_tag},
     {entries_5_hptw_resp_entry_tag},
     {entries_4_hptw_resp_entry_tag},
     {entries_3_hptw_resp_entry_tag},
     {entries_2_hptw_resp_entry_tag},
     {entries_1_hptw_resp_entry_tag},
     {entries_0_hptw_resp_entry_tag}};
  wire [7:0][13:0] _GEN_2 =
    {{entries_0_hptw_resp_entry_vmid},
     {entries_0_hptw_resp_entry_vmid},
     {entries_5_hptw_resp_entry_vmid},
     {entries_4_hptw_resp_entry_vmid},
     {entries_3_hptw_resp_entry_vmid},
     {entries_2_hptw_resp_entry_vmid},
     {entries_1_hptw_resp_entry_vmid},
     {entries_0_hptw_resp_entry_vmid}};
  wire [7:0][23:0] _GEN_3 =
    {{entries_0_hptw_resp_entry_ppn},
     {entries_0_hptw_resp_entry_ppn},
     {entries_5_hptw_resp_entry_ppn},
     {entries_4_hptw_resp_entry_ppn},
     {entries_3_hptw_resp_entry_ppn},
     {entries_2_hptw_resp_entry_ppn},
     {entries_1_hptw_resp_entry_ppn},
     {entries_0_hptw_resp_entry_ppn}};
  wire [7:0]       _GEN_4 =
    {{entries_0_hptw_resp_entry_perm_d},
     {entries_0_hptw_resp_entry_perm_d},
     {entries_5_hptw_resp_entry_perm_d},
     {entries_4_hptw_resp_entry_perm_d},
     {entries_3_hptw_resp_entry_perm_d},
     {entries_2_hptw_resp_entry_perm_d},
     {entries_1_hptw_resp_entry_perm_d},
     {entries_0_hptw_resp_entry_perm_d}};
  wire [7:0]       _GEN_5 =
    {{entries_0_hptw_resp_entry_perm_a},
     {entries_0_hptw_resp_entry_perm_a},
     {entries_5_hptw_resp_entry_perm_a},
     {entries_4_hptw_resp_entry_perm_a},
     {entries_3_hptw_resp_entry_perm_a},
     {entries_2_hptw_resp_entry_perm_a},
     {entries_1_hptw_resp_entry_perm_a},
     {entries_0_hptw_resp_entry_perm_a}};
  wire [7:0]       _GEN_6 =
    {{entries_0_hptw_resp_entry_perm_g},
     {entries_0_hptw_resp_entry_perm_g},
     {entries_5_hptw_resp_entry_perm_g},
     {entries_4_hptw_resp_entry_perm_g},
     {entries_3_hptw_resp_entry_perm_g},
     {entries_2_hptw_resp_entry_perm_g},
     {entries_1_hptw_resp_entry_perm_g},
     {entries_0_hptw_resp_entry_perm_g}};
  wire [7:0]       _GEN_7 =
    {{entries_0_hptw_resp_entry_perm_u},
     {entries_0_hptw_resp_entry_perm_u},
     {entries_5_hptw_resp_entry_perm_u},
     {entries_4_hptw_resp_entry_perm_u},
     {entries_3_hptw_resp_entry_perm_u},
     {entries_2_hptw_resp_entry_perm_u},
     {entries_1_hptw_resp_entry_perm_u},
     {entries_0_hptw_resp_entry_perm_u}};
  wire [7:0]       _GEN_8 =
    {{entries_0_hptw_resp_entry_perm_x},
     {entries_0_hptw_resp_entry_perm_x},
     {entries_5_hptw_resp_entry_perm_x},
     {entries_4_hptw_resp_entry_perm_x},
     {entries_3_hptw_resp_entry_perm_x},
     {entries_2_hptw_resp_entry_perm_x},
     {entries_1_hptw_resp_entry_perm_x},
     {entries_0_hptw_resp_entry_perm_x}};
  wire [7:0]       _GEN_9 =
    {{entries_0_hptw_resp_entry_perm_w},
     {entries_0_hptw_resp_entry_perm_w},
     {entries_5_hptw_resp_entry_perm_w},
     {entries_4_hptw_resp_entry_perm_w},
     {entries_3_hptw_resp_entry_perm_w},
     {entries_2_hptw_resp_entry_perm_w},
     {entries_1_hptw_resp_entry_perm_w},
     {entries_0_hptw_resp_entry_perm_w}};
  wire [7:0]       _GEN_10 =
    {{entries_0_hptw_resp_entry_perm_r},
     {entries_0_hptw_resp_entry_perm_r},
     {entries_5_hptw_resp_entry_perm_r},
     {entries_4_hptw_resp_entry_perm_r},
     {entries_3_hptw_resp_entry_perm_r},
     {entries_2_hptw_resp_entry_perm_r},
     {entries_1_hptw_resp_entry_perm_r},
     {entries_0_hptw_resp_entry_perm_r}};
  wire [7:0][1:0]  _GEN_11 =
    {{entries_0_hptw_resp_entry_level},
     {entries_0_hptw_resp_entry_level},
     {entries_5_hptw_resp_entry_level},
     {entries_4_hptw_resp_entry_level},
     {entries_3_hptw_resp_entry_level},
     {entries_2_hptw_resp_entry_level},
     {entries_1_hptw_resp_entry_level},
     {entries_0_hptw_resp_entry_level}};
  wire [7:0]       _GEN_12 =
    {{entries_0_hptw_resp_gpf},
     {entries_0_hptw_resp_gpf},
     {entries_5_hptw_resp_gpf},
     {entries_4_hptw_resp_gpf},
     {entries_3_hptw_resp_gpf},
     {entries_2_hptw_resp_gpf},
     {entries_1_hptw_resp_gpf},
     {entries_0_hptw_resp_gpf}};
  wire [7:0]       _GEN_13 =
    {{entries_0_hptw_resp_gaf},
     {entries_0_hptw_resp_gaf},
     {entries_5_hptw_resp_gaf},
     {entries_4_hptw_resp_gaf},
     {entries_3_hptw_resp_gaf},
     {entries_2_hptw_resp_gaf},
     {entries_1_hptw_resp_gaf},
     {entries_0_hptw_resp_gaf}};
  wire             to_last_hptw_req = dup_wait_resp & (&_GEN_0[io_mem_resp_bits_id]);
  wire             perfEvents_0_2 = _full_T_4 & io_in_valid;
  reg              mem_resp_hit_0;
  reg              mem_resp_hit_1;
  reg              mem_resp_hit_2;
  reg              mem_resp_hit_3;
  reg              mem_resp_hit_4;
  reg              mem_resp_hit_5;
  wire             _GEN_14 = perfEvents_0_2 & enq_ptr == 3'h0;
  wire             _GEN_15 = perfEvents_0_2 & enq_ptr == 3'h1;
  wire             _GEN_16 = perfEvents_0_2 & enq_ptr == 3'h2;
  wire             _GEN_17 = perfEvents_0_2 & enq_ptr == 3'h3;
  wire             _GEN_18 = perfEvents_0_2 & enq_ptr == 3'h4;
  wire             _GEN_19 = perfEvents_0_2 & enq_ptr == 3'h5;
  reg  [2:0]       enq_ptr_reg;
  reg              need_addr_check_last_REG;
  reg  [2:0]       hptw_resp_ptr_reg;
  reg              hptw_need_addr_check_REG;
  wire [7:0][3:0]  _GEN_20 =
    {{state_0},
     {state_0},
     {state_5},
     {state_4},
     {state_3},
     {state_2},
     {state_1},
     {state_0}};
  wire             hptw_need_addr_check =
    hptw_need_addr_check_REG & _GEN_20[hptw_resp_ptr_reg] == 4'h3;
  wire [7:0][28:0] _GEN_21 =
    {{entries_0_req_info_vpn},
     {entries_0_req_info_vpn},
     {entries_5_req_info_vpn},
     {entries_4_req_info_vpn},
     {entries_3_req_info_vpn},
     {entries_2_req_info_vpn},
     {entries_1_req_info_vpn},
     {entries_0_req_info_vpn}};
  wire [7:0][28:0] _GEN_22 =
    {{entries_0_ppn},
     {entries_0_ppn},
     {entries_5_ppn},
     {entries_4_ppn},
     {entries_3_ppn},
     {entries_2_ppn},
     {entries_1_ppn},
     {entries_0_ppn}};
  wire [29:0]      _gpaddr_T_7 =
    30'({_GEN_22[hptw_resp_ptr_reg][17:0], 12'h0}
        + {18'h0, _GEN_21[hptw_resp_ptr_reg][8:0], 3'h0});
  wire [23:0]      _GEN_23 = _GEN_3[hptw_resp_ptr_reg];
  wire [3:0][23:0] _GEN_24 =
    {{24'h0},
     {_GEN_23},
     {{_GEN_23[23:9], _gpaddr_T_7[20:12]}},
     {{_GEN_23[23:18], _gpaddr_T_7[29:12]}}};
  reg  [35:0]      addr;
  wire             io_pmp_req_valid = need_addr_check_last_REG | hptw_need_addr_check;
  wire [2:0]       ptr = hptw_need_addr_check ? hptw_resp_ptr_reg : enq_ptr_reg;
  wire             accessFault = io_pmp_resp_ld | io_pmp_resp_mmio;
  wire             _GEN_25 = io_pmp_req_valid & ptr == 3'h0;
  wire             _GEN_26 = io_pmp_req_valid & ptr == 3'h1;
  wire             _GEN_27 = io_pmp_req_valid & ptr == 3'h2;
  wire             _GEN_28 = io_pmp_req_valid & ptr == 3'h3;
  wire             _GEN_29 = io_pmp_req_valid & ptr == 3'h4;
  wire             _GEN_30 = io_pmp_req_valid & ptr == 3'h5;
  wire             _GEN_31 =
    _dup_req_fire_T & (|state_0) & state_0 != 4'h6 & state_0 != 4'h7 & state_0 != 4'h8
    & entries_0_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_0_req_info_vpn[28:3] == _mem_arb_io_out_bits_req_info_vpn[28:3];
  wire             _GEN_32 =
    _dup_req_fire_T & (|state_1) & state_1 != 4'h6 & state_1 != 4'h7 & state_1 != 4'h8
    & entries_1_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_1_req_info_vpn[28:3] == _mem_arb_io_out_bits_req_info_vpn[28:3];
  wire             _GEN_33 =
    _dup_req_fire_T & (|state_2) & state_2 != 4'h6 & state_2 != 4'h7 & state_2 != 4'h8
    & entries_2_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_2_req_info_vpn[28:3] == _mem_arb_io_out_bits_req_info_vpn[28:3];
  wire             _GEN_34 =
    _dup_req_fire_T & (|state_3) & state_3 != 4'h6 & state_3 != 4'h7 & state_3 != 4'h8
    & entries_3_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_3_req_info_vpn[28:3] == _mem_arb_io_out_bits_req_info_vpn[28:3];
  wire             _GEN_35 =
    _dup_req_fire_T & (|state_4) & state_4 != 4'h6 & state_4 != 4'h7 & state_4 != 4'h8
    & entries_4_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_4_req_info_vpn[28:3] == _mem_arb_io_out_bits_req_info_vpn[28:3];
  wire             _GEN_36 =
    _dup_req_fire_T & (|state_5) & state_5 != 4'h6 & state_5 != 4'h7 & state_5 != 4'h8
    & entries_5_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_5_req_info_vpn[28:3] == _mem_arb_io_out_bits_req_info_vpn[28:3];
  wire [7:0][19:0] _GEN_37 =
    {{io_mem_resp_bits_value[501:482]},
     {io_mem_resp_bits_value[437:418]},
     {io_mem_resp_bits_value[373:354]},
     {io_mem_resp_bits_value[309:290]},
     {io_mem_resp_bits_value[245:226]},
     {io_mem_resp_bits_value[181:162]},
     {io_mem_resp_bits_value[117:98]},
     {io_mem_resp_bits_value[53:34]}};
  wire [19:0]      _GEN_38 = _GEN_37[entries_0_req_info_vpn[2:0]];
  wire             _GEN_39 =
    io_mem_resp_valid & is_waiting_0 & io_mem_resp_bits_id == entries_0_wait_id;
  wire [19:0]      _GEN_40 = _GEN_37[entries_1_req_info_vpn[2:0]];
  wire             _GEN_41 =
    io_mem_resp_valid & is_waiting_1 & io_mem_resp_bits_id == entries_1_wait_id;
  wire [19:0]      _GEN_42 = _GEN_37[entries_2_req_info_vpn[2:0]];
  wire             _GEN_43 =
    io_mem_resp_valid & is_waiting_2 & io_mem_resp_bits_id == entries_2_wait_id;
  wire [19:0]      _GEN_44 = _GEN_37[entries_3_req_info_vpn[2:0]];
  wire             _GEN_45 =
    io_mem_resp_valid & is_waiting_3 & io_mem_resp_bits_id == entries_3_wait_id;
  wire [19:0]      _GEN_46 = _GEN_37[entries_4_req_info_vpn[2:0]];
  wire             _GEN_47 =
    io_mem_resp_valid & is_waiting_4 & io_mem_resp_bits_id == entries_4_wait_id;
  wire [19:0]      _GEN_48 = _GEN_37[entries_5_req_info_vpn[2:0]];
  wire             _GEN_49 =
    io_mem_resp_valid & is_waiting_5 & io_mem_resp_bits_id == entries_5_wait_id;
  wire             _GEN_50 = _hptw_req_arb_io_in_0_ready & _hyper_arb1_io_out_valid;
  wire             _GEN_51 =
    _GEN_50 & is_hptw_req_0 & entries_0_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_0_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h0;
  wire             _GEN_52 =
    _GEN_50 & is_hptw_req_1 & entries_1_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_1_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h1;
  wire             _GEN_53 =
    _GEN_50 & is_hptw_req_2 & entries_2_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_2_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h2;
  wire             _GEN_54 =
    _GEN_50 & is_hptw_req_3 & entries_3_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_3_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h3;
  wire             _GEN_55 =
    _GEN_50 & is_hptw_req_4 & entries_4_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_4_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h4;
  wire             _GEN_56 =
    _GEN_50 & is_hptw_req_5 & entries_5_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_5_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h5;
  wire             _GEN_57 = _hptw_req_arb_io_in_1_ready & _hyper_arb2_io_out_valid;
  wire             _GEN_58 =
    _GEN_57 & is_last_hptw_req_0 & entries_0_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_0_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h0;
  wire             _GEN_59 =
    _GEN_57 & is_last_hptw_req_1 & entries_1_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_1_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h1;
  wire             _GEN_60 =
    _GEN_57 & is_last_hptw_req_2 & entries_2_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_2_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h2;
  wire             _GEN_61 =
    _GEN_57 & is_last_hptw_req_3 & entries_3_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_3_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h3;
  wire             _GEN_62 =
    _GEN_57 & is_last_hptw_req_4 & entries_4_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_4_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h4;
  wire             _GEN_63 =
    _GEN_57 & is_last_hptw_req_5 & entries_5_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_5_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h5;
  wire             _GEN_64 = io_hptw_resp_bits_id == entries_0_wait_id;
  wire             _GEN_65 = io_hptw_resp_bits_h_resp_entry_tag == entries_0_ppn;
  wire             _GEN_66 = is_hptw_resp_0 & _GEN_64 & _GEN_65;
  wire             _entries_0_first_s2xlate_fault_T =
    io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0 =
    is_waiting_0 & entries_0_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_1 =
    is_waiting_1 & entries_1_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_2 =
    is_waiting_2 & entries_2_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_3 =
    is_waiting_3 & entries_3_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_4 =
    is_waiting_4 & entries_4_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_5 =
    is_waiting_5 & entries_5_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             _GEN_67 = is_last_hptw_resp_0 & _GEN_64 & _GEN_65;
  wire             _GEN_68 = io_hptw_resp_bits_id == entries_1_wait_id;
  wire             _GEN_69 = io_hptw_resp_bits_h_resp_entry_tag == entries_1_ppn;
  wire             _GEN_70 = is_hptw_resp_1 & _GEN_68 & _GEN_69;
  wire             _entries_1_first_s2xlate_fault_T =
    io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_1 =
    is_waiting_0 & entries_0_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_1_1 =
    is_waiting_1 & entries_1_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_2_1 =
    is_waiting_2 & entries_2_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_3_1 =
    is_waiting_3 & entries_3_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_4_1 =
    is_waiting_4 & entries_4_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_5_1 =
    is_waiting_5 & entries_5_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             _GEN_71 = is_last_hptw_resp_1 & _GEN_68 & _GEN_69;
  wire             _GEN_72 = io_hptw_resp_bits_id == entries_2_wait_id;
  wire             _GEN_73 = io_hptw_resp_bits_h_resp_entry_tag == entries_2_ppn;
  wire             _GEN_74 = is_hptw_resp_2 & _GEN_72 & _GEN_73;
  wire             _entries_2_first_s2xlate_fault_T =
    io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_2 =
    is_waiting_0 & entries_0_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_1_2 =
    is_waiting_1 & entries_1_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_2_2 =
    is_waiting_2 & entries_2_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_3_2 =
    is_waiting_3 & entries_3_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_4_2 =
    is_waiting_4 & entries_4_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_5_2 =
    is_waiting_5 & entries_5_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             _GEN_75 = is_last_hptw_resp_2 & _GEN_72 & _GEN_73;
  wire             _GEN_76 = io_hptw_resp_bits_id == entries_3_wait_id;
  wire             _GEN_77 = io_hptw_resp_bits_h_resp_entry_tag == entries_3_ppn;
  wire             _GEN_78 = is_hptw_resp_3 & _GEN_76 & _GEN_77;
  wire             _entries_3_first_s2xlate_fault_T =
    io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_3 =
    is_waiting_0 & entries_0_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_1_3 =
    is_waiting_1 & entries_1_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_2_3 =
    is_waiting_2 & entries_2_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_3_3 =
    is_waiting_3 & entries_3_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_4_3 =
    is_waiting_4 & entries_4_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_5_3 =
    is_waiting_5 & entries_5_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             _GEN_79 = is_last_hptw_resp_3 & _GEN_76 & _GEN_77;
  wire             _GEN_80 = io_hptw_resp_bits_id == entries_4_wait_id;
  wire             _GEN_81 = io_hptw_resp_bits_h_resp_entry_tag == entries_4_ppn;
  wire             _GEN_82 = is_hptw_resp_4 & _GEN_80 & _GEN_81;
  wire             _entries_4_first_s2xlate_fault_T =
    io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_4 =
    is_waiting_0 & entries_0_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_1_4 =
    is_waiting_1 & entries_1_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_2_4 =
    is_waiting_2 & entries_2_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_3_4 =
    is_waiting_3 & entries_3_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_4_4 =
    is_waiting_4 & entries_4_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_5_4 =
    is_waiting_5 & entries_5_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             _GEN_83 = is_last_hptw_resp_4 & _GEN_80 & _GEN_81;
  wire             _GEN_84 = io_hptw_resp_bits_id == entries_5_wait_id;
  wire             _GEN_85 = io_hptw_resp_bits_h_resp_entry_tag == entries_5_ppn;
  wire             _GEN_86 = is_hptw_resp_5 & _GEN_84 & _GEN_85;
  wire             _entries_5_first_s2xlate_fault_T =
    io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_5 =
    is_waiting_0 & entries_0_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_1_5 =
    is_waiting_1 & entries_1_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_2_5 =
    is_waiting_2 & entries_2_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_3_5 =
    is_waiting_3 & entries_3_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_4_5 =
    is_waiting_4 & entries_4_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             need_to_waiting_vec_5_5 =
    is_waiting_5 & entries_5_req_info_vpn[28:3] == _GEN_21[io_hptw_resp_bits_id][28:3];
  wire             _GEN_87 = is_last_hptw_resp_5 & _GEN_84 & _GEN_85;
  wire             _io_out_valid_T_4 =
    is_having_0 | _io_out_valid_T | is_having_3 | is_having_4 | is_having_5;
  wire [7:0][1:0]  _GEN_88 =
    {{entries_0_req_info_source},
     {entries_0_req_info_source},
     {entries_5_req_info_source},
     {entries_4_req_info_source},
     {entries_3_req_info_source},
     {entries_2_req_info_source},
     {entries_1_req_info_source},
     {entries_0_req_info_source}};
  wire [7:0]       _GEN_89 =
    {{entries_0_af},
     {entries_0_af},
     {entries_5_af},
     {entries_4_af},
     {entries_3_af},
     {entries_2_af},
     {entries_1_af},
     {entries_0_af}};
  wire [7:0]       _GEN_90 =
    {{entries_0_first_s2xlate_fault},
     {entries_0_first_s2xlate_fault},
     {entries_5_first_s2xlate_fault},
     {entries_4_first_s2xlate_fault},
     {entries_3_first_s2xlate_fault},
     {entries_2_first_s2xlate_fault},
     {entries_1_first_s2xlate_fault},
     {entries_0_first_s2xlate_fault}};
  wire             io_mem_req_valid_0 = _mem_arb_io_out_valid & ~flush;
  wire [3:0][23:0] _GEN_91 =
    {{24'h0},
     {_mem_arb_io_out_bits_hptw_resp_entry_ppn},
     {{_mem_arb_io_out_bits_hptw_resp_entry_ppn[23:9], _mem_arb_io_out_bits_ppn[8:0]}},
     {{_mem_arb_io_out_bits_hptw_resp_entry_ppn[23:18], _mem_arb_io_out_bits_ppn[17:0]}}};
  reg  [2:0]       mem_refill_id;
  wire [5:0]       _io_cache_valid_T =
    {is_cache_0, is_cache_1, is_cache_2, is_cache_3, is_cache_4, is_cache_5};
  wire [32:0]      _io_cache_bits_T_26 =
    {is_cache_0 ? entries_0_req_info_vpn : 29'h0,
     is_cache_0 ? entries_0_req_info_s2xlate : 2'h0,
     is_cache_0 ? entries_0_req_info_source : 2'h0}
    | {is_cache_1 ? entries_1_req_info_vpn : 29'h0,
       is_cache_1 ? entries_1_req_info_s2xlate : 2'h0,
       is_cache_1 ? entries_1_req_info_source : 2'h0}
    | {is_cache_2 ? entries_2_req_info_vpn : 29'h0,
       is_cache_2 ? entries_2_req_info_s2xlate : 2'h0,
       is_cache_2 ? entries_2_req_info_source : 2'h0}
    | {is_cache_3 ? entries_3_req_info_vpn : 29'h0,
       is_cache_3 ? entries_3_req_info_s2xlate : 2'h0,
       is_cache_3 ? entries_3_req_info_source : 2'h0}
    | {is_cache_4 ? entries_4_req_info_vpn : 29'h0,
       is_cache_4 ? entries_4_req_info_s2xlate : 2'h0,
       is_cache_4 ? entries_4_req_info_source : 2'h0}
    | {is_cache_5 ? entries_5_req_info_vpn : 29'h0,
       is_cache_5 ? entries_5_req_info_s2xlate : 2'h0,
       is_cache_5 ? entries_5_req_info_source : 2'h0};
  reg              io_perf_0_value_REG;
  reg              io_perf_0_value_REG_1;
  reg              io_perf_1_value_REG;
  reg              io_perf_1_value_REG_1;
  reg              io_perf_2_value_REG;
  reg              io_perf_2_value_REG_1;
  reg  [2:0]       io_perf_3_value_REG;
  reg  [2:0]       io_perf_3_value_REG_1;
  wire [2:0]       _wait_id_T_4 =
    (dup_vec_wait_0 ? entries_0_wait_id : 3'h0)
    | (dup_vec_wait_1 ? entries_1_wait_id : 3'h0)
    | (dup_vec_wait_2 ? entries_2_wait_id : 3'h0)
    | (dup_vec_wait_3 ? entries_3_wait_id : 3'h0)
    | (dup_vec_wait_4 ? entries_4_wait_id : 3'h0)
    | (dup_vec_wait_5 ? entries_5_wait_id : 3'h0);
  wire [2:0]       wait_id = dup_req_fire ? _mem_arb_io_chosen : _wait_id_T_4;
  wire [7:0][19:0] _GEN_92 =
    {{io_mem_resp_bits_value[501:482]},
     {io_mem_resp_bits_value[437:418]},
     {io_mem_resp_bits_value[373:354]},
     {io_mem_resp_bits_value[309:290]},
     {io_mem_resp_bits_value[245:226]},
     {io_mem_resp_bits_value[181:162]},
     {io_mem_resp_bits_value[117:98]},
     {io_mem_resp_bits_value[53:34]}};
  wire [7:0][23:0] _GEN_93 =
    {{io_mem_resp_bits_value[481:458]},
     {io_mem_resp_bits_value[417:394]},
     {io_mem_resp_bits_value[353:330]},
     {io_mem_resp_bits_value[289:266]},
     {io_mem_resp_bits_value[225:202]},
     {io_mem_resp_bits_value[161:138]},
     {io_mem_resp_bits_value[97:74]},
     {io_mem_resp_bits_value[33:10]}};
  wire [28:0]      _entries_ppn_T =
    to_last_hptw_req
      ? {_GEN_92[io_in_bits_req_info_vpn[2:0]][4:0],
         _GEN_93[io_in_bits_req_info_vpn[2:0]]}
      : io_in_bits_ppn;
  wire [28:0]      _GEN_94 = _GEN_1[_mem_arb_io_chosen];
  wire [13:0]      _GEN_95 = _GEN_2[_mem_arb_io_chosen];
  wire [23:0]      _GEN_96 = _GEN_3[_mem_arb_io_chosen];
  wire             _GEN_97 = _GEN_4[_mem_arb_io_chosen];
  wire             _GEN_98 = _GEN_5[_mem_arb_io_chosen];
  wire             _GEN_99 = _GEN_6[_mem_arb_io_chosen];
  wire             _GEN_100 = _GEN_7[_mem_arb_io_chosen];
  wire             _GEN_101 = _GEN_8[_mem_arb_io_chosen];
  wire             _GEN_102 = _GEN_9[_mem_arb_io_chosen];
  wire             _GEN_103 = _GEN_10[_mem_arb_io_chosen];
  wire [1:0]       _GEN_104 = _GEN_11[_mem_arb_io_chosen];
  wire             _GEN_105 = _GEN_12[_mem_arb_io_chosen];
  wire             _GEN_106 = _GEN_13[_mem_arb_io_chosen];
  wire [7:0][23:0] _GEN_107 =
    {{io_mem_resp_bits_value[481:458]},
     {io_mem_resp_bits_value[417:394]},
     {io_mem_resp_bits_value[353:330]},
     {io_mem_resp_bits_value[289:266]},
     {io_mem_resp_bits_value[225:202]},
     {io_mem_resp_bits_value[161:138]},
     {io_mem_resp_bits_value[97:74]},
     {io_mem_resp_bits_value[33:10]}};
  always @(posedge clock) begin
    if (_GEN_14) begin
      entries_0_req_info_vpn <= io_in_bits_req_info_vpn;
      entries_0_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
      entries_0_req_info_source <= io_in_bits_req_info_source;
    end
    if (_GEN_39)
      entries_0_ppn <= {_GEN_38[4:0], _GEN_107[entries_0_req_info_vpn[2:0]]};
    else if (_GEN_14)
      entries_0_ppn <= _entries_ppn_T;
    if (~(io_hptw_resp_valid & _GEN_66) | _entries_0_first_s2xlate_fault_T) begin
      if (_GEN_58)
        entries_0_wait_id <= _hyper_arb2_io_chosen;
      else if (_GEN_51)
        entries_0_wait_id <= _hyper_arb1_io_chosen;
      else if (_GEN_31)
        entries_0_wait_id <= _mem_arb_io_chosen;
      else if (_GEN_14) begin
        if (to_wait) begin
          if (dup_req_fire)
            entries_0_wait_id <= _mem_arb_io_chosen;
          else
            entries_0_wait_id <= _wait_id_T_4;
        end
        else
          entries_0_wait_id <= enq_ptr;
      end
    end
    else if (|{need_to_waiting_vec_0,
               need_to_waiting_vec_1,
               need_to_waiting_vec_2,
               need_to_waiting_vec_3,
               need_to_waiting_vec_4,
               need_to_waiting_vec_5})
      entries_0_wait_id <=
        (need_to_waiting_vec_0 ? entries_0_wait_id : 3'h0)
        | (need_to_waiting_vec_1 ? entries_1_wait_id : 3'h0)
        | (need_to_waiting_vec_2 ? entries_2_wait_id : 3'h0)
        | (need_to_waiting_vec_3 ? entries_3_wait_id : 3'h0)
        | (need_to_waiting_vec_4 ? entries_4_wait_id : 3'h0)
        | (need_to_waiting_vec_5 ? entries_5_wait_id : 3'h0);
    if (_GEN_25)
      entries_0_af <= accessFault;
    else
      entries_0_af <= ~_GEN_14 & entries_0_af;
    if (io_hptw_resp_valid & (_GEN_67 | _GEN_66)) begin
      entries_0_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
      entries_0_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
      entries_0_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
      entries_0_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
      entries_0_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
      entries_0_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
      entries_0_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
      entries_0_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
      entries_0_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
      entries_0_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
      entries_0_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
      entries_0_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
      entries_0_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
    end
    else if (_GEN_31) begin
      entries_0_hptw_resp_entry_tag <= _GEN_94;
      entries_0_hptw_resp_entry_vmid <= _GEN_95;
      entries_0_hptw_resp_entry_ppn <= _GEN_96;
      entries_0_hptw_resp_entry_perm_d <= _GEN_97;
      entries_0_hptw_resp_entry_perm_a <= _GEN_98;
      entries_0_hptw_resp_entry_perm_g <= _GEN_99;
      entries_0_hptw_resp_entry_perm_u <= _GEN_100;
      entries_0_hptw_resp_entry_perm_x <= _GEN_101;
      entries_0_hptw_resp_entry_perm_w <= _GEN_102;
      entries_0_hptw_resp_entry_perm_r <= _GEN_103;
      entries_0_hptw_resp_entry_level <= _GEN_104;
      entries_0_hptw_resp_gpf <= _GEN_105;
      entries_0_hptw_resp_gaf <= _GEN_106;
    end
    else if (_GEN_14) begin
      if (to_last_hptw_req) begin
        entries_0_hptw_resp_entry_tag <= _GEN_1[io_mem_resp_bits_id];
        entries_0_hptw_resp_entry_vmid <= _GEN_2[io_mem_resp_bits_id];
        entries_0_hptw_resp_entry_ppn <= _GEN_3[io_mem_resp_bits_id];
        entries_0_hptw_resp_entry_perm_d <= _GEN_4[io_mem_resp_bits_id];
        entries_0_hptw_resp_entry_perm_a <= _GEN_5[io_mem_resp_bits_id];
        entries_0_hptw_resp_entry_perm_g <= _GEN_6[io_mem_resp_bits_id];
        entries_0_hptw_resp_entry_perm_u <= _GEN_7[io_mem_resp_bits_id];
        entries_0_hptw_resp_entry_perm_x <= _GEN_8[io_mem_resp_bits_id];
        entries_0_hptw_resp_entry_perm_w <= _GEN_9[io_mem_resp_bits_id];
        entries_0_hptw_resp_entry_perm_r <= _GEN_10[io_mem_resp_bits_id];
        entries_0_hptw_resp_entry_level <= _GEN_11[io_mem_resp_bits_id];
        entries_0_hptw_resp_gpf <= _GEN_12[io_mem_resp_bits_id];
        entries_0_hptw_resp_gaf <= _GEN_13[io_mem_resp_bits_id];
      end
      else if (to_wait) begin
        entries_0_hptw_resp_entry_tag <= _GEN_1[wait_id];
        entries_0_hptw_resp_entry_vmid <= _GEN_2[wait_id];
        entries_0_hptw_resp_entry_ppn <= _GEN_3[wait_id];
        entries_0_hptw_resp_entry_perm_d <= _GEN_4[wait_id];
        entries_0_hptw_resp_entry_perm_a <= _GEN_5[wait_id];
        entries_0_hptw_resp_entry_perm_g <= _GEN_6[wait_id];
        entries_0_hptw_resp_entry_perm_u <= _GEN_7[wait_id];
        entries_0_hptw_resp_entry_perm_x <= _GEN_8[wait_id];
        entries_0_hptw_resp_entry_perm_w <= _GEN_9[wait_id];
        entries_0_hptw_resp_entry_perm_r <= _GEN_10[wait_id];
        entries_0_hptw_resp_entry_level <= _GEN_11[wait_id];
        entries_0_hptw_resp_gpf <= _GEN_12[wait_id];
        entries_0_hptw_resp_gaf <= _GEN_13[wait_id];
      end
      else begin
        entries_0_hptw_resp_entry_tag <= _GEN_1[enq_ptr];
        entries_0_hptw_resp_entry_vmid <= _GEN_2[enq_ptr];
        entries_0_hptw_resp_entry_ppn <= _GEN_3[enq_ptr];
        entries_0_hptw_resp_entry_perm_d <= _GEN_4[enq_ptr];
        entries_0_hptw_resp_entry_perm_a <= _GEN_5[enq_ptr];
        entries_0_hptw_resp_entry_perm_g <= _GEN_6[enq_ptr];
        entries_0_hptw_resp_entry_perm_u <= _GEN_7[enq_ptr];
        entries_0_hptw_resp_entry_perm_x <= _GEN_8[enq_ptr];
        entries_0_hptw_resp_entry_perm_w <= _GEN_9[enq_ptr];
        entries_0_hptw_resp_entry_perm_r <= _GEN_10[enq_ptr];
        entries_0_hptw_resp_entry_level <= _GEN_11[enq_ptr];
        entries_0_hptw_resp_gpf <= _GEN_12[enq_ptr];
        entries_0_hptw_resp_gaf <= _GEN_13[enq_ptr];
      end
    end
    if (io_hptw_resp_valid & _GEN_66 & _entries_0_first_s2xlate_fault_T)
      entries_0_first_s2xlate_fault <= _entries_0_first_s2xlate_fault_T;
    else
      entries_0_first_s2xlate_fault <= ~_GEN_14 & entries_0_first_s2xlate_fault;
    if (_GEN_15) begin
      entries_1_req_info_vpn <= io_in_bits_req_info_vpn;
      entries_1_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
      entries_1_req_info_source <= io_in_bits_req_info_source;
    end
    if (_GEN_41)
      entries_1_ppn <= {_GEN_40[4:0], _GEN_107[entries_1_req_info_vpn[2:0]]};
    else if (_GEN_15)
      entries_1_ppn <= _entries_ppn_T;
    if (~(io_hptw_resp_valid & _GEN_70) | _entries_1_first_s2xlate_fault_T) begin
      if (_GEN_59)
        entries_1_wait_id <= _hyper_arb2_io_chosen;
      else if (_GEN_52)
        entries_1_wait_id <= _hyper_arb1_io_chosen;
      else if (_GEN_32)
        entries_1_wait_id <= _mem_arb_io_chosen;
      else if (_GEN_15) begin
        if (to_wait) begin
          if (dup_req_fire)
            entries_1_wait_id <= _mem_arb_io_chosen;
          else
            entries_1_wait_id <= _wait_id_T_4;
        end
        else
          entries_1_wait_id <= enq_ptr;
      end
    end
    else if (|{need_to_waiting_vec_0_1,
               need_to_waiting_vec_1_1,
               need_to_waiting_vec_2_1,
               need_to_waiting_vec_3_1,
               need_to_waiting_vec_4_1,
               need_to_waiting_vec_5_1})
      entries_1_wait_id <=
        (need_to_waiting_vec_0_1 ? entries_0_wait_id : 3'h0)
        | (need_to_waiting_vec_1_1 ? entries_1_wait_id : 3'h0)
        | (need_to_waiting_vec_2_1 ? entries_2_wait_id : 3'h0)
        | (need_to_waiting_vec_3_1 ? entries_3_wait_id : 3'h0)
        | (need_to_waiting_vec_4_1 ? entries_4_wait_id : 3'h0)
        | (need_to_waiting_vec_5_1 ? entries_5_wait_id : 3'h0);
    if (_GEN_26)
      entries_1_af <= accessFault;
    else
      entries_1_af <= ~_GEN_15 & entries_1_af;
    if (io_hptw_resp_valid & (_GEN_71 | _GEN_70)) begin
      entries_1_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
      entries_1_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
      entries_1_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
      entries_1_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
      entries_1_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
      entries_1_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
      entries_1_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
      entries_1_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
      entries_1_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
      entries_1_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
      entries_1_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
      entries_1_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
      entries_1_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
    end
    else if (_GEN_32) begin
      entries_1_hptw_resp_entry_tag <= _GEN_94;
      entries_1_hptw_resp_entry_vmid <= _GEN_95;
      entries_1_hptw_resp_entry_ppn <= _GEN_96;
      entries_1_hptw_resp_entry_perm_d <= _GEN_97;
      entries_1_hptw_resp_entry_perm_a <= _GEN_98;
      entries_1_hptw_resp_entry_perm_g <= _GEN_99;
      entries_1_hptw_resp_entry_perm_u <= _GEN_100;
      entries_1_hptw_resp_entry_perm_x <= _GEN_101;
      entries_1_hptw_resp_entry_perm_w <= _GEN_102;
      entries_1_hptw_resp_entry_perm_r <= _GEN_103;
      entries_1_hptw_resp_entry_level <= _GEN_104;
      entries_1_hptw_resp_gpf <= _GEN_105;
      entries_1_hptw_resp_gaf <= _GEN_106;
    end
    else if (_GEN_15) begin
      if (to_last_hptw_req) begin
        entries_1_hptw_resp_entry_tag <= _GEN_1[io_mem_resp_bits_id];
        entries_1_hptw_resp_entry_vmid <= _GEN_2[io_mem_resp_bits_id];
        entries_1_hptw_resp_entry_ppn <= _GEN_3[io_mem_resp_bits_id];
        entries_1_hptw_resp_entry_perm_d <= _GEN_4[io_mem_resp_bits_id];
        entries_1_hptw_resp_entry_perm_a <= _GEN_5[io_mem_resp_bits_id];
        entries_1_hptw_resp_entry_perm_g <= _GEN_6[io_mem_resp_bits_id];
        entries_1_hptw_resp_entry_perm_u <= _GEN_7[io_mem_resp_bits_id];
        entries_1_hptw_resp_entry_perm_x <= _GEN_8[io_mem_resp_bits_id];
        entries_1_hptw_resp_entry_perm_w <= _GEN_9[io_mem_resp_bits_id];
        entries_1_hptw_resp_entry_perm_r <= _GEN_10[io_mem_resp_bits_id];
        entries_1_hptw_resp_entry_level <= _GEN_11[io_mem_resp_bits_id];
        entries_1_hptw_resp_gpf <= _GEN_12[io_mem_resp_bits_id];
        entries_1_hptw_resp_gaf <= _GEN_13[io_mem_resp_bits_id];
      end
      else if (to_wait) begin
        entries_1_hptw_resp_entry_tag <= _GEN_1[wait_id];
        entries_1_hptw_resp_entry_vmid <= _GEN_2[wait_id];
        entries_1_hptw_resp_entry_ppn <= _GEN_3[wait_id];
        entries_1_hptw_resp_entry_perm_d <= _GEN_4[wait_id];
        entries_1_hptw_resp_entry_perm_a <= _GEN_5[wait_id];
        entries_1_hptw_resp_entry_perm_g <= _GEN_6[wait_id];
        entries_1_hptw_resp_entry_perm_u <= _GEN_7[wait_id];
        entries_1_hptw_resp_entry_perm_x <= _GEN_8[wait_id];
        entries_1_hptw_resp_entry_perm_w <= _GEN_9[wait_id];
        entries_1_hptw_resp_entry_perm_r <= _GEN_10[wait_id];
        entries_1_hptw_resp_entry_level <= _GEN_11[wait_id];
        entries_1_hptw_resp_gpf <= _GEN_12[wait_id];
        entries_1_hptw_resp_gaf <= _GEN_13[wait_id];
      end
      else begin
        entries_1_hptw_resp_entry_tag <= _GEN_1[enq_ptr];
        entries_1_hptw_resp_entry_vmid <= _GEN_2[enq_ptr];
        entries_1_hptw_resp_entry_ppn <= _GEN_3[enq_ptr];
        entries_1_hptw_resp_entry_perm_d <= _GEN_4[enq_ptr];
        entries_1_hptw_resp_entry_perm_a <= _GEN_5[enq_ptr];
        entries_1_hptw_resp_entry_perm_g <= _GEN_6[enq_ptr];
        entries_1_hptw_resp_entry_perm_u <= _GEN_7[enq_ptr];
        entries_1_hptw_resp_entry_perm_x <= _GEN_8[enq_ptr];
        entries_1_hptw_resp_entry_perm_w <= _GEN_9[enq_ptr];
        entries_1_hptw_resp_entry_perm_r <= _GEN_10[enq_ptr];
        entries_1_hptw_resp_entry_level <= _GEN_11[enq_ptr];
        entries_1_hptw_resp_gpf <= _GEN_12[enq_ptr];
        entries_1_hptw_resp_gaf <= _GEN_13[enq_ptr];
      end
    end
    if (io_hptw_resp_valid & _GEN_70 & _entries_1_first_s2xlate_fault_T)
      entries_1_first_s2xlate_fault <= _entries_1_first_s2xlate_fault_T;
    else
      entries_1_first_s2xlate_fault <= ~_GEN_15 & entries_1_first_s2xlate_fault;
    if (_GEN_16) begin
      entries_2_req_info_vpn <= io_in_bits_req_info_vpn;
      entries_2_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
      entries_2_req_info_source <= io_in_bits_req_info_source;
    end
    if (_GEN_43)
      entries_2_ppn <= {_GEN_42[4:0], _GEN_107[entries_2_req_info_vpn[2:0]]};
    else if (_GEN_16)
      entries_2_ppn <= _entries_ppn_T;
    if (~(io_hptw_resp_valid & _GEN_74) | _entries_2_first_s2xlate_fault_T) begin
      if (_GEN_60)
        entries_2_wait_id <= _hyper_arb2_io_chosen;
      else if (_GEN_53)
        entries_2_wait_id <= _hyper_arb1_io_chosen;
      else if (_GEN_33)
        entries_2_wait_id <= _mem_arb_io_chosen;
      else if (_GEN_16) begin
        if (to_wait) begin
          if (dup_req_fire)
            entries_2_wait_id <= _mem_arb_io_chosen;
          else
            entries_2_wait_id <= _wait_id_T_4;
        end
        else
          entries_2_wait_id <= enq_ptr;
      end
    end
    else if (|{need_to_waiting_vec_0_2,
               need_to_waiting_vec_1_2,
               need_to_waiting_vec_2_2,
               need_to_waiting_vec_3_2,
               need_to_waiting_vec_4_2,
               need_to_waiting_vec_5_2})
      entries_2_wait_id <=
        (need_to_waiting_vec_0_2 ? entries_0_wait_id : 3'h0)
        | (need_to_waiting_vec_1_2 ? entries_1_wait_id : 3'h0)
        | (need_to_waiting_vec_2_2 ? entries_2_wait_id : 3'h0)
        | (need_to_waiting_vec_3_2 ? entries_3_wait_id : 3'h0)
        | (need_to_waiting_vec_4_2 ? entries_4_wait_id : 3'h0)
        | (need_to_waiting_vec_5_2 ? entries_5_wait_id : 3'h0);
    if (_GEN_27)
      entries_2_af <= accessFault;
    else
      entries_2_af <= ~_GEN_16 & entries_2_af;
    if (io_hptw_resp_valid & (_GEN_75 | _GEN_74)) begin
      entries_2_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
      entries_2_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
      entries_2_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
      entries_2_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
      entries_2_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
      entries_2_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
      entries_2_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
      entries_2_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
      entries_2_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
      entries_2_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
      entries_2_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
      entries_2_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
      entries_2_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
    end
    else if (_GEN_33) begin
      entries_2_hptw_resp_entry_tag <= _GEN_94;
      entries_2_hptw_resp_entry_vmid <= _GEN_95;
      entries_2_hptw_resp_entry_ppn <= _GEN_96;
      entries_2_hptw_resp_entry_perm_d <= _GEN_97;
      entries_2_hptw_resp_entry_perm_a <= _GEN_98;
      entries_2_hptw_resp_entry_perm_g <= _GEN_99;
      entries_2_hptw_resp_entry_perm_u <= _GEN_100;
      entries_2_hptw_resp_entry_perm_x <= _GEN_101;
      entries_2_hptw_resp_entry_perm_w <= _GEN_102;
      entries_2_hptw_resp_entry_perm_r <= _GEN_103;
      entries_2_hptw_resp_entry_level <= _GEN_104;
      entries_2_hptw_resp_gpf <= _GEN_105;
      entries_2_hptw_resp_gaf <= _GEN_106;
    end
    else if (_GEN_16) begin
      if (to_last_hptw_req) begin
        entries_2_hptw_resp_entry_tag <= _GEN_1[io_mem_resp_bits_id];
        entries_2_hptw_resp_entry_vmid <= _GEN_2[io_mem_resp_bits_id];
        entries_2_hptw_resp_entry_ppn <= _GEN_3[io_mem_resp_bits_id];
        entries_2_hptw_resp_entry_perm_d <= _GEN_4[io_mem_resp_bits_id];
        entries_2_hptw_resp_entry_perm_a <= _GEN_5[io_mem_resp_bits_id];
        entries_2_hptw_resp_entry_perm_g <= _GEN_6[io_mem_resp_bits_id];
        entries_2_hptw_resp_entry_perm_u <= _GEN_7[io_mem_resp_bits_id];
        entries_2_hptw_resp_entry_perm_x <= _GEN_8[io_mem_resp_bits_id];
        entries_2_hptw_resp_entry_perm_w <= _GEN_9[io_mem_resp_bits_id];
        entries_2_hptw_resp_entry_perm_r <= _GEN_10[io_mem_resp_bits_id];
        entries_2_hptw_resp_entry_level <= _GEN_11[io_mem_resp_bits_id];
        entries_2_hptw_resp_gpf <= _GEN_12[io_mem_resp_bits_id];
        entries_2_hptw_resp_gaf <= _GEN_13[io_mem_resp_bits_id];
      end
      else if (to_wait) begin
        entries_2_hptw_resp_entry_tag <= _GEN_1[wait_id];
        entries_2_hptw_resp_entry_vmid <= _GEN_2[wait_id];
        entries_2_hptw_resp_entry_ppn <= _GEN_3[wait_id];
        entries_2_hptw_resp_entry_perm_d <= _GEN_4[wait_id];
        entries_2_hptw_resp_entry_perm_a <= _GEN_5[wait_id];
        entries_2_hptw_resp_entry_perm_g <= _GEN_6[wait_id];
        entries_2_hptw_resp_entry_perm_u <= _GEN_7[wait_id];
        entries_2_hptw_resp_entry_perm_x <= _GEN_8[wait_id];
        entries_2_hptw_resp_entry_perm_w <= _GEN_9[wait_id];
        entries_2_hptw_resp_entry_perm_r <= _GEN_10[wait_id];
        entries_2_hptw_resp_entry_level <= _GEN_11[wait_id];
        entries_2_hptw_resp_gpf <= _GEN_12[wait_id];
        entries_2_hptw_resp_gaf <= _GEN_13[wait_id];
      end
      else begin
        entries_2_hptw_resp_entry_tag <= _GEN_1[enq_ptr];
        entries_2_hptw_resp_entry_vmid <= _GEN_2[enq_ptr];
        entries_2_hptw_resp_entry_ppn <= _GEN_3[enq_ptr];
        entries_2_hptw_resp_entry_perm_d <= _GEN_4[enq_ptr];
        entries_2_hptw_resp_entry_perm_a <= _GEN_5[enq_ptr];
        entries_2_hptw_resp_entry_perm_g <= _GEN_6[enq_ptr];
        entries_2_hptw_resp_entry_perm_u <= _GEN_7[enq_ptr];
        entries_2_hptw_resp_entry_perm_x <= _GEN_8[enq_ptr];
        entries_2_hptw_resp_entry_perm_w <= _GEN_9[enq_ptr];
        entries_2_hptw_resp_entry_perm_r <= _GEN_10[enq_ptr];
        entries_2_hptw_resp_entry_level <= _GEN_11[enq_ptr];
        entries_2_hptw_resp_gpf <= _GEN_12[enq_ptr];
        entries_2_hptw_resp_gaf <= _GEN_13[enq_ptr];
      end
    end
    if (io_hptw_resp_valid & _GEN_74 & _entries_2_first_s2xlate_fault_T)
      entries_2_first_s2xlate_fault <= _entries_2_first_s2xlate_fault_T;
    else
      entries_2_first_s2xlate_fault <= ~_GEN_16 & entries_2_first_s2xlate_fault;
    if (_GEN_17) begin
      entries_3_req_info_vpn <= io_in_bits_req_info_vpn;
      entries_3_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
      entries_3_req_info_source <= io_in_bits_req_info_source;
    end
    if (_GEN_45)
      entries_3_ppn <= {_GEN_44[4:0], _GEN_107[entries_3_req_info_vpn[2:0]]};
    else if (_GEN_17)
      entries_3_ppn <= _entries_ppn_T;
    if (~(io_hptw_resp_valid & _GEN_78) | _entries_3_first_s2xlate_fault_T) begin
      if (_GEN_61)
        entries_3_wait_id <= _hyper_arb2_io_chosen;
      else if (_GEN_54)
        entries_3_wait_id <= _hyper_arb1_io_chosen;
      else if (_GEN_34)
        entries_3_wait_id <= _mem_arb_io_chosen;
      else if (_GEN_17) begin
        if (to_wait) begin
          if (dup_req_fire)
            entries_3_wait_id <= _mem_arb_io_chosen;
          else
            entries_3_wait_id <= _wait_id_T_4;
        end
        else
          entries_3_wait_id <= enq_ptr;
      end
    end
    else if (|{need_to_waiting_vec_0_3,
               need_to_waiting_vec_1_3,
               need_to_waiting_vec_2_3,
               need_to_waiting_vec_3_3,
               need_to_waiting_vec_4_3,
               need_to_waiting_vec_5_3})
      entries_3_wait_id <=
        (need_to_waiting_vec_0_3 ? entries_0_wait_id : 3'h0)
        | (need_to_waiting_vec_1_3 ? entries_1_wait_id : 3'h0)
        | (need_to_waiting_vec_2_3 ? entries_2_wait_id : 3'h0)
        | (need_to_waiting_vec_3_3 ? entries_3_wait_id : 3'h0)
        | (need_to_waiting_vec_4_3 ? entries_4_wait_id : 3'h0)
        | (need_to_waiting_vec_5_3 ? entries_5_wait_id : 3'h0);
    if (_GEN_28)
      entries_3_af <= accessFault;
    else
      entries_3_af <= ~_GEN_17 & entries_3_af;
    if (io_hptw_resp_valid & (_GEN_79 | _GEN_78)) begin
      entries_3_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
      entries_3_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
      entries_3_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
      entries_3_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
      entries_3_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
      entries_3_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
      entries_3_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
      entries_3_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
      entries_3_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
      entries_3_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
      entries_3_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
      entries_3_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
      entries_3_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
    end
    else if (_GEN_34) begin
      entries_3_hptw_resp_entry_tag <= _GEN_94;
      entries_3_hptw_resp_entry_vmid <= _GEN_95;
      entries_3_hptw_resp_entry_ppn <= _GEN_96;
      entries_3_hptw_resp_entry_perm_d <= _GEN_97;
      entries_3_hptw_resp_entry_perm_a <= _GEN_98;
      entries_3_hptw_resp_entry_perm_g <= _GEN_99;
      entries_3_hptw_resp_entry_perm_u <= _GEN_100;
      entries_3_hptw_resp_entry_perm_x <= _GEN_101;
      entries_3_hptw_resp_entry_perm_w <= _GEN_102;
      entries_3_hptw_resp_entry_perm_r <= _GEN_103;
      entries_3_hptw_resp_entry_level <= _GEN_104;
      entries_3_hptw_resp_gpf <= _GEN_105;
      entries_3_hptw_resp_gaf <= _GEN_106;
    end
    else if (_GEN_17) begin
      if (to_last_hptw_req) begin
        entries_3_hptw_resp_entry_tag <= _GEN_1[io_mem_resp_bits_id];
        entries_3_hptw_resp_entry_vmid <= _GEN_2[io_mem_resp_bits_id];
        entries_3_hptw_resp_entry_ppn <= _GEN_3[io_mem_resp_bits_id];
        entries_3_hptw_resp_entry_perm_d <= _GEN_4[io_mem_resp_bits_id];
        entries_3_hptw_resp_entry_perm_a <= _GEN_5[io_mem_resp_bits_id];
        entries_3_hptw_resp_entry_perm_g <= _GEN_6[io_mem_resp_bits_id];
        entries_3_hptw_resp_entry_perm_u <= _GEN_7[io_mem_resp_bits_id];
        entries_3_hptw_resp_entry_perm_x <= _GEN_8[io_mem_resp_bits_id];
        entries_3_hptw_resp_entry_perm_w <= _GEN_9[io_mem_resp_bits_id];
        entries_3_hptw_resp_entry_perm_r <= _GEN_10[io_mem_resp_bits_id];
        entries_3_hptw_resp_entry_level <= _GEN_11[io_mem_resp_bits_id];
        entries_3_hptw_resp_gpf <= _GEN_12[io_mem_resp_bits_id];
        entries_3_hptw_resp_gaf <= _GEN_13[io_mem_resp_bits_id];
      end
      else if (to_wait) begin
        entries_3_hptw_resp_entry_tag <= _GEN_1[wait_id];
        entries_3_hptw_resp_entry_vmid <= _GEN_2[wait_id];
        entries_3_hptw_resp_entry_ppn <= _GEN_3[wait_id];
        entries_3_hptw_resp_entry_perm_d <= _GEN_4[wait_id];
        entries_3_hptw_resp_entry_perm_a <= _GEN_5[wait_id];
        entries_3_hptw_resp_entry_perm_g <= _GEN_6[wait_id];
        entries_3_hptw_resp_entry_perm_u <= _GEN_7[wait_id];
        entries_3_hptw_resp_entry_perm_x <= _GEN_8[wait_id];
        entries_3_hptw_resp_entry_perm_w <= _GEN_9[wait_id];
        entries_3_hptw_resp_entry_perm_r <= _GEN_10[wait_id];
        entries_3_hptw_resp_entry_level <= _GEN_11[wait_id];
        entries_3_hptw_resp_gpf <= _GEN_12[wait_id];
        entries_3_hptw_resp_gaf <= _GEN_13[wait_id];
      end
      else begin
        entries_3_hptw_resp_entry_tag <= _GEN_1[enq_ptr];
        entries_3_hptw_resp_entry_vmid <= _GEN_2[enq_ptr];
        entries_3_hptw_resp_entry_ppn <= _GEN_3[enq_ptr];
        entries_3_hptw_resp_entry_perm_d <= _GEN_4[enq_ptr];
        entries_3_hptw_resp_entry_perm_a <= _GEN_5[enq_ptr];
        entries_3_hptw_resp_entry_perm_g <= _GEN_6[enq_ptr];
        entries_3_hptw_resp_entry_perm_u <= _GEN_7[enq_ptr];
        entries_3_hptw_resp_entry_perm_x <= _GEN_8[enq_ptr];
        entries_3_hptw_resp_entry_perm_w <= _GEN_9[enq_ptr];
        entries_3_hptw_resp_entry_perm_r <= _GEN_10[enq_ptr];
        entries_3_hptw_resp_entry_level <= _GEN_11[enq_ptr];
        entries_3_hptw_resp_gpf <= _GEN_12[enq_ptr];
        entries_3_hptw_resp_gaf <= _GEN_13[enq_ptr];
      end
    end
    if (io_hptw_resp_valid & _GEN_78 & _entries_3_first_s2xlate_fault_T)
      entries_3_first_s2xlate_fault <= _entries_3_first_s2xlate_fault_T;
    else
      entries_3_first_s2xlate_fault <= ~_GEN_17 & entries_3_first_s2xlate_fault;
    if (_GEN_18) begin
      entries_4_req_info_vpn <= io_in_bits_req_info_vpn;
      entries_4_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
      entries_4_req_info_source <= io_in_bits_req_info_source;
    end
    if (_GEN_47)
      entries_4_ppn <= {_GEN_46[4:0], _GEN_107[entries_4_req_info_vpn[2:0]]};
    else if (_GEN_18)
      entries_4_ppn <= _entries_ppn_T;
    if (~(io_hptw_resp_valid & _GEN_82) | _entries_4_first_s2xlate_fault_T) begin
      if (_GEN_62)
        entries_4_wait_id <= _hyper_arb2_io_chosen;
      else if (_GEN_55)
        entries_4_wait_id <= _hyper_arb1_io_chosen;
      else if (_GEN_35)
        entries_4_wait_id <= _mem_arb_io_chosen;
      else if (_GEN_18) begin
        if (to_wait) begin
          if (dup_req_fire)
            entries_4_wait_id <= _mem_arb_io_chosen;
          else
            entries_4_wait_id <= _wait_id_T_4;
        end
        else
          entries_4_wait_id <= enq_ptr;
      end
    end
    else if (|{need_to_waiting_vec_0_4,
               need_to_waiting_vec_1_4,
               need_to_waiting_vec_2_4,
               need_to_waiting_vec_3_4,
               need_to_waiting_vec_4_4,
               need_to_waiting_vec_5_4})
      entries_4_wait_id <=
        (need_to_waiting_vec_0_4 ? entries_0_wait_id : 3'h0)
        | (need_to_waiting_vec_1_4 ? entries_1_wait_id : 3'h0)
        | (need_to_waiting_vec_2_4 ? entries_2_wait_id : 3'h0)
        | (need_to_waiting_vec_3_4 ? entries_3_wait_id : 3'h0)
        | (need_to_waiting_vec_4_4 ? entries_4_wait_id : 3'h0)
        | (need_to_waiting_vec_5_4 ? entries_5_wait_id : 3'h0);
    if (_GEN_29)
      entries_4_af <= accessFault;
    else
      entries_4_af <= ~_GEN_18 & entries_4_af;
    if (io_hptw_resp_valid & (_GEN_83 | _GEN_82)) begin
      entries_4_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
      entries_4_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
      entries_4_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
      entries_4_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
      entries_4_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
      entries_4_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
      entries_4_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
      entries_4_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
      entries_4_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
      entries_4_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
      entries_4_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
      entries_4_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
      entries_4_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
    end
    else if (_GEN_35) begin
      entries_4_hptw_resp_entry_tag <= _GEN_94;
      entries_4_hptw_resp_entry_vmid <= _GEN_95;
      entries_4_hptw_resp_entry_ppn <= _GEN_96;
      entries_4_hptw_resp_entry_perm_d <= _GEN_97;
      entries_4_hptw_resp_entry_perm_a <= _GEN_98;
      entries_4_hptw_resp_entry_perm_g <= _GEN_99;
      entries_4_hptw_resp_entry_perm_u <= _GEN_100;
      entries_4_hptw_resp_entry_perm_x <= _GEN_101;
      entries_4_hptw_resp_entry_perm_w <= _GEN_102;
      entries_4_hptw_resp_entry_perm_r <= _GEN_103;
      entries_4_hptw_resp_entry_level <= _GEN_104;
      entries_4_hptw_resp_gpf <= _GEN_105;
      entries_4_hptw_resp_gaf <= _GEN_106;
    end
    else if (_GEN_18) begin
      if (to_last_hptw_req) begin
        entries_4_hptw_resp_entry_tag <= _GEN_1[io_mem_resp_bits_id];
        entries_4_hptw_resp_entry_vmid <= _GEN_2[io_mem_resp_bits_id];
        entries_4_hptw_resp_entry_ppn <= _GEN_3[io_mem_resp_bits_id];
        entries_4_hptw_resp_entry_perm_d <= _GEN_4[io_mem_resp_bits_id];
        entries_4_hptw_resp_entry_perm_a <= _GEN_5[io_mem_resp_bits_id];
        entries_4_hptw_resp_entry_perm_g <= _GEN_6[io_mem_resp_bits_id];
        entries_4_hptw_resp_entry_perm_u <= _GEN_7[io_mem_resp_bits_id];
        entries_4_hptw_resp_entry_perm_x <= _GEN_8[io_mem_resp_bits_id];
        entries_4_hptw_resp_entry_perm_w <= _GEN_9[io_mem_resp_bits_id];
        entries_4_hptw_resp_entry_perm_r <= _GEN_10[io_mem_resp_bits_id];
        entries_4_hptw_resp_entry_level <= _GEN_11[io_mem_resp_bits_id];
        entries_4_hptw_resp_gpf <= _GEN_12[io_mem_resp_bits_id];
        entries_4_hptw_resp_gaf <= _GEN_13[io_mem_resp_bits_id];
      end
      else if (to_wait) begin
        entries_4_hptw_resp_entry_tag <= _GEN_1[wait_id];
        entries_4_hptw_resp_entry_vmid <= _GEN_2[wait_id];
        entries_4_hptw_resp_entry_ppn <= _GEN_3[wait_id];
        entries_4_hptw_resp_entry_perm_d <= _GEN_4[wait_id];
        entries_4_hptw_resp_entry_perm_a <= _GEN_5[wait_id];
        entries_4_hptw_resp_entry_perm_g <= _GEN_6[wait_id];
        entries_4_hptw_resp_entry_perm_u <= _GEN_7[wait_id];
        entries_4_hptw_resp_entry_perm_x <= _GEN_8[wait_id];
        entries_4_hptw_resp_entry_perm_w <= _GEN_9[wait_id];
        entries_4_hptw_resp_entry_perm_r <= _GEN_10[wait_id];
        entries_4_hptw_resp_entry_level <= _GEN_11[wait_id];
        entries_4_hptw_resp_gpf <= _GEN_12[wait_id];
        entries_4_hptw_resp_gaf <= _GEN_13[wait_id];
      end
      else begin
        entries_4_hptw_resp_entry_tag <= _GEN_1[enq_ptr];
        entries_4_hptw_resp_entry_vmid <= _GEN_2[enq_ptr];
        entries_4_hptw_resp_entry_ppn <= _GEN_3[enq_ptr];
        entries_4_hptw_resp_entry_perm_d <= _GEN_4[enq_ptr];
        entries_4_hptw_resp_entry_perm_a <= _GEN_5[enq_ptr];
        entries_4_hptw_resp_entry_perm_g <= _GEN_6[enq_ptr];
        entries_4_hptw_resp_entry_perm_u <= _GEN_7[enq_ptr];
        entries_4_hptw_resp_entry_perm_x <= _GEN_8[enq_ptr];
        entries_4_hptw_resp_entry_perm_w <= _GEN_9[enq_ptr];
        entries_4_hptw_resp_entry_perm_r <= _GEN_10[enq_ptr];
        entries_4_hptw_resp_entry_level <= _GEN_11[enq_ptr];
        entries_4_hptw_resp_gpf <= _GEN_12[enq_ptr];
        entries_4_hptw_resp_gaf <= _GEN_13[enq_ptr];
      end
    end
    if (io_hptw_resp_valid & _GEN_82 & _entries_4_first_s2xlate_fault_T)
      entries_4_first_s2xlate_fault <= _entries_4_first_s2xlate_fault_T;
    else
      entries_4_first_s2xlate_fault <= ~_GEN_18 & entries_4_first_s2xlate_fault;
    if (_GEN_19) begin
      entries_5_req_info_vpn <= io_in_bits_req_info_vpn;
      entries_5_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
      entries_5_req_info_source <= io_in_bits_req_info_source;
    end
    if (_GEN_49)
      entries_5_ppn <= {_GEN_48[4:0], _GEN_107[entries_5_req_info_vpn[2:0]]};
    else if (_GEN_19)
      entries_5_ppn <= _entries_ppn_T;
    if (~(io_hptw_resp_valid & _GEN_86) | _entries_5_first_s2xlate_fault_T) begin
      if (_GEN_63)
        entries_5_wait_id <= _hyper_arb2_io_chosen;
      else if (_GEN_56)
        entries_5_wait_id <= _hyper_arb1_io_chosen;
      else if (_GEN_36)
        entries_5_wait_id <= _mem_arb_io_chosen;
      else if (_GEN_19) begin
        if (to_wait) begin
          if (dup_req_fire)
            entries_5_wait_id <= _mem_arb_io_chosen;
          else
            entries_5_wait_id <= _wait_id_T_4;
        end
        else
          entries_5_wait_id <= enq_ptr;
      end
    end
    else if (|{need_to_waiting_vec_0_5,
               need_to_waiting_vec_1_5,
               need_to_waiting_vec_2_5,
               need_to_waiting_vec_3_5,
               need_to_waiting_vec_4_5,
               need_to_waiting_vec_5_5})
      entries_5_wait_id <=
        (need_to_waiting_vec_0_5 ? entries_0_wait_id : 3'h0)
        | (need_to_waiting_vec_1_5 ? entries_1_wait_id : 3'h0)
        | (need_to_waiting_vec_2_5 ? entries_2_wait_id : 3'h0)
        | (need_to_waiting_vec_3_5 ? entries_3_wait_id : 3'h0)
        | (need_to_waiting_vec_4_5 ? entries_4_wait_id : 3'h0)
        | (need_to_waiting_vec_5_5 ? entries_5_wait_id : 3'h0);
    if (_GEN_30)
      entries_5_af <= accessFault;
    else
      entries_5_af <= ~_GEN_19 & entries_5_af;
    if (io_hptw_resp_valid & (_GEN_87 | _GEN_86)) begin
      entries_5_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
      entries_5_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
      entries_5_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
      entries_5_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
      entries_5_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
      entries_5_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
      entries_5_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
      entries_5_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
      entries_5_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
      entries_5_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
      entries_5_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
      entries_5_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
      entries_5_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
    end
    else if (_GEN_36) begin
      entries_5_hptw_resp_entry_tag <= _GEN_94;
      entries_5_hptw_resp_entry_vmid <= _GEN_95;
      entries_5_hptw_resp_entry_ppn <= _GEN_96;
      entries_5_hptw_resp_entry_perm_d <= _GEN_97;
      entries_5_hptw_resp_entry_perm_a <= _GEN_98;
      entries_5_hptw_resp_entry_perm_g <= _GEN_99;
      entries_5_hptw_resp_entry_perm_u <= _GEN_100;
      entries_5_hptw_resp_entry_perm_x <= _GEN_101;
      entries_5_hptw_resp_entry_perm_w <= _GEN_102;
      entries_5_hptw_resp_entry_perm_r <= _GEN_103;
      entries_5_hptw_resp_entry_level <= _GEN_104;
      entries_5_hptw_resp_gpf <= _GEN_105;
      entries_5_hptw_resp_gaf <= _GEN_106;
    end
    else if (_GEN_19) begin
      if (to_last_hptw_req) begin
        entries_5_hptw_resp_entry_tag <= _GEN_1[io_mem_resp_bits_id];
        entries_5_hptw_resp_entry_vmid <= _GEN_2[io_mem_resp_bits_id];
        entries_5_hptw_resp_entry_ppn <= _GEN_3[io_mem_resp_bits_id];
        entries_5_hptw_resp_entry_perm_d <= _GEN_4[io_mem_resp_bits_id];
        entries_5_hptw_resp_entry_perm_a <= _GEN_5[io_mem_resp_bits_id];
        entries_5_hptw_resp_entry_perm_g <= _GEN_6[io_mem_resp_bits_id];
        entries_5_hptw_resp_entry_perm_u <= _GEN_7[io_mem_resp_bits_id];
        entries_5_hptw_resp_entry_perm_x <= _GEN_8[io_mem_resp_bits_id];
        entries_5_hptw_resp_entry_perm_w <= _GEN_9[io_mem_resp_bits_id];
        entries_5_hptw_resp_entry_perm_r <= _GEN_10[io_mem_resp_bits_id];
        entries_5_hptw_resp_entry_level <= _GEN_11[io_mem_resp_bits_id];
        entries_5_hptw_resp_gpf <= _GEN_12[io_mem_resp_bits_id];
        entries_5_hptw_resp_gaf <= _GEN_13[io_mem_resp_bits_id];
      end
      else if (to_wait) begin
        entries_5_hptw_resp_entry_tag <= _GEN_1[wait_id];
        entries_5_hptw_resp_entry_vmid <= _GEN_2[wait_id];
        entries_5_hptw_resp_entry_ppn <= _GEN_3[wait_id];
        entries_5_hptw_resp_entry_perm_d <= _GEN_4[wait_id];
        entries_5_hptw_resp_entry_perm_a <= _GEN_5[wait_id];
        entries_5_hptw_resp_entry_perm_g <= _GEN_6[wait_id];
        entries_5_hptw_resp_entry_perm_u <= _GEN_7[wait_id];
        entries_5_hptw_resp_entry_perm_x <= _GEN_8[wait_id];
        entries_5_hptw_resp_entry_perm_w <= _GEN_9[wait_id];
        entries_5_hptw_resp_entry_perm_r <= _GEN_10[wait_id];
        entries_5_hptw_resp_entry_level <= _GEN_11[wait_id];
        entries_5_hptw_resp_gpf <= _GEN_12[wait_id];
        entries_5_hptw_resp_gaf <= _GEN_13[wait_id];
      end
      else begin
        entries_5_hptw_resp_entry_tag <= _GEN_1[enq_ptr];
        entries_5_hptw_resp_entry_vmid <= _GEN_2[enq_ptr];
        entries_5_hptw_resp_entry_ppn <= _GEN_3[enq_ptr];
        entries_5_hptw_resp_entry_perm_d <= _GEN_4[enq_ptr];
        entries_5_hptw_resp_entry_perm_a <= _GEN_5[enq_ptr];
        entries_5_hptw_resp_entry_perm_g <= _GEN_6[enq_ptr];
        entries_5_hptw_resp_entry_perm_u <= _GEN_7[enq_ptr];
        entries_5_hptw_resp_entry_perm_x <= _GEN_8[enq_ptr];
        entries_5_hptw_resp_entry_perm_w <= _GEN_9[enq_ptr];
        entries_5_hptw_resp_entry_perm_r <= _GEN_10[enq_ptr];
        entries_5_hptw_resp_entry_level <= _GEN_11[enq_ptr];
        entries_5_hptw_resp_gpf <= _GEN_12[enq_ptr];
        entries_5_hptw_resp_gaf <= _GEN_13[enq_ptr];
      end
    end
    if (io_hptw_resp_valid & _GEN_86 & _entries_5_first_s2xlate_fault_T)
      entries_5_first_s2xlate_fault <= _entries_5_first_s2xlate_fault_T;
    else
      entries_5_first_s2xlate_fault <= ~_GEN_19 & entries_5_first_s2xlate_fault;
    enq_ptr_reg <= enq_ptr;
    hptw_resp_ptr_reg <= io_hptw_resp_bits_id;
    hptw_need_addr_check_REG <=
      (is_hptw_resp_0 | is_hptw_resp_1 | is_hptw_resp_2 | is_hptw_resp_3 | is_hptw_resp_4
       | is_hptw_resp_5) & io_hptw_resp_valid & ~flush;
    if (perfEvents_0_2)
      addr <= {io_in_bits_ppn[23:0], io_in_bits_req_info_vpn[8:0], 3'h0};
    mem_refill_id <= io_mem_resp_bits_id;
    io_perf_0_value_REG <= perfEvents_0_2;
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <= io_in_valid & ~_full_T_4;
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <= io_mem_req_ready & io_mem_req_valid_0;
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
    io_perf_3_value_REG <=
      3'({1'h0,
          2'({1'h0, is_waiting_0} + 2'({1'h0, is_waiting_1} + {1'h0, is_waiting_2}))}
         + {1'h0,
            2'({1'h0, is_waiting_3} + 2'({1'h0, is_waiting_4} + {1'h0, is_waiting_5}))});
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;
  end // always @(posedge)
  wire [2:0]       cache_ptr =
    (is_cache_3 ? 3'h3 : 3'h0) | (is_cache_5 ? 3'h5 : 3'h0)
    | {is_cache_4, is_cache_2, is_cache_1};
  wire             to_mem_out =
    dup_wait_resp
    & (_GEN_0[io_mem_resp_bits_id] == 2'h0 | _GEN_0[io_mem_resp_bits_id] == 2'h1);
  wire             to_cache =
    (|{dup_vec_0 & is_having_0,
       dup_vec_1 & is_having_1,
       dup_vec_2 & is_having_2,
       dup_vec_3 & is_having_3,
       dup_vec_4 & is_having_4,
       dup_vec_5 & is_having_5})
    | (|{dup_vec_0 & (is_last_hptw_req_0 | is_last_hptw_resp_0),
         dup_vec_1 & (is_last_hptw_req_1 | is_last_hptw_resp_1),
         dup_vec_2 & (is_last_hptw_req_2 | is_last_hptw_resp_2),
         dup_vec_3 & (is_last_hptw_req_3 | is_last_hptw_resp_3),
         dup_vec_4 & (is_last_hptw_req_4 | is_last_hptw_resp_4),
         dup_vec_5 & (is_last_hptw_req_5 | is_last_hptw_resp_5)});
  wire [3:0]       _enq_state_normal_T =
    {2'h0, io_in_bits_req_info_s2xlate != 2'h3, 1'h1};
  wire [3:0]       enq_state_normal =
    to_mem_out
      ? 4'h6
      : to_last_hptw_req ? 4'h7 : to_wait ? 4'h5 : to_cache ? 4'h9 : _enq_state_normal_T;
  wire             _enq_state_T_2 =
    io_in_bits_req_info_source == 2'h2 & enq_state_normal != 4'h3;
  wire             _mem_resp_hit_T = to_mem_out | to_last_hptw_req;
  wire [3:0]       _state_T = {2'h1, accessFault, 1'h0};
  wire [7:0]       _GEN_108 =
    {{io_mem_resp_bits_value[451]},
     {io_mem_resp_bits_value[387]},
     {io_mem_resp_bits_value[323]},
     {io_mem_resp_bits_value[259]},
     {io_mem_resp_bits_value[195]},
     {io_mem_resp_bits_value[131]},
     {io_mem_resp_bits_value[67]},
     {io_mem_resp_bits_value[3]}};
  wire [7:0]       _GEN_109 =
    {{io_mem_resp_bits_value[450]},
     {io_mem_resp_bits_value[386]},
     {io_mem_resp_bits_value[322]},
     {io_mem_resp_bits_value[258]},
     {io_mem_resp_bits_value[194]},
     {io_mem_resp_bits_value[130]},
     {io_mem_resp_bits_value[66]},
     {io_mem_resp_bits_value[2]}};
  wire [7:0]       _GEN_110 =
    {{io_mem_resp_bits_value[449]},
     {io_mem_resp_bits_value[385]},
     {io_mem_resp_bits_value[321]},
     {io_mem_resp_bits_value[257]},
     {io_mem_resp_bits_value[193]},
     {io_mem_resp_bits_value[129]},
     {io_mem_resp_bits_value[65]},
     {io_mem_resp_bits_value[1]}};
  wire [7:0]       _GEN_111 =
    {{io_mem_resp_bits_value[448]},
     {io_mem_resp_bits_value[384]},
     {io_mem_resp_bits_value[320]},
     {io_mem_resp_bits_value[256]},
     {io_mem_resp_bits_value[192]},
     {io_mem_resp_bits_value[128]},
     {io_mem_resp_bits_value[64]},
     {io_mem_resp_bits_value[0]}};
  wire             _GEN_112 = io_out_ready & _io_out_valid_T_4;
  wire             _GEN_113 = io_cache_ready & (|_io_cache_valid_T);
  wire             _GEN_114 = _GEN_109[entries_0_req_info_vpn[2:0]];
  wire             _GEN_115 = _GEN_110[entries_0_req_info_vpn[2:0]];
  wire [3:0]       _state_0_T_30 =
    {3'h3,
     (&entries_0_req_info_s2xlate)
       & ~(~_GEN_111[entries_0_req_info_vpn[2:0]] | ~_GEN_115 & _GEN_114
           | ~(_GEN_115 | _GEN_108[entries_0_req_info_vpn[2:0]] | _GEN_114)
           | (|_GEN_38))};
  wire             _GEN_116 = _GEN_109[entries_1_req_info_vpn[2:0]];
  wire             _GEN_117 = _GEN_110[entries_1_req_info_vpn[2:0]];
  wire [3:0]       _state_1_T_30 =
    {3'h3,
     (&entries_1_req_info_s2xlate)
       & ~(~_GEN_111[entries_1_req_info_vpn[2:0]] | ~_GEN_117 & _GEN_116
           | ~(_GEN_117 | _GEN_108[entries_1_req_info_vpn[2:0]] | _GEN_116)
           | (|_GEN_40))};
  wire             _GEN_118 = _GEN_109[entries_2_req_info_vpn[2:0]];
  wire             _GEN_119 = _GEN_110[entries_2_req_info_vpn[2:0]];
  wire [3:0]       _state_2_T_30 =
    {3'h3,
     (&entries_2_req_info_s2xlate)
       & ~(~_GEN_111[entries_2_req_info_vpn[2:0]] | ~_GEN_119 & _GEN_118
           | ~(_GEN_119 | _GEN_108[entries_2_req_info_vpn[2:0]] | _GEN_118)
           | (|_GEN_42))};
  wire             _GEN_120 = _GEN_109[entries_3_req_info_vpn[2:0]];
  wire             _GEN_121 = _GEN_110[entries_3_req_info_vpn[2:0]];
  wire [3:0]       _state_3_T_30 =
    {3'h3,
     (&entries_3_req_info_s2xlate)
       & ~(~_GEN_111[entries_3_req_info_vpn[2:0]] | ~_GEN_121 & _GEN_120
           | ~(_GEN_121 | _GEN_108[entries_3_req_info_vpn[2:0]] | _GEN_120)
           | (|_GEN_44))};
  wire             _GEN_122 = _GEN_109[entries_4_req_info_vpn[2:0]];
  wire             _GEN_123 = _GEN_110[entries_4_req_info_vpn[2:0]];
  wire [3:0]       _state_4_T_30 =
    {3'h3,
     (&entries_4_req_info_s2xlate)
       & ~(~_GEN_111[entries_4_req_info_vpn[2:0]] | ~_GEN_123 & _GEN_122
           | ~(_GEN_123 | _GEN_108[entries_4_req_info_vpn[2:0]] | _GEN_122)
           | (|_GEN_46))};
  wire             _GEN_124 = _GEN_109[entries_5_req_info_vpn[2:0]];
  wire             _GEN_125 = _GEN_110[entries_5_req_info_vpn[2:0]];
  wire [3:0]       _state_5_T_30 =
    {3'h3,
     (&entries_5_req_info_s2xlate)
       & ~(~_GEN_111[entries_5_req_info_vpn[2:0]] | ~_GEN_125 & _GEN_124
           | ~(_GEN_125 | _GEN_108[entries_5_req_info_vpn[2:0]] | _GEN_124)
           | (|_GEN_48))};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      state_0 <= 4'h0;
      state_1 <= 4'h0;
      state_2 <= 4'h0;
      state_3 <= 4'h0;
      state_4 <= 4'h0;
      state_5 <= 4'h0;
      mem_resp_hit_0 <= 1'h0;
      mem_resp_hit_1 <= 1'h0;
      mem_resp_hit_2 <= 1'h0;
      mem_resp_hit_3 <= 1'h0;
      mem_resp_hit_4 <= 1'h0;
      mem_resp_hit_5 <= 1'h0;
      need_addr_check_last_REG <= 1'h0;
    end
    else begin
      if (flush | _GEN_113 & cache_ptr == 3'h0 | _GEN_112 & mem_ptr == 3'h0)
        state_0 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_67)
          state_0 <= 4'h6;
        else if (_GEN_66) begin
          if (_entries_0_first_s2xlate_fault_T)
            state_0 <= 4'h6;
          else if (|{need_to_waiting_vec_0,
                     need_to_waiting_vec_1,
                     need_to_waiting_vec_2,
                     need_to_waiting_vec_3,
                     need_to_waiting_vec_4,
                     need_to_waiting_vec_5})
            state_0 <= 4'h5;
          else
            state_0 <= 4'h3;
        end
        else if (_GEN_58)
          state_0 <= 4'h8;
        else if (_GEN_51)
          state_0 <= 4'h2;
        else if (_GEN_39)
          state_0 <= _state_0_T_30;
        else if (_GEN_31)
          state_0 <= 4'h5;
        else if (_GEN_25)
          state_0 <= _state_T;
        else if (_GEN_14) begin
          if (_enq_state_T_2)
            state_0 <= 4'h0;
          else if (to_mem_out)
            state_0 <= 4'h6;
          else if (to_last_hptw_req)
            state_0 <= 4'h7;
          else if (to_wait)
            state_0 <= 4'h5;
          else if (to_cache)
            state_0 <= 4'h9;
          else
            state_0 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_58)
        state_0 <= 4'h8;
      else if (_GEN_51)
        state_0 <= 4'h2;
      else if (_GEN_39)
        state_0 <= _state_0_T_30;
      else if (_GEN_31)
        state_0 <= 4'h5;
      else if (_GEN_25)
        state_0 <= _state_T;
      else if (_GEN_14) begin
        if (_enq_state_T_2)
          state_0 <= 4'h0;
        else if (to_mem_out)
          state_0 <= 4'h6;
        else if (to_last_hptw_req)
          state_0 <= 4'h7;
        else if (to_wait)
          state_0 <= 4'h5;
        else if (to_cache)
          state_0 <= 4'h9;
        else
          state_0 <= _enq_state_normal_T;
      end
      if (flush | _GEN_113 & cache_ptr == 3'h1 | _GEN_112 & mem_ptr == 3'h1)
        state_1 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_71)
          state_1 <= 4'h6;
        else if (_GEN_70) begin
          if (_entries_1_first_s2xlate_fault_T)
            state_1 <= 4'h6;
          else if (|{need_to_waiting_vec_0_1,
                     need_to_waiting_vec_1_1,
                     need_to_waiting_vec_2_1,
                     need_to_waiting_vec_3_1,
                     need_to_waiting_vec_4_1,
                     need_to_waiting_vec_5_1})
            state_1 <= 4'h5;
          else
            state_1 <= 4'h3;
        end
        else if (_GEN_59)
          state_1 <= 4'h8;
        else if (_GEN_52)
          state_1 <= 4'h2;
        else if (_GEN_41)
          state_1 <= _state_1_T_30;
        else if (_GEN_32)
          state_1 <= 4'h5;
        else if (_GEN_26)
          state_1 <= _state_T;
        else if (_GEN_15) begin
          if (_enq_state_T_2)
            state_1 <= 4'h0;
          else if (to_mem_out)
            state_1 <= 4'h6;
          else if (to_last_hptw_req)
            state_1 <= 4'h7;
          else if (to_wait)
            state_1 <= 4'h5;
          else if (to_cache)
            state_1 <= 4'h9;
          else
            state_1 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_59)
        state_1 <= 4'h8;
      else if (_GEN_52)
        state_1 <= 4'h2;
      else if (_GEN_41)
        state_1 <= _state_1_T_30;
      else if (_GEN_32)
        state_1 <= 4'h5;
      else if (_GEN_26)
        state_1 <= _state_T;
      else if (_GEN_15) begin
        if (_enq_state_T_2)
          state_1 <= 4'h0;
        else if (to_mem_out)
          state_1 <= 4'h6;
        else if (to_last_hptw_req)
          state_1 <= 4'h7;
        else if (to_wait)
          state_1 <= 4'h5;
        else if (to_cache)
          state_1 <= 4'h9;
        else
          state_1 <= _enq_state_normal_T;
      end
      if (flush | _GEN_113 & cache_ptr == 3'h2 | _GEN_112 & mem_ptr == 3'h2)
        state_2 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_75)
          state_2 <= 4'h6;
        else if (_GEN_74) begin
          if (_entries_2_first_s2xlate_fault_T)
            state_2 <= 4'h6;
          else if (|{need_to_waiting_vec_0_2,
                     need_to_waiting_vec_1_2,
                     need_to_waiting_vec_2_2,
                     need_to_waiting_vec_3_2,
                     need_to_waiting_vec_4_2,
                     need_to_waiting_vec_5_2})
            state_2 <= 4'h5;
          else
            state_2 <= 4'h3;
        end
        else if (_GEN_60)
          state_2 <= 4'h8;
        else if (_GEN_53)
          state_2 <= 4'h2;
        else if (_GEN_43)
          state_2 <= _state_2_T_30;
        else if (_GEN_33)
          state_2 <= 4'h5;
        else if (_GEN_27)
          state_2 <= _state_T;
        else if (_GEN_16) begin
          if (_enq_state_T_2)
            state_2 <= 4'h0;
          else if (to_mem_out)
            state_2 <= 4'h6;
          else if (to_last_hptw_req)
            state_2 <= 4'h7;
          else if (to_wait)
            state_2 <= 4'h5;
          else if (to_cache)
            state_2 <= 4'h9;
          else
            state_2 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_60)
        state_2 <= 4'h8;
      else if (_GEN_53)
        state_2 <= 4'h2;
      else if (_GEN_43)
        state_2 <= _state_2_T_30;
      else if (_GEN_33)
        state_2 <= 4'h5;
      else if (_GEN_27)
        state_2 <= _state_T;
      else if (_GEN_16) begin
        if (_enq_state_T_2)
          state_2 <= 4'h0;
        else if (to_mem_out)
          state_2 <= 4'h6;
        else if (to_last_hptw_req)
          state_2 <= 4'h7;
        else if (to_wait)
          state_2 <= 4'h5;
        else if (to_cache)
          state_2 <= 4'h9;
        else
          state_2 <= _enq_state_normal_T;
      end
      if (flush | _GEN_113 & cache_ptr == 3'h3 | _GEN_112 & mem_ptr == 3'h3)
        state_3 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_79)
          state_3 <= 4'h6;
        else if (_GEN_78) begin
          if (_entries_3_first_s2xlate_fault_T)
            state_3 <= 4'h6;
          else if (|{need_to_waiting_vec_0_3,
                     need_to_waiting_vec_1_3,
                     need_to_waiting_vec_2_3,
                     need_to_waiting_vec_3_3,
                     need_to_waiting_vec_4_3,
                     need_to_waiting_vec_5_3})
            state_3 <= 4'h5;
          else
            state_3 <= 4'h3;
        end
        else if (_GEN_61)
          state_3 <= 4'h8;
        else if (_GEN_54)
          state_3 <= 4'h2;
        else if (_GEN_45)
          state_3 <= _state_3_T_30;
        else if (_GEN_34)
          state_3 <= 4'h5;
        else if (_GEN_28)
          state_3 <= _state_T;
        else if (_GEN_17) begin
          if (_enq_state_T_2)
            state_3 <= 4'h0;
          else if (to_mem_out)
            state_3 <= 4'h6;
          else if (to_last_hptw_req)
            state_3 <= 4'h7;
          else if (to_wait)
            state_3 <= 4'h5;
          else if (to_cache)
            state_3 <= 4'h9;
          else
            state_3 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_61)
        state_3 <= 4'h8;
      else if (_GEN_54)
        state_3 <= 4'h2;
      else if (_GEN_45)
        state_3 <= _state_3_T_30;
      else if (_GEN_34)
        state_3 <= 4'h5;
      else if (_GEN_28)
        state_3 <= _state_T;
      else if (_GEN_17) begin
        if (_enq_state_T_2)
          state_3 <= 4'h0;
        else if (to_mem_out)
          state_3 <= 4'h6;
        else if (to_last_hptw_req)
          state_3 <= 4'h7;
        else if (to_wait)
          state_3 <= 4'h5;
        else if (to_cache)
          state_3 <= 4'h9;
        else
          state_3 <= _enq_state_normal_T;
      end
      if (flush | _GEN_113 & cache_ptr == 3'h4 | _GEN_112 & mem_ptr == 3'h4)
        state_4 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_83)
          state_4 <= 4'h6;
        else if (_GEN_82) begin
          if (_entries_4_first_s2xlate_fault_T)
            state_4 <= 4'h6;
          else if (|{need_to_waiting_vec_0_4,
                     need_to_waiting_vec_1_4,
                     need_to_waiting_vec_2_4,
                     need_to_waiting_vec_3_4,
                     need_to_waiting_vec_4_4,
                     need_to_waiting_vec_5_4})
            state_4 <= 4'h5;
          else
            state_4 <= 4'h3;
        end
        else if (_GEN_62)
          state_4 <= 4'h8;
        else if (_GEN_55)
          state_4 <= 4'h2;
        else if (_GEN_47)
          state_4 <= _state_4_T_30;
        else if (_GEN_35)
          state_4 <= 4'h5;
        else if (_GEN_29)
          state_4 <= _state_T;
        else if (_GEN_18) begin
          if (_enq_state_T_2)
            state_4 <= 4'h0;
          else if (to_mem_out)
            state_4 <= 4'h6;
          else if (to_last_hptw_req)
            state_4 <= 4'h7;
          else if (to_wait)
            state_4 <= 4'h5;
          else if (to_cache)
            state_4 <= 4'h9;
          else
            state_4 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_62)
        state_4 <= 4'h8;
      else if (_GEN_55)
        state_4 <= 4'h2;
      else if (_GEN_47)
        state_4 <= _state_4_T_30;
      else if (_GEN_35)
        state_4 <= 4'h5;
      else if (_GEN_29)
        state_4 <= _state_T;
      else if (_GEN_18) begin
        if (_enq_state_T_2)
          state_4 <= 4'h0;
        else if (to_mem_out)
          state_4 <= 4'h6;
        else if (to_last_hptw_req)
          state_4 <= 4'h7;
        else if (to_wait)
          state_4 <= 4'h5;
        else if (to_cache)
          state_4 <= 4'h9;
        else
          state_4 <= _enq_state_normal_T;
      end
      if (flush | _GEN_113 & cache_ptr == 3'h5 | _GEN_112 & mem_ptr == 3'h5)
        state_5 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_87)
          state_5 <= 4'h6;
        else if (_GEN_86) begin
          if (_entries_5_first_s2xlate_fault_T)
            state_5 <= 4'h6;
          else if (|{need_to_waiting_vec_0_5,
                     need_to_waiting_vec_1_5,
                     need_to_waiting_vec_2_5,
                     need_to_waiting_vec_3_5,
                     need_to_waiting_vec_4_5,
                     need_to_waiting_vec_5_5})
            state_5 <= 4'h5;
          else
            state_5 <= 4'h3;
        end
        else if (_GEN_63)
          state_5 <= 4'h8;
        else if (_GEN_56)
          state_5 <= 4'h2;
        else if (_GEN_49)
          state_5 <= _state_5_T_30;
        else if (_GEN_36)
          state_5 <= 4'h5;
        else if (_GEN_30)
          state_5 <= _state_T;
        else if (_GEN_19) begin
          if (_enq_state_T_2)
            state_5 <= 4'h0;
          else if (to_mem_out)
            state_5 <= 4'h6;
          else if (to_last_hptw_req)
            state_5 <= 4'h7;
          else if (to_wait)
            state_5 <= 4'h5;
          else if (to_cache)
            state_5 <= 4'h9;
          else
            state_5 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_63)
        state_5 <= 4'h8;
      else if (_GEN_56)
        state_5 <= 4'h2;
      else if (_GEN_49)
        state_5 <= _state_5_T_30;
      else if (_GEN_36)
        state_5 <= 4'h5;
      else if (_GEN_30)
        state_5 <= _state_T;
      else if (_GEN_19) begin
        if (_enq_state_T_2)
          state_5 <= 4'h0;
        else if (to_mem_out)
          state_5 <= 4'h6;
        else if (to_last_hptw_req)
          state_5 <= 4'h7;
        else if (to_wait)
          state_5 <= 4'h5;
        else if (to_cache)
          state_5 <= 4'h9;
        else
          state_5 <= _enq_state_normal_T;
      end
      mem_resp_hit_0 <=
        ~mem_resp_hit_0 & (_GEN_39 | (_GEN_14 ? _mem_resp_hit_T : mem_resp_hit_0));
      mem_resp_hit_1 <=
        ~mem_resp_hit_1 & (_GEN_41 | (_GEN_15 ? _mem_resp_hit_T : mem_resp_hit_1));
      mem_resp_hit_2 <=
        ~mem_resp_hit_2 & (_GEN_43 | (_GEN_16 ? _mem_resp_hit_T : mem_resp_hit_2));
      mem_resp_hit_3 <=
        ~mem_resp_hit_3 & (_GEN_45 | (_GEN_17 ? _mem_resp_hit_T : mem_resp_hit_3));
      mem_resp_hit_4 <=
        ~mem_resp_hit_4 & (_GEN_47 | (_GEN_18 ? _mem_resp_hit_T : mem_resp_hit_4));
      mem_resp_hit_5 <=
        ~mem_resp_hit_5 & (_GEN_49 | (_GEN_19 ? _mem_resp_hit_T : mem_resp_hit_5));
      need_addr_check_last_REG <=
        (_enq_state_T_2 ? 4'h0 : enq_state_normal) == 4'h3 & perfEvents_0_2 & ~flush;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:39];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h28; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        entries_0_req_info_vpn = _RANDOM[6'h0][28:0];
        entries_0_req_info_s2xlate = _RANDOM[6'h0][30:29];
        entries_0_req_info_source = {_RANDOM[6'h0][31], _RANDOM[6'h1][0]};
        entries_0_ppn = _RANDOM[6'h1][29:1];
        entries_0_wait_id = {_RANDOM[6'h1][31:30], _RANDOM[6'h2][0]};
        entries_0_af = _RANDOM[6'h2][1];
        entries_0_hptw_resp_entry_tag = _RANDOM[6'h2][30:2];
        entries_0_hptw_resp_entry_vmid = _RANDOM[6'h3][28:15];
        entries_0_hptw_resp_entry_ppn = {_RANDOM[6'h3][31:29], _RANDOM[6'h4][20:0]};
        entries_0_hptw_resp_entry_perm_d = _RANDOM[6'h4][21];
        entries_0_hptw_resp_entry_perm_a = _RANDOM[6'h4][22];
        entries_0_hptw_resp_entry_perm_g = _RANDOM[6'h4][23];
        entries_0_hptw_resp_entry_perm_u = _RANDOM[6'h4][24];
        entries_0_hptw_resp_entry_perm_x = _RANDOM[6'h4][25];
        entries_0_hptw_resp_entry_perm_w = _RANDOM[6'h4][26];
        entries_0_hptw_resp_entry_perm_r = _RANDOM[6'h4][27];
        entries_0_hptw_resp_entry_level = _RANDOM[6'h4][29:28];
        entries_0_hptw_resp_gpf = _RANDOM[6'h5][0];
        entries_0_hptw_resp_gaf = _RANDOM[6'h5][1];
        entries_0_first_s2xlate_fault = _RANDOM[6'h5][2];
        entries_1_req_info_vpn = _RANDOM[6'h5][31:3];
        entries_1_req_info_s2xlate = _RANDOM[6'h6][1:0];
        entries_1_req_info_source = _RANDOM[6'h6][3:2];
        entries_1_ppn = {_RANDOM[6'h6][31:4], _RANDOM[6'h7][0]};
        entries_1_wait_id = _RANDOM[6'h7][3:1];
        entries_1_af = _RANDOM[6'h7][4];
        entries_1_hptw_resp_entry_tag = {_RANDOM[6'h7][31:5], _RANDOM[6'h8][1:0]};
        entries_1_hptw_resp_entry_vmid = _RANDOM[6'h8][31:18];
        entries_1_hptw_resp_entry_ppn = _RANDOM[6'h9][23:0];
        entries_1_hptw_resp_entry_perm_d = _RANDOM[6'h9][24];
        entries_1_hptw_resp_entry_perm_a = _RANDOM[6'h9][25];
        entries_1_hptw_resp_entry_perm_g = _RANDOM[6'h9][26];
        entries_1_hptw_resp_entry_perm_u = _RANDOM[6'h9][27];
        entries_1_hptw_resp_entry_perm_x = _RANDOM[6'h9][28];
        entries_1_hptw_resp_entry_perm_w = _RANDOM[6'h9][29];
        entries_1_hptw_resp_entry_perm_r = _RANDOM[6'h9][30];
        entries_1_hptw_resp_entry_level = {_RANDOM[6'h9][31], _RANDOM[6'hA][0]};
        entries_1_hptw_resp_gpf = _RANDOM[6'hA][3];
        entries_1_hptw_resp_gaf = _RANDOM[6'hA][4];
        entries_1_first_s2xlate_fault = _RANDOM[6'hA][5];
        entries_2_req_info_vpn = {_RANDOM[6'hA][31:6], _RANDOM[6'hB][2:0]};
        entries_2_req_info_s2xlate = _RANDOM[6'hB][4:3];
        entries_2_req_info_source = _RANDOM[6'hB][6:5];
        entries_2_ppn = {_RANDOM[6'hB][31:7], _RANDOM[6'hC][3:0]};
        entries_2_wait_id = _RANDOM[6'hC][6:4];
        entries_2_af = _RANDOM[6'hC][7];
        entries_2_hptw_resp_entry_tag = {_RANDOM[6'hC][31:8], _RANDOM[6'hD][4:0]};
        entries_2_hptw_resp_entry_vmid = {_RANDOM[6'hD][31:21], _RANDOM[6'hE][2:0]};
        entries_2_hptw_resp_entry_ppn = _RANDOM[6'hE][26:3];
        entries_2_hptw_resp_entry_perm_d = _RANDOM[6'hE][27];
        entries_2_hptw_resp_entry_perm_a = _RANDOM[6'hE][28];
        entries_2_hptw_resp_entry_perm_g = _RANDOM[6'hE][29];
        entries_2_hptw_resp_entry_perm_u = _RANDOM[6'hE][30];
        entries_2_hptw_resp_entry_perm_x = _RANDOM[6'hE][31];
        entries_2_hptw_resp_entry_perm_w = _RANDOM[6'hF][0];
        entries_2_hptw_resp_entry_perm_r = _RANDOM[6'hF][1];
        entries_2_hptw_resp_entry_level = _RANDOM[6'hF][3:2];
        entries_2_hptw_resp_gpf = _RANDOM[6'hF][6];
        entries_2_hptw_resp_gaf = _RANDOM[6'hF][7];
        entries_2_first_s2xlate_fault = _RANDOM[6'hF][8];
        entries_3_req_info_vpn = {_RANDOM[6'hF][31:9], _RANDOM[6'h10][5:0]};
        entries_3_req_info_s2xlate = _RANDOM[6'h10][7:6];
        entries_3_req_info_source = _RANDOM[6'h10][9:8];
        entries_3_ppn = {_RANDOM[6'h10][31:10], _RANDOM[6'h11][6:0]};
        entries_3_wait_id = _RANDOM[6'h11][9:7];
        entries_3_af = _RANDOM[6'h11][10];
        entries_3_hptw_resp_entry_tag = {_RANDOM[6'h11][31:11], _RANDOM[6'h12][7:0]};
        entries_3_hptw_resp_entry_vmid = {_RANDOM[6'h12][31:24], _RANDOM[6'h13][5:0]};
        entries_3_hptw_resp_entry_ppn = _RANDOM[6'h13][29:6];
        entries_3_hptw_resp_entry_perm_d = _RANDOM[6'h13][30];
        entries_3_hptw_resp_entry_perm_a = _RANDOM[6'h13][31];
        entries_3_hptw_resp_entry_perm_g = _RANDOM[6'h14][0];
        entries_3_hptw_resp_entry_perm_u = _RANDOM[6'h14][1];
        entries_3_hptw_resp_entry_perm_x = _RANDOM[6'h14][2];
        entries_3_hptw_resp_entry_perm_w = _RANDOM[6'h14][3];
        entries_3_hptw_resp_entry_perm_r = _RANDOM[6'h14][4];
        entries_3_hptw_resp_entry_level = _RANDOM[6'h14][6:5];
        entries_3_hptw_resp_gpf = _RANDOM[6'h14][9];
        entries_3_hptw_resp_gaf = _RANDOM[6'h14][10];
        entries_3_first_s2xlate_fault = _RANDOM[6'h14][11];
        entries_4_req_info_vpn = {_RANDOM[6'h14][31:12], _RANDOM[6'h15][8:0]};
        entries_4_req_info_s2xlate = _RANDOM[6'h15][10:9];
        entries_4_req_info_source = _RANDOM[6'h15][12:11];
        entries_4_ppn = {_RANDOM[6'h15][31:13], _RANDOM[6'h16][9:0]};
        entries_4_wait_id = _RANDOM[6'h16][12:10];
        entries_4_af = _RANDOM[6'h16][13];
        entries_4_hptw_resp_entry_tag = {_RANDOM[6'h16][31:14], _RANDOM[6'h17][10:0]};
        entries_4_hptw_resp_entry_vmid = {_RANDOM[6'h17][31:27], _RANDOM[6'h18][8:0]};
        entries_4_hptw_resp_entry_ppn = {_RANDOM[6'h18][31:9], _RANDOM[6'h19][0]};
        entries_4_hptw_resp_entry_perm_d = _RANDOM[6'h19][1];
        entries_4_hptw_resp_entry_perm_a = _RANDOM[6'h19][2];
        entries_4_hptw_resp_entry_perm_g = _RANDOM[6'h19][3];
        entries_4_hptw_resp_entry_perm_u = _RANDOM[6'h19][4];
        entries_4_hptw_resp_entry_perm_x = _RANDOM[6'h19][5];
        entries_4_hptw_resp_entry_perm_w = _RANDOM[6'h19][6];
        entries_4_hptw_resp_entry_perm_r = _RANDOM[6'h19][7];
        entries_4_hptw_resp_entry_level = _RANDOM[6'h19][9:8];
        entries_4_hptw_resp_gpf = _RANDOM[6'h19][12];
        entries_4_hptw_resp_gaf = _RANDOM[6'h19][13];
        entries_4_first_s2xlate_fault = _RANDOM[6'h19][14];
        entries_5_req_info_vpn = {_RANDOM[6'h19][31:15], _RANDOM[6'h1A][11:0]};
        entries_5_req_info_s2xlate = _RANDOM[6'h1A][13:12];
        entries_5_req_info_source = _RANDOM[6'h1A][15:14];
        entries_5_ppn = {_RANDOM[6'h1A][31:16], _RANDOM[6'h1B][12:0]};
        entries_5_wait_id = _RANDOM[6'h1B][15:13];
        entries_5_af = _RANDOM[6'h1B][16];
        entries_5_hptw_resp_entry_tag = {_RANDOM[6'h1B][31:17], _RANDOM[6'h1C][13:0]};
        entries_5_hptw_resp_entry_vmid = {_RANDOM[6'h1C][31:30], _RANDOM[6'h1D][11:0]};
        entries_5_hptw_resp_entry_ppn = {_RANDOM[6'h1D][31:12], _RANDOM[6'h1E][3:0]};
        entries_5_hptw_resp_entry_perm_d = _RANDOM[6'h1E][4];
        entries_5_hptw_resp_entry_perm_a = _RANDOM[6'h1E][5];
        entries_5_hptw_resp_entry_perm_g = _RANDOM[6'h1E][6];
        entries_5_hptw_resp_entry_perm_u = _RANDOM[6'h1E][7];
        entries_5_hptw_resp_entry_perm_x = _RANDOM[6'h1E][8];
        entries_5_hptw_resp_entry_perm_w = _RANDOM[6'h1E][9];
        entries_5_hptw_resp_entry_perm_r = _RANDOM[6'h1E][10];
        entries_5_hptw_resp_entry_level = _RANDOM[6'h1E][12:11];
        entries_5_hptw_resp_gpf = _RANDOM[6'h1E][15];
        entries_5_hptw_resp_gaf = _RANDOM[6'h1E][16];
        entries_5_first_s2xlate_fault = _RANDOM[6'h1E][17];
        state_0 = _RANDOM[6'h1E][21:18];
        state_1 = _RANDOM[6'h1E][25:22];
        state_2 = _RANDOM[6'h1E][29:26];
        state_3 = {_RANDOM[6'h1E][31:30], _RANDOM[6'h1F][1:0]};
        state_4 = _RANDOM[6'h1F][5:2];
        state_5 = _RANDOM[6'h1F][9:6];
        mem_resp_hit_0 = _RANDOM[6'h1F][11];
        mem_resp_hit_1 = _RANDOM[6'h1F][12];
        mem_resp_hit_2 = _RANDOM[6'h1F][13];
        mem_resp_hit_3 = _RANDOM[6'h1F][14];
        mem_resp_hit_4 = _RANDOM[6'h1F][15];
        mem_resp_hit_5 = _RANDOM[6'h1F][16];
        enq_ptr_reg = _RANDOM[6'h1F][19:17];
        need_addr_check_last_REG = _RANDOM[6'h1F][20];
        hptw_resp_ptr_reg = _RANDOM[6'h1F][23:21];
        hptw_need_addr_check_REG = _RANDOM[6'h1F][24];
        addr = {_RANDOM[6'h1F][31:25], _RANDOM[6'h20][28:0]};
        mem_refill_id = _RANDOM[6'h20][31:29];
        io_perf_0_value_REG = _RANDOM[6'h27][0];
        io_perf_0_value_REG_1 = _RANDOM[6'h27][1];
        io_perf_1_value_REG = _RANDOM[6'h27][2];
        io_perf_1_value_REG_1 = _RANDOM[6'h27][3];
        io_perf_2_value_REG = _RANDOM[6'h27][4];
        io_perf_2_value_REG_1 = _RANDOM[6'h27][5];
        io_perf_3_value_REG = _RANDOM[6'h27][8:6];
        io_perf_3_value_REG_1 = _RANDOM[6'h27][11:9];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        state_0 = 4'h0;
        state_1 = 4'h0;
        state_2 = 4'h0;
        state_3 = 4'h0;
        state_4 = 4'h0;
        state_5 = 4'h0;
        mem_resp_hit_0 = 1'h0;
        mem_resp_hit_1 = 1'h0;
        mem_resp_hit_2 = 1'h0;
        mem_resp_hit_3 = 1'h0;
        mem_resp_hit_4 = 1'h0;
        mem_resp_hit_5 = 1'h0;
        need_addr_check_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RRArbiterInit mem_arb (
    .clock                              (clock),
    .reset                              (reset),
    .io_in_0_valid                      (state_0 == 4'h4 & ~io_mem_req_mask_0),
    .io_in_0_bits_req_info_vpn          (entries_0_req_info_vpn),
    .io_in_0_bits_req_info_s2xlate      (entries_0_req_info_s2xlate),
    .io_in_0_bits_req_info_source       (entries_0_req_info_source),
    .io_in_0_bits_ppn                   (entries_0_ppn),
    .io_in_0_bits_hptw_resp_entry_ppn   (entries_0_hptw_resp_entry_ppn),
    .io_in_0_bits_hptw_resp_entry_level (entries_0_hptw_resp_entry_level),
    .io_in_1_valid                      (state_1 == 4'h4 & ~io_mem_req_mask_1),
    .io_in_1_bits_req_info_vpn          (entries_1_req_info_vpn),
    .io_in_1_bits_req_info_s2xlate      (entries_1_req_info_s2xlate),
    .io_in_1_bits_req_info_source       (entries_1_req_info_source),
    .io_in_1_bits_ppn                   (entries_1_ppn),
    .io_in_1_bits_hptw_resp_entry_ppn   (entries_1_hptw_resp_entry_ppn),
    .io_in_1_bits_hptw_resp_entry_level (entries_1_hptw_resp_entry_level),
    .io_in_2_valid                      (state_2 == 4'h4 & ~io_mem_req_mask_2),
    .io_in_2_bits_req_info_vpn          (entries_2_req_info_vpn),
    .io_in_2_bits_req_info_s2xlate      (entries_2_req_info_s2xlate),
    .io_in_2_bits_req_info_source       (entries_2_req_info_source),
    .io_in_2_bits_ppn                   (entries_2_ppn),
    .io_in_2_bits_hptw_resp_entry_ppn   (entries_2_hptw_resp_entry_ppn),
    .io_in_2_bits_hptw_resp_entry_level (entries_2_hptw_resp_entry_level),
    .io_in_3_valid                      (state_3 == 4'h4 & ~io_mem_req_mask_3),
    .io_in_3_bits_req_info_vpn          (entries_3_req_info_vpn),
    .io_in_3_bits_req_info_s2xlate      (entries_3_req_info_s2xlate),
    .io_in_3_bits_req_info_source       (entries_3_req_info_source),
    .io_in_3_bits_ppn                   (entries_3_ppn),
    .io_in_3_bits_hptw_resp_entry_ppn   (entries_3_hptw_resp_entry_ppn),
    .io_in_3_bits_hptw_resp_entry_level (entries_3_hptw_resp_entry_level),
    .io_in_4_valid                      (state_4 == 4'h4 & ~io_mem_req_mask_4),
    .io_in_4_bits_req_info_vpn          (entries_4_req_info_vpn),
    .io_in_4_bits_req_info_s2xlate      (entries_4_req_info_s2xlate),
    .io_in_4_bits_req_info_source       (entries_4_req_info_source),
    .io_in_4_bits_ppn                   (entries_4_ppn),
    .io_in_4_bits_hptw_resp_entry_ppn   (entries_4_hptw_resp_entry_ppn),
    .io_in_4_bits_hptw_resp_entry_level (entries_4_hptw_resp_entry_level),
    .io_in_5_valid                      (state_5 == 4'h4 & ~io_mem_req_mask_5),
    .io_in_5_bits_req_info_vpn          (entries_5_req_info_vpn),
    .io_in_5_bits_req_info_s2xlate      (entries_5_req_info_s2xlate),
    .io_in_5_bits_req_info_source       (entries_5_req_info_source),
    .io_in_5_bits_ppn                   (entries_5_ppn),
    .io_in_5_bits_hptw_resp_entry_ppn   (entries_5_hptw_resp_entry_ppn),
    .io_in_5_bits_hptw_resp_entry_level (entries_5_hptw_resp_entry_level),
    .io_out_ready                       (io_mem_req_ready),
    .io_out_valid                       (_mem_arb_io_out_valid),
    .io_out_bits_req_info_vpn           (_mem_arb_io_out_bits_req_info_vpn),
    .io_out_bits_req_info_s2xlate       (_mem_arb_io_out_bits_req_info_s2xlate),
    .io_out_bits_req_info_source        (/* unused */),
    .io_out_bits_ppn                    (_mem_arb_io_out_bits_ppn),
    .io_out_bits_hptw_resp_entry_ppn    (_mem_arb_io_out_bits_hptw_resp_entry_ppn),
    .io_out_bits_hptw_resp_entry_level  (_mem_arb_io_out_bits_hptw_resp_entry_level),
    .io_chosen                          (_mem_arb_io_chosen)
  );
  RRArbiterInit hyper_arb1 (
    .clock                              (clock),
    .reset                              (reset),
    .io_in_0_valid
      (is_hptw_req_0
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_0_bits_req_info_vpn          (entries_0_req_info_vpn),
    .io_in_0_bits_req_info_s2xlate      (entries_0_req_info_s2xlate),
    .io_in_0_bits_req_info_source       (entries_0_req_info_source),
    .io_in_0_bits_ppn                   (entries_0_ppn),
    .io_in_0_bits_hptw_resp_entry_ppn   (entries_0_hptw_resp_entry_ppn),
    .io_in_0_bits_hptw_resp_entry_level (entries_0_hptw_resp_entry_level),
    .io_in_1_valid
      (is_hptw_req_1
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_1_bits_req_info_vpn          (entries_1_req_info_vpn),
    .io_in_1_bits_req_info_s2xlate      (entries_1_req_info_s2xlate),
    .io_in_1_bits_req_info_source       (entries_1_req_info_source),
    .io_in_1_bits_ppn                   (entries_1_ppn),
    .io_in_1_bits_hptw_resp_entry_ppn   (entries_1_hptw_resp_entry_ppn),
    .io_in_1_bits_hptw_resp_entry_level (entries_1_hptw_resp_entry_level),
    .io_in_2_valid
      (is_hptw_req_2
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_2_bits_req_info_vpn          (entries_2_req_info_vpn),
    .io_in_2_bits_req_info_s2xlate      (entries_2_req_info_s2xlate),
    .io_in_2_bits_req_info_source       (entries_2_req_info_source),
    .io_in_2_bits_ppn                   (entries_2_ppn),
    .io_in_2_bits_hptw_resp_entry_ppn   (entries_2_hptw_resp_entry_ppn),
    .io_in_2_bits_hptw_resp_entry_level (entries_2_hptw_resp_entry_level),
    .io_in_3_valid
      (is_hptw_req_3
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_3_bits_req_info_vpn          (entries_3_req_info_vpn),
    .io_in_3_bits_req_info_s2xlate      (entries_3_req_info_s2xlate),
    .io_in_3_bits_req_info_source       (entries_3_req_info_source),
    .io_in_3_bits_ppn                   (entries_3_ppn),
    .io_in_3_bits_hptw_resp_entry_ppn   (entries_3_hptw_resp_entry_ppn),
    .io_in_3_bits_hptw_resp_entry_level (entries_3_hptw_resp_entry_level),
    .io_in_4_valid
      (is_hptw_req_4
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_4_bits_req_info_vpn          (entries_4_req_info_vpn),
    .io_in_4_bits_req_info_s2xlate      (entries_4_req_info_s2xlate),
    .io_in_4_bits_req_info_source       (entries_4_req_info_source),
    .io_in_4_bits_ppn                   (entries_4_ppn),
    .io_in_4_bits_hptw_resp_entry_ppn   (entries_4_hptw_resp_entry_ppn),
    .io_in_4_bits_hptw_resp_entry_level (entries_4_hptw_resp_entry_level),
    .io_in_5_valid
      (is_hptw_req_5
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_5_bits_req_info_vpn          (entries_5_req_info_vpn),
    .io_in_5_bits_req_info_s2xlate      (entries_5_req_info_s2xlate),
    .io_in_5_bits_req_info_source       (entries_5_req_info_source),
    .io_in_5_bits_ppn                   (entries_5_ppn),
    .io_in_5_bits_hptw_resp_entry_ppn   (entries_5_hptw_resp_entry_ppn),
    .io_in_5_bits_hptw_resp_entry_level (entries_5_hptw_resp_entry_level),
    .io_out_ready                       (_hptw_req_arb_io_in_0_ready),
    .io_out_valid                       (_hyper_arb1_io_out_valid),
    .io_out_bits_req_info_vpn           (/* unused */),
    .io_out_bits_req_info_s2xlate       (/* unused */),
    .io_out_bits_req_info_source        (_hyper_arb1_io_out_bits_req_info_source),
    .io_out_bits_ppn                    (_hyper_arb1_io_out_bits_ppn),
    .io_out_bits_hptw_resp_entry_ppn    (/* unused */),
    .io_out_bits_hptw_resp_entry_level  (/* unused */),
    .io_chosen                          (_hyper_arb1_io_chosen)
  );
  RRArbiterInit hyper_arb2 (
    .clock                              (clock),
    .reset                              (reset),
    .io_in_0_valid
      (is_last_hptw_req_0
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_0_bits_req_info_vpn          (entries_0_req_info_vpn),
    .io_in_0_bits_req_info_s2xlate      (entries_0_req_info_s2xlate),
    .io_in_0_bits_req_info_source       (entries_0_req_info_source),
    .io_in_0_bits_ppn                   (entries_0_ppn),
    .io_in_0_bits_hptw_resp_entry_ppn   (entries_0_hptw_resp_entry_ppn),
    .io_in_0_bits_hptw_resp_entry_level (entries_0_hptw_resp_entry_level),
    .io_in_1_valid
      (is_last_hptw_req_1
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_1_bits_req_info_vpn          (entries_1_req_info_vpn),
    .io_in_1_bits_req_info_s2xlate      (entries_1_req_info_s2xlate),
    .io_in_1_bits_req_info_source       (entries_1_req_info_source),
    .io_in_1_bits_ppn                   (entries_1_ppn),
    .io_in_1_bits_hptw_resp_entry_ppn   (entries_1_hptw_resp_entry_ppn),
    .io_in_1_bits_hptw_resp_entry_level (entries_1_hptw_resp_entry_level),
    .io_in_2_valid
      (is_last_hptw_req_2
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_2_bits_req_info_vpn          (entries_2_req_info_vpn),
    .io_in_2_bits_req_info_s2xlate      (entries_2_req_info_s2xlate),
    .io_in_2_bits_req_info_source       (entries_2_req_info_source),
    .io_in_2_bits_ppn                   (entries_2_ppn),
    .io_in_2_bits_hptw_resp_entry_ppn   (entries_2_hptw_resp_entry_ppn),
    .io_in_2_bits_hptw_resp_entry_level (entries_2_hptw_resp_entry_level),
    .io_in_3_valid
      (is_last_hptw_req_3
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_3_bits_req_info_vpn          (entries_3_req_info_vpn),
    .io_in_3_bits_req_info_s2xlate      (entries_3_req_info_s2xlate),
    .io_in_3_bits_req_info_source       (entries_3_req_info_source),
    .io_in_3_bits_ppn                   (entries_3_ppn),
    .io_in_3_bits_hptw_resp_entry_ppn   (entries_3_hptw_resp_entry_ppn),
    .io_in_3_bits_hptw_resp_entry_level (entries_3_hptw_resp_entry_level),
    .io_in_4_valid
      (is_last_hptw_req_4
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_4_bits_req_info_vpn          (entries_4_req_info_vpn),
    .io_in_4_bits_req_info_s2xlate      (entries_4_req_info_s2xlate),
    .io_in_4_bits_req_info_source       (entries_4_req_info_source),
    .io_in_4_bits_ppn                   (entries_4_ppn),
    .io_in_4_bits_hptw_resp_entry_ppn   (entries_4_hptw_resp_entry_ppn),
    .io_in_4_bits_hptw_resp_entry_level (entries_4_hptw_resp_entry_level),
    .io_in_5_valid
      (is_last_hptw_req_5
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_5_bits_req_info_vpn          (entries_5_req_info_vpn),
    .io_in_5_bits_req_info_s2xlate      (entries_5_req_info_s2xlate),
    .io_in_5_bits_req_info_source       (entries_5_req_info_source),
    .io_in_5_bits_ppn                   (entries_5_ppn),
    .io_in_5_bits_hptw_resp_entry_ppn   (entries_5_hptw_resp_entry_ppn),
    .io_in_5_bits_hptw_resp_entry_level (entries_5_hptw_resp_entry_level),
    .io_out_ready                       (_hptw_req_arb_io_in_1_ready),
    .io_out_valid                       (_hyper_arb2_io_out_valid),
    .io_out_bits_req_info_vpn           (/* unused */),
    .io_out_bits_req_info_s2xlate       (/* unused */),
    .io_out_bits_req_info_source        (_hyper_arb2_io_out_bits_req_info_source),
    .io_out_bits_ppn                    (_hyper_arb2_io_out_bits_ppn),
    .io_out_bits_hptw_resp_entry_ppn    (/* unused */),
    .io_out_bits_hptw_resp_entry_level  (/* unused */),
    .io_chosen                          (_hyper_arb2_io_chosen)
  );
  Arbiter2_LLPTW_Anon hptw_req_arb (
    .io_in_0_ready       (_hptw_req_arb_io_in_0_ready),
    .io_in_0_valid       (_hyper_arb1_io_out_valid),
    .io_in_0_bits_source (_hyper_arb1_io_out_bits_req_info_source),
    .io_in_0_bits_id     (_hyper_arb1_io_chosen),
    .io_in_0_bits_ppn    (_hyper_arb1_io_out_bits_ppn),
    .io_in_1_ready       (_hptw_req_arb_io_in_1_ready),
    .io_in_1_valid       (_hyper_arb2_io_out_valid),
    .io_in_1_bits_source (_hyper_arb2_io_out_bits_req_info_source),
    .io_in_1_bits_id     (_hyper_arb2_io_chosen),
    .io_in_1_bits_ppn    (_hyper_arb2_io_out_bits_ppn),
    .io_out_ready        (io_hptw_req_ready),
    .io_out_valid        (_hptw_req_arb_io_out_valid),
    .io_out_bits_source  (io_hptw_req_bits_source),
    .io_out_bits_id      (io_hptw_req_bits_id),
    .io_out_bits_ppn     (io_hptw_req_bits_gvpn)
  );
  assign io_in_ready = _full_T_4;
  assign io_out_valid = _io_out_valid_T_4;
  assign io_out_bits_req_info_vpn = _GEN_21[mem_ptr];
  assign io_out_bits_req_info_s2xlate = _GEN_0[mem_ptr];
  assign io_out_bits_req_info_source = _GEN_88[mem_ptr];
  assign io_out_bits_id = mem_ptr;
  assign io_out_bits_h_resp_entry_tag = _GEN_1[mem_ptr];
  assign io_out_bits_h_resp_entry_vmid = _GEN_2[mem_ptr];
  assign io_out_bits_h_resp_entry_ppn = _GEN_3[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_d = _GEN_4[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_a = _GEN_5[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_g = _GEN_6[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_u = _GEN_7[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_x = _GEN_8[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_w = _GEN_9[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_r = _GEN_10[mem_ptr];
  assign io_out_bits_h_resp_entry_level = _GEN_11[mem_ptr];
  assign io_out_bits_h_resp_gpf = _GEN_12[mem_ptr];
  assign io_out_bits_h_resp_gaf = _GEN_13[mem_ptr];
  assign io_out_bits_first_s2xlate_fault = _GEN_90[mem_ptr];
  assign io_out_bits_af = _GEN_89[mem_ptr];
  assign io_mem_req_valid = io_mem_req_valid_0;
  assign io_mem_req_bits_addr =
    {(&_mem_arb_io_out_bits_req_info_s2xlate)
       ? _GEN_91[_mem_arb_io_out_bits_hptw_resp_entry_level]
       : _mem_arb_io_out_bits_ppn[23:0],
     _mem_arb_io_out_bits_req_info_vpn[8:0],
     3'h0};
  assign io_mem_req_bits_id = _mem_arb_io_chosen;
  assign io_mem_enq_ptr = enq_ptr;
  assign io_mem_buffer_it_0 = mem_resp_hit_0;
  assign io_mem_buffer_it_1 = mem_resp_hit_1;
  assign io_mem_buffer_it_2 = mem_resp_hit_2;
  assign io_mem_buffer_it_3 = mem_resp_hit_3;
  assign io_mem_buffer_it_4 = mem_resp_hit_4;
  assign io_mem_buffer_it_5 = mem_resp_hit_5;
  assign io_mem_refill_vpn = _GEN_21[mem_refill_id];
  assign io_mem_refill_s2xlate = _GEN_0[mem_refill_id];
  assign io_mem_refill_source = _GEN_88[mem_refill_id];
  assign io_cache_valid = |_io_cache_valid_T;
  assign io_cache_bits_vpn = _io_cache_bits_T_26[32:4];
  assign io_cache_bits_s2xlate = _io_cache_bits_T_26[3:2];
  assign io_cache_bits_source = _io_cache_bits_T_26[1:0];
  assign io_pmp_req_bits_addr =
    hptw_need_addr_check
      ? {_GEN_24[_GEN_11[hptw_resp_ptr_reg]], _gpaddr_T_7[11:0]}
      : addr;
  assign io_hptw_req_valid = io_hptw_req_ready & _hptw_req_arb_io_out_valid & ~flush;
  assign io_perf_0_value = {5'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {5'h0, io_perf_1_value_REG_1};
  assign io_perf_2_value = {5'h0, io_perf_2_value_REG_1};
  assign io_perf_3_value = {3'h0, io_perf_3_value_REG_1};
endmodule

