// Seed: 191007763
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1;
  logic id_1;
  localparam id_2 = 1;
  assign id_1 = id_2;
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input supply0 id_2
    , id_4
);
  logic module_2;
  ;
  id_5 :
  assert property (@(posedge -1) 1)
  else $unsigned(26);
  ;
endmodule
module module_3 (
    input supply0 id_0,
    output uwire id_1,
    input tri0 id_2,
    output wand id_3,
    input wor id_4,
    output wire id_5,
    output wire id_6,
    input wire id_7,
    input supply0 id_8
);
  assign id_3 = 1;
  assign id_6 = 1;
  module_2 modCall_1 (
      id_0,
      id_1,
      id_4
  );
  final $unsigned(80);
  ;
endmodule
