{"Source Block": ["verilog-ethernet/rtl/udp_mux_64_4.v@609:619@HdlStmAssign", "assign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_udp_payload_tdata_reg <= 0;\n        output_udp_payload_tkeep_reg <= 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/udp_ip_rx_64.v@506:516", "\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tkeep = output_udp_payload_tkeep_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\nalways @(posedge clk) begin\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@606:616", "\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tkeep = output_udp_payload_tkeep_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nalways @(posedge clk) begin\n"], ["verilog-ethernet/rtl/ip_mux_4.v@530:540", "assign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_ip_payload_tdata_reg <= 0;\n        output_ip_payload_tvalid_reg <= 0;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@522:532", "// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_ip_payload_tdata_reg <= 0;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@469:479", "assign output_3_ip_payload_tvalid = output_3_ip_payload_tvalid_reg;\nassign output_3_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_3_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = current_output_tready | (~temp_ip_payload_tvalid_reg & ~current_output_tvalid) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_ip_payload_tdata_reg <= 0;\n        output_0_ip_payload_tvalid_reg <= 0;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@439:449", "\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n"], ["verilog-ethernet/rtl/ip_mux_2.v@406:416", "assign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_ip_payload_tdata_reg <= 0;\n        output_ip_payload_tvalid_reg <= 0;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@604:614", "reg        temp_udp_payload_tlast_reg = 0;\nreg        temp_udp_payload_tuser_reg = 0;\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tkeep = output_udp_payload_tkeep_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/udp_demux_4.v@522:532", "assign output_2_udp_payload_tuser = output_udp_payload_tuser_reg;\n\nassign output_3_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_3_udp_payload_tvalid = output_3_udp_payload_tvalid_reg;\nassign output_3_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_3_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = current_output_tready | (~temp_udp_payload_tvalid_reg & ~current_output_tvalid) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nalways @(posedge clk) begin\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@478:488", "\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@482:492", "assign output_3_ip_payload_tvalid = output_3_ip_payload_tvalid_reg;\nassign output_3_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_3_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = current_output_tready | (~temp_ip_payload_tvalid_reg & ~current_output_tvalid) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_ip_payload_tdata_reg <= 0;\n        output_ip_payload_tkeep_reg <= 0;\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@507:517", "// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tkeep = output_udp_payload_tkeep_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n"], ["verilog-ethernet/rtl/udp_mux_4.v@590:600", "reg       temp_udp_payload_tlast_reg = 0;\nreg       temp_udp_payload_tuser_reg = 0;\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@417:427", "assign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_ip_payload_tdata_reg <= 0;\n        output_ip_payload_tkeep_reg <= 0;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@440:450", "// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_ip_payload_tdata_reg <= 0;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@591:601", "reg       temp_udp_payload_tuser_reg = 0;\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nalways @(posedge clk) begin\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@471:481", "reg       output_udp_payload_tlast_reg = 0;\nreg       output_udp_payload_tuser_reg = 0;\n\nreg [7:0] temp_udp_payload_tdata_reg = 0;\nreg       temp_udp_payload_tvalid_reg = 0;\nreg       temp_udp_payload_tlast_reg = 0;\nreg       temp_udp_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@505:515", "reg        temp_udp_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tkeep = output_udp_payload_tkeep_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@602:612", "reg [7:0]  temp_udp_payload_tkeep_reg = 0;\nreg        temp_udp_payload_tvalid_reg = 0;\nreg        temp_udp_payload_tlast_reg = 0;\nreg        temp_udp_payload_tuser_reg = 0;\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tkeep = output_udp_payload_tkeep_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n"], ["verilog-ethernet/rtl/udp_mux_4.v@589:599", "reg       temp_udp_payload_tvalid_reg = 0;\nreg       temp_udp_payload_tlast_reg = 0;\nreg       temp_udp_payload_tuser_reg = 0;\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@508:518", "assign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tkeep = output_udp_payload_tkeep_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_udp_payload_tdata_reg <= 0;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@535:545", "\nassign output_3_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_3_udp_payload_tkeep = output_udp_payload_tkeep_reg;\nassign output_3_udp_payload_tvalid = output_3_udp_payload_tvalid_reg;\nassign output_3_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_3_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = current_output_tready | (~temp_udp_payload_tvalid_reg & ~current_output_tvalid) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nalways @(posedge clk) begin\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@475:485", "reg       temp_udp_payload_tvalid_reg = 0;\nreg       temp_udp_payload_tlast_reg = 0;\nreg       temp_udp_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@477:487", "reg       temp_udp_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\nalways @(posedge clk) begin\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@479:489", "// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_udp_payload_tdata_reg <= 0;\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@480:490", "assign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_udp_payload_tdata_reg <= 0;\n        output_udp_payload_tvalid_reg <= 0;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@538:548", "assign output_3_udp_payload_tvalid = output_3_udp_payload_tvalid_reg;\nassign output_3_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_3_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = current_output_tready | (~temp_udp_payload_tvalid_reg & ~current_output_tvalid) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_udp_payload_tdata_reg <= 0;\n        output_udp_payload_tkeep_reg <= 0;\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@503:513", "reg        temp_udp_payload_tvalid_reg = 0;\nreg        temp_udp_payload_tlast_reg = 0;\nreg        temp_udp_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tkeep = output_udp_payload_tkeep_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@594:604", "assign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_udp_payload_tdata_reg <= 0;\n        output_udp_payload_tvalid_reg <= 0;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@534:544", "assign output_2_udp_payload_tuser = output_udp_payload_tuser_reg;\n\nassign output_3_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_3_udp_payload_tkeep = output_udp_payload_tkeep_reg;\nassign output_3_udp_payload_tvalid = output_3_udp_payload_tvalid_reg;\nassign output_3_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_3_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = current_output_tready | (~temp_udp_payload_tvalid_reg & ~current_output_tvalid) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/udp_demux_4.v@525:535", "assign output_3_udp_payload_tvalid = output_3_udp_payload_tvalid_reg;\nassign output_3_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_3_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = current_output_tready | (~temp_udp_payload_tvalid_reg & ~current_output_tvalid) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_udp_payload_tdata_reg <= 0;\n        output_0_udp_payload_tvalid_reg <= 0;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@605:615", "reg        temp_udp_payload_tuser_reg = 0;\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tkeep = output_udp_payload_tkeep_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@472:482", "reg       output_udp_payload_tuser_reg = 0;\n\nreg [7:0] temp_udp_payload_tdata_reg = 0;\nreg       temp_udp_payload_tvalid_reg = 0;\nreg       temp_udp_payload_tlast_reg = 0;\nreg       temp_udp_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@521:531", "\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@545:555", "assign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_ip_payload_tdata_reg <= 0;\n        output_ip_payload_tkeep_reg <= 0;\n"]], "Diff Content": {"Delete": [[614, "assign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_reg) | (~temp_udp_payload_tvalid_reg & ~output_udp_payload_tvalid_int);\n"]], "Add": [[614, "assign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & (~output_udp_payload_tvalid_reg | ~output_udp_payload_tvalid_int));\n"], [614, "always @* begin\n"], [614, "    output_udp_payload_tvalid_next = output_udp_payload_tvalid_reg;\n"], [614, "    temp_udp_payload_tvalid_next = temp_udp_payload_tvalid_reg;\n"], [614, "    store_udp_payload_int_to_output = 1'b0;\n"], [614, "    store_udp_payload_int_to_temp = 1'b0;\n"], [614, "    store_udp_payload_temp_to_output = 1'b0;\n"], [614, "    if (output_udp_payload_tready_int_reg) begin\n"], [614, "        if (output_udp_payload_tready | ~output_udp_payload_tvalid_reg) begin\n"], [614, "            output_udp_payload_tvalid_next = output_udp_payload_tvalid_int;\n"], [614, "            store_udp_payload_int_to_output = 1'b1;\n"], [614, "        end else begin\n"], [614, "            temp_udp_payload_tvalid_next = output_udp_payload_tvalid_int;\n"], [614, "            store_udp_payload_int_to_temp = 1'b1;\n"], [614, "        end\n"], [614, "    end else if (output_udp_payload_tready) begin\n"], [614, "        output_udp_payload_tvalid_next = temp_udp_payload_tvalid_reg;\n"], [614, "        temp_udp_payload_tvalid_next = 1'b0;\n"], [614, "        store_udp_payload_temp_to_output = 1'b1;\n"], [614, "    end\n"], [614, "end\n"]]}}