Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff.qsys --synthesis=VERILOG --output-directory=C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading KPCDASS2017/clock_buff.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 16.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clock_buff.altclkctrl_0: Targeting device family: MAX 10.
: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: clock_buff: Generating clock_buff "clock_buff" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clock_buff_altclkctrl_0.
Info: altclkctrl_0: "clock_buff" instantiated altclkctrl "altclkctrl_0"
Info: clock_buff: Done "clock_buff" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
