============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = C:/Anlogic/TD/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     xvhao
   Run Date =   Sun Nov  2 21:12:01 2025

   Run on =     XU
============================================================
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-5303 WARNING: Run syn_1 failed.
RUN-1002 : start command "save_best_bits"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(222)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.223979s wall, 1.953125s user + 0.375000s system = 2.328125s CPU (104.7%)

PHY-1001 : Build lut bridge;  0.044682s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (139.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 191 feed throughs used by 145 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.462338s wall, 3.906250s user + 0.687500s system = 4.593750s CPU (102.9%)

RUN-1004 : used memory is 743 MB, reserved memory is 700 MB, peak memory is 815 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(224)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(230)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.522518s wall, 0.437500s user + 0.140625s system = 0.578125s CPU (110.6%)

PHY-1001 : Build lut bridge;  0.052755s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 212 feed throughs used by 168 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.250869s wall, 3.125000s user + 0.343750s system = 3.468750s CPU (106.7%)

RUN-1004 : used memory is 765 MB, reserved memory is 722 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(230)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.615634s wall, 0.546875s user + 0.093750s system = 0.640625s CPU (104.1%)

PHY-1001 : Build lut bridge;  0.082476s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 222 feed throughs used by 184 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.767137s wall, 3.421875s user + 0.437500s system = 3.859375s CPU (102.4%)

RUN-1004 : used memory is 770 MB, reserved memory is 724 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-5303 WARNING: Run syn_1 failed.
RUN-1002 : start command "save_best_bits"
GUI-5001 WARNING: Failed to copy the targe file(C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/import/udp_mode_tx.v), because a file with the same name already exists in the project directory.Please rename and try again.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.488321s wall, 0.468750s user + 0.046875s system = 0.515625s CPU (105.6%)

PHY-1001 : Build lut bridge;  0.068274s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (114.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 182 feed throughs used by 154 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.204404s wall, 2.921875s user + 0.265625s system = 3.187500s CPU (99.5%)

RUN-1004 : used memory is 732 MB, reserved memory is 744 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.628089s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (102.0%)

PHY-1001 : Build lut bridge;  0.089860s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 182 feed throughs used by 154 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.796304s wall, 3.515625s user + 0.328125s system = 3.843750s CPU (101.2%)

RUN-1004 : used memory is 756 MB, reserved memory is 784 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-5303 WARNING: Run syn_1 failed.
RUN-1002 : start command "save_best_bits"
GUI-5001 WARNING: Failed to copy the targe file(C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/import/udp_packet_to_sdram.v), because a file with the same name already exists in the project directory.Please rename and try again.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.446781s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (104.9%)

PHY-1001 : Build lut bridge;  0.062402s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 262 feed throughs used by 207 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.904787s wall, 2.750000s user + 0.343750s system = 3.093750s CPU (106.5%)

RUN-1004 : used memory is 763 MB, reserved memory is 804 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.471942s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (96.0%)

PHY-1001 : Build lut bridge;  0.062139s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 238 feed throughs used by 190 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.157342s wall, 2.843750s user + 0.265625s system = 3.109375s CPU (98.5%)

RUN-1004 : used memory is 762 MB, reserved memory is 805 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.604771s wall, 0.531250s user + 0.093750s system = 0.625000s CPU (103.3%)

PHY-1001 : Build lut bridge;  0.090680s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (86.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 233 feed throughs used by 187 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.003925s wall, 3.609375s user + 0.531250s system = 4.140625s CPU (103.4%)

RUN-1004 : used memory is 755 MB, reserved memory is 799 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.634705s wall, 0.562500s user + 0.109375s system = 0.671875s CPU (105.9%)

PHY-1001 : Build lut bridge;  0.086939s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (89.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 182 feed throughs used by 154 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.755368s wall, 3.468750s user + 0.515625s system = 3.984375s CPU (106.1%)

RUN-1004 : used memory is 757 MB, reserved memory is 806 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.638479s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (105.2%)

PHY-1001 : Build lut bridge;  0.120050s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (91.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 218 feed throughs used by 178 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.971177s wall, 3.640625s user + 0.375000s system = 4.015625s CPU (101.1%)

RUN-1004 : used memory is 751 MB, reserved memory is 809 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.466727s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (113.8%)

PHY-1001 : Build lut bridge;  0.080328s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 228 feed throughs used by 177 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.255035s wall, 3.015625s user + 0.421875s system = 3.437500s CPU (105.6%)

RUN-1004 : used memory is 743 MB, reserved memory is 806 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.477938s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (104.6%)

PHY-1001 : Build lut bridge;  0.075671s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (103.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 218 feed throughs used by 180 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.093510s wall, 2.843750s user + 0.468750s system = 3.312500s CPU (107.1%)

RUN-1004 : used memory is 749 MB, reserved memory is 814 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1410 : Run phy_1 success.
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.511867s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (109.9%)

PHY-1001 : Build lut bridge;  0.078015s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 228 feed throughs used by 181 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.297930s wall, 3.140625s user + 0.234375s system = 3.375000s CPU (102.3%)

RUN-1004 : used memory is 756 MB, reserved memory is 822 MB, peak memory is 839 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.506433s wall, 0.453125s user + 0.109375s system = 0.562500s CPU (111.1%)

PHY-1001 : Build lut bridge;  0.074812s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 216 feed throughs used by 169 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.273538s wall, 2.984375s user + 0.421875s system = 3.406250s CPU (104.1%)

RUN-1004 : used memory is 765 MB, reserved memory is 832 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
HDL-8007 ERROR: 'udp_data_valid_stable' is not declared in import/udp_packet_to_sdram.v(136)
HDL-8007 ERROR: 'udp_data_length_sync' is not declared in import/udp_packet_to_sdram.v(136)
HDL-8007 ERROR: 'udp_data_length_sync' is not declared in import/udp_packet_to_sdram.v(136)
HDL-8007 ERROR: 'udp_data_valid_stable' is not declared in import/udp_packet_to_sdram.v(147)
HDL-8007 ERROR: 'udp_data_valid_stable' is not declared in import/udp_packet_to_sdram.v(187)
HDL-8007 ERROR: 'udp_data_stable' is not declared in import/udp_packet_to_sdram.v(191)
HDL-8007 ERROR: 'udp_data_stable' is not declared in import/udp_packet_to_sdram.v(195)
HDL-8007 ERROR: 'udp_data_stable' is not declared in import/udp_packet_to_sdram.v(199)
HDL-8007 ERROR: ignore module module due to previous errors in import/udp_packet_to_sdram.v(8)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
HDL-8007 ERROR: 'udp_data_valid_stable' is not declared in import/udp_packet_to_sdram.v(147)
HDL-8007 ERROR: 'udp_data_valid_stable' is not declared in import/udp_packet_to_sdram.v(187)
HDL-8007 ERROR: 'udp_data_stable' is not declared in import/udp_packet_to_sdram.v(191)
HDL-8007 ERROR: 'udp_data_stable' is not declared in import/udp_packet_to_sdram.v(195)
HDL-8007 ERROR: 'udp_data_stable' is not declared in import/udp_packet_to_sdram.v(199)
HDL-8007 ERROR: ignore module module due to previous errors in import/udp_packet_to_sdram.v(8)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
HDL-8007 ERROR: 'udp_data_valid_stable' is not declared in import/udp_packet_to_sdram.v(189)
HDL-8007 ERROR: 'udp_data_stable' is not declared in import/udp_packet_to_sdram.v(193)
HDL-8007 ERROR: 'udp_data_stable' is not declared in import/udp_packet_to_sdram.v(197)
HDL-8007 ERROR: 'udp_data_stable' is not declared in import/udp_packet_to_sdram.v(201)
HDL-8007 ERROR: ignore module module due to previous errors in import/udp_packet_to_sdram.v(8)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.643781s wall, 0.468750s user + 0.203125s system = 0.671875s CPU (104.4%)

PHY-1001 : Build lut bridge;  0.089888s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 211 feed throughs used by 172 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.698971s wall, 2.734375s user + 0.984375s system = 3.718750s CPU (100.5%)

RUN-1004 : used memory is 780 MB, reserved memory is 842 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.488194s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (102.4%)

PHY-1001 : Build lut bridge;  0.074550s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 267 feed throughs used by 216 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.089185s wall, 2.781250s user + 0.218750s system = 3.000000s CPU (97.1%)

RUN-1004 : used memory is 778 MB, reserved memory is 845 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.502879s wall, 0.500000s user + 0.078125s system = 0.578125s CPU (115.0%)

PHY-1001 : Build lut bridge;  0.076665s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (122.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 238 feed throughs used by 192 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.602882s wall, 3.234375s user + 0.781250s system = 4.015625s CPU (111.5%)

RUN-1004 : used memory is 781 MB, reserved memory is 850 MB, peak memory is 839 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file import/afifo_16_32_256.v
HDL-1007 : analyze verilog file import/afifo_32_16_256.v
HDL-1007 : analyze verilog file import/ax_debounce.v
HDL-1007 : analyze verilog file import/bmp_read.v
HDL-1007 : analyze verilog file import/BUFGMUX.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/frame_fifo_read.v
HDL-1007 : analyze verilog file import/frame_fifo_write.v
HDL-1007 : analyze verilog file import/frame_read_write.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/key_mode_ctrl.v
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/sd_card_bmp.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/sdram.v
HDL-1007 : analyze included file import/global_def.v in import/sdram.v(10)
HDL-1007 : back to file 'import/sdram.v' in import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in import/sdram.v(88)
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/sys_pll.v(77)
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_echo_test.v
HDL-1007 : analyze verilog file import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in import/UDP_Example_Top.v(228)
HDL-1007 : analyze verilog file import/udp_img_send.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_tx_arbiter.v
HDL-1007 : analyze verilog file import/udp_tx_simple.v
HDL-1007 : analyze verilog file import/sdr_as_ram.enc.v
HDL-1007 : back to file 'import/sdr_as_ram.enc.v' in import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file import/sdr_init_ref.enc.v
HDL-1007 : analyze included file import/global_def.v in import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'import/sdr_init_ref.enc.v' in import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'import/sdr_wrrd.enc.v' in import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file import/udp_simple_send.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/video_pll.v(70)
HDL-1007 : analyze VHDL file import/video_pll.vhd
HDL-1007 : analyze entity video_pll in import/video_pll.vhd(29)
HDL-1007 : analyze architecture rtl in import/video_pll.vhd(38)
HDL-1007 : analyze verilog file import/sdram_arbiter.v
HDL-1007 : analyze verilog file import/udp_mode_send.v
HDL-1007 : analyze verilog file import/udp2sdr.v
HDL-1007 : analyze verilog file import/video_delay.v
HDL-1007 : analyze verilog file import/video_timing_data.v
HDL-1007 : analyze VHDL file import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/color_bar.v
HDL-1007 : analyze included file import/video_define.v in import/color_bar.v(2)
HDL-1007 : back to file 'import/color_bar.v' in import/color_bar.v(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1080p.enc.v' in import/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_800600.enc.v' in import/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1024768.enc.v' in import/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in import/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_1280800.enc.v' in import/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_12801024p.enc.v' in import/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file import/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi/enc_file/video_tpg_16801050p.enc.v' in import/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file import/udp_mode_tx.v
HDL-1007 : analyze verilog file import/udp_packet_to_sdram.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.497576s wall, 0.437500s user + 0.093750s system = 0.531250s CPU (106.8%)

PHY-1001 : Build lut bridge;  0.072341s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (108.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 250 feed throughs used by 206 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.174611s wall, 2.953125s user + 0.375000s system = 3.328125s CPU (104.8%)

RUN-1004 : used memory is 773 MB, reserved memory is 850 MB, peak memory is 839 MB
