-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Fri Jul 18 01:14:00 2025
-- Host        : DESKTOP-LCSLA16 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ processor_Control_Unit_0_0_stub.vhdl
-- Design      : processor_Control_Unit_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    clk : in STD_LOGIC;
    S : in STD_LOGIC;
    F : in STD_LOGIC;
    R : in STD_LOGIC;
    RI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    F1 : out STD_LOGIC;
    F2 : out STD_LOGIC;
    F3 : out STD_LOGIC;
    F4 : out STD_LOGIC;
    F5 : out STD_LOGIC;
    F6 : out STD_LOGIC;
    F7 : out STD_LOGIC;
    F8 : out STD_LOGIC;
    F9 : out STD_LOGIC;
    F10 : out STD_LOGIC;
    F11 : out STD_LOGIC;
    F12 : out STD_LOGIC;
    F13 : out STD_LOGIC;
    F14 : out STD_LOGIC;
    F15 : out STD_LOGIC;
    F16 : out STD_LOGIC;
    F17 : out STD_LOGIC;
    F18 : out STD_LOGIC;
    F19 : out STD_LOGIC;
    F20 : out STD_LOGIC;
    F21 : out STD_LOGIC;
    F22 : out STD_LOGIC;
    F23 : out STD_LOGIC;
    F24 : out STD_LOGIC;
    F25 : out STD_LOGIC;
    F26 : out STD_LOGIC;
    F27 : out STD_LOGIC;
    F28 : out STD_LOGIC;
    F29 : out STD_LOGIC;
    F30 : out STD_LOGIC;
    F31 : out STD_LOGIC;
    F32 : out STD_LOGIC;
    F33 : out STD_LOGIC;
    F34 : out STD_LOGIC;
    F35 : out STD_LOGIC;
    F36 : out STD_LOGIC;
    F37 : out STD_LOGIC;
    F38 : out STD_LOGIC;
    F39 : out STD_LOGIC;
    F40 : out STD_LOGIC;
    F41 : out STD_LOGIC;
    F42 : out STD_LOGIC;
    F43 : out STD_LOGIC;
    F44 : out STD_LOGIC;
    F45 : out STD_LOGIC;
    F46 : out STD_LOGIC;
    F47 : out STD_LOGIC;
    F48 : out STD_LOGIC;
    F49 : out STD_LOGIC
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "clk,S,F,R,RI[15:0],F1,F2,F3,F4,F5,F6,F7,F8,F9,F10,F11,F12,F13,F14,F15,F16,F17,F18,F19,F20,F21,F22,F23,F24,F25,F26,F27,F28,F29,F30,F31,F32,F33,F34,F35,F36,F37,F38,F39,F40,F41,F42,F43,F44,F45,F46,F47,F48,F49";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "Control_Unit,Vivado 2022.2";
begin
end;
