m255
K3
z0
!s11e MIXED_VERSIONS
13
cModel Technology
dE:\Quartus
Esram_controler_data
Z0 w1699453082
Z1 DPx4 work 19 sram_controler_pack 0 22 aj8ikNJ?ZHPl@RP;CRm3h0
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 13
Z5 d/home/timow/Projects/VHDL/A3-Diktiergeraet/sram_simu_data
Z6 8/home/timow/Projects/VHDL/A3-Diktiergeraet/sram_simu_data/sram_controler_data.vhd
Z7 F/home/timow/Projects/VHDL/A3-Diktiergeraet/sram_simu_data/sram_controler_data.vhd
l0
L5 1
VTA?GdK`eT0B^c2hWOCY^f1
!s100 Gajo36?c^j`53d?eX]J3M3
Z8 OV;C;2020.1;71
32
Z9 !s110 1699453455
!i10b 1
Z10 !s108 1699453455.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/timow/Projects/VHDL/A3-Diktiergeraet/sram_simu_data/sram_controler_data.vhd|
Z12 !s107 /home/timow/Projects/VHDL/A3-Diktiergeraet/sram_simu_data/sram_controler_data.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
DEx4 work 19 sram_controler_data 0 22 TA?GdK`eT0B^c2hWOCY^f1
!i122 13
l21
L19 38
V@FgM^M1DCU0@f`^DF05Yh3
!s100 :0Z`0KMQ`Tb9CHfhEiC261
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Esram_controler_data_tb
Z15 w1699420182
R1
Z16 DPx17 std_developerskit 9 std_iopak 0 22 TIEH2DXm]ZmCF5gcNZM2b2
R2
R3
R4
!i122 14
R5
Z17 8/home/timow/Projects/VHDL/A3-Diktiergeraet/sram_simu_data/sram_controler_data_tb.vhd
Z18 F/home/timow/Projects/VHDL/A3-Diktiergeraet/sram_simu_data/sram_controler_data_tb.vhd
l0
L31 1
VUMeK:Y>X]`:LP@WZW2ZdL0
!s100 ]GY8_D7aDbRP=M]N2a47l1
R8
32
R9
!i10b 1
R10
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/timow/Projects/VHDL/A3-Diktiergeraet/sram_simu_data/sram_controler_data_tb.vhd|
Z20 !s107 /home/timow/Projects/VHDL/A3-Diktiergeraet/sram_simu_data/sram_controler_data_tb.vhd|
!i113 1
R13
R14
Atb1
R1
R16
R2
R3
R4
DEx4 work 22 sram_controler_data_tb 0 22 UMeK:Y>X]`:LP@WZW2ZdL0
!i122 14
l58
L36 300
VZ^:74I^HP9B1I?iijeEh21
!s100 UL2_1TXT>]nVW5AMOXk;`3
R8
32
Z21 !s110 1699453456
!i10b 1
R10
R19
R20
!i113 1
R13
R14
Psram_controler_pack
R2
R3
R4
!i122 15
R15
R5
Z22 8/home/timow/Projects/VHDL/A3-Diktiergeraet/sram_simu_data/sram_controler_pack.vhd
Z23 F/home/timow/Projects/VHDL/A3-Diktiergeraet/sram_simu_data/sram_controler_pack.vhd
l0
L4 1
Vaj8ikNJ?ZHPl@RP;CRm3h0
!s100 1;m6DH]>HLVkzDdze[jAH1
R8
32
b1
R21
!i10b 1
Z24 !s108 1699453456.000000
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/timow/Projects/VHDL/A3-Diktiergeraet/sram_simu_data/sram_controler_pack.vhd|
Z26 !s107 /home/timow/Projects/VHDL/A3-Diktiergeraet/sram_simu_data/sram_controler_pack.vhd|
!i113 1
R13
R14
Bbody
R1
R2
R3
R4
!i122 15
l0
Z27 L26 1
Z28 V2W7dKU`kRU;`V_BN?VG0^1
Z29 !s100 c1D0[TQkO?2Y38YU<UdHJ0
R8
32
R21
!i10b 1
R24
R25
R26
!i113 1
R13
R14
