// Seed: 580960909
module module_0 (
    output tri id_0,
    input wor id_1,
    output tri1 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    input wand id_11,
    input supply1 id_12,
    input tri1 id_13,
    input uwire id_14
);
  assign id_3 = id_11;
  wire id_16;
  assign id_2 = id_11;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input tri id_2,
    output wire id_3,
    input tri1 id_4,
    output supply1 id_5,
    input tri1 id_6
    , id_11,
    output tri id_7,
    output supply0 id_8,
    input uwire id_9
);
  integer id_12;
  assign id_3  = 1 == id_9;
  id_13();
  assign id_11 = id_9;
  wire id_14, id_15, id_16, id_17;
  module_0(
      id_3, id_11, id_3, id_5, id_3, id_4, id_0, id_1, id_8, id_4, id_9, id_9, id_11, id_0, id_1
  );
endmodule
