{"position": "ASIC Verification Engineer", "company": "Intel Corporation", "profiles": ["Experience ASIC Pre-Si Verification Engineer Intel Corporation March 2011  \u2013 Present (4 years 6 months) Hudson, MA ASIC Verification Intern Intel Corporation July 2010  \u2013  December 2010  (6 months) Hudson, MA ASIC Pre-Si Verification Engineer Intel Corporation March 2011  \u2013 Present (4 years 6 months) Hudson, MA ASIC Pre-Si Verification Engineer Intel Corporation March 2011  \u2013 Present (4 years 6 months) Hudson, MA ASIC Verification Intern Intel Corporation July 2010  \u2013  December 2010  (6 months) Hudson, MA ASIC Verification Intern Intel Corporation July 2010  \u2013  December 2010  (6 months) Hudson, MA Skills Verilog ASIC ModelSim SystemVerilog VLSI VHDL Skills  Verilog ASIC ModelSim SystemVerilog VLSI VHDL Verilog ASIC ModelSim SystemVerilog VLSI VHDL Verilog ASIC ModelSim SystemVerilog VLSI VHDL Education Portland State University Masters,  Electrical Engineering 2008  \u2013 2010 Vishwakarma Institute of Technology, Pune University Bachelors,  Electronics Engineering 2004  \u2013 2008 Portland State University Masters,  Electrical Engineering 2008  \u2013 2010 Portland State University Masters,  Electrical Engineering 2008  \u2013 2010 Portland State University Masters,  Electrical Engineering 2008  \u2013 2010 Vishwakarma Institute of Technology, Pune University Bachelors,  Electronics Engineering 2004  \u2013 2008 Vishwakarma Institute of Technology, Pune University Bachelors,  Electronics Engineering 2004  \u2013 2008 Vishwakarma Institute of Technology, Pune University Bachelors,  Electronics Engineering 2004  \u2013 2008 ", "Experience ASIC verification engineer - Intel LAD dept Intel Corporation February 2012  \u2013 Present (3 years 7 months) PCIe cluster verification leader in 10G NIC project. \nLeading group of three engineers working on PCIe Gen3 cluster verification. ASIC verification engineer Verisense February 2011  \u2013  February 2012  (1 year 1 month) Verification contractor in Intel LAD via Verisense. \nPCIe Gen3 switch verification in Thunderbolt project. ASIC design and verification engineer RAD data February 2006  \u2013  January 2011  (5 years) MACsec/IPsec security block design and verification \nSpecification and implementation of verification environments for network devices ASICs, from block level to full chip level. Research engineer Technion - Israel Institute of Technology June 2004  \u2013  January 2006  (1 year 8 months) FPGA design of error correction algorithms (Viterbi, Turbo, LDPC) Research assistant (student) Technion February 2001  \u2013  May 2004  (3 years 4 months) FPGA design of error correction algorithms (Viterbi, Turbo, LDPC) ASIC verification engineer - Intel LAD dept Intel Corporation February 2012  \u2013 Present (3 years 7 months) PCIe cluster verification leader in 10G NIC project. \nLeading group of three engineers working on PCIe Gen3 cluster verification. ASIC verification engineer - Intel LAD dept Intel Corporation February 2012  \u2013 Present (3 years 7 months) PCIe cluster verification leader in 10G NIC project. \nLeading group of three engineers working on PCIe Gen3 cluster verification. ASIC verification engineer Verisense February 2011  \u2013  February 2012  (1 year 1 month) Verification contractor in Intel LAD via Verisense. \nPCIe Gen3 switch verification in Thunderbolt project. ASIC verification engineer Verisense February 2011  \u2013  February 2012  (1 year 1 month) Verification contractor in Intel LAD via Verisense. \nPCIe Gen3 switch verification in Thunderbolt project. ASIC design and verification engineer RAD data February 2006  \u2013  January 2011  (5 years) MACsec/IPsec security block design and verification \nSpecification and implementation of verification environments for network devices ASICs, from block level to full chip level. ASIC design and verification engineer RAD data February 2006  \u2013  January 2011  (5 years) MACsec/IPsec security block design and verification \nSpecification and implementation of verification environments for network devices ASICs, from block level to full chip level. Research engineer Technion - Israel Institute of Technology June 2004  \u2013  January 2006  (1 year 8 months) FPGA design of error correction algorithms (Viterbi, Turbo, LDPC) Research engineer Technion - Israel Institute of Technology June 2004  \u2013  January 2006  (1 year 8 months) FPGA design of error correction algorithms (Viterbi, Turbo, LDPC) Research assistant (student) Technion February 2001  \u2013  May 2004  (3 years 4 months) FPGA design of error correction algorithms (Viterbi, Turbo, LDPC) Research assistant (student) Technion February 2001  \u2013  May 2004  (3 years 4 months) FPGA design of error correction algorithms (Viterbi, Turbo, LDPC) Languages English Hebrew Russian English Hebrew Russian English Hebrew Russian Skills ASIC FPGA PCIe Algorithms Verilog SoC RTL design Debugging SystemVerilog Specman Functional Verification VHDL Hardware Architecture Embedded Systems VLSI Logic Design Digital Signal... Semiconductors Processors ARM See 5+ \u00a0 \u00a0 See less Skills  ASIC FPGA PCIe Algorithms Verilog SoC RTL design Debugging SystemVerilog Specman Functional Verification VHDL Hardware Architecture Embedded Systems VLSI Logic Design Digital Signal... Semiconductors Processors ARM See 5+ \u00a0 \u00a0 See less ASIC FPGA PCIe Algorithms Verilog SoC RTL design Debugging SystemVerilog Specman Functional Verification VHDL Hardware Architecture Embedded Systems VLSI Logic Design Digital Signal... Semiconductors Processors ARM See 5+ \u00a0 \u00a0 See less ASIC FPGA PCIe Algorithms Verilog SoC RTL design Debugging SystemVerilog Specman Functional Verification VHDL Hardware Architecture Embedded Systems VLSI Logic Design Digital Signal... Semiconductors Processors ARM See 5+ \u00a0 \u00a0 See less Education Technion - Israel Institute of Technology Bsc,  Electrical Engineering 1999  \u2013 2003 Technion - Israel Institute of Technology Bsc,  Electrical Engineering 1999  \u2013 2003 Technion - Israel Institute of Technology Bsc,  Electrical Engineering 1999  \u2013 2003 Technion - Israel Institute of Technology Bsc,  Electrical Engineering 1999  \u2013 2003 ", "Summary TECHNICAL SKILLS \nHDL,HVL :- Verilog, System Verilog, System C, Specman, Specman \nVerification Methodology :- OVM ,VMM \nTechnology :- ARM, Bluetooth, GPS, EPTA, PATCH, PCI-E, SWP, Slimbus, TCP/IP, UDP \nProgramming Languages :- C, C++, Perl, Shell \nEDA Tools :- VCS(synopsys), IUS(cadence), vmanager, iccr, gcc, ncverilog, ncvhdl, Cadence Virtuoso Circuit and Layout design tool. \nOperating Systems\t:- Linux, Windows Summary TECHNICAL SKILLS \nHDL,HVL :- Verilog, System Verilog, System C, Specman, Specman \nVerification Methodology :- OVM ,VMM \nTechnology :- ARM, Bluetooth, GPS, EPTA, PATCH, PCI-E, SWP, Slimbus, TCP/IP, UDP \nProgramming Languages :- C, C++, Perl, Shell \nEDA Tools :- VCS(synopsys), IUS(cadence), vmanager, iccr, gcc, ncverilog, ncvhdl, Cadence Virtuoso Circuit and Layout design tool. \nOperating Systems\t:- Linux, Windows TECHNICAL SKILLS \nHDL,HVL :- Verilog, System Verilog, System C, Specman, Specman \nVerification Methodology :- OVM ,VMM \nTechnology :- ARM, Bluetooth, GPS, EPTA, PATCH, PCI-E, SWP, Slimbus, TCP/IP, UDP \nProgramming Languages :- C, C++, Perl, Shell \nEDA Tools :- VCS(synopsys), IUS(cadence), vmanager, iccr, gcc, ncverilog, ncvhdl, Cadence Virtuoso Circuit and Layout design tool. \nOperating Systems\t:- Linux, Windows TECHNICAL SKILLS \nHDL,HVL :- Verilog, System Verilog, System C, Specman, Specman \nVerification Methodology :- OVM ,VMM \nTechnology :- ARM, Bluetooth, GPS, EPTA, PATCH, PCI-E, SWP, Slimbus, TCP/IP, UDP \nProgramming Languages :- C, C++, Perl, Shell \nEDA Tools :- VCS(synopsys), IUS(cadence), vmanager, iccr, gcc, ncverilog, ncvhdl, Cadence Virtuoso Circuit and Layout design tool. \nOperating Systems\t:- Linux, Windows Experience ASIC Verification Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Austin, Texas Area ASIC Verification Intern Intel Corporation May 2012  \u2013  May 2013  (1 year 1 month) Austin, Texas Area ASIC Verification Engineer eInfochips January 2009  \u2013  June 2011  (2 years 6 months) 2 years and 6 months of experience in: ASIC Design cycle, methodology and Verification \n\u2022\tExperience with IP level and full chip level verification of ARM based SoC (System on Chip) at RTL level and gate level. Worked on multiple projects in parallel and delivered results in timely manner. \n\u2022\tExperience with development of various test bench components like monitors, scoreboards, checkers, sequences using System Verilog and OVM, writing test plans, system verilog coverage and system C test cases and strategy for testing, debugging, reporting and analyzing test results. \n\u2022\tExperience with DFT(Design for Testability) validation of GPS(Global Positioning System) block in ARM based SoC.  \n\u2022\tHands on experience in Low power verification using methodology like CPF(common power format). \n\u2022\tDevelopment of OVM compliant OVC(Open Verification Component) of Single wire protocol (for SWP verification) & Slim bus IP. \n\u2022\tSound knowledge of PCI Express bus. \n\u2022\tAuthored range of documents including requirement specifications, hardware design documents, test plans and user manuals. \n\u2022\tHands on experience Perl and Shell scripting, VMM methodology. ASIC Verification Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Austin, Texas Area ASIC Verification Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Austin, Texas Area ASIC Verification Intern Intel Corporation May 2012  \u2013  May 2013  (1 year 1 month) Austin, Texas Area ASIC Verification Intern Intel Corporation May 2012  \u2013  May 2013  (1 year 1 month) Austin, Texas Area ASIC Verification Engineer eInfochips January 2009  \u2013  June 2011  (2 years 6 months) 2 years and 6 months of experience in: ASIC Design cycle, methodology and Verification \n\u2022\tExperience with IP level and full chip level verification of ARM based SoC (System on Chip) at RTL level and gate level. Worked on multiple projects in parallel and delivered results in timely manner. \n\u2022\tExperience with development of various test bench components like monitors, scoreboards, checkers, sequences using System Verilog and OVM, writing test plans, system verilog coverage and system C test cases and strategy for testing, debugging, reporting and analyzing test results. \n\u2022\tExperience with DFT(Design for Testability) validation of GPS(Global Positioning System) block in ARM based SoC.  \n\u2022\tHands on experience in Low power verification using methodology like CPF(common power format). \n\u2022\tDevelopment of OVM compliant OVC(Open Verification Component) of Single wire protocol (for SWP verification) & Slim bus IP. \n\u2022\tSound knowledge of PCI Express bus. \n\u2022\tAuthored range of documents including requirement specifications, hardware design documents, test plans and user manuals. \n\u2022\tHands on experience Perl and Shell scripting, VMM methodology. ASIC Verification Engineer eInfochips January 2009  \u2013  June 2011  (2 years 6 months) 2 years and 6 months of experience in: ASIC Design cycle, methodology and Verification \n\u2022\tExperience with IP level and full chip level verification of ARM based SoC (System on Chip) at RTL level and gate level. Worked on multiple projects in parallel and delivered results in timely manner. \n\u2022\tExperience with development of various test bench components like monitors, scoreboards, checkers, sequences using System Verilog and OVM, writing test plans, system verilog coverage and system C test cases and strategy for testing, debugging, reporting and analyzing test results. \n\u2022\tExperience with DFT(Design for Testability) validation of GPS(Global Positioning System) block in ARM based SoC.  \n\u2022\tHands on experience in Low power verification using methodology like CPF(common power format). \n\u2022\tDevelopment of OVM compliant OVC(Open Verification Component) of Single wire protocol (for SWP verification) & Slim bus IP. \n\u2022\tSound knowledge of PCI Express bus. \n\u2022\tAuthored range of documents including requirement specifications, hardware design documents, test plans and user manuals. \n\u2022\tHands on experience Perl and Shell scripting, VMM methodology. Skills System Verification system verilog OVM Verilog C++ Specman ARM Shell Scripting EDA Perl Cadence Virtuoso Debugging SystemC PCIe Open Verification... Simulations Linux UVM Xilinx I2C AMBA AHB SystemVerilog See 7+ \u00a0 \u00a0 See less Skills  System Verification system verilog OVM Verilog C++ Specman ARM Shell Scripting EDA Perl Cadence Virtuoso Debugging SystemC PCIe Open Verification... Simulations Linux UVM Xilinx I2C AMBA AHB SystemVerilog See 7+ \u00a0 \u00a0 See less System Verification system verilog OVM Verilog C++ Specman ARM Shell Scripting EDA Perl Cadence Virtuoso Debugging SystemC PCIe Open Verification... Simulations Linux UVM Xilinx I2C AMBA AHB SystemVerilog See 7+ \u00a0 \u00a0 See less System Verification system verilog OVM Verilog C++ Specman ARM Shell Scripting EDA Perl Cadence Virtuoso Debugging SystemC PCIe Open Verification... Simulations Linux UVM Xilinx I2C AMBA AHB SystemVerilog See 7+ \u00a0 \u00a0 See less Education The University of Texas at San Antonio Master of Science (M.S.),  Electrical and Electronics Engineering 2011  \u2013 2012 Gujarat University B.E.,  electronics & communication 2005  \u2013 2009 The University of Texas at San Antonio Master of Science (M.S.),  Electrical and Electronics Engineering 2011  \u2013 2012 The University of Texas at San Antonio Master of Science (M.S.),  Electrical and Electronics Engineering 2011  \u2013 2012 The University of Texas at San Antonio Master of Science (M.S.),  Electrical and Electronics Engineering 2011  \u2013 2012 Gujarat University B.E.,  electronics & communication 2005  \u2013 2009 Gujarat University B.E.,  electronics & communication 2005  \u2013 2009 Gujarat University B.E.,  electronics & communication 2005  \u2013 2009 ", "Experience ASIC Verification Engineer Intel Corporation August 2009  \u2013 Present (6 years 1 month) ASIC Verification Engineer Intel Corporation August 2009  \u2013 Present (6 years 1 month) ASIC Verification Engineer Intel Corporation August 2009  \u2013 Present (6 years 1 month) Skills Verilog SystemVerilog Perl Script Shell Scripting Formal Verification UVM Skills  Verilog SystemVerilog Perl Script Shell Scripting Formal Verification UVM Verilog SystemVerilog Perl Script Shell Scripting Formal Verification UVM Verilog SystemVerilog Perl Script Shell Scripting Formal Verification UVM Education Amity University Delhi Bachelor of Technology (B.Tech.) 2004  \u2013 2008 Amity University Delhi Bachelor of Technology (B.Tech.) 2004  \u2013 2008 Amity University Delhi Bachelor of Technology (B.Tech.) 2004  \u2013 2008 Amity University Delhi Bachelor of Technology (B.Tech.) 2004  \u2013 2008 ", "Experience Verification Engineer Intel Corporation September 2014  \u2013 Present (1 year) Yakum ASIC Verification Engineer at Intel Corporation \n\u2022\tVerification on HDL design of IP and Cluster level. \n\u2022\tIntegration of full VerificationComponents. \n\u2022\tWork with OVM methodology (with Intel Saola extension). \n \n Verification Engeneer Verisense November 2012  \u2013 Present (2 years 10 months) Verification Engineer Marvell Israel Ltd. March 2013  \u2013  August 2014  (1 year 6 months) ASIC Verification Engineer at Marvell Israel Ltd. \n\u2022\tWork with complex architectural HDL designs in the Switching department. \n\u2022\tDeveloping test plans and running regressions, Unit, Block and Full Chip level.  \n\u2022\tExtensive functional design debugging (Synopsys tools).  \n\u2022\tSystemVerilog, UVM, Verilog, SVA, Perl\\Cshell scripting. Verification Engineer Intel Corporation September 2014  \u2013 Present (1 year) Yakum ASIC Verification Engineer at Intel Corporation \n\u2022\tVerification on HDL design of IP and Cluster level. \n\u2022\tIntegration of full VerificationComponents. \n\u2022\tWork with OVM methodology (with Intel Saola extension). \n \n Verification Engineer Intel Corporation September 2014  \u2013 Present (1 year) Yakum ASIC Verification Engineer at Intel Corporation \n\u2022\tVerification on HDL design of IP and Cluster level. \n\u2022\tIntegration of full VerificationComponents. \n\u2022\tWork with OVM methodology (with Intel Saola extension). \n \n Verification Engeneer Verisense November 2012  \u2013 Present (2 years 10 months) Verification Engeneer Verisense November 2012  \u2013 Present (2 years 10 months) Verification Engineer Marvell Israel Ltd. March 2013  \u2013  August 2014  (1 year 6 months) ASIC Verification Engineer at Marvell Israel Ltd. \n\u2022\tWork with complex architectural HDL designs in the Switching department. \n\u2022\tDeveloping test plans and running regressions, Unit, Block and Full Chip level.  \n\u2022\tExtensive functional design debugging (Synopsys tools).  \n\u2022\tSystemVerilog, UVM, Verilog, SVA, Perl\\Cshell scripting. Verification Engineer Marvell Israel Ltd. March 2013  \u2013  August 2014  (1 year 6 months) ASIC Verification Engineer at Marvell Israel Ltd. \n\u2022\tWork with complex architectural HDL designs in the Switching department. \n\u2022\tDeveloping test plans and running regressions, Unit, Block and Full Chip level.  \n\u2022\tExtensive functional design debugging (Synopsys tools).  \n\u2022\tSystemVerilog, UVM, Verilog, SVA, Perl\\Cshell scripting. Languages English Professional working proficiency Hebrew Native or bilingual proficiency English Professional working proficiency Hebrew Native or bilingual proficiency English Professional working proficiency Hebrew Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Skills VHDL SystemVerilog Verilog C++ Matlab Perl Unix Verification C UVM Skills  VHDL SystemVerilog Verilog C++ Matlab Perl Unix Verification C UVM VHDL SystemVerilog Verilog C++ Matlab Perl Unix Verification C UVM VHDL SystemVerilog Verilog C++ Matlab Perl Unix Verification C UVM Education Jerusalem College of Technology Bachelor of Science (B.Sc.),  Electrical and Electronics Engineering 2009  \u2013 2012 Jerusalem College of Technology Bachelor of Science (B.Sc.),  Electrical and Electronics Engineering 2009  \u2013 2012 Jerusalem College of Technology Bachelor of Science (B.Sc.),  Electrical and Electronics Engineering 2009  \u2013 2012 Jerusalem College of Technology Bachelor of Science (B.Sc.),  Electrical and Electronics Engineering 2009  \u2013 2012 ", "Languages English English English Skills Matlab Simulink Microsoft Office Microcontrollers Engineering C++ SystemVerilog Java Assembly Language Oscilloscope FPGA VHDL PHP Digital Circuit Design Multisim Skills  Matlab Simulink Microsoft Office Microcontrollers Engineering C++ SystemVerilog Java Assembly Language Oscilloscope FPGA VHDL PHP Digital Circuit Design Multisim Matlab Simulink Microsoft Office Microcontrollers Engineering C++ SystemVerilog Java Assembly Language Oscilloscope FPGA VHDL PHP Digital Circuit Design Multisim Matlab Simulink Microsoft Office Microcontrollers Engineering C++ SystemVerilog Java Assembly Language Oscilloscope FPGA VHDL PHP Digital Circuit Design Multisim Education The Ohio State University Master's Degree,  Electrical and Computer Engineering 2013  \u2013 2014 The Ohio State University Bachelor's Degree,  Electrical and Computer Engineering 2010  \u2013 2014 Activities and Societies:\u00a0 Tau Beta Pi ,  IEEE ,  Engineering Outreach The Ohio State University Master's Degree,  Electrical and Computer Engineering 2013  \u2013 2014 The Ohio State University Master's Degree,  Electrical and Computer Engineering 2013  \u2013 2014 The Ohio State University Master's Degree,  Electrical and Computer Engineering 2013  \u2013 2014 The Ohio State University Bachelor's Degree,  Electrical and Computer Engineering 2010  \u2013 2014 Activities and Societies:\u00a0 Tau Beta Pi ,  IEEE ,  Engineering Outreach The Ohio State University Bachelor's Degree,  Electrical and Computer Engineering 2010  \u2013 2014 Activities and Societies:\u00a0 Tau Beta Pi ,  IEEE ,  Engineering Outreach The Ohio State University Bachelor's Degree,  Electrical and Computer Engineering 2010  \u2013 2014 Activities and Societies:\u00a0 Tau Beta Pi ,  IEEE ,  Engineering Outreach Honors & Awards ", "Languages   Skills ASIC Functional Verification SystemVerilog SoC Verilog VLSI Specman Debugging Processors FPGA RTL design Semiconductors EDA ModelSim PCIe NCSim IC Open Verification... Perl Python Silicon Validation Customer Service See 7+ \u00a0 \u00a0 See less Skills  ASIC Functional Verification SystemVerilog SoC Verilog VLSI Specman Debugging Processors FPGA RTL design Semiconductors EDA ModelSim PCIe NCSim IC Open Verification... Perl Python Silicon Validation Customer Service See 7+ \u00a0 \u00a0 See less ASIC Functional Verification SystemVerilog SoC Verilog VLSI Specman Debugging Processors FPGA RTL design Semiconductors EDA ModelSim PCIe NCSim IC Open Verification... Perl Python Silicon Validation Customer Service See 7+ \u00a0 \u00a0 See less ASIC Functional Verification SystemVerilog SoC Verilog VLSI Specman Debugging Processors FPGA RTL design Semiconductors EDA ModelSim PCIe NCSim IC Open Verification... Perl Python Silicon Validation Customer Service See 7+ \u00a0 \u00a0 See less "]}