$date
	Sun Oct 23 07:07:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#957095
b10111 !
1"
#957098
b10111 &
b10111 %
1$
#957099
0"
#957102
b1000110 &
b1000110 %
#957106
b100011 &
b100011 %
#957110
b1101010 &
b1101010 %
#957114
b110101 &
b110101 %
#957118
b10100000 &
b10100000 %
#957122
b1010000 &
b1010000 %
#957126
b101000 &
b101000 %
#957130
b10100 &
b10100 %
#957134
b1010 &
b1010 %
#957138
b101 &
b101 %
#957142
b10000 &
b10000 %
#957146
b1000 &
b1000 %
#957150
b100 &
b100 %
#957154
b10 &
b10 %
#957158
b1 &
1#
b1 %
#957162
b0 &
b0 %
0#
0$
#1957628
b10 !
1"
#1957630
b10 &
b10 %
1$
#1957631
0"
#1957634
b1 &
b1 %
1#
#1957638
b0 &
0#
b0 %
0$
#2879881
b10110 !
1"
#2879882
b10110 &
b10110 %
1$
#2879883
0"
#2879886
b1011 &
b1011 %
#2879890
b100010 &
b100010 %
#2879894
b10001 &
b10001 %
#2879898
b110100 &
b110100 %
#2879902
b11010 &
b11010 %
#2879906
b1101 &
b1101 %
#2879910
b101000 &
b101000 %
#2879914
b10100 &
b10100 %
#2879918
b1010 &
b1010 %
#2879922
b101 &
b101 %
#2879926
b10000 &
b10000 %
#2879930
b1000 &
b1000 %
#2879934
b100 &
b100 %
#2879938
b10 &
b10 %
#2879942
b1 &
1#
b1 %
#2879946
b0 &
b0 %
0#
0$
#4500012
