{"Source Block": ["hdl/library/common/ad_serdes_clk.v@137:157@HdlStmIf", "    .O (clk));\n\n  assign div_clk = clk;\n  end\n\n  if ((MMCM == 0) && (SERDES == 1)) begin\n  BUFIO i_clk_buf (\n    .I (clk_in_s),\n    .O (clk));\n\n  BUFR #(.BUFR_DIVIDE(\"4\")) i_div_clk_buf (\n    .CLR (1'b0),\n    .CE (1'b1),\n    .I (clk_in_s),\n    .O (div_clk));\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[142, "  if ((MMCM == 0) && (SERDES == 1)) begin\n"]], "Add": [[142, "  if ((MMCM_OR_BUFR_N == 0) && (SERDES_OR_DDR_N == 1)) begin\n"]]}}