Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Thu Jan 28 14:00:07 2021
| Host         : DESKTOP-1SLTSSD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xa7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   119 |
|    Minimum number of control sets                        |   119 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   119 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |   112 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            4 |
| Yes          | No                    | No                     |             876 |          253 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              77 |           58 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal         |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | SA/i[3]_i_1_n_0               | btn0_IBUF                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | SA/j[3]_i_1_n_0               | btn0_IBUF                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | R0/bitcounter                 | R0/bitcounter[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | SA/d_ce0                      | SA/SR[2]                 |                8 |              8 |         1.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[9][8][1]_41        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[9][1][1]_40        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[9][2][1]_44        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[8][9][1]_46        |                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | R0/rightshiftreg              |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[9][4][1]_43        |                          |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | SA/d_ce0                      | SA/SR[0]                 |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | SA/d_ce0                      | SA/SR[1]                 |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | SA/d_ce0                      | SA/SR[3]                 |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | SA/d_ce0                      | SA/SR[5]                 |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | SA/d_ce0                      | SA/SR[4]                 |                8 |              8 |         1.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[1][3][1]_28        |                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | SA/d_d0_V[7]_i_2_n_0          | SA/SA0/STATE_reg[1]      |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[9][3][1]_39        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[9][5][1]_38        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem[0][2][1][0]_i_1_n_0    |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem[0][9][1][0]_i_1_n_0    |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem[0][6][1][0]_i_1_n_0    |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem[0][4][1][0]_i_1_n_0    |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem[0][3][1][0]_i_1_n_0    |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem[0][1][1][0]_i_1_n_0    |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem[0][5][1][0]_i_1_n_0    |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem[0][8][1][0]_i_1_n_0    |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem[0][7][1][0]_i_1_n_0    |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem[0][0][1][0]_i_1_n_0    |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[1][4][1]_76        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[1][5][1]_21        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[1][6][1]_69        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[1][7][1]_14        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[1][9][1]_7         |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[2][0][1]_89        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[1][8][1]_62        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[2][1][1]_34        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[2][2][1]_82        |                          |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[2][3][1]_27        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[2][4][1]_75        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[1][2][1]_83        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[1][0][1]_90        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[1][1][1]_35        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[6][6][1]_64        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[6][9][1]_2         |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[4][0][1]_87        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[7][1][1]_29        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[6][2][1]_78        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[6][0][1]_85        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[7][2][1]_77        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[7][4][1]_70        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[7][6][1]_63        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[4][3][1]_25        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[7][8][1]_56        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[7][9][1]_1         |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[8][2][1]_54        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[8][3][1]_49        |                          |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[8][5][1]_48        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[4][9][1]_4         |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[6][4][1]_71        |                          |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[6][5][1]_16        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[7][5][1]_15        |                          |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[8][1][1]_50        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[8][4][1]_53        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[7][0][1]_84        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[4][2][1]_80        |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[5][5][1]_17        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[3][7][1]_12        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[7][7][1]_8         |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[8][6][1]_52        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[8][7][1]_47        |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[5][3][1]_24        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[8][8][1]_51        |                          |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[4][1][1]_32        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[5][8][1]_58        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[4][8][1]_59        |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[5][9][1]_3         |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[3][0][1]_88        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[8][0][1]_55        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[6][1][1]_30        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[5][7][1]_10        |                          |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[7][3][1]_22        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[2][6][1]_68        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[2][8][1]_61        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[3][5][1]_19        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[3][6][1]_67        |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[4][5][1]_18        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[2][9][1]_6         |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[3][2][1]_81        |                          |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[4][4][1]_73        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[3][1][1]_33        |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[5][0][1]_86        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[5][1][1]_31        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[5][2][1]_79        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[3][9][1]_5         |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[3][8][1]_60        |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[5][4][1]_72        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[5][6][1]_65        |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[3][4][1]_74        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[2][5][1]_20        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[4][6][1]_66        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[3][3][1]_26        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[6][3][1]_23        |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[6][7][1]_9         |                          |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG | R0/mem_reg[2][7][1]_13        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[4][7][1]_11        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[6][8][1]_57        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[9][6][1]_42        |                          |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[9][9][1]_36        |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[9][0][1]_45        |                          |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG | R0/mem_reg[9][7][1]_37        |                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | SA/E[0]                       |                          |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG | SA/addrWrite[8]_i_2_n_0       | SA/addrWrite[8]_i_1_n_0  |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | SA/d_address_write[8]_i_1_n_0 |                          |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG | SA/d_address_read[8]_i_1_n_0  |                          |                8 |              9 |         1.12 |
|  clk_IBUF_BUFG | R0/num                        |                          |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                               | R0/counter[0]_i_1_n_0    |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                               |                          |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG | D0/count[0]_i_1_n_0           |                          |                8 |             31 |         3.88 |
+----------------+-------------------------------+--------------------------+------------------+----------------+--------------+


