INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/Project/Binary _to_7Seg/Binary _to_7Seg.srcs/sources_1/new/Binary_to_7Seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_7Seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/Project/Binary _to_7Seg/Binary _to_7Seg.srcs/sources_1/new/binary_to_BCD_converter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD_converter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/Project/Binary _to_7Seg/Binary _to_7Seg.srcs/sources_1/new/segment_contoller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/Project/Binary _to_7Seg/Binary _to_7Seg.srcs/sim_1/new/Binary_to_7Seg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_7Seg_tb
