<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_C14F5E93-9CAF-43CE-BE78-FB5E42539764"><title>VCCPRIM_IO</title><body><section id="SECTION_F98323ED-E097-4BD7-A427-7E309278D16D" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_C14F5E93-9CAF-43CE-BE78-FB5E42539764_F98323ED-E097-4BD7-A427-7E309278D16D_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_C14F5E93-9CAF-43CE-BE78-FB5E42539764_F98323ED-E097-4BD7-A427-7E309278D16D_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Route VCCPRIM_IO on Layer 1 and Layer 6, with solid ground reference layers on Layer 2 and Layer 5</p></entry><entry><p>VCCPRIM_IO_1</p></entry></row><row><entry><p>2</p></entry><entry><p>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO through an LC filter on the secondary side on Layer 6</p></entry><entry><p>VCCPRIM_IO_1</p></entry></row><row><entry><p>3</p></entry><entry><p>VCCPRIM_IO VRM uses pseudo differential sensing. The power sense line is connected to SENSE_VCCPRIM_IO BGA(BM80), and the ground sense line is connected to VSS pth  closest to the SENSE_VCCPRIM_IO pth , VSS pth recommended to be within 4.5mm distance of the power sense pth. </p></entry><entry><p>VCCPRIM_IO_2</p></entry></row><row><entry><p>4</p></entry><entry><p>Max resistance and loop inductance recommended for VCCPRIM_IO from VR to BGA are 11 mOhm and 2nH. Refer to the "Inductance Calculation Method" in technical advisory 642578 for setup to extract inductance.</p></entry><entry><p>VCCPRIM_IO_3</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_io_1_1"><title>VCCPRIM_IO_1</title><image href="FIG_vccprim_io_1_1.PNG" scalefit="yes" id="IMG_vccprim_io_1_1_PNG" /></fig><fig id="FIG_vccprim_io_2_1"><title>VCCPRIM_IO_2</title><image href="FIG_vccprim_io_2_1.PNG" scalefit="yes" id="IMG_vccprim_io_2_1_PNG" /></fig><fig id="FIG_vccprim_io_3_1"><title>VCCPRIM_IO_3</title><image href="FIG_vccprim_io_3_1.PNG" scalefit="yes" id="IMG_vccprim_io_3_1_PNG" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_C14F5E93-9CAF-43CE-BE78-FB5E42539764_F98323ED-E097-4BD7-A427-7E309278D16D_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Pair board caps with power/ground vias. Align caps along current flow path from VR to BGA</p></entry></row><row><entry><p>Use components with 6.3V voltage rating.</p></entry></row><row><entry><p>Smaller capacitors should be placed closest to the package . For example, Package -&gt; 0201 -&gt; 0402 -&gt;VR</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_C14F5E93-9CAF-43CE-BE78-FB5E42539764_F98323ED-E097-4BD7-A427-7E309278D16D_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Secondary side (Inductor)</p></entry><entry><p>0603</p></entry><entry><p>1 uH/110mO</p></entry><entry><p>1</p></entry><entry><p>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail</p></entry><entry><p>VCCPRIM_IO_4</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402</p></entry><entry><p>10 uF</p></entry><entry><p>1</p></entry><entry><p>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</p></entry><entry><p>VCCPRIM_IO_4</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_io_4_1"><title>VCCPRIM_IO_4</title><image href="FIG_vccprim_io_4_1.PNG" scalefit="yes" id="IMG_vccprim_io_4_1_PNG" /></fig></section></body></topic>