// Seed: 2174253194
module module_0;
  id_1(
      1, -1, id_2
  );
  assign module_1.id_6 = 0;
  wire id_3;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    output tri1  id_2,
    output tri0  id_3,
    output tri   id_4
);
  module_0 modCall_1 ();
  assign id_3 = id_6;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always id_2 <= 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  tri0 id_11 = -1;
  supply0 id_12 = id_7[1 :-1] == id_9;
  wire id_13;
  wire id_14 = !1;
endmodule
