--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

I:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system_top.twx system_top.ncd -o system_top.twr
system_top.pcf -ucf system_top.ucf

Design file:              system_top.ncd
Physical constraint file: system_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP 
   "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns        DATAPATHONLY; ignored during 
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY 
   FROM TIMEGRP "REFCLK" TO TIMEGRP        "clk_client_tx0" 8 ns DATAPATHONLY; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY 
   FROM TIMEGRP "clk_client_tx0" TO        TIMEGRP "REFCLK" 5 ns DATAPATHONLY; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY 
   FROM TIMEGRP "REFCLK" TO TIMEGRP        "clk_client_rx0" 8 ns DATAPATHONLY; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY 
   FROM TIMEGRP "clk_client_rx0" TO        TIMEGRP "REFCLK" 5 ns DATAPATHONLY; 
   ignored during timing analysis.
WARNING:Timing:3224 - The clock fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin 
   associated with TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VALID 3 ns BEFORE 
   COMP        "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin"; does not clock any 
   registered input components.
WARNING:Timing:3225 - Timing constraint TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns 
   VALID 3 ns BEFORE COMP        "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin"; 
   ignored during timing analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<7>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<7>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y131.AQ                   IODELAY_X0Y262.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<6>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<6>
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y130.AQ                   IODELAY_X0Y260.DATAIN                 0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<5>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y128.AQ                   IODELAY_X0Y256.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<4>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y51.AQ                    IODELAY_X0Y102.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<3>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<3>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y50.AQ                    IODELAY_X0Y100.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<2>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y31.AQ                    IODELAY_X0Y62.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<1>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.528ns.
--------------------------------------------------------------------------------
Slack:                  0.072ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<1>
Report:    0.528ns delay meets   0.600ns timing constraint by 0.072ns
From                              To                                Delay(ns)
SLICE_X0Y29.AQ                    IODELAY_X0Y58.DATAIN                  0.528  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<0>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<0>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y48.AQ                    IODELAY_X0Y96.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.SR                      0.803  
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.SR                      0.805  
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.803  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.SR                       0.838  
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.805  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.SR                       0.805  
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT3
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.274ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33 (SLICE_X6Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.100ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (1.385 - 1.474)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y96.AQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X6Y65.A1       net (fanout=32)       2.591   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<4>
    SLICE_X6Y65.A        Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_121
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/rd_data_rise1
    SLICE_X6Y76.BX       net (fanout=2)        0.976   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<33>
    SLICE_X6Y76.CLK      Tdick                -0.011   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r<35>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (0.533ns logic, 3.567ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_45 (SLICE_X4Y105.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.010ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (1.442 - 1.474)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y96.BQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X9Y114.D1      net (fanout=32)       2.379   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<5>
    SLICE_X9Y114.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<119>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/rd_data_rise1
    SLICE_X4Y105.BX      net (fanout=2)        1.105   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<45>
    SLICE_X4Y105.CLK     Tdick                -0.018   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r<47>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_45
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (0.526ns logic, 3.484ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_20 (SLICE_X4Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[2].u_ff_rd_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.947ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (1.462 - 1.458)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[2].u_ff_rd_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y73.CQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[2].u_ff_rd_data_sel
    SLICE_X5Y43.B1       net (fanout=32)       2.520   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<2>
    SLICE_X5Y43.B        Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/dm_ce_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/rd_data_fall1
    SLICE_X4Y56.AX       net (fanout=2)        0.895   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<84>
    SLICE_X4Y56.CLK      Tdick                -0.012   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r<23>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_20
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (0.532ns logic, 3.415ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_26 (SLICE_X4Y68.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.002ns (0.132 - 0.134)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y73.DQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X5Y73.C4       net (fanout=32)       0.477   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
    SLICE_X5Y73.C        Tilo                  0.087   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/rd_data_rise1
    SLICE_X4Y68.CX       net (fanout=2)        0.470   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<26>
    SLICE_X4Y68.CLK      Tckdi       (-Th)     0.230   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r<27>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_26
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.271ns logic, 0.947ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_30 (SLICE_X4Y60.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.296ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.029ns (0.163 - 0.134)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y73.DQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X4Y60.C4       net (fanout=32)       1.099   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
    SLICE_X4Y60.CLK      Tah         (-Th)     0.217   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r<31>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[30].u_iob_dq/rd_data_fall1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_30
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.197ns logic, 1.099ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_43 (SLICE_X3Y104.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.565ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.187ns (1.558 - 1.371)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y96.BQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X4Y106.D6      net (fanout=32)       0.861   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<5>
    SLICE_X4Y106.D       Tilo                  0.087   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<107>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X3Y104.DX      net (fanout=2)        0.422   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<107>
    SLICE_X3Y104.CLK     Tckdi       (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r<43>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (0.282ns logic, 1.283ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.746ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (SLICE_X5Y95.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 1)
  Clock Path Skew:      -0.243ns (3.458 - 3.701)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y96.DQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X3Y109.B2      net (fanout=26)       1.697   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X3Y109.B       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X5Y95.BX       net (fanout=3)        1.063   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X5Y95.CLK      Tdick                -0.006   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.538ns logic, 2.760ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (SLICE_X6Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 1)
  Clock Path Skew:      -0.228ns (3.473 - 3.701)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y96.DQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X6Y92.C4       net (fanout=26)       1.193   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X6Y92.C        Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2<59>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X6Y86.SR       net (fanout=4)        0.513   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X6Y86.CLK      Tsrck                 0.550   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (1.094ns logic, 1.706ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270 (SLICE_X8Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.656ns (Levels of Logic = 1)
  Clock Path Skew:      -0.272ns (3.429 - 3.701)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y96.DQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X6Y92.C4       net (fanout=26)       1.193   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X6Y92.C        Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2<59>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X8Y85.AX       net (fanout=4)        0.928   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X8Y85.CLK      Tdick                -0.009   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
    -------------------------------------------------  ---------------------------
    Total                                      2.656ns (0.535ns logic, 2.121ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270 (SLICE_X5Y88.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.263ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.258ns (3.700 - 3.442)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 falling at -1.250ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y96.DQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X5Y88.BX       net (fanout=26)       1.075   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X5Y88.CLK      Tckdi       (-Th)     0.226   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (0.188ns logic, 1.075ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (SLICE_X2Y92.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.987ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.293ns (3.735 - 3.442)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 falling at -1.250ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y96.DQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X6Y92.C4       net (fanout=26)       1.098   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X6Y92.C        Tilo                  0.087   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2<59>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X2Y92.BX       net (fanout=4)        0.614   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X2Y92.CLK      Tckdi       (-Th)     0.226   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1
    -------------------------------------------------  ---------------------------
    Total                                      1.987ns (0.275ns logic, 1.712ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270 (SLICE_X8Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.220ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.245ns (3.687 - 3.442)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 falling at -1.250ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y96.DQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X6Y92.C4       net (fanout=26)       1.098   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X6Y92.C        Tilo                  0.087   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2<59>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X8Y85.AX       net (fanout=4)        0.853   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X8Y85.CLK      Tckdi       (-Th)     0.232   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
    -------------------------------------------------  ---------------------------
    Total                                      2.220ns (0.269ns logic, 1.951ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         1.9 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.682ns.
 Maximum delay is   1.865ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y248.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.879ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.272 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y248.CE1    net (fanout=8)        0.781   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y248.CLK    Tice1ck               0.581   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (1.098ns logic, 0.781ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.855ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.272 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y248.CE1    net (fanout=8)        0.781   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y248.CLKB   Tice1ck               0.557   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.855ns (1.074ns logic, 0.781ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y241.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y241.CE1    net (fanout=8)        0.807   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y241.CLK    Tice1ck               0.581   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (1.098ns logic, 0.807ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y241.CE1    net (fanout=8)        0.807   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y241.CLKB   Tice1ck               0.557   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.074ns logic, 0.807ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y240.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y240.CE1    net (fanout=8)        0.807   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y240.CLK    Tice1ck               0.581   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (1.098ns logic, 0.807ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y240.CE1    net (fanout=8)        0.807   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y240.CLKB   Tice1ck               0.557   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.074ns logic, 0.807ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         1.9 ns;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y267.CLKB   Tickce1     (-Th)    -0.261   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y267.CLK    Tickce1     (-Th)    -0.287   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y266.CLKB   Tickce1     (-Th)    -0.261   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y266.CLK    Tickce1     (-Th)    -0.287   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.078ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.341   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y109.CLKB   Tickce1     (-Th)    -0.261   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.078ns (0.737ns logic, 0.341ns route)
                                                       (68.4% logic, 31.6% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.104ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.341   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y109.CLK    Tickce1     (-Th)    -0.287   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.763ns logic, 0.341ns route)
                                                       (69.1% logic, 30.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_delayctrl_clk_200 = PERIOD TIMEGRP "delayctrl_clk_200" 5 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.550ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_delayctrl_clk_200 = PERIOD TIMEGRP "delayctrl_clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y234.REV
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ethernet_gtx_clk_125 = PERIOD TIMEGRP 
"ethernet_gtx_clk_125" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ethernet_gtx_clk_125 = PERIOD TIMEGRP "ethernet_gtx_clk_125" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin_OBUF/SR
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr/SR
  Location pin: OLOGIC_X1Y211.SR
  Clock network: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin_OBUF/SR
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_EN/SR
  Location pin: OLOGIC_X2Y48.SR
  Clock network: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin_OBUF/SR
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_ER/SR
  Location pin: OLOGIC_X2Y49.SR
  Clock network: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gmii_client_clk_tx0 = PERIOD TIMEGRP 
"gmii_client_clk_tx0" 7.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gmii_client_clk_tx0 = PERIOD TIMEGRP "gmii_client_clk_tx0" 7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.100ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin_OBUF/SR
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr/SR
  Location pin: OLOGIC_X1Y211.SR
  Clock network: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst
--------------------------------------------------------------------------------
Slack: 5.100ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin_OBUF/SR
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_EN/SR
  Location pin: OLOGIC_X2Y48.SR
  Clock network: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst
--------------------------------------------------------------------------------
Slack: 5.100ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin_OBUF/SR
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_ER/SR
  Location pin: OLOGIC_X2Y49.SR
  Clock network: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gmii_client_clk_rx0 = PERIOD TIMEGRP 
"gmii_client_clk_rx0" 7.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gmii_client_clk_rx0 = PERIOD TIMEGRP "gmii_client_clk_rx0" 7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: system_i/Hard_Ethernet_MAC/RxClientClk_0
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/REGCLKAL
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/REGCLKAL
  Location pin: RAMB36_X3Y9.REGCLKARDRCLKL
  Clock network: system_i/Hard_Ethernet_MAC/RxClientClk_0
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: system_i/Hard_Ethernet_MAC/RxClientClk_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gmii_phy_clk_tx0 = PERIOD TIMEGRP "gmii_phy_clk_tx0" 7.5 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gmii_clk_phy_rx0 = PERIOD TIMEGRP "gmii_clk_phy_rx0" 7.5 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2538 paths analyzed, 1109 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.337ns.
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC_2 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      7.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.597 - 1.515)
  Source Clock:         system_i/Hard_Ethernet_MAC/RxClientClk_0 rising at 0.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/RxClientClk_0 rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC_2 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y196.Q1         Tickq                 0.517   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC<2>
                                                           system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC_2
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        6.617   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC<2>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
                                                           system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.384ns (0.767ns logic, 6.617ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_ER_TO_MAC (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      7.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (1.597 - 1.505)
  Source Clock:         system_i/Hard_Ethernet_MAC/RxClientClk_0 rising at 0.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/RxClientClk_0 rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_ER_TO_MAC to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y186.Q1         Tickq                 0.517   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_ER_TO_MAC
                                                           system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXER  net (fanout=1)        6.537   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_ERROR         0.250   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
                                                           system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.304ns (0.767ns logic, 6.537ns route)
                                                           (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC_6 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      6.758ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.597 - 1.511)
  Source Clock:         system_i/Hard_Ethernet_MAC/RxClientClk_0 rising at 0.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/RxClientClk_0 rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC_6 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y192.Q1         Tickq                 0.517   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC<6>
                                                           system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMAC0RXD6  net (fanout=1)        5.991   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
                                                           system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.758ns (0.767ns logic, 5.991ns route)
                                                           (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gmii_clk_phy_rx0 = PERIOD TIMEGRP "gmii_clk_phy_rx0" 7.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d2 (SLICE_X105Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d1 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.148 - 0.135)
  Source Clock:         system_i/Hard_Ethernet_MAC/RxClientClk_0 rising at 7.500ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/RxClientClk_0 rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d1 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y65.AQ     Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d1
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d1
    SLICE_X105Y64.AX     net (fanout=2)        0.281   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d1
    SLICE_X105Y64.CLK    Tckdi       (-Th)     0.229   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d5
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.185ns logic, 0.281ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d2_0 (SLICE_X100Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_0 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.149 - 0.142)
  Source Clock:         system_i/Hard_Ethernet_MAC/RxClientClk_0 rising at 7.500ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/RxClientClk_0 rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_0 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y44.AQ     Tcko                  0.433   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_0
    SLICE_X100Y45.AX     net (fanout=1)        0.270   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1<0>
    SLICE_X100Y45.CLK    Tckdi       (-Th)     0.236   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d2<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.197ns logic, 0.270ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_25 (SLICE_X94Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_16 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.693 - 0.628)
  Source Clock:         system_i/Hard_Ethernet_MAC/RxClientClk_0 rising at 7.500ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/RxClientClk_0 rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_16 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y56.BQ      Tcko                  0.433   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked<17>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_16
    SLICE_X94Y56.A6      net (fanout=4)        0.290   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked<16>
    SLICE_X94Y56.CLK     Tah         (-Th)     0.197   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked<26>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_25_mux00001
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkRxDataPacked_25
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.236ns logic, 0.290ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gmii_clk_phy_rx0 = PERIOD TIMEGRP "gmii_clk_phy_rx0" 7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: system_i/Hard_Ethernet_MAC/RxClientClk_0
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/REGCLKAL
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/REGCLKAL
  Location pin: RAMB36_X3Y9.REGCLKARDRCLKL
  Clock network: system_i/Hard_Ethernet_MAC/RxClientClk_0
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/V5_AND_EARLIER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKAL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: system_i/Hard_Ethernet_MAC/RxClientClk_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mii_tx_clk0 = PERIOD TIMEGRP "clk_mii_tx_clk0" 40 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mii_tx_clk0 = PERIOD TIMEGRP "clk_mii_tx_clk0" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin_OBUF/SR
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr/SR
  Location pin: OLOGIC_X1Y211.SR
  Clock network: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin_OBUF/SR
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_EN/SR
  Location pin: OLOGIC_X2Y48.SR
  Clock network: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin_OBUF/SR
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_ER/SR
  Location pin: OLOGIC_X2Y49.SR
  Clock network: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP "PLBCLK" TO TIMEGRP 
"clk_phy_tx0" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RXPHY0_2_PLB = MAXDELAY FROM TIMEGRP "phy_clk_rx0" TO 
TIMEGRP "PLBCLK" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "LLCLK0" 
TO TIMEGRP         "clk_client_rx0" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.131ns.
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain (SLICE_X98Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising
  Destination Clock:    system_i/Hard_Ethernet_MAC/RxClientClk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y57.AQ     Tcko                  0.450   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected
    SLICE_X101Y57.A6     net (fanout=1)        0.274   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected
    SLICE_X101Y57.A      Tilo                  0.094   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/RxClClkMemFullInt
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected_inv1_INV_0
    SLICE_X98Y57.SR      net (fanout=1)        0.768   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected_inv
    SLICE_X98Y57.CLK     Tsrck                 0.545   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (1.089ns logic, 1.042ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_2 (SLICE_X100Y44.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_2 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.549ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising
  Destination Clock:    system_i/Hard_Ethernet_MAC/RxClientClk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_2 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y41.CQ      Tcko                  0.450   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_2
    SLICE_X100Y44.CX     net (fanout=1)        1.104   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray<2>
    SLICE_X100Y44.CLK    Tdick                -0.005   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.445ns logic, 1.104ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_3 (SLICE_X100Y44.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_3 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising
  Destination Clock:    system_i/Hard_Ethernet_MAC/RxClientClk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_3 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y41.DQ      Tcko                  0.450   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_3
    SLICE_X100Y44.DX     net (fanout=1)        1.076   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray<3>
    SLICE_X100Y44.CLK    Tdick                -0.005   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.445ns logic, 1.076ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "LLCLK0" TO TIMEGRP         "clk_client_rx0" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_9 (SLICE_X98Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_9 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising
  Destination Clock:    system_i/Hard_Ethernet_MAC/RxClientClk_0 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_9 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y44.BQ      Tcko                  0.433   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray<9>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_9
    SLICE_X98Y44.BX      net (fanout=1)        0.312   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray<9>
    SLICE_X98Y44.CLK     Tckdi       (-Th)     0.231   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1<9>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.202ns logic, 0.312ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_8 (SLICE_X98Y44.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_8 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising
  Destination Clock:    system_i/Hard_Ethernet_MAC/RxClientClk_0 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_8 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y44.AQ      Tcko                  0.433   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray<9>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_8
    SLICE_X98Y44.AX      net (fanout=1)        0.314   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray<8>
    SLICE_X98Y44.CLK     Tckdi       (-Th)     0.229   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1<9>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.204ns logic, 0.314ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_4 (SLICE_X99Y44.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_4 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising
  Destination Clock:    system_i/Hard_Ethernet_MAC/RxClientClk_0 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_4 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y43.AQ      Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray<7>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray_4
    SLICE_X99Y44.AX      net (fanout=1)        0.417   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLlClkLastProcessedGray<4>
    SLICE_X99Y44.CLK     Tckdi       (-Th)     0.229   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1<7>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkLastProcessedGray_d1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.185ns logic, 0.417ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "LLCLK0" 
TO TIMEGRP         "clk_client_tx0" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.664ns.
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.CLIENTEMAC0PAUSEVAL12), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_19 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      2.664ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 30.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_19 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    Location                          Delay type         Delay(ns)  Physical Resource
                                                                    Logical Resource(s)
    --------------------------------------------------------------  -------------------
    SLICE_X105Y87.DQ                  Tcko                  0.450   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data<19>
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_19
    TEMAC_X0Y0.CLIENTEMAC0PAUSEVAL12  net (fanout=2)        1.964   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data<19>
    TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN Tmacdck_PAUSE         0.250   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    --------------------------------------------------------------  ---------------------------
    Total                                                   2.664ns (0.700ns logic, 1.964ns route)
                                                                    (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.CLIENTEMAC0PAUSEVAL7), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_24 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      2.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 30.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_24 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    Location                          Delay type         Delay(ns)  Physical Resource
                                                                    Logical Resource(s)
    --------------------------------------------------------------  -------------------
    SLICE_X102Y82.AQ                  Tcko                  0.450   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data<27>
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_24
    TEMAC_X0Y0.CLIENTEMAC0PAUSEVAL7   net (fanout=2)        1.912   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data<24>
    TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN Tmacdck_PAUSE         0.250   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    --------------------------------------------------------------  ---------------------------
    Total                                                   2.612ns (0.700ns logic, 1.912ns route)
                                                                    (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.CLIENTEMAC0PAUSEVAL10), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_21 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      2.601ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 30.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_21 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    Location                          Delay type         Delay(ns)  Physical Resource
                                                                    Logical Resource(s)
    --------------------------------------------------------------  -------------------
    SLICE_X101Y85.BQ                  Tcko                  0.450   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data<23>
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data_21
    TEMAC_X0Y0.CLIENTEMAC0PAUSEVAL10  net (fanout=2)        1.901   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_REGISTERS/TP0_I/reg_data<21>
    TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN Tmacdck_PAUSE         0.250   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    --------------------------------------------------------------  ---------------------------
    Total                                                   2.601ns (0.700ns logic, 1.901ns route)
                                                                    (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "LLCLK0" TO TIMEGRP         "clk_client_tx0" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X75Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 30.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 24.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_1 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y59.BQ      Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_1
    SLICE_X75Y59.BX      net (fanout=1)        0.284   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>
    SLICE_X75Y59.CLK     Tckdi       (-Th)     0.231   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.183ns logic, 0.284ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X75Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 30.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 24.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_0 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y59.AQ      Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_0
    SLICE_X75Y59.AX      net (fanout=1)        0.283   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>
    SLICE_X75Y59.CLK     Tckdi       (-Th)     0.229   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.185ns logic, 0.283ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X75Y59.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 30.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 24.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_2 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y59.CQ      Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_2
    SLICE_X75Y59.CX      net (fanout=1)        0.282   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>
    SLICE_X75Y59.CLK     Tckdi       (-Th)     0.218   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.196ns logic, 0.282ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FROM TIMEGRP 
"clk_client_rx0" TO         TIMEGRP "LLCLK0" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.466ns.
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected (SLICE_X103Y57.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/RxClientClk_0 rising
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y57.AQ      Tcko                  0.450   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain
    SLICE_X103Y57.CE     net (fanout=81)       0.787   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rstRxDomain
    SLICE_X103Y57.CLK    Tceck                 0.229   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/llTemacRstDetected
    -------------------------------------------------  ---------------------------
    Total                                      1.466ns (0.679ns logic, 0.787ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1 (SLICE_X102Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/RxClientClk_0 rising
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y64.DQ     Tcko                  0.450   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6
    SLICE_X102Y69.AX     net (fanout=1)        0.637   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6
    SLICE_X102Y69.CLK    Tdick                -0.008   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.442ns logic, 0.637ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1 (SLICE_X103Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/RxClientClk_0 rising
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y61.BQ     Tcko                  0.450   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6
    SLICE_X103Y66.AX     net (fanout=1)        0.499   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6
    SLICE_X103Y66.CLK    Tdick                -0.008   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.442ns logic, 0.499ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FROM TIMEGRP "clk_client_rx0" TO         TIMEGRP "LLCLK0" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxPcktRej_d1 (SLICE_X104Y67.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d6 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxPcktRej_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/RxClientClk_0 rising
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d6 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxPcktRej_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y64.AQ     Tcko                  0.433   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d6
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d6
    SLICE_X104Y67.DX     net (fanout=1)        0.422   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxPcktRej_d6
    SLICE_X104Y67.CLK    Tckdi       (-Th)     0.230   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxPcktRej_d1
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxPcktRej_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.203ns logic, 0.422ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1 (SLICE_X103Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.644ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/RxClientClk_0 rising
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y61.BQ     Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6
    SLICE_X103Y66.AX     net (fanout=1)        0.459   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkPcktOvrRun_d6
    SLICE_X103Y66.CLK    Tckdi       (-Th)     0.229   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkPcktOvrRun_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.185ns logic, 0.459ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1 (SLICE_X102Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/RxClientClk_0 rising
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y64.DQ     Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6
    SLICE_X102Y69.AX     net (fanout=1)        0.586   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxClClkRxCmplt_d6
    SLICE_X102Y69.CLK    Tckdi       (-Th)     0.229   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/rxLlClkRxCmplt_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.185ns logic, 0.586ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FROM TIMEGRP 
"clk_client_tx0" TO         TIMEGRP "LLCLK0" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.564ns.
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1 (SLICE_X84Y65.AI), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y12.DOBDOU10Trcko_DO              2.180   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    SLICE_X85Y70.D5      net (fanout=6)        1.382   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/low_byte_vld
    SLICE_X85Y70.D       Tilo                  0.094   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD_temac
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/ClientEmacTxdVld1
    SLICE_X84Y65.AI      net (fanout=2)        0.573   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD_temac
    SLICE_X84Y65.CLK     Tds                   0.335   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/ClientEmacTxdVld_d1
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (2.609ns logic, 1.955ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y12.DOBDOU11Trcko_DO              2.180   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    SLICE_X85Y70.D6      net (fanout=5)        1.293   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/high_byte_vld
    SLICE_X85Y70.D       Tilo                  0.094   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD_temac
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/ClientEmacTxdVld1
    SLICE_X84Y65.AI      net (fanout=2)        0.573   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD_temac
    SLICE_X84Y65.CLK     Tds                   0.335   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/ClientEmacTxdVld_d1
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (2.609ns logic, 1.866ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.252ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y69.AQ      Tcko                  0.450   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
    SLICE_X85Y70.D2      net (fanout=9)        0.800   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
    SLICE_X85Y70.D       Tilo                  0.094   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD_temac
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/ClientEmacTxdVld1
    SLICE_X84Y65.AI      net (fanout=2)        0.573   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD_temac
    SLICE_X84Y65.CLK     Tds                   0.335   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/ClientEmacTxdVld_d1
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/Mshreg_ClientEmacTxdVld_d1
    -------------------------------------------------  ---------------------------
    Total                                      2.252ns (0.879ns logic, 1.373ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3 (SLICE_X71Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/fifo_empty_reg (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.563ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/fifo_empty_reg to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y62.AQ      Tcko                  0.450   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/fifo_empty_reg
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/fifo_empty_reg
    SLICE_X71Y58.B4      net (fanout=1)        0.769   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/fifo_empty_reg
    SLICE_X71Y58.B       Tilo                  0.094   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3-In68
    SLICE_X71Y58.A5      net (fanout=1)        0.224   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3-In68
    SLICE_X71Y58.CLK     Tas                   0.026   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3-In1301
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (0.570ns logic, 0.993ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/llTemacRstDetected (SLICE_X82Y65.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/rstTxDomain (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/llTemacRstDetected (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/rstTxDomain to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/llTemacRstDetected
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y66.AQ      Tcko                  0.450   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/rstTxDomain
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/rstTxDomain
    SLICE_X82Y65.CE      net (fanout=7)        0.511   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/rstTxDomain
    SLICE_X82Y65.CLK     Tceck                 0.229   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/llTemacRstDetected
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/llTemacRstDetected
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (0.679ns logic, 0.511ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FROM TIMEGRP "clk_client_tx0" TO         TIMEGRP "LLCLK0" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X78Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 16.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y60.BQ      Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_1
    SLICE_X78Y58.BX      net (fanout=1)        0.443   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>
    SLICE_X78Y58.CLK     Tckdi       (-Th)     0.231   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.183ns logic, 0.443ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X78Y58.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 16.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_2 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y60.CQ      Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_2
    SLICE_X78Y58.CX      net (fanout=1)        0.432   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc<2>
    SLICE_X78Y58.CLK     Tckdi       (-Th)     0.218   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.196ns logic, 0.432ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X78Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.649ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 16.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y60.AQ      Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0
    SLICE_X78Y58.AX      net (fanout=1)        0.464   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>
    SLICE_X78Y58.CLK     Tckdi       (-Th)     0.229   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.185ns logic, 0.464ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_REF_CLK_2_PLB_CLIENT_CLK = MAXDELAY FROM TIMEGRP "REFCLK" 
TO TIMEGRP         "PLBCLK" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1728 paths analyzed, 1289 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.698ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt (SLICE_X54Y63.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_6 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.698ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_6 to system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.CQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_6
    SLICE_X27Y53.D1      net (fanout=14)       1.199   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr<6>
    SLICE_X27Y53.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_39
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7108
    SLICE_X31Y53.D3      net (fanout=1)        0.987   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7108
    SLICE_X31Y53.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/NPI_WrFIFO_Empty<2>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7124
    SLICE_X48Y61.B4      net (fanout=4)        1.714   system_i/DDR2_SDRAM/DDR2_SDRAM/NPI_WrFIFO_Empty<2>
    SLICE_X48Y61.B       Tilo                  0.094   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/llinkTemac0_Data_i<15>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt_or00001
    SLICE_X54Y63.SR      net (fanout=1)        0.519   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt_or0000
    SLICE_X54Y63.CLK     Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt
    -------------------------------------------------  ---------------------------
    Total                                      5.698ns (1.279ns logic, 4.419ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_7 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.655ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_7 to system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.DQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_7
    SLICE_X27Y53.D2      net (fanout=13)       1.156   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr<7>
    SLICE_X27Y53.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_39
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7108
    SLICE_X31Y53.D3      net (fanout=1)        0.987   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7108
    SLICE_X31Y53.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/NPI_WrFIFO_Empty<2>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7124
    SLICE_X48Y61.B4      net (fanout=4)        1.714   system_i/DDR2_SDRAM/DDR2_SDRAM/NPI_WrFIFO_Empty<2>
    SLICE_X48Y61.B       Tilo                  0.094   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/llinkTemac0_Data_i<15>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt_or00001
    SLICE_X54Y63.SR      net (fanout=1)        0.519   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt_or0000
    SLICE_X54Y63.CLK     Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt
    -------------------------------------------------  ---------------------------
    Total                                      5.655ns (1.279ns logic, 4.376ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_8 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.519ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_8 to system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.AQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr<9>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_8
    SLICE_X27Y53.D3      net (fanout=12)       0.999   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr<8>
    SLICE_X27Y53.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_39
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7108
    SLICE_X31Y53.D3      net (fanout=1)        0.987   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7108
    SLICE_X31Y53.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/NPI_WrFIFO_Empty<2>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/Empty7124
    SLICE_X48Y61.B4      net (fanout=4)        1.714   system_i/DDR2_SDRAM/DDR2_SDRAM/NPI_WrFIFO_Empty<2>
    SLICE_X48Y61.B       Tilo                  0.094   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/llinkTemac0_Data_i<15>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt_or00001
    SLICE_X54Y63.SR      net (fanout=1)        0.519   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt_or0000
    SLICE_X54Y63.CLK     Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/INTR_REG_I/incr_tx_coalesce_cnt
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (1.300ns logic, 4.219ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7 (SLICE_X2Y128.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y86.AQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X4Y121.A1      net (fanout=214)      3.773   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X4Y121.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<63>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001
    SLICE_X2Y128.SR      net (fanout=2)        0.780   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000
    SLICE_X2Y128.CLK     Tsrck                 0.545   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7
    -------------------------------------------------  ---------------------------
    Total                                      5.663ns (1.110ns logic, 4.553ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1 (SLICE_X35Y67.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2_2 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.655ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2_2 to system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2<2>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2_2
    SLICE_X31Y63.A1      net (fanout=10)       1.934   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2<2>
    SLICE_X31Y63.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/TX_AddrAck
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrAck_i1
    SLICE_X28Y64.A2      net (fanout=10)       0.976   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrAck_i
    SLICE_X28Y64.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/popcount_not0001
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/SDMA_cl8r_start_and0000
    SLICE_X34Y67.D2      net (fanout=8)        1.036   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/SDMA_cl8r_start
    SLICE_X34Y67.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or00001
    SLICE_X35Y67.SR      net (fanout=1)        0.430   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or0000
    SLICE_X35Y67.CLK     Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1
    -------------------------------------------------  ---------------------------
    Total                                      5.655ns (1.279ns logic, 4.376ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2_2 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.136ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2_2 to system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2<2>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2_2
    SLICE_X31Y63.A1      net (fanout=10)       1.934   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2<2>
    SLICE_X31Y63.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/TX_AddrAck
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrAck_i1
    SLICE_X29Y63.B5      net (fanout=10)       0.466   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrAck_i
    SLICE_X29Y63.B       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/RX_PORT_CNTRL_I/RX_Addr_Busy
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/SDMA_b16r_start_and0000
    SLICE_X34Y67.D5      net (fanout=4)        1.027   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/SDMA_b16r_start
    SLICE_X34Y67.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or00001
    SLICE_X35Y67.SR      net (fanout=1)        0.430   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or0000
    SLICE_X35Y67.CLK     Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (1.279ns logic, 3.857ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrReq (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.751ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrReq to system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.DQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrReq
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrReq
    SLICE_X31Y63.A3      net (fanout=10)       1.009   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrReq
    SLICE_X31Y63.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/TX_AddrAck
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrAck_i1
    SLICE_X28Y64.A2      net (fanout=10)       0.976   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/PI_AddrAck_i
    SLICE_X28Y64.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/popcount_not0001
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/SDMA_cl8r_start_and0000
    SLICE_X34Y67.D2      net (fanout=8)        1.036   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/SDMA_cl8r_start
    SLICE_X34Y67.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or00001
    SLICE_X35Y67.SR      net (fanout=1)        0.430   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_or0000
    SLICE_X35Y67.CLK     Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (1.300ns logic, 3.451ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_REF_CLK_2_PLB_CLIENT_CLK = MAXDELAY FROM TIMEGRP "REFCLK" TO TIMEGRP         "PLBCLK" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_8 (SLICE_X35Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_8 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_8 to system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y76.AQ      Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_8
    SLICE_X35Y76.AX      net (fanout=5)        0.302   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData<8>
    SLICE_X35Y76.CLK     Tckdi       (-Th)     0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.204ns logic, 0.302ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_10 (SLICE_X35Y76.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_10 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_10 to system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y76.CQ      Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_10
    SLICE_X35Y76.CX      net (fanout=5)        0.308   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData<10>
    SLICE_X35Y76.CLK     Tckdi       (-Th)     0.218   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.215ns logic, 0.308ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_9 (SLICE_X35Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_9 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_9 to system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y76.BQ      Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData_9
    SLICE_X35Y76.BX      net (fanout=5)        0.326   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopData<9>
    SLICE_X35Y76.CLK     Tckdi       (-Th)     0.231   system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/PI_RdFIFO_Data_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.202ns logic, 0.326ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FROM TIMEGRP "PLBCLK" 
TO TIMEGRP         "REFCLK" 5 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3577 paths analyzed, 1593 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.993ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAMB36_X0Y9.WEBL0), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.993ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X18Y96.DQ        Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X19Y49.A6        net (fanout=26)       2.803   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X19Y49.A         Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    RAMB36_X0Y9.WEBL0      net (fanout=35)       1.022   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    RAMB36_X0Y9.CLKBWRCLKL Trcck_WEB             0.624   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    ---------------------------------------------------  ---------------------------
    Total                                        4.993ns (1.168ns logic, 3.825ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAMB36_X0Y9.WEBL1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.993ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X18Y96.DQ        Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X19Y49.A6        net (fanout=26)       2.803   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X19Y49.A         Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    RAMB36_X0Y9.WEBL1      net (fanout=35)       1.022   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    RAMB36_X0Y9.CLKBWRCLKL Trcck_WEB             0.624   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    ---------------------------------------------------  ---------------------------
    Total                                        4.993ns (1.168ns logic, 3.825ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAMB36_X0Y9.WEBL2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.993ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X18Y96.DQ        Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X19Y49.A6        net (fanout=26)       2.803   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X19Y49.A         Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    RAMB36_X0Y9.WEBL2      net (fanout=35)       1.022   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    RAMB36_X0Y9.CLKBWRCLKL Trcck_WEB             0.624   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    ---------------------------------------------------  ---------------------------
    Total                                        4.993ns (1.168ns logic, 3.825ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FROM TIMEGRP "PLBCLK" TO TIMEGRP         "REFCLK" 5 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_48 (SLICE_X44Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_16 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_16 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y96.AQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_19
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_16
    SLICE_X44Y96.BX      net (fanout=1)        0.146   system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_16
    SLICE_X44Y96.CLK     Tckdi       (-Th)     0.242   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg<50>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_48
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.172ns logic, 0.146ns route)
                                                       (54.1% logic, 45.9% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_9 (SLICE_X28Y91.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_9 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_9 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y91.AQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<12>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_9
    SLICE_X28Y91.BX      net (fanout=2)        0.154   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<9>
    SLICE_X28Y91.CLK     Tckdi       (-Th)     0.242   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (0.172ns logic, 0.154ns route)
                                                       (52.8% logic, 47.2% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_50 (SLICE_X44Y96.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_18 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_18 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y96.CQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_19
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_18
    SLICE_X44Y96.DX      net (fanout=1)        0.146   system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/DXCL.addr_reg/memory_0_18
    SLICE_X44Y96.CLK     Tckdi       (-Th)     0.230   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg<50>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_50
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.184ns logic, 0.146ns route)
                                                       (55.8% logic, 44.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" 
TO TIMEGRP         "clk_client_tx0" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP 
"clk_client_tx0" TO         TIMEGRP "REFCLK" 5 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" 
TO TIMEGRP         "clk_client_rx0" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP 
"clk_client_rx0" TO         TIMEGRP "REFCLK" 5 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"         
TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6679693 paths analyzed, 41426 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.838ns.
--------------------------------------------------------------------------------

Paths for end point system_i/lmb_bram/lmb_bram/ramb36_6 (RAMB36_X2Y20.ADDRAU8), 585 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle (FF)
  Destination:          system_i/lmb_bram/lmb_bram/ramb36_6 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.774ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (1.411 - 1.390)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle to system_i/lmb_bram/lmb_bram/ramb36_6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y119.CQ        Tcko                  0.450   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle
    SLICE_X50Y121.A1        net (fanout=3)        1.467   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle
    SLICE_X50Y121.A         Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_fsl_request_hold
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000021
    SLICE_X56Y121.D4        net (fanout=2)        0.844   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000021
    SLICE_X56Y121.DMUX      Topdd                 0.612   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X81Y122.D6        net (fanout=204)      1.119   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X81Y122.D         Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1<2>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i_0_and0000
    SLICE_X81Y122.B5        net (fanout=2)        0.371   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel
    SLICE_X81Y122.BMUX      Topbb                 0.613   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1<2>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel_rt
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    SLICE_X91Y113.C1        net (fanout=111)      1.692   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I/O
    SLICE_X91Y113.C         Tilo                  0.094   system_i/ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/IB_Addr_LMB_MMU<22>1
    RAMB36_X2Y20.ADDRAU8    net (fanout=32)       1.977   system_i/ilmb_LMB_ABus<22>
    RAMB36_X2Y20.CLKARDCLKU Trcck_ADDRA           0.347   system_i/lmb_bram/lmb_bram/ramb36_6
                                                          system_i/lmb_bram/lmb_bram/ramb36_6
    ----------------------------------------------------  ---------------------------
    Total                                         9.774ns (2.304ns logic, 7.470ns route)
                                                          (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2 (FF)
  Destination:          system_i/lmb_bram/lmb_bram/ramb36_6 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.670ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (1.411 - 1.421)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2 to system_i/lmb_bram/lmb_bram/ramb36_6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y132.CQ        Tcko                  0.450   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2
    SLICE_X61Y125.B6        net (fanout=49)       0.847   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2
    SLICE_X61Y125.B         Tilo                  0.094   system_i/microblaze_0/N900
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/wic_write_safe_and00001_SW0
    SLICE_X57Y125.B4        net (fanout=1)        0.681   system_i/microblaze_0/N900
    SLICE_X57Y125.B         Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_lwx_instr_s
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000026
    SLICE_X56Y121.D5        net (fanout=2)        0.585   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000026
    SLICE_X56Y121.DMUX      Topdd                 0.612   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X81Y122.D6        net (fanout=204)      1.119   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X81Y122.D         Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1<2>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i_0_and0000
    SLICE_X81Y122.B5        net (fanout=2)        0.371   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel
    SLICE_X81Y122.BMUX      Topbb                 0.613   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1<2>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel_rt
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    SLICE_X91Y113.C1        net (fanout=111)      1.692   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I/O
    SLICE_X91Y113.C         Tilo                  0.094   system_i/ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/IB_Addr_LMB_MMU<22>1
    RAMB36_X2Y20.ADDRAU8    net (fanout=32)       1.977   system_i/ilmb_LMB_ABus<22>
    RAMB36_X2Y20.CLKARDCLKU Trcck_ADDRA           0.347   system_i/lmb_bram/lmb_bram/ramb36_6
                                                          system_i/lmb_bram/lmb_bram/ramb36_6
    ----------------------------------------------------  ---------------------------
    Total                                         9.670ns (2.398ns logic, 7.272ns route)
                                                          (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I (FF)
  Destination:          system_i/lmb_bram/lmb_bram/ramb36_6 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.629ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (1.411 - 1.395)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I to system_i/lmb_bram/lmb_bram/ramb36_6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X49Y124.BQ        Tcko                  0.450   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR<19>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I
    SLICE_X55Y121.D1        net (fanout=100)      1.165   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR<18>
    SLICE_X55Y121.D         Tilo                  0.094   system_i/mb_plb_M_ABus<19>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Instr_Exc_Occurred_0_or00001
    SLICE_X56Y121.B1        net (fanout=2)        0.902   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Instr_Exc_Occurred
    SLICE_X56Y121.DMUX      Topbd                 0.711   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump31
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X81Y122.D6        net (fanout=204)      1.119   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X81Y122.D         Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1<2>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i_0_and0000
    SLICE_X81Y122.B5        net (fanout=2)        0.371   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel
    SLICE_X81Y122.BMUX      Topbb                 0.613   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1<2>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel_rt
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    SLICE_X91Y113.C1        net (fanout=111)      1.692   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I/O
    SLICE_X91Y113.C         Tilo                  0.094   system_i/ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/IB_Addr_LMB_MMU<22>1
    RAMB36_X2Y20.ADDRAU8    net (fanout=32)       1.977   system_i/ilmb_LMB_ABus<22>
    RAMB36_X2Y20.CLKARDCLKU Trcck_ADDRA           0.347   system_i/lmb_bram/lmb_bram/ramb36_6
                                                          system_i/lmb_bram/lmb_bram/ramb36_6
    ----------------------------------------------------  ---------------------------
    Total                                         9.629ns (2.403ns logic, 7.226ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/lmb_bram/lmb_bram/ramb36_6 (RAMB36_X2Y20.ADDRAL8), 585 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle (FF)
  Destination:          system_i/lmb_bram/lmb_bram/ramb36_6 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.774ns (Levels of Logic = 5)
  Clock Path Skew:      0.026ns (1.416 - 1.390)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle to system_i/lmb_bram/lmb_bram/ramb36_6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y119.CQ        Tcko                  0.450   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle
    SLICE_X50Y121.A1        net (fanout=3)        1.467   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle
    SLICE_X50Y121.A         Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_fsl_request_hold
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000021
    SLICE_X56Y121.D4        net (fanout=2)        0.844   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000021
    SLICE_X56Y121.DMUX      Topdd                 0.612   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X81Y122.D6        net (fanout=204)      1.119   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X81Y122.D         Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1<2>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i_0_and0000
    SLICE_X81Y122.B5        net (fanout=2)        0.371   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel
    SLICE_X81Y122.BMUX      Topbb                 0.613   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1<2>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel_rt
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    SLICE_X91Y113.C1        net (fanout=111)      1.692   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I/O
    SLICE_X91Y113.C         Tilo                  0.094   system_i/ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/IB_Addr_LMB_MMU<22>1
    RAMB36_X2Y20.ADDRAL8    net (fanout=32)       1.977   system_i/ilmb_LMB_ABus<22>
    RAMB36_X2Y20.CLKARDCLKL Trcck_ADDRA           0.347   system_i/lmb_bram/lmb_bram/ramb36_6
                                                          system_i/lmb_bram/lmb_bram/ramb36_6
    ----------------------------------------------------  ---------------------------
    Total                                         9.774ns (2.304ns logic, 7.470ns route)
                                                          (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2 (FF)
  Destination:          system_i/lmb_bram/lmb_bram/ramb36_6 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.670ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (1.416 - 1.421)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2 to system_i/lmb_bram/lmb_bram/ramb36_6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y132.CQ        Tcko                  0.450   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2
    SLICE_X61Y125.B6        net (fanout=49)       0.847   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_state_FSM_FFd2
    SLICE_X61Y125.B         Tilo                  0.094   system_i/microblaze_0/N900
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/wic_write_safe_and00001_SW0
    SLICE_X57Y125.B4        net (fanout=1)        0.681   system_i/microblaze_0/N900
    SLICE_X57Y125.B         Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_lwx_instr_s
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000026
    SLICE_X56Y121.D5        net (fanout=2)        0.585   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_0_and000026
    SLICE_X56Y121.DMUX      Topdd                 0.612   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump5_and00001
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X81Y122.D6        net (fanout=204)      1.119   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X81Y122.D         Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1<2>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i_0_and0000
    SLICE_X81Y122.B5        net (fanout=2)        0.371   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel
    SLICE_X81Y122.BMUX      Topbb                 0.613   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1<2>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel_rt
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    SLICE_X91Y113.C1        net (fanout=111)      1.692   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I/O
    SLICE_X91Y113.C         Tilo                  0.094   system_i/ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/IB_Addr_LMB_MMU<22>1
    RAMB36_X2Y20.ADDRAL8    net (fanout=32)       1.977   system_i/ilmb_LMB_ABus<22>
    RAMB36_X2Y20.CLKARDCLKL Trcck_ADDRA           0.347   system_i/lmb_bram/lmb_bram/ramb36_6
                                                          system_i/lmb_bram/lmb_bram/ramb36_6
    ----------------------------------------------------  ---------------------------
    Total                                         9.670ns (2.398ns logic, 7.272ns route)
                                                          (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I (FF)
  Destination:          system_i/lmb_bram/lmb_bram/ramb36_6 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.629ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (1.416 - 1.395)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I to system_i/lmb_bram/lmb_bram/ramb36_6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X49Y124.BQ        Tcko                  0.450   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR<19>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I
    SLICE_X55Y121.D1        net (fanout=100)      1.165   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR<18>
    SLICE_X55Y121.D         Tilo                  0.094   system_i/mb_plb_M_ABus<19>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Instr_Exc_Occurred_0_or00001
    SLICE_X56Y121.B1        net (fanout=2)        0.902   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Instr_Exc_Occurred
    SLICE_X56Y121.DMUX      Topbd                 0.711   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold<0>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump31
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X81Y122.D6        net (fanout=204)      1.119   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X81Y122.D         Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1<2>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_i_0_and0000
    SLICE_X81Y122.B5        net (fanout=2)        0.371   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel
    SLICE_X81Y122.BMUX      Topbb                 0.613   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/mem_PID_1<2>
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_sel_rt
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I
    SLICE_X91Y113.C1        net (fanout=111)      1.692   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/Using_FPGA.MUXCY_I/O
    SLICE_X91Y113.C         Tilo                  0.094   system_i/ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i
                                                          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/IB_Addr_LMB_MMU<22>1
    RAMB36_X2Y20.ADDRAL8    net (fanout=32)       1.977   system_i/ilmb_LMB_ABus<22>
    RAMB36_X2Y20.CLKARDCLKL Trcck_ADDRA           0.347   system_i/lmb_bram/lmb_bram/ramb36_6
                                                          system_i/lmb_bram/lmb_bram/ramb36_6
    ----------------------------------------------------  ---------------------------
    Total                                         9.629ns (2.403ns logic, 7.226ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18 (SLICE_X69Y135.D3), 1494 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.600ns (Levels of Logic = 7)
  Clock Path Skew:      -0.144ns (0.512 - 0.656)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X2Y26.DOPADOPL0 Trcko_DOPAR           2.180   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
                                                         system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
    SLICE_X81Y117.B2       net (fanout=2)        1.716   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/tag_bits<35>
    SLICE_X81Y117.COUT     Topcyb                0.501   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I/O
                                                         system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel_0_not00001
                                                         system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I
    SLICE_X81Y118.CIN      net (fanout=1)        0.000   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I/O
    SLICE_X81Y118.COUT     Tbyp                  0.104   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I/O
                                                         system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I
    SLICE_X81Y119.CIN      net (fanout=1)        0.000   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I/O
    SLICE_X81Y119.CMUX     Tcinc                 0.352   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I/Using_FPGA.MUXCY_I/O
                                                         system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I/Using_FPGA.MUXCY_I
    SLICE_X73Y135.A6       net (fanout=11)       1.112   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[9].MUXCY_I/O
    SLICE_X73Y135.A        Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_valid_data
                                                         system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req11
    SLICE_X64Y130.C6       net (fanout=67)       0.875   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_raw
    SLICE_X64Y130.C        Tilo                  0.094   system_i/microblaze_0/N1025
                                                         system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_selected1
    SLICE_X70Y138.B1       net (fanout=12)       1.592   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_selected
    SLICE_X70Y138.B        Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr<2>
                                                         system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_or00001
    SLICE_X69Y135.D3       net (fanout=23)       0.858   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_or0000
    SLICE_X69Y135.CLK      Tas                   0.028   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr<18>
                                                         system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18_rstpot
                                                         system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18
    ---------------------------------------------------  ---------------------------
    Total                                        9.600ns (3.447ns logic, 6.153ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.516ns (Levels of Logic = 7)
  Clock Path Skew:      -0.157ns (0.512 - 0.669)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y26.DOADOU0 Trcko_DORA            2.180   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
    SLICE_X81Y117.D2     net (fanout=2)        1.741   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/tag_bits<30>
    SLICE_X81Y117.COUT   Topcyd                0.392   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I/O
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel_2_and00001
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I
    SLICE_X81Y118.CIN    net (fanout=1)        0.000   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I/O
    SLICE_X81Y118.COUT   Tbyp                  0.104   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I/O
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I
    SLICE_X81Y119.CIN    net (fanout=1)        0.000   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I/O
    SLICE_X81Y119.CMUX   Tcinc                 0.352   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I/Using_FPGA.MUXCY_I/O
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I/Using_FPGA.MUXCY_I
    SLICE_X73Y135.A6     net (fanout=11)       1.112   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[9].MUXCY_I/O
    SLICE_X73Y135.A      Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_valid_data
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req11
    SLICE_X64Y130.C6     net (fanout=67)       0.875   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_raw
    SLICE_X64Y130.C      Tilo                  0.094   system_i/microblaze_0/N1025
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_selected1
    SLICE_X70Y138.B1     net (fanout=12)       1.592   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_selected
    SLICE_X70Y138.B      Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr<2>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_or00001
    SLICE_X69Y135.D3     net (fanout=23)       0.858   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_or0000
    SLICE_X69Y135.CLK    Tas                   0.028   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr<18>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18_rstpot
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18
    -------------------------------------------------  ---------------------------
    Total                                      9.516ns (3.338ns logic, 6.178ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.491ns (Levels of Logic = 6)
  Clock Path Skew:      -0.144ns (0.512 - 0.656)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y26.DOADOL6 Trcko_DORA            2.180   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
    SLICE_X81Y118.D1     net (fanout=2)        1.820   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/tag_bits<19>
    SLICE_X81Y118.COUT   Topcyd                0.392   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I/O
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel_6_and00001
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I
    SLICE_X81Y119.CIN    net (fanout=1)        0.000   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I/O
    SLICE_X81Y119.CMUX   Tcinc                 0.352   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I/Using_FPGA.MUXCY_I/O
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I/Using_FPGA.MUXCY_I
    SLICE_X73Y135.A6     net (fanout=11)       1.112   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[9].MUXCY_I/O
    SLICE_X73Y135.A      Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_valid_data
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req11
    SLICE_X64Y130.C6     net (fanout=67)       0.875   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_raw
    SLICE_X64Y130.C      Tilo                  0.094   system_i/microblaze_0/N1025
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_selected1
    SLICE_X70Y138.B1     net (fanout=12)       1.592   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_selected
    SLICE_X70Y138.B      Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr<2>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_or00001
    SLICE_X69Y135.D3     net (fanout=23)       0.858   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_or0000
    SLICE_X69Y135.CLK    Tas                   0.028   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr<18>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18_rstpot
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_18
    -------------------------------------------------  ---------------------------
    Total                                      9.491ns (3.234ns logic, 6.257ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_1_1 (SLICE_X29Y101.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_0_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.205ns (1.469 - 1.264)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_0_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y99.BQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_0_1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_0_1
    SLICE_X29Y101.BX     net (fanout=2)        0.294   system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_0_1
    SLICE_X29Y101.CLK    Tckdi       (-Th)     0.231   system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_1_1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo/memory_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.183ns logic, 0.294ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I (SLICE_X82Y74.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27 (FF)
  Destination:          system_i/xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.178 - 0.141)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27 to system_i/xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y74.DQ      Tcko                  0.414   system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<27>
                                                       system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27
    SLICE_X82Y74.CX      net (fanout=4)        0.163   system_i/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<27>
    SLICE_X82Y74.CLK     Tckdi       (-Th)     0.218   system_i/xps_timer_0/xps_timer_0/TC_CORE_I/tCSR1_Reg<28>
                                                       system_i/xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.196ns logic, 0.163ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/footWord6_4 (SLICE_X84Y37.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn_i_8 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/footWord6_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.163 - 0.151)
  Source Clock:         system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn_i_8 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/footWord6_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y37.BQ      Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn_i<9>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn_i_8
    SLICE_X84Y37.AX      net (fanout=4)        0.165   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn_i<8>
    SLICE_X84Y37.CLK     Tckdi       (-Th)     0.236   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/footWord6<7>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/footWord6_4
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.178ns logic, 0.165ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: system_i/clk_100_0000MHzPLL0
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: system_i/clk_100_0000MHzPLL0
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y57.C
  Clock network: system_i/clk_100_0000MHzPLL0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"         
TS_sys_clk_pin * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 266 paths analyzed, 115 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.733ns.
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_5 (OLOGIC_X2Y42.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (CPU)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.461ns (Levels of Logic = 0)
  Clock Path Skew:      -0.190ns (1.538 - 1.728)
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 0.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0PHYTXD5 Tmaccko_TXD           2.200   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
                                                          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    OLOGIC_X2Y42.D1         net (fanout=1)        4.827   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii_txd_0_i<5>
    OLOGIC_X2Y42.CLK        Todck                 0.434   fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin_5_OBUF
                                                          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_5
    ----------------------------------------------------  ---------------------------
    Total                                         7.461ns (2.634ns logic, 4.827ns route)
                                                          (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_1 (OLOGIC_X2Y46.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (CPU)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 0)
  Clock Path Skew:      -0.193ns (1.535 - 1.728)
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 0.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0PHYTXD1 Tmaccko_TXD           2.200   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
                                                          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    OLOGIC_X2Y46.D1         net (fanout=1)        4.689   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii_txd_0_i<1>
    OLOGIC_X2Y46.CLK        Todck                 0.434   fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin_1_OBUF
                                                          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TXD_1
    ----------------------------------------------------  ---------------------------
    Total                                         7.323ns (2.634ns logic, 4.689ns route)
                                                          (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.CLIENTEMAC0TXD7), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      7.539ns (Levels of Logic = 1)
  Clock Path Skew:      0.204ns (1.607 - 1.403)
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 0.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    Location                          Delay type         Delay(ns)  Physical Resource
                                                                    Logical Resource(s)
    --------------------------------------------------------------  -------------------
    RAMB36_X2Y12.DOADOU10             Trcko_DO              2.180   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    SLICE_X83Y70.D3                   net (fanout=1)        1.286   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/low_byte<7>
    SLICE_X83Y70.D                    Tilo                  0.094   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXD_temac<7>
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/ClientEmacTxd<7>1
    TEMAC_X0Y0.CLIENTEMAC0TXD7        net (fanout=1)        3.729   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXD_temac<7>
    TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN Tmacdck_TXD           0.250   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    --------------------------------------------------------------  ---------------------------
    Total                                                   7.539ns (2.524ns logic, 5.015ns route)
                                                                    (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      7.254ns (Levels of Logic = 1)
  Clock Path Skew:      0.204ns (1.607 - 1.403)
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 0.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    Location                          Delay type         Delay(ns)  Physical Resource
                                                                    Logical Resource(s)
    --------------------------------------------------------------  -------------------
    RAMB36_X2Y12.DOBDOU9              Trcko_DO              2.180   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    SLICE_X83Y70.D6                   net (fanout=1)        1.001   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/high_byte<7>
    SLICE_X83Y70.D                    Tilo                  0.094   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXD_temac<7>
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/ClientEmacTxd<7>1
    TEMAC_X0Y0.CLIENTEMAC0TXD7        net (fanout=1)        3.729   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXD_temac<7>
    TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN Tmacdck_TXD           0.250   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    --------------------------------------------------------------  ---------------------------
    Total                                                   7.254ns (2.524ns logic, 4.730ns route)
                                                                    (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.294ns (1.607 - 1.313)
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 0.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    Location                          Delay type         Delay(ns)  Physical Resource
                                                                    Logical Resource(s)
    --------------------------------------------------------------  -------------------
    SLICE_X83Y69.AQ                   Tcko                  0.450   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
    SLICE_X83Y70.D2                   net (fanout=9)        0.784   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
    SLICE_X83Y70.D                    Tilo                  0.094   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXD_temac<7>
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/ClientEmacTxd<7>1
    TEMAC_X0Y0.CLIENTEMAC0TXD7        net (fanout=1)        3.729   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/cLIENTEMAC0TXD_temac<7>
    TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN Tmacdck_TXD           0.250   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
                                                                    system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    --------------------------------------------------------------  ---------------------------
    Total                                                   5.307ns (0.794ns logic, 4.513ns route)
                                                                    (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"
        TS_sys_clk_pin * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB36_X2Y12.ADDRAU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/count_d1_3 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 0)
  Clock Path Skew:      0.136ns (0.662 - 0.526)
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/count_d1_3 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y61.DQ         Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/count_d1_3
    RAMB36_X2Y12.ADDRAU9    net (fanout=4)        0.394   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
    RAMB36_X2Y12.CLKARDCLKU Trckc_ADDR  (-Th)     0.294   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.514ns (0.120ns logic, 0.394ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1 (SLICE_X72Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.558 - 0.527)
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y59.BQ      Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
    SLICE_X72Y59.BX      net (fanout=1)        0.279   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>
    SLICE_X72Y59.CLK     Tckdi       (-Th)     0.242   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.172ns logic, 0.279ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3 (SLICE_X72Y59.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Destination:          system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.558 - 0.527)
  Source Clock:         system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Destination Clock:    system_i/Hard_Ethernet_MAC/TxClientClk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 to system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y59.DQ      Tcko                  0.414   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3
    SLICE_X72Y59.DX      net (fanout=1)        0.280   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
    SLICE_X72Y59.CLK     Tckdi       (-Th)     0.230   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<3>
                                                       system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.184ns logic, 0.280ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"
        TS_sys_clk_pin * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin_OBUF/SR
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr/SR
  Location pin: OLOGIC_X1Y211.SR
  Clock network: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin_OBUF/SR
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_EN/SR
  Location pin: OLOGIC_X2Y48.SR
  Clock network: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin_OBUF/SR
  Logical resource: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/GMII_TX_ER/SR
  Location pin: OLOGIC_X2Y49.SR
  Clock network: system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"         
TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 898 paths analyzed, 764 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.510ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (SLICE_X5Y95.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_2 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.907ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (3.458 - 3.738)
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.196ns

  Clock Uncertainty:          0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_2 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y93.BQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<2>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_2
    SLICE_X3Y109.B3      net (fanout=2)        1.306   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<2>
    SLICE_X3Y109.B       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X5Y95.BX       net (fanout=3)        1.063   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X5Y95.CLK      Tdick                -0.006   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.538ns logic, 2.369ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.957ns (Levels of Logic = 1)
  Clock Path Skew:      -0.219ns (3.458 - 3.677)
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.196ns

  Clock Uncertainty:          0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y88.CQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X3Y109.B6      net (fanout=4)        1.356   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X3Y109.B       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X5Y95.BX       net (fanout=3)        1.063   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X5Y95.CLK      Tdick                -0.006   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (0.538ns logic, 2.419ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.890ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (3.458 - 3.738)
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.196ns

  Clock Uncertainty:          0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y93.AQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<2>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1
    SLICE_X3Y109.B4      net (fanout=3)        1.289   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<1>
    SLICE_X3Y109.B       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X5Y95.BX       net (fanout=3)        1.063   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X5Y95.CLK      Tdick                -0.006   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (0.538ns logic, 2.352ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50 (SLICE_X11Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.283ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (1.398 - 1.473)
  Source Clock:         system_i/clk_200_0000MHz90PLL0 rising at 1.250ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y75.CQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X7Y75.A6       net (fanout=135)      0.463   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X7Y75.A        Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_27_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X11Y111.SR     net (fanout=16)       2.729   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01
    SLICE_X11Y111.CLK    Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<51>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50
    -------------------------------------------------  ---------------------------
    Total                                      4.283ns (1.091ns logic, 3.192ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (1.398 - 1.473)
  Source Clock:         system_i/clk_200_0000MHz90PLL0 rising at 1.250ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y75.BQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1
    SLICE_X7Y75.A4       net (fanout=1)        0.354   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r<1>
    SLICE_X7Y75.A        Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_27_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X11Y111.SR     net (fanout=16)       2.729   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01
    SLICE_X11Y111.CLK    Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<51>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_50
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (1.091ns logic, 3.083ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51 (SLICE_X11Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.283ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (1.398 - 1.473)
  Source Clock:         system_i/clk_200_0000MHz90PLL0 rising at 1.250ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y75.CQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X7Y75.A6       net (fanout=135)      0.463   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X7Y75.A        Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_27_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X11Y111.SR     net (fanout=16)       2.729   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01
    SLICE_X11Y111.CLK    Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<51>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51
    -------------------------------------------------  ---------------------------
    Total                                      4.283ns (1.091ns logic, 3.192ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (1.398 - 1.473)
  Source Clock:         system_i/clk_200_0000MHz90PLL0 rising at 1.250ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y75.BQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1
    SLICE_X7Y75.A4       net (fanout=1)        0.354   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r<1>
    SLICE_X7Y75.A        Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_27_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X11Y111.SR     net (fanout=16)       2.729   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01
    SLICE_X11Y111.CLK    Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<51>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_51
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (1.091ns logic, 3.083ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 (SLICE_X6Y75.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.732 - 0.644)
  Source Clock:         system_i/clk_200_0000MHz90PLL0 rising at 6.250ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y75.BQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1
    SLICE_X6Y75.A6       net (fanout=7)        0.386   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<1>
    SLICE_X6Y75.CLK      Tah         (-Th)     0.197   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_mux0000<11>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.217ns logic, 0.386ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1 (SLICE_X6Y75.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.732 - 0.644)
  Source Clock:         system_i/clk_200_0000MHz90PLL0 rising at 6.250ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y75.BQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1
    SLICE_X6Y75.B6       net (fanout=7)        0.391   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<1>
    SLICE_X6Y75.CLK      Tah         (-Th)     0.196   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_mux0000<0>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.218ns logic, 0.391ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1 (SLICE_X1Y85.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (0.711 - 0.663)
  Source Clock:         system_i/clk_200_0000MHz90PLL0 rising at 6.250ns
  Destination Clock:    system_i/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y85.AQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    SLICE_X1Y85.B5       net (fanout=2)        0.390   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1<1>
    SLICE_X1Y85.CLK      Tah         (-Th)     0.196   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_mux0000<1>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.218ns logic, 0.390ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_out/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y84.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/dq_out/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y86.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/dq_out/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y91.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3"         
TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16076 paths analyzed, 6749 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.622ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_54 (SLICE_X12Y86.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_54 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_54 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.061ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (1.323 - 1.417)
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHzPLL0 falling at 2.500ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_54 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y65.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_54
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_54
    SLICE_X12Y86.CX      net (fanout=1)        1.613   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_54
    SLICE_X12Y86.CLK     Tdick                -0.002   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2<55>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_54
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (0.448ns logic, 1.613ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_41 (SLICE_X6Y85.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_41 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_41 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.062ns (Levels of Logic = 0)
  Clock Path Skew:      -0.054ns (1.373 - 1.427)
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHzPLL0 falling at 2.500ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_41 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y64.AQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_41
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_41
    SLICE_X6Y85.BX       net (fanout=1)        1.597   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_41
    SLICE_X6Y85.CLK      Tdick                -0.006   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2<43>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_41
    -------------------------------------------------  ---------------------------
    Total                                      2.062ns (0.465ns logic, 1.597ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_111 (SLICE_X13Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_111 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_111 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.928ns (Levels of Logic = 0)
  Clock Path Skew:      -0.186ns (1.334 - 1.520)
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_200_0000MHzPLL0 falling at 2.500ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_111 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y58.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_111
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_111
    SLICE_X13Y79.DX      net (fanout=1)        1.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_111
    SLICE_X13Y79.CLK     Tdick                 0.007   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2<111>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2_111
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (0.457ns logic, 1.471ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAMB36_X0Y14.DIADIL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 0)
  Clock Path Skew:      0.181ns (0.834 - 0.653)
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y71.AQ          Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<99>
                                                          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96
    RAMB36_X0Y14.DIADIL12   net (fanout=3)        0.306   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<96>
    RAMB36_X0Y14.CLKARDCLKL Trckd_DIA   (-Th)     0.286   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ----------------------------------------------------  ---------------------------
    Total                                         0.434ns (0.128ns logic, 0.306ns route)
                                                          (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAMB36_X0Y14.DIADIL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_34 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.171ns (0.834 - 0.663)
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_34 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y72.CQ          Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<35>
                                                          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_34
    RAMB36_X0Y14.DIADIL5    net (fanout=3)        0.301   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<34>
    RAMB36_X0Y14.CLKARDCLKL Trckd_DIA   (-Th)     0.286   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ----------------------------------------------------  ---------------------------
    Total                                         0.429ns (0.128ns logic, 0.301ns route)
                                                          (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAMB36_X0Y14.DIADIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_32 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 0)
  Clock Path Skew:      0.171ns (0.834 - 0.663)
  Source Clock:         system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    system_i/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_32 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y72.AQ          Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<35>
                                                          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_32
    RAMB36_X0Y14.DIADIL4    net (fanout=3)        0.307   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<32>
    RAMB36_X0Y14.CLKARDCLKL Trckd_DIA   (-Th)     0.286   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ----------------------------------------------------  ---------------------------
    Total                                         0.435ns (0.128ns logic, 0.307ns route)
                                                          (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y234.REV
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VALID 3 ns BEFORE 
COMP         "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.838ns|            0|            0|            0|      6697066|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.274ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      3.746ns|          N/A|            0|            0|            5|            0|
| TS_MC_GATE_DLY                |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_RDEN_DLY                |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_system_i_clock_generator_0_|     10.000ns|      9.838ns|          N/A|            0|            0|      6679693|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT0                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|      8.000ns|      7.733ns|          N/A|            0|            0|          266|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT1                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|      5.000ns|      4.510ns|          N/A|            0|            0|          898|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT2                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|      5.000ns|      4.622ns|          N/A|            0|            0|        16076|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT3                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>|         |    1.809|         |    1.833|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  |         |    1.809|         |    1.833|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>|         |    1.822|         |    1.846|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  |         |    1.822|         |    1.846|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>|         |    1.660|         |    1.684|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  |         |    1.660|         |    1.684|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>|         |    1.823|         |    1.847|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  |         |    1.823|         |    1.847|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>|         |    1.841|         |    1.865|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  |         |    1.841|         |    1.865|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>|         |    1.792|         |    1.816|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  |         |    1.792|         |    1.816|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>|         |    1.822|         |    1.846|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  |         |    1.822|         |    1.846|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>|         |    1.809|         |    1.833|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  |         |    1.809|         |    1.833|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>|         |    1.822|         |    1.846|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  |         |    1.822|         |    1.846|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>|         |    1.660|         |    1.684|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  |         |    1.660|         |    1.684|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>|         |    1.823|         |    1.847|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  |         |    1.823|         |    1.847|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>|         |    1.841|         |    1.865|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  |         |    1.841|         |    1.865|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>|         |    1.792|         |    1.816|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  |         |    1.792|         |    1.816|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>|         |    1.822|         |    1.846|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  |         |    1.822|         |    1.846|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin|    7.337|         |         |         |
fpga_0_clk_1_sys_clk_pin                  |    2.131|         |         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin|    7.733|         |         |         |
fpga_0_clk_1_sys_clk_pin                 |    7.733|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin|    1.466|         |         |         |
fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin |    7.733|         |         |         |
fpga_0_clk_1_sys_clk_pin                  |    9.838|    2.860|    3.746|    3.478|
------------------------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6705095 paths, 16 nets, and 67588 connections

Design statistics:
   Minimum period:   9.838ns{1}   (Maximum frequency: 101.647MHz)
   Maximum path delay from/to any node:   5.698ns
   Maximum net delay:   0.838ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 06 18:11:02 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 732 MB



