

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9'
================================================================
* Date:           Sat Nov 19 15:17:10 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-reduced-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.387 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2052|     2052|  20.520 us|  20.520 us|  2052|  2052|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_172_8_VITIS_LOOP_173_9  |     2050|     2050|         4|          1|          1|  2048|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     112|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      18|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     193|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     193|     234|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_21_16_1_1_U57  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U58  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  18|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_322_p2                 |         +|   0|  0|  19|          12|          12|
    |add_ln172_1_fu_242_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln172_fu_214_p2                |         +|   0|  0|  19|          12|           1|
    |add_ln173_fu_338_p2                |         +|   0|  0|  14|           7|           2|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln172_fu_208_p2               |      icmp|   0|  0|  12|          12|          13|
    |or_ln11_fu_316_p2                  |        or|   0|  0|  12|          12|           7|
    |select_ln172_1_fu_248_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln172_fu_234_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 112|          68|          49|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_8_load               |   9|          2|    7|         14|
    |i_8_fu_70                               |   9|          2|    7|         14|
    |indvar_flatten13_fu_78                  |   9|          2|   12|         24|
    |j_8_fu_74                               |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   54|        108|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |i_8_fu_70                                  |   7|   0|    7|          0|
    |indvar_flatten13_fu_78                     |  12|   0|   12|          0|
    |j_8_fu_74                                  |   7|   0|    7|          0|
    |lshr_ln_reg_439                            |  11|   0|   11|          0|
    |reg_file_6_0_addr_8_reg_460                |  11|   0|   11|          0|
    |reg_file_6_0_addr_8_reg_460_pp0_iter2_reg  |  11|   0|   11|          0|
    |reg_file_6_0_addr_reg_429                  |  10|   0|   11|          1|
    |reg_file_6_0_addr_reg_429_pp0_iter1_reg    |  10|   0|   11|          1|
    |reg_file_6_1_addr_8_reg_465                |  11|   0|   11|          0|
    |reg_file_6_1_addr_8_reg_465_pp0_iter2_reg  |  11|   0|   11|          0|
    |reg_file_6_1_addr_reg_434                  |  10|   0|   11|          1|
    |reg_file_6_1_addr_reg_434_pp0_iter1_reg    |  10|   0|   11|          1|
    |trunc_ln172_reg_413                        |   1|   0|    1|          0|
    |trunc_ln172_reg_413                        |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 193|  32|  134|          4|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|grp_fu_244_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|grp_fu_244_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|grp_fu_244_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|grp_fu_244_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|grp_fu_248_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|grp_fu_248_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|grp_fu_248_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|grp_fu_248_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9|  return value|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_we0       |  out|    1|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_d0        |  out|   16|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_address1  |  out|   11|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_ce1       |  out|    1|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_we1       |  out|    1|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_1_d1        |  out|   16|   ap_memory|                                        reg_file_6_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_we0       |  out|    1|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_d0        |  out|   16|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_address1  |  out|   11|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_ce1       |  out|    1|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_we1       |  out|    1|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_6_0_d1        |  out|   16|   ap_memory|                                        reg_file_6_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|                                        reg_file_2_0|         array|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 7 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_8 = alloca i32 1"   --->   Operation 8 'alloca' 'j_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten13"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_8"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i_8"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i12 %indvar_flatten13" [center-reduced-max-throughput/src/correlation.cpp:172]   --->   Operation 18 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.97ns)   --->   "%icmp_ln172 = icmp_eq  i12 %indvar_flatten13_load, i12 2048" [center-reduced-max-throughput/src/correlation.cpp:172]   --->   Operation 19 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.80ns)   --->   "%add_ln172 = add i12 %indvar_flatten13_load, i12 1" [center-reduced-max-throughput/src/correlation.cpp:172]   --->   Operation 20 'add' 'add_ln172' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %for.inc88, void %for.inc105.preheader.exitStub" [center-reduced-max-throughput/src/correlation.cpp:172]   --->   Operation 21 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_8_load = load i7 %i_8" [center-reduced-max-throughput/src/correlation.cpp:172]   --->   Operation 22 'load' 'i_8_load' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_8_load = load i7 %j_8" [center-reduced-max-throughput/src/correlation.cpp:172]   --->   Operation 23 'load' 'j_8_load' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_8_load, i32 6" [center-reduced-max-throughput/src/correlation.cpp:173]   --->   Operation 24 'bitselect' 'tmp' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.36ns)   --->   "%select_ln172 = select i1 %tmp, i7 0, i7 %i_8_load" [center-reduced-max-throughput/src/correlation.cpp:172]   --->   Operation 25 'select' 'select_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln172_1 = add i7 %j_8_load, i7 1" [center-reduced-max-throughput/src/correlation.cpp:172]   --->   Operation 26 'add' 'add_ln172_1' <Predicate = (!icmp_ln172)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln172_1 = select i1 %tmp, i7 %add_ln172_1, i7 %j_8_load" [center-reduced-max-throughput/src/correlation.cpp:172]   --->   Operation 27 'select' 'select_ln172_1' <Predicate = (!icmp_ln172)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i7 %select_ln172_1" [center-reduced-max-throughput/src/correlation.cpp:172]   --->   Operation 28 'zext' 'zext_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvars_iv100_udiv_mid2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln172_1, i32 1, i32 5" [center-reduced-max-throughput/src/correlation.cpp:172]   --->   Operation 29 'partselect' 'indvars_iv100_udiv_mid2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln172_1 = zext i5 %indvars_iv100_udiv_mid2" [center-reduced-max-throughput/src/correlation.cpp:172]   --->   Operation 30 'zext' 'zext_ln172_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i7 %select_ln172_1" [center-reduced-max-throughput/src/correlation.cpp:172]   --->   Operation 31 'trunc' 'trunc_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln172, i32 1, i32 5" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 32 'partselect' 'tmp_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %tmp_3, i6 %zext_ln172_1" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 33 'bitconcatenate' 'add_ln2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i11 %add_ln2" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 34 'zext' 'zext_ln177' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln177" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 35 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln177" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 36 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 37 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln172)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 38 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln172)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln177" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 39 'getelementptr' 'reg_file_6_0_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln177" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 40 'getelementptr' 'reg_file_6_1_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %trunc_ln172, void %arrayidx841819.case.0, void %arrayidx841819.case.1" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 41 'br' 'br_ln178' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln11)   --->   "%trunc_ln11 = trunc i7 %select_ln172" [center-reduced-max-throughput/src/correlation.cpp:11]   --->   Operation 42 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln11)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln11, i6 0" [center-reduced-max-throughput/src/correlation.cpp:11]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln11)   --->   "%or_ln11 = or i12 %shl_ln, i12 64" [center-reduced-max-throughput/src/correlation.cpp:11]   --->   Operation 44 'or' 'or_ln11' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln11 = add i12 %or_ln11, i12 %zext_ln172" [center-reduced-max-throughput/src/correlation.cpp:11]   --->   Operation 45 'add' 'add_ln11' <Predicate = (!icmp_ln172)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln11, i32 1, i32 11" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 46 'partselect' 'lshr_ln' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %trunc_ln172, void %arrayidx8418.121.case.0, void %arrayidx8418.121.case.1" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 47 'br' 'br_ln178' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.77ns)   --->   "%add_ln173 = add i7 %select_ln172, i7 2" [center-reduced-max-throughput/src/correlation.cpp:173]   --->   Operation 48 'add' 'add_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln173 = store i12 %add_ln172, i12 %indvar_flatten13" [center-reduced-max-throughput/src/correlation.cpp:173]   --->   Operation 49 'store' 'store_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln173 = store i7 %select_ln172_1, i7 %j_8" [center-reduced-max-throughput/src/correlation.cpp:173]   --->   Operation 50 'store' 'store_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln173 = store i7 %add_ln173, i7 %i_8" [center-reduced-max-throughput/src/correlation.cpp:173]   --->   Operation 51 'store' 'store_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.inc85" [center-reduced-max-throughput/src/correlation.cpp:173]   --->   Operation 52 'br' 'br_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 53 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 54 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/1] (0.42ns)   --->   "%val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln172" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 55 'mux' 'val1' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [2/2] (4.72ns)   --->   "%mul = hmul i16 %val1, i16 %val1" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 56 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i11 %lshr_ln" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 57 'zext' 'zext_ln177_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_7 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln177_1" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 58 'getelementptr' 'reg_file_2_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_7 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln177_1" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 59 'getelementptr' 'reg_file_2_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 60 'load' 'reg_file_2_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 61 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 61 'load' 'reg_file_2_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_8 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln177_1" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 62 'getelementptr' 'reg_file_6_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_8 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln177_1" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 63 'getelementptr' 'reg_file_6_1_addr_8' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_172_8_VITIS_LOOP_173_9_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln176 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [center-reduced-max-throughput/src/correlation.cpp:176]   --->   Operation 66 'specpipeline' 'specpipeline_ln176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [center-reduced-max-throughput/src/correlation.cpp:132]   --->   Operation 67 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (4.72ns)   --->   "%mul = hmul i16 %val1, i16 %val1" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 68 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln178 = store i16 %mul, i11 %reg_file_6_0_addr" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 69 'store' 'store_ln178' <Predicate = (!trunc_ln172)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx841819.exit" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 70 'br' 'br_ln178' <Predicate = (!trunc_ln172)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln178 = store i16 %mul, i11 %reg_file_6_1_addr" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 71 'store' 'store_ln178' <Predicate = (trunc_ln172)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx841819.exit" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 72 'br' 'br_ln178' <Predicate = (trunc_ln172)> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 73 'load' 'reg_file_2_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 74 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 74 'load' 'reg_file_2_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 75 [1/1] (0.42ns)   --->   "%val1_3 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_4, i16 %reg_file_2_1_load_4, i1 %trunc_ln172" [center-reduced-max-throughput/src/correlation.cpp:177]   --->   Operation 75 'mux' 'val1_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [2/2] (4.72ns)   --->   "%mul_1 = hmul i16 %val1_3, i16 %val1_3" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 76 'hmul' 'mul_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.96>
ST_4 : Operation 77 [1/2] (4.72ns)   --->   "%mul_1 = hmul i16 %val1_3, i16 %val1_3" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 77 'hmul' 'mul_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln178 = store i16 %mul_1, i11 %reg_file_6_0_addr_8" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 78 'store' 'store_ln178' <Predicate = (!trunc_ln172)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx8418.121.exit" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 79 'br' 'br_ln178' <Predicate = (!trunc_ln172)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln178 = store i16 %mul_1, i11 %reg_file_6_1_addr_8" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 80 'store' 'store_ln178' <Predicate = (trunc_ln172)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx8418.121.exit" [center-reduced-max-throughput/src/correlation.cpp:178]   --->   Operation 81 'br' 'br_ln178' <Predicate = (trunc_ln172)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_8                     (alloca           ) [ 01000]
j_8                     (alloca           ) [ 01000]
indvar_flatten13        (alloca           ) [ 01000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
indvar_flatten13_load   (load             ) [ 00000]
icmp_ln172              (icmp             ) [ 01110]
add_ln172               (add              ) [ 00000]
br_ln172                (br               ) [ 00000]
i_8_load                (load             ) [ 00000]
j_8_load                (load             ) [ 00000]
tmp                     (bitselect        ) [ 00000]
select_ln172            (select           ) [ 00000]
add_ln172_1             (add              ) [ 00000]
select_ln172_1          (select           ) [ 00000]
zext_ln172              (zext             ) [ 00000]
indvars_iv100_udiv_mid2 (partselect       ) [ 00000]
zext_ln172_1            (zext             ) [ 00000]
trunc_ln172             (trunc            ) [ 01111]
tmp_3                   (partselect       ) [ 00000]
add_ln2                 (bitconcatenate   ) [ 00000]
zext_ln177              (zext             ) [ 00000]
reg_file_2_0_addr       (getelementptr    ) [ 01100]
reg_file_2_1_addr       (getelementptr    ) [ 01100]
reg_file_6_0_addr       (getelementptr    ) [ 01110]
reg_file_6_1_addr       (getelementptr    ) [ 01110]
br_ln178                (br               ) [ 00000]
trunc_ln11              (trunc            ) [ 00000]
shl_ln                  (bitconcatenate   ) [ 00000]
or_ln11                 (or               ) [ 00000]
add_ln11                (add              ) [ 00000]
lshr_ln                 (partselect       ) [ 01100]
br_ln178                (br               ) [ 00000]
add_ln173               (add              ) [ 00000]
store_ln173             (store            ) [ 00000]
store_ln173             (store            ) [ 00000]
store_ln173             (store            ) [ 00000]
br_ln173                (br               ) [ 00000]
reg_file_2_0_load       (load             ) [ 00000]
reg_file_2_1_load       (load             ) [ 00000]
val1                    (mux              ) [ 01010]
zext_ln177_1            (zext             ) [ 00000]
reg_file_2_0_addr_7     (getelementptr    ) [ 01010]
reg_file_2_1_addr_7     (getelementptr    ) [ 01010]
reg_file_6_0_addr_8     (getelementptr    ) [ 01011]
reg_file_6_1_addr_8     (getelementptr    ) [ 01011]
specloopname_ln0        (specloopname     ) [ 00000]
empty                   (speclooptripcount) [ 00000]
specpipeline_ln176      (specpipeline     ) [ 00000]
specloopname_ln132      (specloopname     ) [ 00000]
mul                     (hmul             ) [ 00000]
store_ln178             (store            ) [ 00000]
br_ln178                (br               ) [ 00000]
store_ln178             (store            ) [ 00000]
br_ln178                (br               ) [ 00000]
reg_file_2_0_load_4     (load             ) [ 00000]
reg_file_2_1_load_4     (load             ) [ 00000]
val1_3                  (mux              ) [ 01001]
mul_1                   (hmul             ) [ 00000]
store_ln178             (store            ) [ 00000]
br_ln178                (br               ) [ 00000]
store_ln178             (store            ) [ 00000]
br_ln178                (br               ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_172_8_VITIS_LOOP_173_9_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_8_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_8_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_8/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten13_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="reg_file_2_0_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="11" slack="0"/>
<pin id="86" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="reg_file_2_1_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="11" slack="0"/>
<pin id="93" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="16" slack="0"/>
<pin id="104" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_0_load/1 reg_file_2_0_load_4/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="111" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="112" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="113" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="16" slack="0"/>
<pin id="114" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_1_load/1 reg_file_2_1_load_4/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="reg_file_6_0_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="11" slack="0"/>
<pin id="120" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="reg_file_6_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="0"/>
<pin id="127" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="reg_file_2_0_addr_7_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr_7/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="reg_file_2_1_addr_7_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="11" slack="0"/>
<pin id="141" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr_7/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="reg_file_6_0_addr_8_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr_8/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="reg_file_6_1_addr_8_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="11" slack="0"/>
<pin id="157" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr_8/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="2"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2"/>
<pin id="165" dir="0" index="4" bw="11" slack="0"/>
<pin id="166" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="168" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/3 store_ln178/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="2"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2"/>
<pin id="174" dir="0" index="4" bw="11" slack="0"/>
<pin id="175" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="177" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/3 store_ln178/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul_1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="12" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="indvar_flatten13_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln172_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="12" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln172_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_8_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="j_8_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_8_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln172_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="7" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln172/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln172_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln172_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln172_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln172_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="indvars_iv100_udiv_mid2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="0" index="3" bw="4" slack="0"/>
<pin id="265" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="indvars_iv100_udiv_mid2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln172_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln172_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln172/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="0" index="3" bw="4" slack="0"/>
<pin id="283" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln2/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln177_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln11_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="shl_ln_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="0" index="1" bw="6" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln11_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="0" index="1" bw="12" slack="0"/>
<pin id="319" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln11_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="lshr_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="12" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="0" index="3" bw="5" slack="0"/>
<pin id="333" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln173_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln173_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="0"/>
<pin id="346" dir="0" index="1" bw="12" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln173_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="7" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln173_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="0"/>
<pin id="356" dir="0" index="1" bw="7" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="val1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="0" index="2" bw="16" slack="0"/>
<pin id="363" dir="0" index="3" bw="1" slack="1"/>
<pin id="364" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="val1/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln177_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="1"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="val1_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="0" index="2" bw="16" slack="0"/>
<pin id="381" dir="0" index="3" bw="1" slack="2"/>
<pin id="382" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="val1_3/3 "/>
</bind>
</comp>

<comp id="388" class="1005" name="i_8_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="395" class="1005" name="j_8_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="402" class="1005" name="indvar_flatten13_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="12" slack="0"/>
<pin id="404" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="409" class="1005" name="icmp_ln172_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="2"/>
<pin id="411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="413" class="1005" name="trunc_ln172_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln172 "/>
</bind>
</comp>

<comp id="419" class="1005" name="reg_file_2_0_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="1"/>
<pin id="421" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="reg_file_2_1_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="1"/>
<pin id="426" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="429" class="1005" name="reg_file_6_0_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="2"/>
<pin id="431" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="reg_file_6_0_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="reg_file_6_1_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="11" slack="2"/>
<pin id="436" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="reg_file_6_1_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="lshr_ln_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="1"/>
<pin id="441" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="444" class="1005" name="val1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="reg_file_2_0_addr_7_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="1"/>
<pin id="452" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr_7 "/>
</bind>
</comp>

<comp id="455" class="1005" name="reg_file_2_1_addr_7_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="1"/>
<pin id="457" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr_7 "/>
</bind>
</comp>

<comp id="460" class="1005" name="reg_file_6_0_addr_8_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="2"/>
<pin id="462" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="reg_file_6_0_addr_8 "/>
</bind>
</comp>

<comp id="465" class="1005" name="reg_file_6_1_addr_8_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="11" slack="2"/>
<pin id="467" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="reg_file_6_1_addr_8 "/>
</bind>
</comp>

<comp id="470" class="1005" name="val1_3_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="1"/>
<pin id="472" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="105"><net_src comp="82" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="115"><net_src comp="89" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="130" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="182"><net_src comp="178" pin="2"/><net_sink comp="160" pin=4"/></net>

<net id="183"><net_src comp="178" pin="2"/><net_sink comp="169" pin=4"/></net>

<net id="188"><net_src comp="184" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="189"><net_src comp="184" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="205" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="220" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="220" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="223" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="226" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="242" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="223" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="248" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="260" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="248" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="234" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="8" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="278" pin="4"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="270" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="307"><net_src comp="234" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="256" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="8" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="342"><net_src comp="234" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="214" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="248" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="338" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="96" pin="7"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="106" pin="7"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="359" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="369"><net_src comp="359" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="96" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="106" pin="3"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="377" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="387"><net_src comp="377" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="391"><net_src comp="70" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="398"><net_src comp="74" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="405"><net_src comp="78" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="412"><net_src comp="208" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="274" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="359" pin=3"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="377" pin=3"/></net>

<net id="422"><net_src comp="82" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="427"><net_src comp="89" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="432"><net_src comp="116" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="437"><net_src comp="123" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="442"><net_src comp="328" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="447"><net_src comp="359" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="453"><net_src comp="130" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="458"><net_src comp="137" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="463"><net_src comp="146" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="468"><net_src comp="153" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="473"><net_src comp="377" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="184" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_6_1 | {3 4 }
	Port: reg_file_6_0 | {3 4 }
	Port: reg_file_2_1 | {}
	Port: reg_file_2_0 | {}
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9 : reg_file_6_1 | {}
	Port: compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9 : reg_file_6_0 | {}
	Port: compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9 : reg_file_2_1 | {1 2 3 }
	Port: compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9 : reg_file_2_0 | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten13_load : 1
		icmp_ln172 : 2
		add_ln172 : 2
		br_ln172 : 3
		i_8_load : 1
		j_8_load : 1
		tmp : 2
		select_ln172 : 3
		add_ln172_1 : 2
		select_ln172_1 : 3
		zext_ln172 : 4
		indvars_iv100_udiv_mid2 : 4
		zext_ln172_1 : 5
		trunc_ln172 : 4
		tmp_3 : 4
		add_ln2 : 6
		zext_ln177 : 7
		reg_file_2_0_addr : 8
		reg_file_2_1_addr : 8
		reg_file_2_0_load : 9
		reg_file_2_1_load : 9
		reg_file_6_0_addr : 8
		reg_file_6_1_addr : 8
		br_ln178 : 5
		trunc_ln11 : 4
		shl_ln : 5
		or_ln11 : 6
		add_ln11 : 6
		lshr_ln : 7
		br_ln178 : 5
		add_ln173 : 4
		store_ln173 : 3
		store_ln173 : 4
		store_ln173 : 5
	State 2
		val1 : 1
		mul : 2
		reg_file_2_0_addr_7 : 1
		reg_file_2_1_addr_7 : 1
		reg_file_2_0_load_4 : 2
		reg_file_2_1_load_4 : 2
		reg_file_6_0_addr_8 : 1
		reg_file_6_1_addr_8 : 1
	State 3
		store_ln178 : 1
		store_ln178 : 1
		val1_3 : 1
		mul_1 : 2
	State 4
		store_ln178 : 1
		store_ln178 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   hmul   |           grp_fu_178           |    2    |    64   |    34   |
|          |           grp_fu_184           |    2    |    64   |    34   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln172_fu_214        |    0    |    0    |    19   |
|    add   |       add_ln172_1_fu_242       |    0    |    0    |    14   |
|          |         add_ln11_fu_322        |    0    |    0    |    19   |
|          |        add_ln173_fu_338        |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|
|    mux   |           val1_fu_359          |    0    |    0    |    9    |
|          |          val1_3_fu_377         |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|  select  |       select_ln172_fu_234      |    0    |    0    |    7    |
|          |      select_ln172_1_fu_248     |    0    |    0    |    7    |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln172_fu_208       |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|
| bitselect|           tmp_fu_226           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln172_fu_256       |    0    |    0    |    0    |
|   zext   |       zext_ln172_1_fu_270      |    0    |    0    |    0    |
|          |        zext_ln177_fu_296       |    0    |    0    |    0    |
|          |       zext_ln177_1_fu_370      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          | indvars_iv100_udiv_mid2_fu_260 |    0    |    0    |    0    |
|partselect|          tmp_3_fu_278          |    0    |    0    |    0    |
|          |         lshr_ln_fu_328         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln172_fu_274       |    0    |    0    |    0    |
|          |        trunc_ln11_fu_304       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|         add_ln2_fu_288         |    0    |    0    |    0    |
|          |          shl_ln_fu_308         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln11_fu_316         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    4    |   128   |   178   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        i_8_reg_388        |    7   |
|     icmp_ln172_reg_409    |    1   |
|  indvar_flatten13_reg_402 |   12   |
|        j_8_reg_395        |    7   |
|      lshr_ln_reg_439      |   11   |
|reg_file_2_0_addr_7_reg_450|   11   |
| reg_file_2_0_addr_reg_419 |   11   |
|reg_file_2_1_addr_7_reg_455|   11   |
| reg_file_2_1_addr_reg_424 |   11   |
|reg_file_6_0_addr_8_reg_460|   11   |
| reg_file_6_0_addr_reg_429 |   11   |
|reg_file_6_1_addr_8_reg_465|   11   |
| reg_file_6_1_addr_reg_434 |   11   |
|    trunc_ln172_reg_413    |    1   |
|       val1_3_reg_470      |   16   |
|        val1_reg_444       |   16   |
+---------------------------+--------+
|           Total           |   159  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_96 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_106 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_106 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_178    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_178    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_184    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_184    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   172  ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   128  |   178  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   159  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   287  |   250  |
+-----------+--------+--------+--------+--------+
