{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 17 23:41:47 2018 " "Info: Processing started: Mon Sep 17 23:41:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off timerlab -c timerlab --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off timerlab -c timerlab --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[3\] " "Info: Assuming node \"KEY\[3\]\" is an undefined clock" {  } { { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "timer_state " "Info: Detected ripple clock \"timer_state\" as buffer" {  } { { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:count2\|OVERFLOW " "Info: Detected ripple clock \"decimal_counter:count2\|OVERFLOW\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:count2\|OVERFLOW" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:count0\|OVERFLOW " "Info: Detected ripple clock \"decimal_counter:count0\|OVERFLOW\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:count0\|OVERFLOW" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock " "Info: Detected gated clock \"clock\" as buffer" {  } { { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 55 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:count1\|OVERFLOW " "Info: Detected ripple clock \"decimal_counter:count1\|OVERFLOW\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:count1\|OVERFLOW" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_50:d6\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_50:d6\|Q\" as buffer" {  } { { "divide_by_50.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_50.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_50:d6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_10:d5\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_10:d5\|Q\" as buffer" {  } { { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_10:d5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_10:d4\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_10:d4\|Q\" as buffer" {  } { { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_10:d4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_10:d3\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_10:d3\|Q\" as buffer" {  } { { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_10:d3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_10:d2\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_10:d2\|Q\" as buffer" {  } { { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_10:d2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_10:d1\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_10:d1\|Q\" as buffer" {  } { { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_10:d1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_10:d0\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_10:d0\|Q\" as buffer" {  } { { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_10:d0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register decimal_counter:count3\|A\[3\] register mLCD_DATA\[3\] 49.19 MHz 20.328 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 49.19 MHz between source register \"decimal_counter:count3\|A\[3\]\" and destination register \"mLCD_DATA\[3\]\" (period= 20.328 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.496 ns + Longest register register " "Info: + Longest register to register delay is 1.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decimal_counter:count3\|A\[3\] 1 REG LCFF_X33_Y26_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y26_N27; Fanout = 5; REG Node = 'decimal_counter:count3\|A\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decimal_counter:count3|A[3] } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.150 ns) 0.477 ns Selector5~55 2 COMB LCCOMB_X33_Y26_N20 1 " "Info: 2: + IC(0.327 ns) + CELL(0.150 ns) = 0.477 ns; Loc. = LCCOMB_X33_Y26_N20; Fanout = 1; COMB Node = 'Selector5~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { decimal_counter:count3|A[3] Selector5~55 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 1.004 ns Selector5~56 3 COMB LCCOMB_X33_Y26_N30 1 " "Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 1.004 ns; Loc. = LCCOMB_X33_Y26_N30; Fanout = 1; COMB Node = 'Selector5~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { Selector5~55 Selector5~56 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.412 ns Selector5~57 4 COMB LCCOMB_X33_Y26_N14 1 " "Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 1.412 ns; Loc. = LCCOMB_X33_Y26_N14; Fanout = 1; COMB Node = 'Selector5~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Selector5~56 Selector5~57 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.496 ns mLCD_DATA\[3\] 5 REG LCFF_X33_Y26_N15 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.496 ns; Loc. = LCFF_X33_Y26_N15; Fanout = 1; REG Node = 'mLCD_DATA\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector5~57 mLCD_DATA[3] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.659 ns ( 44.05 % ) " "Info: Total cell delay = 0.659 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.837 ns ( 55.95 % ) " "Info: Total interconnect delay = 0.837 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { decimal_counter:count3|A[3] Selector5~55 Selector5~56 Selector5~57 mLCD_DATA[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.496 ns" { decimal_counter:count3|A[3] {} Selector5~55 {} Selector5~56 {} Selector5~57 {} mLCD_DATA[3] {} } { 0.000ns 0.327ns 0.252ns 0.258ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-18.618 ns - Smallest " "Info: - Smallest clock skew is -18.618 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.639 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 80 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 2.639 ns mLCD_DATA\[3\] 3 REG LCFF_X33_Y26_N15 1 " "Info: 3: + IC(0.985 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X33_Y26_N15; Fanout = 1; REG Node = 'mLCD_DATA\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { CLOCK_50~clkctrl mLCD_DATA[3] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.20 % ) " "Info: Total cell delay = 1.536 ns ( 58.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 41.80 % ) " "Info: Total interconnect delay = 1.103 ns ( 41.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_50 CLOCK_50~clkctrl mLCD_DATA[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mLCD_DATA[3] {} } { 0.000ns 0.000ns 0.118ns 0.985ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 21.257 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 21.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.787 ns) 3.657 ns clock_divider:cdiv\|divide_by_50:d6\|Q 2 REG LCFF_X64_Y18_N7 3 " "Info: 2: + IC(1.871 ns) + CELL(0.787 ns) = 3.657 ns; Loc. = LCFF_X64_Y18_N7; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_50:d6\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLOCK_50 clock_divider:cdiv|divide_by_50:d6|Q } "NODE_NAME" } } { "divide_by_50.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.787 ns) 5.215 ns clock_divider:cdiv\|divide_by_10:d5\|Q 3 REG LCFF_X64_Y20_N17 3 " "Info: 3: + IC(0.771 ns) + CELL(0.787 ns) = 5.215 ns; Loc. = LCFF_X64_Y20_N17; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_10:d5\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clock_divider:cdiv|divide_by_50:d6|Q clock_divider:cdiv|divide_by_10:d5|Q } "NODE_NAME" } } { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.787 ns) 6.692 ns clock_divider:cdiv\|divide_by_10:d4\|Q 4 REG LCFF_X63_Y19_N15 3 " "Info: 4: + IC(0.690 ns) + CELL(0.787 ns) = 6.692 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_10:d4\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clock_divider:cdiv|divide_by_10:d5|Q clock_divider:cdiv|divide_by_10:d4|Q } "NODE_NAME" } } { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 7.909 ns clock_divider:cdiv\|divide_by_10:d3\|Q 5 REG LCFF_X64_Y19_N7 3 " "Info: 5: + IC(0.430 ns) + CELL(0.787 ns) = 7.909 ns; Loc. = LCFF_X64_Y19_N7; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_10:d3\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clock_divider:cdiv|divide_by_10:d4|Q clock_divider:cdiv|divide_by_10:d3|Q } "NODE_NAME" } } { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.787 ns) 10.383 ns clock_divider:cdiv\|divide_by_10:d2\|Q 6 REG LCFF_X35_Y18_N21 3 " "Info: 6: + IC(1.687 ns) + CELL(0.787 ns) = 10.383 ns; Loc. = LCFF_X35_Y18_N21; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_10:d2\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock_divider:cdiv|divide_by_10:d3|Q clock_divider:cdiv|divide_by_10:d2|Q } "NODE_NAME" } } { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 11.641 ns clock_divider:cdiv\|divide_by_10:d1\|Q 7 REG LCFF_X34_Y18_N9 3 " "Info: 7: + IC(0.471 ns) + CELL(0.787 ns) = 11.641 ns; Loc. = LCFF_X34_Y18_N9; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_10:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_divider:cdiv|divide_by_10:d2|Q clock_divider:cdiv|divide_by_10:d1|Q } "NODE_NAME" } } { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 12.899 ns clock_divider:cdiv\|divide_by_10:d0\|Q 8 REG LCFF_X33_Y18_N31 4 " "Info: 8: + IC(0.471 ns) + CELL(0.787 ns) = 12.899 ns; Loc. = LCFF_X33_Y18_N31; Fanout = 4; REG Node = 'clock_divider:cdiv\|divide_by_10:d0\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_divider:cdiv|divide_by_10:d1|Q clock_divider:cdiv|divide_by_10:d0|Q } "NODE_NAME" } } { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.150 ns) 13.538 ns clock 9 COMB LCCOMB_X32_Y18_N24 2 " "Info: 9: + IC(0.489 ns) + CELL(0.150 ns) = 13.538 ns; Loc. = LCCOMB_X32_Y18_N24; Fanout = 2; COMB Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { clock_divider:cdiv|divide_by_10:d0|Q clock } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.787 ns) 15.382 ns decimal_counter:count0\|OVERFLOW 10 REG LCFF_X31_Y26_N31 2 " "Info: 10: + IC(1.057 ns) + CELL(0.787 ns) = 15.382 ns; Loc. = LCFF_X31_Y26_N31; Fanout = 2; REG Node = 'decimal_counter:count0\|OVERFLOW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { clock decimal_counter:count0|OVERFLOW } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.787 ns) 16.600 ns decimal_counter:count1\|OVERFLOW 11 REG LCFF_X32_Y26_N1 2 " "Info: 11: + IC(0.431 ns) + CELL(0.787 ns) = 16.600 ns; Loc. = LCFF_X32_Y26_N1; Fanout = 2; REG Node = 'decimal_counter:count1\|OVERFLOW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { decimal_counter:count0|OVERFLOW decimal_counter:count1|OVERFLOW } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.787 ns) 18.113 ns decimal_counter:count2\|OVERFLOW 12 REG LCFF_X34_Y26_N11 1 " "Info: 12: + IC(0.726 ns) + CELL(0.787 ns) = 18.113 ns; Loc. = LCFF_X34_Y26_N11; Fanout = 1; REG Node = 'decimal_counter:count2\|OVERFLOW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { decimal_counter:count1|OVERFLOW decimal_counter:count2|OVERFLOW } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.000 ns) 19.744 ns decimal_counter:count2\|OVERFLOW~clkctrl 13 COMB CLKCTRL_G9 4 " "Info: 13: + IC(1.631 ns) + CELL(0.000 ns) = 19.744 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'decimal_counter:count2\|OVERFLOW~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { decimal_counter:count2|OVERFLOW decimal_counter:count2|OVERFLOW~clkctrl } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.537 ns) 21.257 ns decimal_counter:count3\|A\[3\] 14 REG LCFF_X33_Y26_N27 5 " "Info: 14: + IC(0.976 ns) + CELL(0.537 ns) = 21.257 ns; Loc. = LCFF_X33_Y26_N27; Fanout = 5; REG Node = 'decimal_counter:count3\|A\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { decimal_counter:count2|OVERFLOW~clkctrl decimal_counter:count3|A[3] } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.556 ns ( 44.95 % ) " "Info: Total cell delay = 9.556 ns ( 44.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.701 ns ( 55.05 % ) " "Info: Total interconnect delay = 11.701 ns ( 55.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.257 ns" { CLOCK_50 clock_divider:cdiv|divide_by_50:d6|Q clock_divider:cdiv|divide_by_10:d5|Q clock_divider:cdiv|divide_by_10:d4|Q clock_divider:cdiv|divide_by_10:d3|Q clock_divider:cdiv|divide_by_10:d2|Q clock_divider:cdiv|divide_by_10:d1|Q clock_divider:cdiv|divide_by_10:d0|Q clock decimal_counter:count0|OVERFLOW decimal_counter:count1|OVERFLOW decimal_counter:count2|OVERFLOW decimal_counter:count2|OVERFLOW~clkctrl decimal_counter:count3|A[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.257 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:cdiv|divide_by_50:d6|Q {} clock_divider:cdiv|divide_by_10:d5|Q {} clock_divider:cdiv|divide_by_10:d4|Q {} clock_divider:cdiv|divide_by_10:d3|Q {} clock_divider:cdiv|divide_by_10:d2|Q {} clock_divider:cdiv|divide_by_10:d1|Q {} clock_divider:cdiv|divide_by_10:d0|Q {} clock {} decimal_counter:count0|OVERFLOW {} decimal_counter:count1|OVERFLOW {} decimal_counter:count2|OVERFLOW {} decimal_counter:count2|OVERFLOW~clkctrl {} decimal_counter:count3|A[3] {} } { 0.000ns 0.000ns 1.871ns 0.771ns 0.690ns 0.430ns 1.687ns 0.471ns 0.471ns 0.489ns 1.057ns 0.431ns 0.726ns 1.631ns 0.976ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_50 CLOCK_50~clkctrl mLCD_DATA[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mLCD_DATA[3] {} } { 0.000ns 0.000ns 0.118ns 0.985ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.257 ns" { CLOCK_50 clock_divider:cdiv|divide_by_50:d6|Q clock_divider:cdiv|divide_by_10:d5|Q clock_divider:cdiv|divide_by_10:d4|Q clock_divider:cdiv|divide_by_10:d3|Q clock_divider:cdiv|divide_by_10:d2|Q clock_divider:cdiv|divide_by_10:d1|Q clock_divider:cdiv|divide_by_10:d0|Q clock decimal_counter:count0|OVERFLOW decimal_counter:count1|OVERFLOW decimal_counter:count2|OVERFLOW decimal_counter:count2|OVERFLOW~clkctrl decimal_counter:count3|A[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.257 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:cdiv|divide_by_50:d6|Q {} clock_divider:cdiv|divide_by_10:d5|Q {} clock_divider:cdiv|divide_by_10:d4|Q {} clock_divider:cdiv|divide_by_10:d3|Q {} clock_divider:cdiv|divide_by_10:d2|Q {} clock_divider:cdiv|divide_by_10:d1|Q {} clock_divider:cdiv|divide_by_10:d0|Q {} clock {} decimal_counter:count0|OVERFLOW {} decimal_counter:count1|OVERFLOW {} decimal_counter:count2|OVERFLOW {} decimal_counter:count2|OVERFLOW~clkctrl {} decimal_counter:count3|A[3] {} } { 0.000ns 0.000ns 1.871ns 0.771ns 0.690ns 0.430ns 1.687ns 0.471ns 0.471ns 0.489ns 1.057ns 0.431ns 0.726ns 1.631ns 0.976ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 138 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { decimal_counter:count3|A[3] Selector5~55 Selector5~56 Selector5~57 mLCD_DATA[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.496 ns" { decimal_counter:count3|A[3] {} Selector5~55 {} Selector5~56 {} Selector5~57 {} mLCD_DATA[3] {} } { 0.000ns 0.327ns 0.252ns 0.258ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_50 CLOCK_50~clkctrl mLCD_DATA[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mLCD_DATA[3] {} } { 0.000ns 0.000ns 0.118ns 0.985ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.257 ns" { CLOCK_50 clock_divider:cdiv|divide_by_50:d6|Q clock_divider:cdiv|divide_by_10:d5|Q clock_divider:cdiv|divide_by_10:d4|Q clock_divider:cdiv|divide_by_10:d3|Q clock_divider:cdiv|divide_by_10:d2|Q clock_divider:cdiv|divide_by_10:d1|Q clock_divider:cdiv|divide_by_10:d0|Q clock decimal_counter:count0|OVERFLOW decimal_counter:count1|OVERFLOW decimal_counter:count2|OVERFLOW decimal_counter:count2|OVERFLOW~clkctrl decimal_counter:count3|A[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.257 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:cdiv|divide_by_50:d6|Q {} clock_divider:cdiv|divide_by_10:d5|Q {} clock_divider:cdiv|divide_by_10:d4|Q {} clock_divider:cdiv|divide_by_10:d3|Q {} clock_divider:cdiv|divide_by_10:d2|Q {} clock_divider:cdiv|divide_by_10:d1|Q {} clock_divider:cdiv|divide_by_10:d0|Q {} clock {} decimal_counter:count0|OVERFLOW {} decimal_counter:count1|OVERFLOW {} decimal_counter:count2|OVERFLOW {} decimal_counter:count2|OVERFLOW~clkctrl {} decimal_counter:count3|A[3] {} } { 0.000ns 0.000ns 1.871ns 0.771ns 0.690ns 0.430ns 1.687ns 0.471ns 0.471ns 0.489ns 1.057ns 0.431ns 0.726ns 1.631ns 0.976ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[3\] register decimal_counter:count0\|A\[0\] register decimal_counter:count0\|OVERFLOW 320.62 MHz 3.119 ns Internal " "Info: Clock \"KEY\[3\]\" has Internal fmax of 320.62 MHz between source register \"decimal_counter:count0\|A\[0\]\" and destination register \"decimal_counter:count0\|OVERFLOW\" (period= 3.119 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.848 ns + Longest register register " "Info: + Longest register to register delay is 0.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decimal_counter:count0\|A\[0\] 1 REG LCFF_X31_Y26_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y26_N25; Fanout = 6; REG Node = 'decimal_counter:count0\|A\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decimal_counter:count0|A[0] } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.438 ns) 0.764 ns decimal_counter:count0\|LessThan0~0 2 COMB LCCOMB_X31_Y26_N30 1 " "Info: 2: + IC(0.326 ns) + CELL(0.438 ns) = 0.764 ns; Loc. = LCCOMB_X31_Y26_N30; Fanout = 1; COMB Node = 'decimal_counter:count0\|LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { decimal_counter:count0|A[0] decimal_counter:count0|LessThan0~0 } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.848 ns decimal_counter:count0\|OVERFLOW 3 REG LCFF_X31_Y26_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.848 ns; Loc. = LCFF_X31_Y26_N31; Fanout = 2; REG Node = 'decimal_counter:count0\|OVERFLOW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { decimal_counter:count0|LessThan0~0 decimal_counter:count0|OVERFLOW } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 61.56 % ) " "Info: Total cell delay = 0.522 ns ( 61.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.326 ns ( 38.44 % ) " "Info: Total interconnect delay = 0.326 ns ( 38.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { decimal_counter:count0|A[0] decimal_counter:count0|LessThan0~0 decimal_counter:count0|OVERFLOW } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.848 ns" { decimal_counter:count0|A[0] {} decimal_counter:count0|LessThan0~0 {} decimal_counter:count0|OVERFLOW {} } { 0.000ns 0.326ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.057 ns - Smallest " "Info: - Smallest clock skew is -2.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] destination 6.098 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[3\]\" to destination register is 6.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.787 ns) 3.798 ns timer_state 2 REG LCFF_X32_Y18_N23 4 " "Info: 2: + IC(2.149 ns) + CELL(0.787 ns) = 3.798 ns; Loc. = LCFF_X32_Y18_N23; Fanout = 4; REG Node = 'timer_state'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { KEY[3] timer_state } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.393 ns) 4.504 ns clock 3 COMB LCCOMB_X32_Y18_N24 2 " "Info: 3: + IC(0.313 ns) + CELL(0.393 ns) = 4.504 ns; Loc. = LCCOMB_X32_Y18_N24; Fanout = 2; COMB Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { timer_state clock } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.537 ns) 6.098 ns decimal_counter:count0\|OVERFLOW 4 REG LCFF_X31_Y26_N31 2 " "Info: 4: + IC(1.057 ns) + CELL(0.537 ns) = 6.098 ns; Loc. = LCFF_X31_Y26_N31; Fanout = 2; REG Node = 'decimal_counter:count0\|OVERFLOW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clock decimal_counter:count0|OVERFLOW } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.579 ns ( 42.29 % ) " "Info: Total cell delay = 2.579 ns ( 42.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.519 ns ( 57.71 % ) " "Info: Total interconnect delay = 3.519 ns ( 57.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.098 ns" { KEY[3] timer_state clock decimal_counter:count0|OVERFLOW } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.098 ns" { KEY[3] {} KEY[3]~combout {} timer_state {} clock {} decimal_counter:count0|OVERFLOW {} } { 0.000ns 0.000ns 2.149ns 0.313ns 1.057ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] source 8.155 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[3\]\" to source register is 8.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.787 ns) 3.798 ns timer_state 2 REG LCFF_X32_Y18_N23 4 " "Info: 2: + IC(2.149 ns) + CELL(0.787 ns) = 3.798 ns; Loc. = LCFF_X32_Y18_N23; Fanout = 4; REG Node = 'timer_state'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { KEY[3] timer_state } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.393 ns) 4.504 ns clock 3 COMB LCCOMB_X32_Y18_N24 2 " "Info: 3: + IC(0.313 ns) + CELL(0.393 ns) = 4.504 ns; Loc. = LCCOMB_X32_Y18_N24; Fanout = 2; COMB Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { timer_state clock } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.000 ns) 6.620 ns clock~clkctrl 4 COMB CLKCTRL_G14 4 " "Info: 4: + IC(2.116 ns) + CELL(0.000 ns) = 6.620 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { clock clock~clkctrl } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 8.155 ns decimal_counter:count0\|A\[0\] 5 REG LCFF_X31_Y26_N25 6 " "Info: 5: + IC(0.998 ns) + CELL(0.537 ns) = 8.155 ns; Loc. = LCFF_X31_Y26_N25; Fanout = 6; REG Node = 'decimal_counter:count0\|A\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock~clkctrl decimal_counter:count0|A[0] } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.579 ns ( 31.62 % ) " "Info: Total cell delay = 2.579 ns ( 31.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.576 ns ( 68.38 % ) " "Info: Total interconnect delay = 5.576 ns ( 68.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.155 ns" { KEY[3] timer_state clock clock~clkctrl decimal_counter:count0|A[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.155 ns" { KEY[3] {} KEY[3]~combout {} timer_state {} clock {} clock~clkctrl {} decimal_counter:count0|A[0] {} } { 0.000ns 0.000ns 2.149ns 0.313ns 2.116ns 0.998ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.098 ns" { KEY[3] timer_state clock decimal_counter:count0|OVERFLOW } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.098 ns" { KEY[3] {} KEY[3]~combout {} timer_state {} clock {} decimal_counter:count0|OVERFLOW {} } { 0.000ns 0.000ns 2.149ns 0.313ns 1.057ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.155 ns" { KEY[3] timer_state clock clock~clkctrl decimal_counter:count0|A[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.155 ns" { KEY[3] {} KEY[3]~combout {} timer_state {} clock {} clock~clkctrl {} decimal_counter:count0|A[0] {} } { 0.000ns 0.000ns 2.149ns 0.313ns 2.116ns 0.998ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { decimal_counter:count0|A[0] decimal_counter:count0|LessThan0~0 decimal_counter:count0|OVERFLOW } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.848 ns" { decimal_counter:count0|A[0] {} decimal_counter:count0|LessThan0~0 {} decimal_counter:count0|OVERFLOW {} } { 0.000ns 0.326ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.098 ns" { KEY[3] timer_state clock decimal_counter:count0|OVERFLOW } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.098 ns" { KEY[3] {} KEY[3]~combout {} timer_state {} clock {} decimal_counter:count0|OVERFLOW {} } { 0.000ns 0.000ns 2.149ns 0.313ns 1.057ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.155 ns" { KEY[3] timer_state clock clock~clkctrl decimal_counter:count0|A[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.155 ns" { KEY[3] {} KEY[3]~combout {} timer_state {} clock {} clock~clkctrl {} decimal_counter:count0|A[0] {} } { 0.000ns 0.000ns 2.149ns 0.313ns 2.116ns 0.998ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "clock_divider:cdiv\|divide_by_50:d6\|count\[4\] clock_divider:cdiv\|divide_by_50:d6\|Q CLOCK_50 183 ps " "Info: Found hold time violation between source  pin or register \"clock_divider:cdiv\|divide_by_50:d6\|count\[4\]\" and destination pin or register \"clock_divider:cdiv\|divide_by_50:d6\|Q\" for clock \"CLOCK_50\" (Hold time is 183 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.716 ns + Largest " "Info: + Largest clock skew is 0.716 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.407 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 3.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.537 ns) 3.407 ns clock_divider:cdiv\|divide_by_50:d6\|Q 2 REG LCFF_X64_Y18_N7 3 " "Info: 2: + IC(1.871 ns) + CELL(0.537 ns) = 3.407 ns; Loc. = LCFF_X64_Y18_N7; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_50:d6\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { CLOCK_50 clock_divider:cdiv|divide_by_50:d6|Q } "NODE_NAME" } } { "divide_by_50.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 45.08 % ) " "Info: Total cell delay = 1.536 ns ( 45.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.871 ns ( 54.92 % ) " "Info: Total interconnect delay = 1.871 ns ( 54.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.407 ns" { CLOCK_50 clock_divider:cdiv|divide_by_50:d6|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.407 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:cdiv|divide_by_50:d6|Q {} } { 0.000ns 0.000ns 1.871ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.691 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 80 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns clock_divider:cdiv\|divide_by_50:d6\|count\[4\] 3 REG LCFF_X64_Y18_N19 3 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_50:d6\|count\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CLOCK_50~clkctrl clock_divider:cdiv|divide_by_50:d6|count[4] } "NODE_NAME" } } { "divide_by_50.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_50.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl clock_divider:cdiv|divide_by_50:d6|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clock_divider:cdiv|divide_by_50:d6|count[4] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.407 ns" { CLOCK_50 clock_divider:cdiv|divide_by_50:d6|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.407 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:cdiv|divide_by_50:d6|Q {} } { 0.000ns 0.000ns 1.871ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl clock_divider:cdiv|divide_by_50:d6|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clock_divider:cdiv|divide_by_50:d6|count[4] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "divide_by_50.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_50.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.549 ns - Shortest register register " "Info: - Shortest register to register delay is 0.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_divider:cdiv\|divide_by_50:d6\|count\[4\] 1 REG LCFF_X64_Y18_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_50:d6\|count\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_divider:cdiv|divide_by_50:d6|count[4] } "NODE_NAME" } } { "divide_by_50.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_50.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.150 ns) 0.465 ns clock_divider:cdiv\|divide_by_50:d6\|Q~0 2 COMB LCCOMB_X64_Y18_N6 1 " "Info: 2: + IC(0.315 ns) + CELL(0.150 ns) = 0.465 ns; Loc. = LCCOMB_X64_Y18_N6; Fanout = 1; COMB Node = 'clock_divider:cdiv\|divide_by_50:d6\|Q~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { clock_divider:cdiv|divide_by_50:d6|count[4] clock_divider:cdiv|divide_by_50:d6|Q~0 } "NODE_NAME" } } { "divide_by_50.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.549 ns clock_divider:cdiv\|divide_by_50:d6\|Q 3 REG LCFF_X64_Y18_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.549 ns; Loc. = LCFF_X64_Y18_N7; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_50:d6\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_divider:cdiv|divide_by_50:d6|Q~0 clock_divider:cdiv|divide_by_50:d6|Q } "NODE_NAME" } } { "divide_by_50.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.62 % ) " "Info: Total cell delay = 0.234 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.315 ns ( 57.38 % ) " "Info: Total interconnect delay = 0.315 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { clock_divider:cdiv|divide_by_50:d6|count[4] clock_divider:cdiv|divide_by_50:d6|Q~0 clock_divider:cdiv|divide_by_50:d6|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.549 ns" { clock_divider:cdiv|divide_by_50:d6|count[4] {} clock_divider:cdiv|divide_by_50:d6|Q~0 {} clock_divider:cdiv|divide_by_50:d6|Q {} } { 0.000ns 0.315ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "divide_by_50.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_50.v" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.407 ns" { CLOCK_50 clock_divider:cdiv|divide_by_50:d6|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.407 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:cdiv|divide_by_50:d6|Q {} } { 0.000ns 0.000ns 1.871ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl clock_divider:cdiv|divide_by_50:d6|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clock_divider:cdiv|divide_by_50:d6|count[4] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { clock_divider:cdiv|divide_by_50:d6|count[4] clock_divider:cdiv|divide_by_50:d6|Q~0 clock_divider:cdiv|divide_by_50:d6|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.549 ns" { clock_divider:cdiv|divide_by_50:d6|count[4] {} clock_divider:cdiv|divide_by_50:d6|Q~0 {} clock_divider:cdiv|divide_by_50:d6|Q {} } { 0.000ns 0.315ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LCD_DATA\[0\] mLCD_DATA\[0\] 8.585 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LCD_DATA\[0\]\" through register \"mLCD_DATA\[0\]\" is 8.585 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.639 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 80 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 2.639 ns mLCD_DATA\[0\] 3 REG LCFF_X33_Y26_N25 1 " "Info: 3: + IC(0.985 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X33_Y26_N25; Fanout = 1; REG Node = 'mLCD_DATA\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { CLOCK_50~clkctrl mLCD_DATA[0] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.20 % ) " "Info: Total cell delay = 1.536 ns ( 58.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 41.80 % ) " "Info: Total interconnect delay = 1.103 ns ( 41.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_50 CLOCK_50~clkctrl mLCD_DATA[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mLCD_DATA[0] {} } { 0.000ns 0.000ns 0.118ns 0.985ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.696 ns + Longest register pin " "Info: + Longest register to pin delay is 5.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mLCD_DATA\[0\] 1 REG LCFF_X33_Y26_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y26_N25; Fanout = 1; REG Node = 'mLCD_DATA\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mLCD_DATA[0] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.054 ns) + CELL(2.642 ns) 5.696 ns LCD_DATA\[0\] 2 PIN PIN_J1 0 " "Info: 2: + IC(3.054 ns) + CELL(2.642 ns) = 5.696 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'LCD_DATA\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { mLCD_DATA[0] LCD_DATA[0] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 46.38 % ) " "Info: Total cell delay = 2.642 ns ( 46.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.054 ns ( 53.62 % ) " "Info: Total interconnect delay = 3.054 ns ( 53.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { mLCD_DATA[0] LCD_DATA[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { mLCD_DATA[0] {} LCD_DATA[0] {} } { 0.000ns 3.054ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_50 CLOCK_50~clkctrl mLCD_DATA[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mLCD_DATA[0] {} } { 0.000ns 0.000ns 0.118ns 0.985ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { mLCD_DATA[0] LCD_DATA[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { mLCD_DATA[0] {} LCD_DATA[0] {} } { 0.000ns 3.054ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[16\] LEDR\[16\] 9.765 ns Longest " "Info: Longest tpd from source pin \"SW\[16\]\" to destination pin \"LEDR\[16\]\" is 9.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; PIN Node = 'SW\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.115 ns) + CELL(2.798 ns) 9.765 ns LEDR\[16\] 2 PIN PIN_AE12 0 " "Info: 2: + IC(6.115 ns) + CELL(2.798 ns) = 9.765 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'LEDR\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.913 ns" { SW[16] LEDR[16] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.650 ns ( 37.38 % ) " "Info: Total cell delay = 3.650 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 62.62 % ) " "Info: Total interconnect delay = 6.115 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { SW[16] LEDR[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.765 ns" { SW[16] {} SW[16]~combout {} LEDR[16] {} } { 0.000ns 0.000ns 6.115ns } { 0.000ns 0.852ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 17 23:41:48 2018 " "Info: Processing ended: Mon Sep 17 23:41:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
