

================================================================
== Vitis HLS Report for 'fir_base_Pipeline_SHIFT_ACCUMULATE'
================================================================
* Date:           Sat Dec 28 14:56:30 2024

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir_filter_vitis
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  11.764 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      102|      102|  2.040 us|  2.040 us|  100|  100|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SHIFT_ACCUMULATE  |      100|      100|         3|          1|          1|    99|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|     20|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|     77|    -|
|Register         |        -|    -|     119|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    3|     119|    188|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U4  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |shift_reg_U  |fir_base_Pipeline_SHIFT_ACCUMULATE_shift_reg_RAM_AUTO_1R1W  |        2|  0|   0|    0|    99|   32|     1|         3168|
    +-------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                            |        2|  0|   0|    0|    99|   32|     1|         3168|
    +-------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_192_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln30_fu_178_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln36_fu_167_p2   |         +|   0|  0|  14|           7|           2|
    |ap_condition_101     |       and|   0|  0|   2|           1|           1|
    |ap_condition_105     |       and|   0|  0|   2|           1|           1|
    |ap_condition_261     |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_161_p2  |      icmp|   0|  0|  15|           8|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  91|          59|          42|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |acc_fu_48                            |   9|          2|   32|         64|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_mul_pn_reg_116  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_mul_pn_reg_116  |   9|          2|   32|         64|
    |ap_sig_allocacmp_j_1                 |   9|          2|    8|         16|
    |j_fu_52                              |   9|          2|    8|         16|
    |shift_reg_address1_local             |  14|          3|    7|         21|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  77|         17|  121|        249|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |acc_fu_48                            |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_mul_pn_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_mul_pn_reg_116  |  32|   0|   32|          0|
    |icmp_ln31_reg_236                    |   1|   0|    1|          0|
    |j_fu_52                              |   8|   0|    8|          0|
    |tmp_reg_227                          |   1|   0|    1|          0|
    |zext_ln30_reg_231                    |   8|   0|   64|         56|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 119|   0|  175|         56|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fir_base_Pipeline_SHIFT_ACCUMULATE|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fir_base_Pipeline_SHIFT_ACCUMULATE|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fir_base_Pipeline_SHIFT_ACCUMULATE|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fir_base_Pipeline_SHIFT_ACCUMULATE|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fir_base_Pipeline_SHIFT_ACCUMULATE|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fir_base_Pipeline_SHIFT_ACCUMULATE|  return value|
|mul             |   in|   32|     ap_none|                                 mul|        scalar|
|current_input   |   in|   32|     ap_none|                       current_input|        scalar|
|acc_out         |  out|   32|      ap_vld|                             acc_out|       pointer|
|acc_out_ap_vld  |  out|    1|      ap_vld|                             acc_out|       pointer|
|co_address0     |  out|    7|   ap_memory|                                  co|         array|
|co_ce0          |  out|    1|   ap_memory|                                  co|         array|
|co_q0           |   in|   32|   ap_memory|                                  co|         array|
+----------------+-----+-----+------------+------------------------------------+--------------+

