<html><body><samp><pre>
<!@TC:1585336879>
#Build: Synplify Pro (R) P-2019.03G, Build 307R, Sep 25 2019
#install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
#OS: Linux 
#Hostname: rochor-Swift-SF315-51G

# Sat Mar 28 03:21:19 2020

#Implementation: rev_1

# Sat Mar 28 03:20:37 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport1></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1450R, Built Sep 25 2019 09:27:53</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 219MB peak: 219MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1585336902> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1585336902> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1585336902> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 241MB peak: 241MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 326MB peak: 326MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1585336902> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:FA239:@XP_MSG">instRom.v(37)</a><!@TM:1585336902> | ROM inst_1[0] (in view: work.instRom(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@N:MO106:@XP_MSG">instRom.v(37)</a><!@TM:1585336902> | Found ROM inst_1[0] (in view: work.instRom(verilog)) with 11 words by 1 bit.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:82:4:82:8:@W:BN132:@XP_MSG">cpu.v(82)</a><!@TM:1585336902> | Removing user instance cpu_instance.rf_data[19]_39[31:0] because it is equivalent to instance cpu_instance.rf_data[18]_39[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:82:4:82:8:@W:BN132:@XP_MSG">cpu.v(82)</a><!@TM:1585336902> | Removing user instance cpu_instance.rf_data[18]_39[31:0] because it is equivalent to instance cpu_instance.rf_data[16]_39[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@W:BN132:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance cpu_instance.rf_data[19][31:0] because it is equivalent to instance cpu_instance.rf_data[18][31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@W:BN132:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance cpu_instance.rf_data[18][31:0] because it is equivalent to instance cpu_instance.rf_data[16][31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:82:4:82:8:@W:BN132:@XP_MSG">cpu.v(82)</a><!@TM:1585336902> | Removing user instance cpu_instance.rf_data[17]_39[31:0] because it is equivalent to instance cpu_instance.rf_data[16]_39[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@W:BN132:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance cpu_instance.rf_data[17][31:0] because it is equivalent to instance cpu_instance.rf_data[16][31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 326MB peak: 326MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[3] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[4] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[5] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[6] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[7] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[8] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[9] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[10] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[11] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[12] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[13] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[14] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[15] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[16] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[17] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[18] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[19] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[20] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[21] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[22] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[23] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[24] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[25] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[26] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[27] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[28] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[29] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[30] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Removing sequential instance dout[31] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:100:22:100:49:@N:MF179:@XP_MSG">cpu.v(100)</a><!@TM:1585336902> | Found 32 by 32 bit equality operator ('==') rf_data\[31\]_11[0] (in view: work.cpu(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:102:12:102:37:@N:MF179:@XP_MSG">cpu.v(102)</a><!@TM:1585336902> | Found 32 by 32 bit equality operator ('==') PC8 (in view: work.cpu(verilog))

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 364MB peak: 364MB)


Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 364MB peak: 364MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 371MB peak: 371MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 371MB peak: 371MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 371MB peak: 371MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 371MB peak: 371MB)

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:FA239:@XP_MSG">instRom.v(37)</a><!@TM:1585336902> | ROM iR.inst_1_0[23:21] (in view: work.cpu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@N:MO106:@XP_MSG">instRom.v(37)</a><!@TM:1585336902> | Found ROM iR.inst_1_0[23:21] (in view: work.cpu(verilog)) with 11 words by 3 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:FA239:@XP_MSG">instRom.v(37)</a><!@TM:1585336902> | ROM iR.inst_1_0[30:26] (in view: work.cpu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@N:MO106:@XP_MSG">instRom.v(37)</a><!@TM:1585336902> | Found ROM iR.inst_1_0[30:26] (in view: work.cpu(verilog)) with 11 words by 5 bits.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:BN132:@XP_MSG">instRom.v(37)</a><!@TM:1585336902> | Removing sequential instance cpu_instance.iR.inst_1_0_areg_0[3:0] because it is equivalent to instance cpu_instance.iR.inst_1_0_areg[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:BN132:@XP_MSG">instRom.v(37)</a><!@TM:1585336902> | Removing instance cpu_instance.iR.inst_1_0_areg[0] because it is equivalent to instance cpu_instance.ir_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:BN132:@XP_MSG">instRom.v(37)</a><!@TM:1585336902> | Removing instance cpu_instance.iR.inst_1_0_areg[1] because it is equivalent to instance cpu_instance.ir_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:BN132:@XP_MSG">instRom.v(37)</a><!@TM:1585336902> | Removing instance cpu_instance.iR.inst_1_0_areg[2] because it is equivalent to instance cpu_instance.ir_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:BN132:@XP_MSG">instRom.v(37)</a><!@TM:1585336902> | Removing instance cpu_instance.iR.inst_1_0_areg[3] because it is equivalent to instance cpu_instance.ir_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished preparing to map (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 371MB peak: 371MB)


Finished technology mapping (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 404MB peak: 404MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:16s		    -7.78ns		3415 /       394
   2		0h:00m:17s		    -7.78ns		3409 /       394
   3		0h:00m:18s		    -6.60ns		3423 /       394
   4		0h:00m:21s		    -6.31ns		3604 /       394
   5		0h:00m:28s		    -6.53ns		3661 /       394
   6		0h:00m:28s		    -6.53ns		3661 /       394
   7		0h:00m:29s		    -6.53ns		3658 /       394
   8		0h:00m:29s		    -6.53ns		3658 /       394

   9		0h:00m:33s		    -6.09ns		3662 /       394
  10		0h:00m:35s		    -6.34ns		3670 /       394
  11		0h:00m:35s		    -5.39ns		3671 /       394
  12		0h:00m:35s		    -5.17ns		3672 /       394
  13		0h:00m:36s		    -4.92ns		3675 /       394
  14		0h:00m:37s		    -4.77ns		3683 /       394
  15		0h:00m:37s		    -4.51ns		3687 /       394
  16		0h:00m:38s		    -4.58ns		3690 /       394
  17		0h:00m:39s		    -4.65ns		3689 /       394
  18		0h:00m:39s		    -4.33ns		3694 /       394
  19		0h:00m:41s		    -4.58ns		3696 /       394
  20		0h:00m:41s		    -4.65ns		3700 /       394
  21		0h:00m:42s		    -4.32ns		3701 /       394
  22		0h:00m:42s		    -4.39ns		3701 /       394
  23		0h:00m:42s		    -4.33ns		3701 /       394
  24		0h:00m:43s		    -4.38ns		3704 /       394
  25		0h:00m:43s		    -4.33ns		3706 /       394
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Replicating instance ir_addr[9] (in view: work.cpu(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Replicating instance ir_addr[8] (in view: work.cpu(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Replicating instance ir_addr[1] (in view: work.cpu(verilog)) with 15 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Replicating instance ir_addr[0] (in view: work.cpu(verilog)) with 14 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Replicating instance ir_addr[2] (in view: work.cpu(verilog)) with 15 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Replicating instance ir_addr[3] (in view: work.cpu(verilog)) with 16 loads 1 time to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 0 LUTs via timing driven replication

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Replicating instance ir_addr[5] (in view: work.cpu(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336902> | Replicating instance ir_addr[4] (in view: work.cpu(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

  26		0h:00m:47s		    -3.86ns		3781 /       402
  27		0h:00m:48s		    -4.21ns		3781 /       402
  28		0h:00m:49s		    -4.37ns		3781 /       402
  29		0h:00m:50s		    -4.52ns		3783 /       402
  30		0h:00m:50s		    -4.27ns		3784 /       402

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:50s; Memory used current: 415MB peak: 415MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1585336902> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336902> | Converting bidirection inout port to output port. Because it's a pure output port</font> 

Finished restoring hierarchy (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:51s; Memory used current: 419MB peak: 419MB)


Start Writing Netlists (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:51s; Memory used current: 419MB peak: 419MB)

Writing Analyst data base /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:52s; Memory used current: 419MB peak: 419MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 419MB peak: 419MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1585336902> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1585336902> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 419MB peak: 419MB)


Start final timing analysis (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:55s; Memory used current: 419MB peak: 419MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1585336902> | Found inferred clock top|clk with period 22.99ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport2></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Sat Mar 28 03:21:33 2020
#


Top view:               top
Requested Frequency:    43.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1585336902> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1585336902> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary3></a>Performance Summary</a>
*******************


Worst slack in design: -4.057

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|clk            43.5 MHz      37.0 MHz      22.987        27.044        -4.057     inferred     Autoconstr_clkgroup_0
System             100.0 MHz     NA            10.000        NA            21.833     system       system_clkgroup      
========================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships4></a>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    top|clk  |  22.987      21.833  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk   System   |  22.987      21.599  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk   top|clk  |  22.987      -4.057  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo5></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport6></a>Detailed Report for Clock: top|clk</a>
====================================



<a name=startingSlack7></a>Starting Points with Worst Slack</a>
********************************

                             Starting                                       Arrival           
Instance                     Reference     Type     Pin     Net             Time        Slack 
                             Clock                                                            
----------------------------------------------------------------------------------------------
cpu_instance.ir_addr[25]     top|clk       DFF      Q       ir_addr[25]     0.367       -4.057
cpu_instance.ir_addr[24]     top|clk       DFF      Q       ir_addr[24]     0.367       -3.990
cpu_instance.ir_addr[29]     top|clk       DFF      Q       ir_addr[29]     0.367       -3.929
cpu_instance.ir_addr[28]     top|clk       DFF      Q       ir_addr[28]     0.367       -3.861
cpu_instance.ir_addr[13]     top|clk       DFF      Q       ir_addr[13]     0.367       -3.800
cpu_instance.ir_addr[26]     top|clk       DFF      Q       ir_addr[26]     0.367       -3.780
cpu_instance.ir_addr[12]     top|clk       DFF      Q       ir_addr[12]     0.367       -3.732
cpu_instance.ir_addr[15]     top|clk       DFF      Q       ir_addr[15]     0.367       -3.732
cpu_instance.ir_addr[21]     top|clk       DFF      Q       ir_addr[21]     0.367       -3.719
cpu_instance.ir_addr[14]     top|clk       DFF      Q       ir_addr[14]     0.367       -3.665
==============================================================================================


<a name=endingSlack8></a>Ending Points with Worst Slack</a>
******************************

                                  Starting                                               Required           
Instance                          Reference     Type     Pin     Net                     Time         Slack 
                                  Clock                                                                     
------------------------------------------------------------------------------------------------------------
cpu_instance.rf_data\[1\][31]     top|clk       DFFE     D       rf_data\[1\]_39[31]     22.854       -4.057
cpu_instance.rf_data\[4\][31]     top|clk       DFFE     D       rf_data\[4\]_39[31]     22.854       -4.057
cpu_instance.rf_data\[6\][31]     top|clk       DFFE     D       rf_data\[6\]_39[31]     22.854       -4.057
cpu_instance.rf_data\[0\][29]     top|clk       DFFE     D       rf_data\[0\]_39[29]     22.854       -3.997
cpu_instance.rf_data\[0\][31]     top|clk       DFFE     D       rf_data\[0\]_39[31]     22.854       -3.990
cpu_instance.rf_data\[3\][29]     top|clk       DFFE     D       rf_data\[3\]_39[29]     22.854       -3.943
cpu_instance.rf_data\[1\][30]     top|clk       DFFE     D       rf_data\[1\]_39[30]     22.854       -3.933
cpu_instance.rf_data\[2\][30]     top|clk       DFFE     D       rf_data\[2\]_39[30]     22.854       -3.933
cpu_instance.rf_data\[3\][30]     top|clk       DFFE     D       rf_data\[3\]_39[30]     22.854       -3.933
cpu_instance.rf_data\[4\][30]     top|clk       DFFE     D       rf_data\[4\]_39[30]     22.854       -3.933
============================================================================================================



<a name=worstPaths9></a>Worst Path Information</a>
<a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srr:srsf/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srs:fp:74407:87814:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      22.987
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.854

    - Propagation time:                      26.910
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.057

    Number of logic level(s):                40
    Starting point:                          cpu_instance.ir_addr[25] / Q
    Ending point:                            cpu_instance.rf_data\[1\][31] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[25]                     DFF           Q        Out     0.367     0.367       -         
ir_addr[25]                                  Net           -        -       1.021     -           4         
cpu_instance.iR.inst28_30_9                  LUT4          I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                  LUT4          F        Out     1.099     2.487       -         
inst28_30_9                                  Net           -        -       1.082     -           12        
cpu_instance.iR.inst32_i_o2_sx               LUT4          I1       In      -         3.569       -         
cpu_instance.iR.inst32_i_o2_sx               LUT4          F        Out     1.099     4.668       -         
inst32_i_o2_sx                               Net           -        -       1.021     -           3         
cpu_instance.iR.inst32_i_o2                  LUT4          I2       In      -         5.689       -         
cpu_instance.iR.inst32_i_o2                  LUT4          F        Out     0.822     6.511       -         
inst32_i_o2                                  Net           -        -       1.542     -           112       
cpu_instance.iR.un329_rf_data_3[4]           LUT3          I0       In      -         8.053       -         
cpu_instance.iR.un329_rf_data_3[4]           LUT3          F        Out     1.032     9.085       -         
N_5807                                       Net           -        -       0.766     -           1         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          I0       In      -         9.851       -         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          F        Out     1.032     10.883      -         
rf_data\[31\]_9_3                            Net           -        -       1.265     -           48        
cpu_instance.un738_rf_data_axb_4             LUT4          I2       In      -         12.148      -         
cpu_instance.un738_rf_data_axb_4             LUT4          F        Out     0.822     12.970      -         
un738_rf_data_axb_4                          Net           -        -       0.766     -           1         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          I1       In      -         13.735      -         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          F        Out     1.099     14.834      -         
un738_rf_data_axb_4_lfx                      Net           -        -       1.021     -           1         
cpu_instance.un738_rf_data_cry_4_0           ALU           I0       In      -         15.855      -         
cpu_instance.un738_rf_data_cry_4_0           ALU           COUT     Out     0.958     16.813      -         
un738_rf_data_cry_4                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_5_0           ALU           CIN      In      -         16.813      -         
cpu_instance.un738_rf_data_cry_5_0           ALU           COUT     Out     0.057     16.870      -         
un738_rf_data_cry_5                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_6_0           ALU           CIN      In      -         16.870      -         
cpu_instance.un738_rf_data_cry_6_0           ALU           COUT     Out     0.057     16.927      -         
un738_rf_data_cry_6                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_7_0           ALU           CIN      In      -         16.927      -         
cpu_instance.un738_rf_data_cry_7_0           ALU           COUT     Out     0.057     16.984      -         
un738_rf_data_cry_7                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_8_0           ALU           CIN      In      -         16.984      -         
cpu_instance.un738_rf_data_cry_8_0           ALU           COUT     Out     0.057     17.041      -         
un738_rf_data_cry_8                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_9_0           ALU           CIN      In      -         17.041      -         
cpu_instance.un738_rf_data_cry_9_0           ALU           COUT     Out     0.057     17.098      -         
un738_rf_data_cry_9                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_10_0          ALU           CIN      In      -         17.098      -         
cpu_instance.un738_rf_data_cry_10_0          ALU           COUT     Out     0.057     17.155      -         
un738_rf_data_cry_10                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_11_0          ALU           CIN      In      -         17.155      -         
cpu_instance.un738_rf_data_cry_11_0          ALU           COUT     Out     0.057     17.212      -         
un738_rf_data_cry_11                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_12_0          ALU           CIN      In      -         17.212      -         
cpu_instance.un738_rf_data_cry_12_0          ALU           COUT     Out     0.057     17.269      -         
un738_rf_data_cry_12                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_13_0          ALU           CIN      In      -         17.269      -         
cpu_instance.un738_rf_data_cry_13_0          ALU           COUT     Out     0.057     17.326      -         
un738_rf_data_cry_13                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_14_0          ALU           CIN      In      -         17.326      -         
cpu_instance.un738_rf_data_cry_14_0          ALU           COUT     Out     0.057     17.383      -         
un738_rf_data_cry_14                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_15_0          ALU           CIN      In      -         17.383      -         
cpu_instance.un738_rf_data_cry_15_0          ALU           COUT     Out     0.057     17.440      -         
un738_rf_data_cry_15                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_16_0          ALU           CIN      In      -         17.440      -         
cpu_instance.un738_rf_data_cry_16_0          ALU           COUT     Out     0.057     17.497      -         
un738_rf_data_cry_16                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_17_0          ALU           CIN      In      -         17.497      -         
cpu_instance.un738_rf_data_cry_17_0          ALU           COUT     Out     0.057     17.554      -         
un738_rf_data_cry_17                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_18_0          ALU           CIN      In      -         17.554      -         
cpu_instance.un738_rf_data_cry_18_0          ALU           COUT     Out     0.057     17.611      -         
un738_rf_data_cry_18                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_19_0          ALU           CIN      In      -         17.611      -         
cpu_instance.un738_rf_data_cry_19_0          ALU           COUT     Out     0.057     17.668      -         
un738_rf_data_cry_19                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_20_0          ALU           CIN      In      -         17.668      -         
cpu_instance.un738_rf_data_cry_20_0          ALU           COUT     Out     0.057     17.725      -         
un738_rf_data_cry_20                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_21_0          ALU           CIN      In      -         17.725      -         
cpu_instance.un738_rf_data_cry_21_0          ALU           COUT     Out     0.057     17.782      -         
un738_rf_data_cry_21                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_22_0          ALU           CIN      In      -         17.782      -         
cpu_instance.un738_rf_data_cry_22_0          ALU           COUT     Out     0.057     17.839      -         
un738_rf_data_cry_22                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_23_0          ALU           CIN      In      -         17.839      -         
cpu_instance.un738_rf_data_cry_23_0          ALU           COUT     Out     0.057     17.896      -         
un738_rf_data_cry_23                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_24_0          ALU           CIN      In      -         17.896      -         
cpu_instance.un738_rf_data_cry_24_0          ALU           COUT     Out     0.057     17.953      -         
un738_rf_data_cry_24                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_25_0          ALU           CIN      In      -         17.953      -         
cpu_instance.un738_rf_data_cry_25_0          ALU           COUT     Out     0.057     18.010      -         
un738_rf_data_cry_25                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_26_0          ALU           CIN      In      -         18.010      -         
cpu_instance.un738_rf_data_cry_26_0          ALU           COUT     Out     0.057     18.067      -         
un738_rf_data_cry_26                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_27_0          ALU           CIN      In      -         18.067      -         
cpu_instance.un738_rf_data_cry_27_0          ALU           COUT     Out     0.057     18.124      -         
un738_rf_data_cry_27                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_28_0          ALU           CIN      In      -         18.124      -         
cpu_instance.un738_rf_data_cry_28_0          ALU           COUT     Out     0.057     18.181      -         
un738_rf_data_cry_28                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_29_0          ALU           CIN      In      -         18.181      -         
cpu_instance.un738_rf_data_cry_29_0          ALU           COUT     Out     0.057     18.238      -         
un738_rf_data_cry_29                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_30_0          ALU           CIN      In      -         18.238      -         
cpu_instance.un738_rf_data_cry_30_0          ALU           COUT     Out     0.057     18.295      -         
un738_rf_data_cry_30                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_s_31_0            ALU           CIN      In      -         18.295      -         
cpu_instance.un738_rf_data_s_31_0            ALU           SUM      Out     0.563     18.858      -         
un738_rf_data_s_31_0_SUM                     Net           -        -       1.021     -           9         
cpu_instance.iR.rf_data\[1\]_39_3[31]        LUT3          I0       In      -         19.879      -         
cpu_instance.iR.rf_data\[1\]_39_3[31]        LUT3          F        Out     1.032     20.911      -         
N_776                                        Net           -        -       0.000     -           1         
cpu_instance.iR.rf_data\[1\]_39_4[31]        MUX2_LUT5     I1       In      -         20.911      -         
cpu_instance.iR.rf_data\[1\]_39_4[31]        MUX2_LUT5     O        Out     0.150     21.061      -         
N_808                                        Net           -        -       1.021     -           1         
cpu_instance.iR.rf_data\[1\]_39_5[31]        LUT3          I1       In      -         22.082      -         
cpu_instance.iR.rf_data\[1\]_39_5[31]        LUT3          F        Out     1.099     23.181      -         
N_840                                        Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[1\]_39_18_1[31]     LUT3          I1       In      -         23.947      -         
cpu_instance.iR.rf_data\[1\]_39_18_1[31]     LUT3          F        Out     1.099     25.046      -         
rf_data\[1\]_39_18_1[31]                     Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[1\]_39_18[31]       LUT4          I1       In      -         25.811      -         
cpu_instance.iR.rf_data\[1\]_39_18[31]       LUT4          F        Out     1.099     26.910      -         
rf_data\[1\]_39[31]                          Net           -        -       0.000     -           1         
cpu_instance.rf_data\[1\][31]                DFFE          D        In      -         26.910      -         
============================================================================================================
Total path delay (propagation time + setup) of 27.043 is 14.987(55.4%) logic and 12.057(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      22.987
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.854

    - Propagation time:                      26.910
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.057

    Number of logic level(s):                40
    Starting point:                          cpu_instance.ir_addr[25] / Q
    Ending point:                            cpu_instance.rf_data\[6\][31] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[25]                     DFF           Q        Out     0.367     0.367       -         
ir_addr[25]                                  Net           -        -       1.021     -           4         
cpu_instance.iR.inst28_30_9                  LUT4          I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                  LUT4          F        Out     1.099     2.487       -         
inst28_30_9                                  Net           -        -       1.082     -           12        
cpu_instance.iR.inst32_i_o2_sx               LUT4          I1       In      -         3.569       -         
cpu_instance.iR.inst32_i_o2_sx               LUT4          F        Out     1.099     4.668       -         
inst32_i_o2_sx                               Net           -        -       1.021     -           3         
cpu_instance.iR.inst32_i_o2                  LUT4          I2       In      -         5.689       -         
cpu_instance.iR.inst32_i_o2                  LUT4          F        Out     0.822     6.511       -         
inst32_i_o2                                  Net           -        -       1.542     -           112       
cpu_instance.iR.un329_rf_data_3[4]           LUT3          I0       In      -         8.053       -         
cpu_instance.iR.un329_rf_data_3[4]           LUT3          F        Out     1.032     9.085       -         
N_5807                                       Net           -        -       0.766     -           1         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          I0       In      -         9.851       -         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          F        Out     1.032     10.883      -         
rf_data\[31\]_9_3                            Net           -        -       1.265     -           48        
cpu_instance.un738_rf_data_axb_4             LUT4          I2       In      -         12.148      -         
cpu_instance.un738_rf_data_axb_4             LUT4          F        Out     0.822     12.970      -         
un738_rf_data_axb_4                          Net           -        -       0.766     -           1         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          I1       In      -         13.735      -         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          F        Out     1.099     14.834      -         
un738_rf_data_axb_4_lfx                      Net           -        -       1.021     -           1         
cpu_instance.un738_rf_data_cry_4_0           ALU           I0       In      -         15.855      -         
cpu_instance.un738_rf_data_cry_4_0           ALU           COUT     Out     0.958     16.813      -         
un738_rf_data_cry_4                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_5_0           ALU           CIN      In      -         16.813      -         
cpu_instance.un738_rf_data_cry_5_0           ALU           COUT     Out     0.057     16.870      -         
un738_rf_data_cry_5                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_6_0           ALU           CIN      In      -         16.870      -         
cpu_instance.un738_rf_data_cry_6_0           ALU           COUT     Out     0.057     16.927      -         
un738_rf_data_cry_6                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_7_0           ALU           CIN      In      -         16.927      -         
cpu_instance.un738_rf_data_cry_7_0           ALU           COUT     Out     0.057     16.984      -         
un738_rf_data_cry_7                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_8_0           ALU           CIN      In      -         16.984      -         
cpu_instance.un738_rf_data_cry_8_0           ALU           COUT     Out     0.057     17.041      -         
un738_rf_data_cry_8                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_9_0           ALU           CIN      In      -         17.041      -         
cpu_instance.un738_rf_data_cry_9_0           ALU           COUT     Out     0.057     17.098      -         
un738_rf_data_cry_9                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_10_0          ALU           CIN      In      -         17.098      -         
cpu_instance.un738_rf_data_cry_10_0          ALU           COUT     Out     0.057     17.155      -         
un738_rf_data_cry_10                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_11_0          ALU           CIN      In      -         17.155      -         
cpu_instance.un738_rf_data_cry_11_0          ALU           COUT     Out     0.057     17.212      -         
un738_rf_data_cry_11                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_12_0          ALU           CIN      In      -         17.212      -         
cpu_instance.un738_rf_data_cry_12_0          ALU           COUT     Out     0.057     17.269      -         
un738_rf_data_cry_12                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_13_0          ALU           CIN      In      -         17.269      -         
cpu_instance.un738_rf_data_cry_13_0          ALU           COUT     Out     0.057     17.326      -         
un738_rf_data_cry_13                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_14_0          ALU           CIN      In      -         17.326      -         
cpu_instance.un738_rf_data_cry_14_0          ALU           COUT     Out     0.057     17.383      -         
un738_rf_data_cry_14                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_15_0          ALU           CIN      In      -         17.383      -         
cpu_instance.un738_rf_data_cry_15_0          ALU           COUT     Out     0.057     17.440      -         
un738_rf_data_cry_15                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_16_0          ALU           CIN      In      -         17.440      -         
cpu_instance.un738_rf_data_cry_16_0          ALU           COUT     Out     0.057     17.497      -         
un738_rf_data_cry_16                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_17_0          ALU           CIN      In      -         17.497      -         
cpu_instance.un738_rf_data_cry_17_0          ALU           COUT     Out     0.057     17.554      -         
un738_rf_data_cry_17                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_18_0          ALU           CIN      In      -         17.554      -         
cpu_instance.un738_rf_data_cry_18_0          ALU           COUT     Out     0.057     17.611      -         
un738_rf_data_cry_18                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_19_0          ALU           CIN      In      -         17.611      -         
cpu_instance.un738_rf_data_cry_19_0          ALU           COUT     Out     0.057     17.668      -         
un738_rf_data_cry_19                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_20_0          ALU           CIN      In      -         17.668      -         
cpu_instance.un738_rf_data_cry_20_0          ALU           COUT     Out     0.057     17.725      -         
un738_rf_data_cry_20                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_21_0          ALU           CIN      In      -         17.725      -         
cpu_instance.un738_rf_data_cry_21_0          ALU           COUT     Out     0.057     17.782      -         
un738_rf_data_cry_21                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_22_0          ALU           CIN      In      -         17.782      -         
cpu_instance.un738_rf_data_cry_22_0          ALU           COUT     Out     0.057     17.839      -         
un738_rf_data_cry_22                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_23_0          ALU           CIN      In      -         17.839      -         
cpu_instance.un738_rf_data_cry_23_0          ALU           COUT     Out     0.057     17.896      -         
un738_rf_data_cry_23                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_24_0          ALU           CIN      In      -         17.896      -         
cpu_instance.un738_rf_data_cry_24_0          ALU           COUT     Out     0.057     17.953      -         
un738_rf_data_cry_24                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_25_0          ALU           CIN      In      -         17.953      -         
cpu_instance.un738_rf_data_cry_25_0          ALU           COUT     Out     0.057     18.010      -         
un738_rf_data_cry_25                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_26_0          ALU           CIN      In      -         18.010      -         
cpu_instance.un738_rf_data_cry_26_0          ALU           COUT     Out     0.057     18.067      -         
un738_rf_data_cry_26                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_27_0          ALU           CIN      In      -         18.067      -         
cpu_instance.un738_rf_data_cry_27_0          ALU           COUT     Out     0.057     18.124      -         
un738_rf_data_cry_27                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_28_0          ALU           CIN      In      -         18.124      -         
cpu_instance.un738_rf_data_cry_28_0          ALU           COUT     Out     0.057     18.181      -         
un738_rf_data_cry_28                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_29_0          ALU           CIN      In      -         18.181      -         
cpu_instance.un738_rf_data_cry_29_0          ALU           COUT     Out     0.057     18.238      -         
un738_rf_data_cry_29                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_30_0          ALU           CIN      In      -         18.238      -         
cpu_instance.un738_rf_data_cry_30_0          ALU           COUT     Out     0.057     18.295      -         
un738_rf_data_cry_30                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_s_31_0            ALU           CIN      In      -         18.295      -         
cpu_instance.un738_rf_data_s_31_0            ALU           SUM      Out     0.563     18.858      -         
un738_rf_data_s_31_0_SUM                     Net           -        -       1.021     -           9         
cpu_instance.rf_data\[6\]_39_3[31]           LUT3          I0       In      -         19.879      -         
cpu_instance.rf_data\[6\]_39_3[31]           LUT3          F        Out     1.032     20.911      -         
rf_data\[6\]_39_3[31]                        Net           -        -       0.000     -           1         
cpu_instance.iR.rf_data\[6\]_39_4[31]        MUX2_LUT5     I1       In      -         20.911      -         
cpu_instance.iR.rf_data\[6\]_39_4[31]        MUX2_LUT5     O        Out     0.150     21.061      -         
N_3688                                       Net           -        -       1.021     -           1         
cpu_instance.iR.rf_data\[6\]_39_5[31]        LUT3          I1       In      -         22.082      -         
cpu_instance.iR.rf_data\[6\]_39_5[31]        LUT3          F        Out     1.099     23.181      -         
N_3720                                       Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[6\]_39_18_1[31]     LUT3          I1       In      -         23.947      -         
cpu_instance.iR.rf_data\[6\]_39_18_1[31]     LUT3          F        Out     1.099     25.046      -         
rf_data\[6\]_39_18_1[31]                     Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[6\]_39_18[31]       LUT4          I1       In      -         25.811      -         
cpu_instance.iR.rf_data\[6\]_39_18[31]       LUT4          F        Out     1.099     26.910      -         
rf_data\[6\]_39[31]                          Net           -        -       0.000     -           1         
cpu_instance.rf_data\[6\][31]                DFFE          D        In      -         26.910      -         
============================================================================================================
Total path delay (propagation time + setup) of 27.043 is 14.987(55.4%) logic and 12.057(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      22.987
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.854

    - Propagation time:                      26.910
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.057

    Number of logic level(s):                40
    Starting point:                          cpu_instance.ir_addr[25] / Q
    Ending point:                            cpu_instance.rf_data\[4\][31] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[25]                     DFF           Q        Out     0.367     0.367       -         
ir_addr[25]                                  Net           -        -       1.021     -           4         
cpu_instance.iR.inst28_30_9                  LUT4          I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                  LUT4          F        Out     1.099     2.487       -         
inst28_30_9                                  Net           -        -       1.082     -           12        
cpu_instance.iR.inst32_i_o2_sx               LUT4          I1       In      -         3.569       -         
cpu_instance.iR.inst32_i_o2_sx               LUT4          F        Out     1.099     4.668       -         
inst32_i_o2_sx                               Net           -        -       1.021     -           3         
cpu_instance.iR.inst32_i_o2                  LUT4          I2       In      -         5.689       -         
cpu_instance.iR.inst32_i_o2                  LUT4          F        Out     0.822     6.511       -         
inst32_i_o2                                  Net           -        -       1.542     -           112       
cpu_instance.iR.un329_rf_data_3[4]           LUT3          I0       In      -         8.053       -         
cpu_instance.iR.un329_rf_data_3[4]           LUT3          F        Out     1.032     9.085       -         
N_5807                                       Net           -        -       0.766     -           1         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          I0       In      -         9.851       -         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          F        Out     1.032     10.883      -         
rf_data\[31\]_9_3                            Net           -        -       1.265     -           48        
cpu_instance.un738_rf_data_axb_4             LUT4          I2       In      -         12.148      -         
cpu_instance.un738_rf_data_axb_4             LUT4          F        Out     0.822     12.970      -         
un738_rf_data_axb_4                          Net           -        -       0.766     -           1         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          I1       In      -         13.735      -         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          F        Out     1.099     14.834      -         
un738_rf_data_axb_4_lfx                      Net           -        -       1.021     -           1         
cpu_instance.un738_rf_data_cry_4_0           ALU           I0       In      -         15.855      -         
cpu_instance.un738_rf_data_cry_4_0           ALU           COUT     Out     0.958     16.813      -         
un738_rf_data_cry_4                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_5_0           ALU           CIN      In      -         16.813      -         
cpu_instance.un738_rf_data_cry_5_0           ALU           COUT     Out     0.057     16.870      -         
un738_rf_data_cry_5                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_6_0           ALU           CIN      In      -         16.870      -         
cpu_instance.un738_rf_data_cry_6_0           ALU           COUT     Out     0.057     16.927      -         
un738_rf_data_cry_6                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_7_0           ALU           CIN      In      -         16.927      -         
cpu_instance.un738_rf_data_cry_7_0           ALU           COUT     Out     0.057     16.984      -         
un738_rf_data_cry_7                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_8_0           ALU           CIN      In      -         16.984      -         
cpu_instance.un738_rf_data_cry_8_0           ALU           COUT     Out     0.057     17.041      -         
un738_rf_data_cry_8                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_9_0           ALU           CIN      In      -         17.041      -         
cpu_instance.un738_rf_data_cry_9_0           ALU           COUT     Out     0.057     17.098      -         
un738_rf_data_cry_9                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_10_0          ALU           CIN      In      -         17.098      -         
cpu_instance.un738_rf_data_cry_10_0          ALU           COUT     Out     0.057     17.155      -         
un738_rf_data_cry_10                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_11_0          ALU           CIN      In      -         17.155      -         
cpu_instance.un738_rf_data_cry_11_0          ALU           COUT     Out     0.057     17.212      -         
un738_rf_data_cry_11                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_12_0          ALU           CIN      In      -         17.212      -         
cpu_instance.un738_rf_data_cry_12_0          ALU           COUT     Out     0.057     17.269      -         
un738_rf_data_cry_12                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_13_0          ALU           CIN      In      -         17.269      -         
cpu_instance.un738_rf_data_cry_13_0          ALU           COUT     Out     0.057     17.326      -         
un738_rf_data_cry_13                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_14_0          ALU           CIN      In      -         17.326      -         
cpu_instance.un738_rf_data_cry_14_0          ALU           COUT     Out     0.057     17.383      -         
un738_rf_data_cry_14                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_15_0          ALU           CIN      In      -         17.383      -         
cpu_instance.un738_rf_data_cry_15_0          ALU           COUT     Out     0.057     17.440      -         
un738_rf_data_cry_15                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_16_0          ALU           CIN      In      -         17.440      -         
cpu_instance.un738_rf_data_cry_16_0          ALU           COUT     Out     0.057     17.497      -         
un738_rf_data_cry_16                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_17_0          ALU           CIN      In      -         17.497      -         
cpu_instance.un738_rf_data_cry_17_0          ALU           COUT     Out     0.057     17.554      -         
un738_rf_data_cry_17                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_18_0          ALU           CIN      In      -         17.554      -         
cpu_instance.un738_rf_data_cry_18_0          ALU           COUT     Out     0.057     17.611      -         
un738_rf_data_cry_18                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_19_0          ALU           CIN      In      -         17.611      -         
cpu_instance.un738_rf_data_cry_19_0          ALU           COUT     Out     0.057     17.668      -         
un738_rf_data_cry_19                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_20_0          ALU           CIN      In      -         17.668      -         
cpu_instance.un738_rf_data_cry_20_0          ALU           COUT     Out     0.057     17.725      -         
un738_rf_data_cry_20                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_21_0          ALU           CIN      In      -         17.725      -         
cpu_instance.un738_rf_data_cry_21_0          ALU           COUT     Out     0.057     17.782      -         
un738_rf_data_cry_21                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_22_0          ALU           CIN      In      -         17.782      -         
cpu_instance.un738_rf_data_cry_22_0          ALU           COUT     Out     0.057     17.839      -         
un738_rf_data_cry_22                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_23_0          ALU           CIN      In      -         17.839      -         
cpu_instance.un738_rf_data_cry_23_0          ALU           COUT     Out     0.057     17.896      -         
un738_rf_data_cry_23                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_24_0          ALU           CIN      In      -         17.896      -         
cpu_instance.un738_rf_data_cry_24_0          ALU           COUT     Out     0.057     17.953      -         
un738_rf_data_cry_24                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_25_0          ALU           CIN      In      -         17.953      -         
cpu_instance.un738_rf_data_cry_25_0          ALU           COUT     Out     0.057     18.010      -         
un738_rf_data_cry_25                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_26_0          ALU           CIN      In      -         18.010      -         
cpu_instance.un738_rf_data_cry_26_0          ALU           COUT     Out     0.057     18.067      -         
un738_rf_data_cry_26                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_27_0          ALU           CIN      In      -         18.067      -         
cpu_instance.un738_rf_data_cry_27_0          ALU           COUT     Out     0.057     18.124      -         
un738_rf_data_cry_27                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_28_0          ALU           CIN      In      -         18.124      -         
cpu_instance.un738_rf_data_cry_28_0          ALU           COUT     Out     0.057     18.181      -         
un738_rf_data_cry_28                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_29_0          ALU           CIN      In      -         18.181      -         
cpu_instance.un738_rf_data_cry_29_0          ALU           COUT     Out     0.057     18.238      -         
un738_rf_data_cry_29                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_30_0          ALU           CIN      In      -         18.238      -         
cpu_instance.un738_rf_data_cry_30_0          ALU           COUT     Out     0.057     18.295      -         
un738_rf_data_cry_30                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_s_31_0            ALU           CIN      In      -         18.295      -         
cpu_instance.un738_rf_data_s_31_0            ALU           SUM      Out     0.563     18.858      -         
un738_rf_data_s_31_0_SUM                     Net           -        -       1.021     -           9         
cpu_instance.iR.rf_data\[4\]_39_3[31]        LUT3          I0       In      -         19.879      -         
cpu_instance.iR.rf_data\[4\]_39_3[31]        LUT3          F        Out     1.032     20.911      -         
N_2504                                       Net           -        -       0.000     -           1         
cpu_instance.iR.rf_data\[4\]_39_4[31]        MUX2_LUT5     I1       In      -         20.911      -         
cpu_instance.iR.rf_data\[4\]_39_4[31]        MUX2_LUT5     O        Out     0.150     21.061      -         
N_2536                                       Net           -        -       1.021     -           1         
cpu_instance.iR.rf_data\[4\]_39_5[31]        LUT3          I1       In      -         22.082      -         
cpu_instance.iR.rf_data\[4\]_39_5[31]        LUT3          F        Out     1.099     23.181      -         
N_2568                                       Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[4\]_39_18_1[31]     LUT3          I1       In      -         23.947      -         
cpu_instance.iR.rf_data\[4\]_39_18_1[31]     LUT3          F        Out     1.099     25.046      -         
rf_data\[4\]_39_18_1[31]                     Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[4\]_39_18[31]       LUT4          I1       In      -         25.811      -         
cpu_instance.iR.rf_data\[4\]_39_18[31]       LUT4          F        Out     1.099     26.910      -         
rf_data\[4\]_39[31]                          Net           -        -       0.000     -           1         
cpu_instance.rf_data\[4\][31]                DFFE          D        In      -         26.910      -         
============================================================================================================
Total path delay (propagation time + setup) of 27.043 is 14.987(55.4%) logic and 12.057(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      22.987
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.854

    - Propagation time:                      26.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.997

    Number of logic level(s):                38
    Starting point:                          cpu_instance.ir_addr[25] / Q
    Ending point:                            cpu_instance.rf_data\[0\][29] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[25]                     DFF           Q        Out     0.367     0.367       -         
ir_addr[25]                                  Net           -        -       1.021     -           4         
cpu_instance.iR.inst28_30_9                  LUT4          I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                  LUT4          F        Out     1.099     2.487       -         
inst28_30_9                                  Net           -        -       1.082     -           12        
cpu_instance.iR.inst32_i_o2_sx               LUT4          I1       In      -         3.569       -         
cpu_instance.iR.inst32_i_o2_sx               LUT4          F        Out     1.099     4.668       -         
inst32_i_o2_sx                               Net           -        -       1.021     -           3         
cpu_instance.iR.inst32_i_o2                  LUT4          I2       In      -         5.689       -         
cpu_instance.iR.inst32_i_o2                  LUT4          F        Out     0.822     6.511       -         
inst32_i_o2                                  Net           -        -       1.542     -           112       
cpu_instance.iR.un329_rf_data_3[4]           LUT3          I0       In      -         8.053       -         
cpu_instance.iR.un329_rf_data_3[4]           LUT3          F        Out     1.032     9.085       -         
N_5807                                       Net           -        -       0.766     -           1         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          I0       In      -         9.851       -         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          F        Out     1.032     10.883      -         
rf_data\[31\]_9_3                            Net           -        -       1.265     -           48        
cpu_instance.un738_rf_data_axb_4             LUT4          I2       In      -         12.148      -         
cpu_instance.un738_rf_data_axb_4             LUT4          F        Out     0.822     12.970      -         
un738_rf_data_axb_4                          Net           -        -       0.766     -           1         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          I1       In      -         13.735      -         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          F        Out     1.099     14.834      -         
un738_rf_data_axb_4_lfx                      Net           -        -       1.021     -           1         
cpu_instance.un738_rf_data_cry_4_0           ALU           I0       In      -         15.855      -         
cpu_instance.un738_rf_data_cry_4_0           ALU           COUT     Out     0.958     16.813      -         
un738_rf_data_cry_4                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_5_0           ALU           CIN      In      -         16.813      -         
cpu_instance.un738_rf_data_cry_5_0           ALU           COUT     Out     0.057     16.870      -         
un738_rf_data_cry_5                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_6_0           ALU           CIN      In      -         16.870      -         
cpu_instance.un738_rf_data_cry_6_0           ALU           COUT     Out     0.057     16.927      -         
un738_rf_data_cry_6                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_7_0           ALU           CIN      In      -         16.927      -         
cpu_instance.un738_rf_data_cry_7_0           ALU           COUT     Out     0.057     16.984      -         
un738_rf_data_cry_7                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_8_0           ALU           CIN      In      -         16.984      -         
cpu_instance.un738_rf_data_cry_8_0           ALU           COUT     Out     0.057     17.041      -         
un738_rf_data_cry_8                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_9_0           ALU           CIN      In      -         17.041      -         
cpu_instance.un738_rf_data_cry_9_0           ALU           COUT     Out     0.057     17.098      -         
un738_rf_data_cry_9                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_10_0          ALU           CIN      In      -         17.098      -         
cpu_instance.un738_rf_data_cry_10_0          ALU           COUT     Out     0.057     17.155      -         
un738_rf_data_cry_10                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_11_0          ALU           CIN      In      -         17.155      -         
cpu_instance.un738_rf_data_cry_11_0          ALU           COUT     Out     0.057     17.212      -         
un738_rf_data_cry_11                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_12_0          ALU           CIN      In      -         17.212      -         
cpu_instance.un738_rf_data_cry_12_0          ALU           COUT     Out     0.057     17.269      -         
un738_rf_data_cry_12                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_13_0          ALU           CIN      In      -         17.269      -         
cpu_instance.un738_rf_data_cry_13_0          ALU           COUT     Out     0.057     17.326      -         
un738_rf_data_cry_13                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_14_0          ALU           CIN      In      -         17.326      -         
cpu_instance.un738_rf_data_cry_14_0          ALU           COUT     Out     0.057     17.383      -         
un738_rf_data_cry_14                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_15_0          ALU           CIN      In      -         17.383      -         
cpu_instance.un738_rf_data_cry_15_0          ALU           COUT     Out     0.057     17.440      -         
un738_rf_data_cry_15                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_16_0          ALU           CIN      In      -         17.440      -         
cpu_instance.un738_rf_data_cry_16_0          ALU           COUT     Out     0.057     17.497      -         
un738_rf_data_cry_16                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_17_0          ALU           CIN      In      -         17.497      -         
cpu_instance.un738_rf_data_cry_17_0          ALU           COUT     Out     0.057     17.554      -         
un738_rf_data_cry_17                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_18_0          ALU           CIN      In      -         17.554      -         
cpu_instance.un738_rf_data_cry_18_0          ALU           COUT     Out     0.057     17.611      -         
un738_rf_data_cry_18                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_19_0          ALU           CIN      In      -         17.611      -         
cpu_instance.un738_rf_data_cry_19_0          ALU           COUT     Out     0.057     17.668      -         
un738_rf_data_cry_19                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_20_0          ALU           CIN      In      -         17.668      -         
cpu_instance.un738_rf_data_cry_20_0          ALU           COUT     Out     0.057     17.725      -         
un738_rf_data_cry_20                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_21_0          ALU           CIN      In      -         17.725      -         
cpu_instance.un738_rf_data_cry_21_0          ALU           COUT     Out     0.057     17.782      -         
un738_rf_data_cry_21                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_22_0          ALU           CIN      In      -         17.782      -         
cpu_instance.un738_rf_data_cry_22_0          ALU           COUT     Out     0.057     17.839      -         
un738_rf_data_cry_22                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_23_0          ALU           CIN      In      -         17.839      -         
cpu_instance.un738_rf_data_cry_23_0          ALU           COUT     Out     0.057     17.896      -         
un738_rf_data_cry_23                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_24_0          ALU           CIN      In      -         17.896      -         
cpu_instance.un738_rf_data_cry_24_0          ALU           COUT     Out     0.057     17.953      -         
un738_rf_data_cry_24                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_25_0          ALU           CIN      In      -         17.953      -         
cpu_instance.un738_rf_data_cry_25_0          ALU           COUT     Out     0.057     18.010      -         
un738_rf_data_cry_25                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_26_0          ALU           CIN      In      -         18.010      -         
cpu_instance.un738_rf_data_cry_26_0          ALU           COUT     Out     0.057     18.067      -         
un738_rf_data_cry_26                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_27_0          ALU           CIN      In      -         18.067      -         
cpu_instance.un738_rf_data_cry_27_0          ALU           COUT     Out     0.057     18.124      -         
un738_rf_data_cry_27                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_28_0          ALU           CIN      In      -         18.124      -         
cpu_instance.un738_rf_data_cry_28_0          ALU           COUT     Out     0.057     18.181      -         
un738_rf_data_cry_28                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_29_0          ALU           CIN      In      -         18.181      -         
cpu_instance.un738_rf_data_cry_29_0          ALU           SUM      Out     0.563     18.744      -         
un738_rf_data_cry_29_0_SUM                   Net           -        -       1.021     -           9         
cpu_instance.rf_data\[0\]_39_3[29]           LUT3          I0       In      -         19.765      -         
cpu_instance.rf_data\[0\]_39_3[29]           LUT3          F        Out     1.032     20.797      -         
rf_data\[0\]_39_3[29]                        Net           -        -       0.000     -           1         
cpu_instance.rf_data\[0\]_39_4[29]           MUX2_LUT5     I1       In      -         20.797      -         
cpu_instance.rf_data\[0\]_39_4[29]           MUX2_LUT5     O        Out     0.150     20.947      -         
rf_data\[0\]_39_4[29]                        Net           -        -       1.021     -           1         
cpu_instance.rf_data\[0\]_39_5[29]           LUT4          I0       In      -         21.968      -         
cpu_instance.rf_data\[0\]_39_5[29]           LUT4          F        Out     1.032     23.000      -         
rf_data\[0\]_39_5[29]                        Net           -        -       1.021     -           1         
cpu_instance.iR.rf_data\[0\]_39_18_1[29]     LUT3          I0       In      -         24.021      -         
cpu_instance.iR.rf_data\[0\]_39_18_1[29]     LUT3          F        Out     1.032     25.053      -         
rf_data\[0\]_39_18_1[29]                     Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_39_18[29]       LUT4          I0       In      -         25.819      -         
cpu_instance.iR.rf_data\[0\]_39_18[29]       LUT4          F        Out     1.032     26.851      -         
rf_data\[0\]_39[29]                          Net           -        -       0.000     -           1         
cpu_instance.rf_data\[0\][29]                DFFE          D        In      -         26.851      -         
============================================================================================================
Total path delay (propagation time + setup) of 26.983 is 14.671(54.4%) logic and 12.312(45.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      22.987
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.854

    - Propagation time:                      26.843
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.989

    Number of logic level(s):                40
    Starting point:                          cpu_instance.ir_addr[24] / Q
    Ending point:                            cpu_instance.rf_data\[1\][31] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[24]                     DFF           Q        Out     0.367     0.367       -         
ir_addr[24]                                  Net           -        -       1.021     -           4         
cpu_instance.iR.inst28_30_9                  LUT4          I0       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                  LUT4          F        Out     1.032     2.420       -         
inst28_30_9                                  Net           -        -       1.082     -           12        
cpu_instance.iR.inst32_i_o2_sx               LUT4          I1       In      -         3.502       -         
cpu_instance.iR.inst32_i_o2_sx               LUT4          F        Out     1.099     4.601       -         
inst32_i_o2_sx                               Net           -        -       1.021     -           3         
cpu_instance.iR.inst32_i_o2                  LUT4          I2       In      -         5.622       -         
cpu_instance.iR.inst32_i_o2                  LUT4          F        Out     0.822     6.444       -         
inst32_i_o2                                  Net           -        -       1.542     -           112       
cpu_instance.iR.un329_rf_data_3[4]           LUT3          I0       In      -         7.986       -         
cpu_instance.iR.un329_rf_data_3[4]           LUT3          F        Out     1.032     9.018       -         
N_5807                                       Net           -        -       0.766     -           1         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          I0       In      -         9.784       -         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          F        Out     1.032     10.815      -         
rf_data\[31\]_9_3                            Net           -        -       1.265     -           48        
cpu_instance.un738_rf_data_axb_4             LUT4          I2       In      -         12.080      -         
cpu_instance.un738_rf_data_axb_4             LUT4          F        Out     0.822     12.902      -         
un738_rf_data_axb_4                          Net           -        -       0.766     -           1         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          I1       In      -         13.668      -         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          F        Out     1.099     14.767      -         
un738_rf_data_axb_4_lfx                      Net           -        -       1.021     -           1         
cpu_instance.un738_rf_data_cry_4_0           ALU           I0       In      -         15.788      -         
cpu_instance.un738_rf_data_cry_4_0           ALU           COUT     Out     0.958     16.746      -         
un738_rf_data_cry_4                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_5_0           ALU           CIN      In      -         16.746      -         
cpu_instance.un738_rf_data_cry_5_0           ALU           COUT     Out     0.057     16.803      -         
un738_rf_data_cry_5                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_6_0           ALU           CIN      In      -         16.803      -         
cpu_instance.un738_rf_data_cry_6_0           ALU           COUT     Out     0.057     16.860      -         
un738_rf_data_cry_6                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_7_0           ALU           CIN      In      -         16.860      -         
cpu_instance.un738_rf_data_cry_7_0           ALU           COUT     Out     0.057     16.917      -         
un738_rf_data_cry_7                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_8_0           ALU           CIN      In      -         16.917      -         
cpu_instance.un738_rf_data_cry_8_0           ALU           COUT     Out     0.057     16.974      -         
un738_rf_data_cry_8                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_9_0           ALU           CIN      In      -         16.974      -         
cpu_instance.un738_rf_data_cry_9_0           ALU           COUT     Out     0.057     17.031      -         
un738_rf_data_cry_9                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_10_0          ALU           CIN      In      -         17.031      -         
cpu_instance.un738_rf_data_cry_10_0          ALU           COUT     Out     0.057     17.088      -         
un738_rf_data_cry_10                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_11_0          ALU           CIN      In      -         17.088      -         
cpu_instance.un738_rf_data_cry_11_0          ALU           COUT     Out     0.057     17.145      -         
un738_rf_data_cry_11                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_12_0          ALU           CIN      In      -         17.145      -         
cpu_instance.un738_rf_data_cry_12_0          ALU           COUT     Out     0.057     17.202      -         
un738_rf_data_cry_12                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_13_0          ALU           CIN      In      -         17.202      -         
cpu_instance.un738_rf_data_cry_13_0          ALU           COUT     Out     0.057     17.259      -         
un738_rf_data_cry_13                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_14_0          ALU           CIN      In      -         17.259      -         
cpu_instance.un738_rf_data_cry_14_0          ALU           COUT     Out     0.057     17.316      -         
un738_rf_data_cry_14                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_15_0          ALU           CIN      In      -         17.316      -         
cpu_instance.un738_rf_data_cry_15_0          ALU           COUT     Out     0.057     17.373      -         
un738_rf_data_cry_15                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_16_0          ALU           CIN      In      -         17.373      -         
cpu_instance.un738_rf_data_cry_16_0          ALU           COUT     Out     0.057     17.430      -         
un738_rf_data_cry_16                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_17_0          ALU           CIN      In      -         17.430      -         
cpu_instance.un738_rf_data_cry_17_0          ALU           COUT     Out     0.057     17.487      -         
un738_rf_data_cry_17                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_18_0          ALU           CIN      In      -         17.487      -         
cpu_instance.un738_rf_data_cry_18_0          ALU           COUT     Out     0.057     17.544      -         
un738_rf_data_cry_18                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_19_0          ALU           CIN      In      -         17.544      -         
cpu_instance.un738_rf_data_cry_19_0          ALU           COUT     Out     0.057     17.601      -         
un738_rf_data_cry_19                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_20_0          ALU           CIN      In      -         17.601      -         
cpu_instance.un738_rf_data_cry_20_0          ALU           COUT     Out     0.057     17.658      -         
un738_rf_data_cry_20                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_21_0          ALU           CIN      In      -         17.658      -         
cpu_instance.un738_rf_data_cry_21_0          ALU           COUT     Out     0.057     17.715      -         
un738_rf_data_cry_21                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_22_0          ALU           CIN      In      -         17.715      -         
cpu_instance.un738_rf_data_cry_22_0          ALU           COUT     Out     0.057     17.772      -         
un738_rf_data_cry_22                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_23_0          ALU           CIN      In      -         17.772      -         
cpu_instance.un738_rf_data_cry_23_0          ALU           COUT     Out     0.057     17.829      -         
un738_rf_data_cry_23                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_24_0          ALU           CIN      In      -         17.829      -         
cpu_instance.un738_rf_data_cry_24_0          ALU           COUT     Out     0.057     17.886      -         
un738_rf_data_cry_24                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_25_0          ALU           CIN      In      -         17.886      -         
cpu_instance.un738_rf_data_cry_25_0          ALU           COUT     Out     0.057     17.943      -         
un738_rf_data_cry_25                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_26_0          ALU           CIN      In      -         17.943      -         
cpu_instance.un738_rf_data_cry_26_0          ALU           COUT     Out     0.057     18.000      -         
un738_rf_data_cry_26                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_27_0          ALU           CIN      In      -         18.000      -         
cpu_instance.un738_rf_data_cry_27_0          ALU           COUT     Out     0.057     18.057      -         
un738_rf_data_cry_27                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_28_0          ALU           CIN      In      -         18.057      -         
cpu_instance.un738_rf_data_cry_28_0          ALU           COUT     Out     0.057     18.114      -         
un738_rf_data_cry_28                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_29_0          ALU           CIN      In      -         18.114      -         
cpu_instance.un738_rf_data_cry_29_0          ALU           COUT     Out     0.057     18.171      -         
un738_rf_data_cry_29                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_30_0          ALU           CIN      In      -         18.171      -         
cpu_instance.un738_rf_data_cry_30_0          ALU           COUT     Out     0.057     18.228      -         
un738_rf_data_cry_30                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_s_31_0            ALU           CIN      In      -         18.228      -         
cpu_instance.un738_rf_data_s_31_0            ALU           SUM      Out     0.563     18.791      -         
un738_rf_data_s_31_0_SUM                     Net           -        -       1.021     -           9         
cpu_instance.iR.rf_data\[1\]_39_3[31]        LUT3          I0       In      -         19.812      -         
cpu_instance.iR.rf_data\[1\]_39_3[31]        LUT3          F        Out     1.032     20.844      -         
N_776                                        Net           -        -       0.000     -           1         
cpu_instance.iR.rf_data\[1\]_39_4[31]        MUX2_LUT5     I1       In      -         20.844      -         
cpu_instance.iR.rf_data\[1\]_39_4[31]        MUX2_LUT5     O        Out     0.150     20.994      -         
N_808                                        Net           -        -       1.021     -           1         
cpu_instance.iR.rf_data\[1\]_39_5[31]        LUT3          I1       In      -         22.015      -         
cpu_instance.iR.rf_data\[1\]_39_5[31]        LUT3          F        Out     1.099     23.114      -         
N_840                                        Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[1\]_39_18_1[31]     LUT3          I1       In      -         23.880      -         
cpu_instance.iR.rf_data\[1\]_39_18_1[31]     LUT3          F        Out     1.099     24.979      -         
rf_data\[1\]_39_18_1[31]                     Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[1\]_39_18[31]       LUT4          I1       In      -         25.744      -         
cpu_instance.iR.rf_data\[1\]_39_18[31]       LUT4          F        Out     1.099     26.843      -         
rf_data\[1\]_39[31]                          Net           -        -       0.000     -           1         
cpu_instance.rf_data\[1\][31]                DFFE          D        In      -         26.843      -         
============================================================================================================
Total path delay (propagation time + setup) of 26.976 is 14.920(55.3%) logic and 12.057(44.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport10></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack11></a>Starting Points with Worst Slack</a>
********************************

                  Starting                                         Arrival           
Instance          Reference     Type     Pin     Net               Time        Slack 
                  Clock                                                              
-------------------------------------------------------------------------------------
cpu_dout_i[0]     System        INV      O       cpu_dout_i[0]     0.000       21.833
cpu_dout_i[1]     System        INV      O       cpu_dout_i[1]     0.000       21.833
cpu_dout_i[2]     System        INV      O       cpu_dout_i[2]     0.000       21.833
led_B_c_i         System        INV      O       led_B_c_i         0.000       21.833
led_G_c_i         System        INV      O       led_G_c_i         0.000       21.833
led_R_c_i         System        INV      O       led_R_c_i         0.000       21.833
=====================================================================================


<a name=endingSlack12></a>Ending Points with Worst Slack</a>
******************************

               Starting                                          Required           
Instance       Reference     Type      Pin     Net               Time         Slack 
               Clock                                                                
------------------------------------------------------------------------------------
cpu_din[0]     System        DFF       D       led_B_c_i         22.854       21.833
cpu_din[1]     System        DFF       D       led_G_c_i         22.854       21.833
cpu_din[2]     System        DFF       D       led_R_c_i         22.854       21.833
led_B          System        DFFSE     D       cpu_dout_i[0]     22.854       21.833
led_G          System        DFFSE     D       cpu_dout_i[1]     22.854       21.833
led_R          System        DFFSE     D       cpu_dout_i[2]     22.854       21.833
====================================================================================



<a name=worstPaths13></a>Worst Path Information</a>
<a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srr:srsf/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srs:fp:150009:150246:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      22.987
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.854

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 21.833

    Number of logic level(s):                0
    Starting point:                          cpu_dout_i[0] / O
    Ending point:                            led_B / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net               Pin      Pin               Arrival     No. of    
Name               Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------
cpu_dout_i[0]      INV       O        Out     0.000     0.000       -         
cpu_dout_i[0]      Net       -        -       1.021     -           1         
led_B              DFFSE     D        In      -         1.021       -         
==============================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:55s; Memory used current: 419MB peak: 419MB)


Finished timing report (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:55s; Memory used current: 419MB peak: 419MB)

---------------------------------------
<a name=resourceUsage14></a>Resource Usage Report for top </a>

Mapping to part: gw1n_1qfn48-6
Cell usage:
ALU             298 uses
DFF             110 uses
DFFE            288 uses
DFFR            1 use
DFFSE           3 uses
GSR             1 use
INV             6 uses
MUX2_LUT5       476 uses
MUX2_LUT6       33 uses
LUT2            115 uses
LUT3            1753 uses
LUT4            1752 uses

I/O ports: 6
I/O primitives: 4
IBUF           1 use
OBUF           3 uses

I/O Register bits:                  0
Register bits not including I/Os:   402 of 864 (46%)
Total load per clock:
   top|clk: 402

@S |Mapping Summary:
Total  LUTs: 3620 (314%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:55s; Memory used current: 419MB peak: 419MB)

Process took 0h:00m:56s realtime, 0h:00m:55s cputime
# Sat Mar 28 03:21:33 2020

###########################################################]

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport15></a>Synopsys HDL Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06</a>

@N: : <!@TM:1585336902> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport16></a>Synopsys Verilog Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06</a>

@N: : <!@TM:1585336902> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1585336902> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1585336902> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/generic/gw1n.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v" (library work)
Verilog syntax check successful!
File /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:4:7:4:14:@N:CG364:@XP_MSG">instRom.v(4)</a><!@TM:1585336902> | Synthesizing module instRom in library work.
Running optimization stage 1 on instRom .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:8:7:8:10:@N:CG364:@XP_MSG">cpu.v(8)</a><!@TM:1585336902> | Synthesizing module cpu in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:47:2:47:9:@W:CG532:@XP_MSG">cpu.v(47)</a><!@TM:1585336902> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:46:10:46:12:@W:CG133:@XP_MSG">cpu.v(46)</a><!@TM:1585336902> | Object ha is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on cpu .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:1:7:1:10:@N:CG364:@XP_MSG">top.v(1)</a><!@TM:1585336902> | Synthesizing module top in library work.
Running optimization stage 1 on top .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[31] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Register bit cpu_din[8] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@W:CL279:@XP_MSG">top.v(21)</a><!@TM:1585336902> | Pruning register bits 31 to 3 of cpu_din[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Running optimization stage 2 on top .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:4:10:4:17:@N:CL159:@XP_MSG">top.v(4)</a><!@TM:1585336902> | Input buttonB is unused.
Running optimization stage 2 on cpu .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:10:10:10:13:@N:CL159:@XP_MSG">cpu.v(10)</a><!@TM:1585336902> | Input rst is unused.
Running optimization stage 2 on instRom .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 314MB peak: 314MB)

Process took 0h:00m:23s realtime, 0h:00m:22s cputime

Process completed successfully.
# Sat Mar 28 03:21:42 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport17></a>Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06</a>

@N: : <!@TM:1585336902> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 03:21:42 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_comp.rt.csv:@XP_FILE">Test_CPU_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 55MB peak: 55MB)

Process took 0h:00m:23s realtime, 0h:00m:23s cputime

Process completed successfully.
# Sat Mar 28 03:21:42 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1585336879>
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport18></a>Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06</a>

@N: : <!@TM:1585336903> | Running in 64-bit mode 
File /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 03:21:43 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1585336879>
# Sat Mar 28 03:21:44 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport19></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1450R, Built Sep 25 2019 09:27:53</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 219MB peak: 219MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1585336906> | No constraint file specified. 
Linked File:  <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU_scck.rpt:@XP_FILE">Test_CPU_scck.rpt</a>
Printing clock  summary report in "/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1585336906> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1585336906> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1585336906> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 234MB peak: 234MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 234MB peak: 234MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 235MB peak: 235MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1585336906> | Applying initial value "1" on instance led_B. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1585336906> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1585336906> | Applying initial value "1" on instance led_G. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1585336906> | Applying initial value "1" on instance led_R. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336906> | Removing sequential instance read (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)



<a name=mapperReport20></a>Clock Summary</a>
******************

          Start       Requested     Requested     Clock        Clock                     Clock
Level     Clock       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
0 -       top|clk     100.0 MHz     10.000        inferred     Autoconstr_clkgroup_0     519  
==============================================================================================



Clock Load Summary
***********************

            Clock     Source        Clock Pin          Non-clock Pin     Non-clock Pin
Clock       Load      Pin           Seq Example        Seq Example       Comb Example 
--------------------------------------------------------------------------------------
top|clk     519       clk(port)     cpu_din[2:0].C     -                 -            
======================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@W:MT529:@XP_MSG">cpu.v(71)</a><!@TM:1585336906> | Found inferred clock top|clk which controls 519 sequential elements including cpu_instance.PC[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport21></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 519 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_prem.srm@|S:clk@|E:led_R@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       clk                 port                   519        led_R          
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1585336906> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1585336906> | Writing default property annotation file /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sat Mar 28 03:21:46 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1585336879>
# Sat Mar 28 03:21:46 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport22></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1450R, Built Sep 25 2019 09:27:53</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 219MB peak: 219MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1585336958> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1585336958> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1585336958> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 241MB peak: 241MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 326MB peak: 326MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1585336958> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:FA239:@XP_MSG">instRom.v(37)</a><!@TM:1585336958> | ROM inst_1[0] (in view: work.instRom(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@N:MO106:@XP_MSG">instRom.v(37)</a><!@TM:1585336958> | Found ROM inst_1[0] (in view: work.instRom(verilog)) with 11 words by 1 bit.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:82:4:82:8:@W:BN132:@XP_MSG">cpu.v(82)</a><!@TM:1585336958> | Removing user instance cpu_instance.rf_data[19]_39[31:0] because it is equivalent to instance cpu_instance.rf_data[18]_39[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:82:4:82:8:@W:BN132:@XP_MSG">cpu.v(82)</a><!@TM:1585336958> | Removing user instance cpu_instance.rf_data[18]_39[31:0] because it is equivalent to instance cpu_instance.rf_data[16]_39[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@W:BN132:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance cpu_instance.rf_data[19][31:0] because it is equivalent to instance cpu_instance.rf_data[18][31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@W:BN132:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance cpu_instance.rf_data[18][31:0] because it is equivalent to instance cpu_instance.rf_data[16][31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:82:4:82:8:@W:BN132:@XP_MSG">cpu.v(82)</a><!@TM:1585336958> | Removing user instance cpu_instance.rf_data[17]_39[31:0] because it is equivalent to instance cpu_instance.rf_data[16]_39[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@W:BN132:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance cpu_instance.rf_data[17][31:0] because it is equivalent to instance cpu_instance.rf_data[16][31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 326MB peak: 326MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[3] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[4] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[5] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[6] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[7] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[8] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[9] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[10] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[11] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[12] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[13] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[14] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[15] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[16] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[17] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[18] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[19] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[20] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[21] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[22] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[23] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[24] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[25] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[26] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[27] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[28] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[29] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[30] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:BN362:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Removing sequential instance dout[31] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:100:22:100:49:@N:MF179:@XP_MSG">cpu.v(100)</a><!@TM:1585336958> | Found 32 by 32 bit equality operator ('==') rf_data\[31\]_11[0] (in view: work.cpu(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:102:12:102:37:@N:MF179:@XP_MSG">cpu.v(102)</a><!@TM:1585336958> | Found 32 by 32 bit equality operator ('==') PC8 (in view: work.cpu(verilog))

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 364MB peak: 364MB)


Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 364MB peak: 364MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 371MB peak: 371MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 371MB peak: 371MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 371MB peak: 371MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 371MB peak: 371MB)

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:FA239:@XP_MSG">instRom.v(37)</a><!@TM:1585336958> | ROM iR.inst_1_0[23:21] (in view: work.cpu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@N:MO106:@XP_MSG">instRom.v(37)</a><!@TM:1585336958> | Found ROM iR.inst_1_0[23:21] (in view: work.cpu(verilog)) with 11 words by 3 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:FA239:@XP_MSG">instRom.v(37)</a><!@TM:1585336958> | ROM iR.inst_1_0[30:26] (in view: work.cpu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@N:MO106:@XP_MSG">instRom.v(37)</a><!@TM:1585336958> | Found ROM iR.inst_1_0[30:26] (in view: work.cpu(verilog)) with 11 words by 5 bits.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:BN132:@XP_MSG">instRom.v(37)</a><!@TM:1585336958> | Removing sequential instance cpu_instance.iR.inst_1_0_areg_0[3:0] because it is equivalent to instance cpu_instance.iR.inst_1_0_areg[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:BN132:@XP_MSG">instRom.v(37)</a><!@TM:1585336958> | Removing instance cpu_instance.iR.inst_1_0_areg[0] because it is equivalent to instance cpu_instance.ir_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:BN132:@XP_MSG">instRom.v(37)</a><!@TM:1585336958> | Removing instance cpu_instance.iR.inst_1_0_areg[1] because it is equivalent to instance cpu_instance.ir_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:BN132:@XP_MSG">instRom.v(37)</a><!@TM:1585336958> | Removing instance cpu_instance.iR.inst_1_0_areg[2] because it is equivalent to instance cpu_instance.ir_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:37:4:37:8:@W:BN132:@XP_MSG">instRom.v(37)</a><!@TM:1585336958> | Removing instance cpu_instance.iR.inst_1_0_areg[3] because it is equivalent to instance cpu_instance.ir_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished preparing to map (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 371MB peak: 371MB)


Finished technology mapping (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 404MB peak: 404MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:16s		    -7.78ns		3415 /       394
   2		0h:00m:16s		    -7.78ns		3409 /       394
   3		0h:00m:17s		    -6.60ns		3423 /       394
   4		0h:00m:20s		    -6.31ns		3604 /       394
   5		0h:00m:27s		    -6.53ns		3661 /       394
   6		0h:00m:27s		    -6.53ns		3661 /       394
   7		0h:00m:28s		    -6.53ns		3658 /       394
   8		0h:00m:28s		    -6.53ns		3658 /       394

   9		0h:00m:32s		    -6.09ns		3662 /       394
  10		0h:00m:33s		    -6.34ns		3670 /       394
  11		0h:00m:34s		    -5.39ns		3671 /       394
  12		0h:00m:34s		    -5.17ns		3672 /       394
  13		0h:00m:35s		    -4.92ns		3675 /       394
  14		0h:00m:36s		    -4.77ns		3683 /       394
  15		0h:00m:36s		    -4.51ns		3687 /       394
  16		0h:00m:37s		    -4.58ns		3690 /       394
  17		0h:00m:38s		    -4.65ns		3689 /       394
  18		0h:00m:38s		    -4.33ns		3694 /       394
  19		0h:00m:39s		    -4.58ns		3696 /       394
  20		0h:00m:40s		    -4.65ns		3700 /       394
  21		0h:00m:40s		    -4.32ns		3701 /       394
  22		0h:00m:40s		    -4.39ns		3701 /       394
  23		0h:00m:40s		    -4.33ns		3701 /       394
  24		0h:00m:41s		    -4.38ns		3704 /       394
  25		0h:00m:42s		    -4.33ns		3706 /       394
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Replicating instance ir_addr[9] (in view: work.cpu(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Replicating instance ir_addr[8] (in view: work.cpu(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Replicating instance ir_addr[1] (in view: work.cpu(verilog)) with 15 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Replicating instance ir_addr[0] (in view: work.cpu(verilog)) with 14 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Replicating instance ir_addr[2] (in view: work.cpu(verilog)) with 15 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Replicating instance ir_addr[3] (in view: work.cpu(verilog)) with 16 loads 1 time to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 0 LUTs via timing driven replication

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Replicating instance ir_addr[5] (in view: work.cpu(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:71:2:71:8:@N:FX271:@XP_MSG">cpu.v(71)</a><!@TM:1585336958> | Replicating instance ir_addr[4] (in view: work.cpu(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

  26		0h:00m:45s		    -3.86ns		3781 /       402
  27		0h:00m:45s		    -4.21ns		3781 /       402
  28		0h:00m:46s		    -4.37ns		3781 /       402
  29		0h:00m:46s		    -4.52ns		3783 /       402
  30		0h:00m:46s		    -4.27ns		3784 /       402

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:47s; Memory used current: 415MB peak: 415MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1585336958> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585336958> | Converting bidirection inout port to output port. Because it's a pure output port</font> 

Finished restoring hierarchy (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:48s; Memory used current: 419MB peak: 419MB)


Start Writing Netlists (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:48s; Memory used current: 419MB peak: 419MB)

Writing Analyst data base /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:49s; Memory used current: 419MB peak: 419MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:50s; Memory used current: 419MB peak: 419MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1585336958> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1585336958> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:50s; Memory used current: 419MB peak: 419MB)


Start final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 419MB peak: 419MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1585336958> | Found inferred clock top|clk with period 22.99ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport23></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Sat Mar 28 03:22:38 2020
#


Top view:               top
Requested Frequency:    43.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1585336958> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1585336958> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary24></a>Performance Summary</a>
*******************


Worst slack in design: -4.057

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|clk            43.5 MHz      37.0 MHz      22.987        27.044        -4.057     inferred     Autoconstr_clkgroup_0
System             100.0 MHz     NA            10.000        NA            21.833     system       system_clkgroup      
========================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships25></a>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    top|clk  |  22.987      21.833  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk   System   |  22.987      21.599  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk   top|clk  |  22.987      -4.057  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo26></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport27></a>Detailed Report for Clock: top|clk</a>
====================================



<a name=startingSlack28></a>Starting Points with Worst Slack</a>
********************************

                             Starting                                       Arrival           
Instance                     Reference     Type     Pin     Net             Time        Slack 
                             Clock                                                            
----------------------------------------------------------------------------------------------
cpu_instance.ir_addr[25]     top|clk       DFF      Q       ir_addr[25]     0.367       -4.057
cpu_instance.ir_addr[24]     top|clk       DFF      Q       ir_addr[24]     0.367       -3.990
cpu_instance.ir_addr[29]     top|clk       DFF      Q       ir_addr[29]     0.367       -3.929
cpu_instance.ir_addr[28]     top|clk       DFF      Q       ir_addr[28]     0.367       -3.861
cpu_instance.ir_addr[13]     top|clk       DFF      Q       ir_addr[13]     0.367       -3.800
cpu_instance.ir_addr[26]     top|clk       DFF      Q       ir_addr[26]     0.367       -3.780
cpu_instance.ir_addr[12]     top|clk       DFF      Q       ir_addr[12]     0.367       -3.732
cpu_instance.ir_addr[15]     top|clk       DFF      Q       ir_addr[15]     0.367       -3.732
cpu_instance.ir_addr[21]     top|clk       DFF      Q       ir_addr[21]     0.367       -3.719
cpu_instance.ir_addr[14]     top|clk       DFF      Q       ir_addr[14]     0.367       -3.665
==============================================================================================


<a name=endingSlack29></a>Ending Points with Worst Slack</a>
******************************

                                  Starting                                               Required           
Instance                          Reference     Type     Pin     Net                     Time         Slack 
                                  Clock                                                                     
------------------------------------------------------------------------------------------------------------
cpu_instance.rf_data\[1\][31]     top|clk       DFFE     D       rf_data\[1\]_39[31]     22.854       -4.057
cpu_instance.rf_data\[4\][31]     top|clk       DFFE     D       rf_data\[4\]_39[31]     22.854       -4.057
cpu_instance.rf_data\[6\][31]     top|clk       DFFE     D       rf_data\[6\]_39[31]     22.854       -4.057
cpu_instance.rf_data\[0\][29]     top|clk       DFFE     D       rf_data\[0\]_39[29]     22.854       -3.997
cpu_instance.rf_data\[0\][31]     top|clk       DFFE     D       rf_data\[0\]_39[31]     22.854       -3.990
cpu_instance.rf_data\[3\][29]     top|clk       DFFE     D       rf_data\[3\]_39[29]     22.854       -3.943
cpu_instance.rf_data\[1\][30]     top|clk       DFFE     D       rf_data\[1\]_39[30]     22.854       -3.933
cpu_instance.rf_data\[2\][30]     top|clk       DFFE     D       rf_data\[2\]_39[30]     22.854       -3.933
cpu_instance.rf_data\[3\][30]     top|clk       DFFE     D       rf_data\[3\]_39[30]     22.854       -3.933
cpu_instance.rf_data\[4\][30]     top|clk       DFFE     D       rf_data\[4\]_39[30]     22.854       -3.933
============================================================================================================



<a name=worstPaths30></a>Worst Path Information</a>
<a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srr:srsf/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srs:fp:243784:257191:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      22.987
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.854

    - Propagation time:                      26.910
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.057

    Number of logic level(s):                40
    Starting point:                          cpu_instance.ir_addr[25] / Q
    Ending point:                            cpu_instance.rf_data\[1\][31] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[25]                     DFF           Q        Out     0.367     0.367       -         
ir_addr[25]                                  Net           -        -       1.021     -           4         
cpu_instance.iR.inst28_30_9                  LUT4          I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                  LUT4          F        Out     1.099     2.487       -         
inst28_30_9                                  Net           -        -       1.082     -           12        
cpu_instance.iR.inst32_i_o2_sx               LUT4          I1       In      -         3.569       -         
cpu_instance.iR.inst32_i_o2_sx               LUT4          F        Out     1.099     4.668       -         
inst32_i_o2_sx                               Net           -        -       1.021     -           3         
cpu_instance.iR.inst32_i_o2                  LUT4          I2       In      -         5.689       -         
cpu_instance.iR.inst32_i_o2                  LUT4          F        Out     0.822     6.511       -         
inst32_i_o2                                  Net           -        -       1.542     -           112       
cpu_instance.iR.un329_rf_data_3[4]           LUT3          I0       In      -         8.053       -         
cpu_instance.iR.un329_rf_data_3[4]           LUT3          F        Out     1.032     9.085       -         
N_5807                                       Net           -        -       0.766     -           1         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          I0       In      -         9.851       -         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          F        Out     1.032     10.883      -         
rf_data\[31\]_9_3                            Net           -        -       1.265     -           48        
cpu_instance.un738_rf_data_axb_4             LUT4          I2       In      -         12.148      -         
cpu_instance.un738_rf_data_axb_4             LUT4          F        Out     0.822     12.970      -         
un738_rf_data_axb_4                          Net           -        -       0.766     -           1         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          I1       In      -         13.735      -         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          F        Out     1.099     14.834      -         
un738_rf_data_axb_4_lfx                      Net           -        -       1.021     -           1         
cpu_instance.un738_rf_data_cry_4_0           ALU           I0       In      -         15.855      -         
cpu_instance.un738_rf_data_cry_4_0           ALU           COUT     Out     0.958     16.813      -         
un738_rf_data_cry_4                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_5_0           ALU           CIN      In      -         16.813      -         
cpu_instance.un738_rf_data_cry_5_0           ALU           COUT     Out     0.057     16.870      -         
un738_rf_data_cry_5                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_6_0           ALU           CIN      In      -         16.870      -         
cpu_instance.un738_rf_data_cry_6_0           ALU           COUT     Out     0.057     16.927      -         
un738_rf_data_cry_6                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_7_0           ALU           CIN      In      -         16.927      -         
cpu_instance.un738_rf_data_cry_7_0           ALU           COUT     Out     0.057     16.984      -         
un738_rf_data_cry_7                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_8_0           ALU           CIN      In      -         16.984      -         
cpu_instance.un738_rf_data_cry_8_0           ALU           COUT     Out     0.057     17.041      -         
un738_rf_data_cry_8                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_9_0           ALU           CIN      In      -         17.041      -         
cpu_instance.un738_rf_data_cry_9_0           ALU           COUT     Out     0.057     17.098      -         
un738_rf_data_cry_9                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_10_0          ALU           CIN      In      -         17.098      -         
cpu_instance.un738_rf_data_cry_10_0          ALU           COUT     Out     0.057     17.155      -         
un738_rf_data_cry_10                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_11_0          ALU           CIN      In      -         17.155      -         
cpu_instance.un738_rf_data_cry_11_0          ALU           COUT     Out     0.057     17.212      -         
un738_rf_data_cry_11                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_12_0          ALU           CIN      In      -         17.212      -         
cpu_instance.un738_rf_data_cry_12_0          ALU           COUT     Out     0.057     17.269      -         
un738_rf_data_cry_12                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_13_0          ALU           CIN      In      -         17.269      -         
cpu_instance.un738_rf_data_cry_13_0          ALU           COUT     Out     0.057     17.326      -         
un738_rf_data_cry_13                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_14_0          ALU           CIN      In      -         17.326      -         
cpu_instance.un738_rf_data_cry_14_0          ALU           COUT     Out     0.057     17.383      -         
un738_rf_data_cry_14                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_15_0          ALU           CIN      In      -         17.383      -         
cpu_instance.un738_rf_data_cry_15_0          ALU           COUT     Out     0.057     17.440      -         
un738_rf_data_cry_15                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_16_0          ALU           CIN      In      -         17.440      -         
cpu_instance.un738_rf_data_cry_16_0          ALU           COUT     Out     0.057     17.497      -         
un738_rf_data_cry_16                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_17_0          ALU           CIN      In      -         17.497      -         
cpu_instance.un738_rf_data_cry_17_0          ALU           COUT     Out     0.057     17.554      -         
un738_rf_data_cry_17                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_18_0          ALU           CIN      In      -         17.554      -         
cpu_instance.un738_rf_data_cry_18_0          ALU           COUT     Out     0.057     17.611      -         
un738_rf_data_cry_18                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_19_0          ALU           CIN      In      -         17.611      -         
cpu_instance.un738_rf_data_cry_19_0          ALU           COUT     Out     0.057     17.668      -         
un738_rf_data_cry_19                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_20_0          ALU           CIN      In      -         17.668      -         
cpu_instance.un738_rf_data_cry_20_0          ALU           COUT     Out     0.057     17.725      -         
un738_rf_data_cry_20                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_21_0          ALU           CIN      In      -         17.725      -         
cpu_instance.un738_rf_data_cry_21_0          ALU           COUT     Out     0.057     17.782      -         
un738_rf_data_cry_21                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_22_0          ALU           CIN      In      -         17.782      -         
cpu_instance.un738_rf_data_cry_22_0          ALU           COUT     Out     0.057     17.839      -         
un738_rf_data_cry_22                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_23_0          ALU           CIN      In      -         17.839      -         
cpu_instance.un738_rf_data_cry_23_0          ALU           COUT     Out     0.057     17.896      -         
un738_rf_data_cry_23                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_24_0          ALU           CIN      In      -         17.896      -         
cpu_instance.un738_rf_data_cry_24_0          ALU           COUT     Out     0.057     17.953      -         
un738_rf_data_cry_24                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_25_0          ALU           CIN      In      -         17.953      -         
cpu_instance.un738_rf_data_cry_25_0          ALU           COUT     Out     0.057     18.010      -         
un738_rf_data_cry_25                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_26_0          ALU           CIN      In      -         18.010      -         
cpu_instance.un738_rf_data_cry_26_0          ALU           COUT     Out     0.057     18.067      -         
un738_rf_data_cry_26                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_27_0          ALU           CIN      In      -         18.067      -         
cpu_instance.un738_rf_data_cry_27_0          ALU           COUT     Out     0.057     18.124      -         
un738_rf_data_cry_27                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_28_0          ALU           CIN      In      -         18.124      -         
cpu_instance.un738_rf_data_cry_28_0          ALU           COUT     Out     0.057     18.181      -         
un738_rf_data_cry_28                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_29_0          ALU           CIN      In      -         18.181      -         
cpu_instance.un738_rf_data_cry_29_0          ALU           COUT     Out     0.057     18.238      -         
un738_rf_data_cry_29                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_30_0          ALU           CIN      In      -         18.238      -         
cpu_instance.un738_rf_data_cry_30_0          ALU           COUT     Out     0.057     18.295      -         
un738_rf_data_cry_30                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_s_31_0            ALU           CIN      In      -         18.295      -         
cpu_instance.un738_rf_data_s_31_0            ALU           SUM      Out     0.563     18.858      -         
un738_rf_data_s_31_0_SUM                     Net           -        -       1.021     -           9         
cpu_instance.iR.rf_data\[1\]_39_3[31]        LUT3          I0       In      -         19.879      -         
cpu_instance.iR.rf_data\[1\]_39_3[31]        LUT3          F        Out     1.032     20.911      -         
N_776                                        Net           -        -       0.000     -           1         
cpu_instance.iR.rf_data\[1\]_39_4[31]        MUX2_LUT5     I1       In      -         20.911      -         
cpu_instance.iR.rf_data\[1\]_39_4[31]        MUX2_LUT5     O        Out     0.150     21.061      -         
N_808                                        Net           -        -       1.021     -           1         
cpu_instance.iR.rf_data\[1\]_39_5[31]        LUT3          I1       In      -         22.082      -         
cpu_instance.iR.rf_data\[1\]_39_5[31]        LUT3          F        Out     1.099     23.181      -         
N_840                                        Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[1\]_39_18_1[31]     LUT3          I1       In      -         23.947      -         
cpu_instance.iR.rf_data\[1\]_39_18_1[31]     LUT3          F        Out     1.099     25.046      -         
rf_data\[1\]_39_18_1[31]                     Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[1\]_39_18[31]       LUT4          I1       In      -         25.811      -         
cpu_instance.iR.rf_data\[1\]_39_18[31]       LUT4          F        Out     1.099     26.910      -         
rf_data\[1\]_39[31]                          Net           -        -       0.000     -           1         
cpu_instance.rf_data\[1\][31]                DFFE          D        In      -         26.910      -         
============================================================================================================
Total path delay (propagation time + setup) of 27.043 is 14.987(55.4%) logic and 12.057(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      22.987
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.854

    - Propagation time:                      26.910
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.057

    Number of logic level(s):                40
    Starting point:                          cpu_instance.ir_addr[25] / Q
    Ending point:                            cpu_instance.rf_data\[6\][31] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[25]                     DFF           Q        Out     0.367     0.367       -         
ir_addr[25]                                  Net           -        -       1.021     -           4         
cpu_instance.iR.inst28_30_9                  LUT4          I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                  LUT4          F        Out     1.099     2.487       -         
inst28_30_9                                  Net           -        -       1.082     -           12        
cpu_instance.iR.inst32_i_o2_sx               LUT4          I1       In      -         3.569       -         
cpu_instance.iR.inst32_i_o2_sx               LUT4          F        Out     1.099     4.668       -         
inst32_i_o2_sx                               Net           -        -       1.021     -           3         
cpu_instance.iR.inst32_i_o2                  LUT4          I2       In      -         5.689       -         
cpu_instance.iR.inst32_i_o2                  LUT4          F        Out     0.822     6.511       -         
inst32_i_o2                                  Net           -        -       1.542     -           112       
cpu_instance.iR.un329_rf_data_3[4]           LUT3          I0       In      -         8.053       -         
cpu_instance.iR.un329_rf_data_3[4]           LUT3          F        Out     1.032     9.085       -         
N_5807                                       Net           -        -       0.766     -           1         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          I0       In      -         9.851       -         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          F        Out     1.032     10.883      -         
rf_data\[31\]_9_3                            Net           -        -       1.265     -           48        
cpu_instance.un738_rf_data_axb_4             LUT4          I2       In      -         12.148      -         
cpu_instance.un738_rf_data_axb_4             LUT4          F        Out     0.822     12.970      -         
un738_rf_data_axb_4                          Net           -        -       0.766     -           1         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          I1       In      -         13.735      -         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          F        Out     1.099     14.834      -         
un738_rf_data_axb_4_lfx                      Net           -        -       1.021     -           1         
cpu_instance.un738_rf_data_cry_4_0           ALU           I0       In      -         15.855      -         
cpu_instance.un738_rf_data_cry_4_0           ALU           COUT     Out     0.958     16.813      -         
un738_rf_data_cry_4                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_5_0           ALU           CIN      In      -         16.813      -         
cpu_instance.un738_rf_data_cry_5_0           ALU           COUT     Out     0.057     16.870      -         
un738_rf_data_cry_5                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_6_0           ALU           CIN      In      -         16.870      -         
cpu_instance.un738_rf_data_cry_6_0           ALU           COUT     Out     0.057     16.927      -         
un738_rf_data_cry_6                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_7_0           ALU           CIN      In      -         16.927      -         
cpu_instance.un738_rf_data_cry_7_0           ALU           COUT     Out     0.057     16.984      -         
un738_rf_data_cry_7                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_8_0           ALU           CIN      In      -         16.984      -         
cpu_instance.un738_rf_data_cry_8_0           ALU           COUT     Out     0.057     17.041      -         
un738_rf_data_cry_8                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_9_0           ALU           CIN      In      -         17.041      -         
cpu_instance.un738_rf_data_cry_9_0           ALU           COUT     Out     0.057     17.098      -         
un738_rf_data_cry_9                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_10_0          ALU           CIN      In      -         17.098      -         
cpu_instance.un738_rf_data_cry_10_0          ALU           COUT     Out     0.057     17.155      -         
un738_rf_data_cry_10                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_11_0          ALU           CIN      In      -         17.155      -         
cpu_instance.un738_rf_data_cry_11_0          ALU           COUT     Out     0.057     17.212      -         
un738_rf_data_cry_11                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_12_0          ALU           CIN      In      -         17.212      -         
cpu_instance.un738_rf_data_cry_12_0          ALU           COUT     Out     0.057     17.269      -         
un738_rf_data_cry_12                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_13_0          ALU           CIN      In      -         17.269      -         
cpu_instance.un738_rf_data_cry_13_0          ALU           COUT     Out     0.057     17.326      -         
un738_rf_data_cry_13                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_14_0          ALU           CIN      In      -         17.326      -         
cpu_instance.un738_rf_data_cry_14_0          ALU           COUT     Out     0.057     17.383      -         
un738_rf_data_cry_14                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_15_0          ALU           CIN      In      -         17.383      -         
cpu_instance.un738_rf_data_cry_15_0          ALU           COUT     Out     0.057     17.440      -         
un738_rf_data_cry_15                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_16_0          ALU           CIN      In      -         17.440      -         
cpu_instance.un738_rf_data_cry_16_0          ALU           COUT     Out     0.057     17.497      -         
un738_rf_data_cry_16                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_17_0          ALU           CIN      In      -         17.497      -         
cpu_instance.un738_rf_data_cry_17_0          ALU           COUT     Out     0.057     17.554      -         
un738_rf_data_cry_17                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_18_0          ALU           CIN      In      -         17.554      -         
cpu_instance.un738_rf_data_cry_18_0          ALU           COUT     Out     0.057     17.611      -         
un738_rf_data_cry_18                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_19_0          ALU           CIN      In      -         17.611      -         
cpu_instance.un738_rf_data_cry_19_0          ALU           COUT     Out     0.057     17.668      -         
un738_rf_data_cry_19                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_20_0          ALU           CIN      In      -         17.668      -         
cpu_instance.un738_rf_data_cry_20_0          ALU           COUT     Out     0.057     17.725      -         
un738_rf_data_cry_20                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_21_0          ALU           CIN      In      -         17.725      -         
cpu_instance.un738_rf_data_cry_21_0          ALU           COUT     Out     0.057     17.782      -         
un738_rf_data_cry_21                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_22_0          ALU           CIN      In      -         17.782      -         
cpu_instance.un738_rf_data_cry_22_0          ALU           COUT     Out     0.057     17.839      -         
un738_rf_data_cry_22                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_23_0          ALU           CIN      In      -         17.839      -         
cpu_instance.un738_rf_data_cry_23_0          ALU           COUT     Out     0.057     17.896      -         
un738_rf_data_cry_23                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_24_0          ALU           CIN      In      -         17.896      -         
cpu_instance.un738_rf_data_cry_24_0          ALU           COUT     Out     0.057     17.953      -         
un738_rf_data_cry_24                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_25_0          ALU           CIN      In      -         17.953      -         
cpu_instance.un738_rf_data_cry_25_0          ALU           COUT     Out     0.057     18.010      -         
un738_rf_data_cry_25                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_26_0          ALU           CIN      In      -         18.010      -         
cpu_instance.un738_rf_data_cry_26_0          ALU           COUT     Out     0.057     18.067      -         
un738_rf_data_cry_26                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_27_0          ALU           CIN      In      -         18.067      -         
cpu_instance.un738_rf_data_cry_27_0          ALU           COUT     Out     0.057     18.124      -         
un738_rf_data_cry_27                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_28_0          ALU           CIN      In      -         18.124      -         
cpu_instance.un738_rf_data_cry_28_0          ALU           COUT     Out     0.057     18.181      -         
un738_rf_data_cry_28                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_29_0          ALU           CIN      In      -         18.181      -         
cpu_instance.un738_rf_data_cry_29_0          ALU           COUT     Out     0.057     18.238      -         
un738_rf_data_cry_29                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_30_0          ALU           CIN      In      -         18.238      -         
cpu_instance.un738_rf_data_cry_30_0          ALU           COUT     Out     0.057     18.295      -         
un738_rf_data_cry_30                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_s_31_0            ALU           CIN      In      -         18.295      -         
cpu_instance.un738_rf_data_s_31_0            ALU           SUM      Out     0.563     18.858      -         
un738_rf_data_s_31_0_SUM                     Net           -        -       1.021     -           9         
cpu_instance.rf_data\[6\]_39_3[31]           LUT3          I0       In      -         19.879      -         
cpu_instance.rf_data\[6\]_39_3[31]           LUT3          F        Out     1.032     20.911      -         
rf_data\[6\]_39_3[31]                        Net           -        -       0.000     -           1         
cpu_instance.iR.rf_data\[6\]_39_4[31]        MUX2_LUT5     I1       In      -         20.911      -         
cpu_instance.iR.rf_data\[6\]_39_4[31]        MUX2_LUT5     O        Out     0.150     21.061      -         
N_3688                                       Net           -        -       1.021     -           1         
cpu_instance.iR.rf_data\[6\]_39_5[31]        LUT3          I1       In      -         22.082      -         
cpu_instance.iR.rf_data\[6\]_39_5[31]        LUT3          F        Out     1.099     23.181      -         
N_3720                                       Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[6\]_39_18_1[31]     LUT3          I1       In      -         23.947      -         
cpu_instance.iR.rf_data\[6\]_39_18_1[31]     LUT3          F        Out     1.099     25.046      -         
rf_data\[6\]_39_18_1[31]                     Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[6\]_39_18[31]       LUT4          I1       In      -         25.811      -         
cpu_instance.iR.rf_data\[6\]_39_18[31]       LUT4          F        Out     1.099     26.910      -         
rf_data\[6\]_39[31]                          Net           -        -       0.000     -           1         
cpu_instance.rf_data\[6\][31]                DFFE          D        In      -         26.910      -         
============================================================================================================
Total path delay (propagation time + setup) of 27.043 is 14.987(55.4%) logic and 12.057(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      22.987
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.854

    - Propagation time:                      26.910
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.057

    Number of logic level(s):                40
    Starting point:                          cpu_instance.ir_addr[25] / Q
    Ending point:                            cpu_instance.rf_data\[4\][31] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[25]                     DFF           Q        Out     0.367     0.367       -         
ir_addr[25]                                  Net           -        -       1.021     -           4         
cpu_instance.iR.inst28_30_9                  LUT4          I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                  LUT4          F        Out     1.099     2.487       -         
inst28_30_9                                  Net           -        -       1.082     -           12        
cpu_instance.iR.inst32_i_o2_sx               LUT4          I1       In      -         3.569       -         
cpu_instance.iR.inst32_i_o2_sx               LUT4          F        Out     1.099     4.668       -         
inst32_i_o2_sx                               Net           -        -       1.021     -           3         
cpu_instance.iR.inst32_i_o2                  LUT4          I2       In      -         5.689       -         
cpu_instance.iR.inst32_i_o2                  LUT4          F        Out     0.822     6.511       -         
inst32_i_o2                                  Net           -        -       1.542     -           112       
cpu_instance.iR.un329_rf_data_3[4]           LUT3          I0       In      -         8.053       -         
cpu_instance.iR.un329_rf_data_3[4]           LUT3          F        Out     1.032     9.085       -         
N_5807                                       Net           -        -       0.766     -           1         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          I0       In      -         9.851       -         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          F        Out     1.032     10.883      -         
rf_data\[31\]_9_3                            Net           -        -       1.265     -           48        
cpu_instance.un738_rf_data_axb_4             LUT4          I2       In      -         12.148      -         
cpu_instance.un738_rf_data_axb_4             LUT4          F        Out     0.822     12.970      -         
un738_rf_data_axb_4                          Net           -        -       0.766     -           1         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          I1       In      -         13.735      -         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          F        Out     1.099     14.834      -         
un738_rf_data_axb_4_lfx                      Net           -        -       1.021     -           1         
cpu_instance.un738_rf_data_cry_4_0           ALU           I0       In      -         15.855      -         
cpu_instance.un738_rf_data_cry_4_0           ALU           COUT     Out     0.958     16.813      -         
un738_rf_data_cry_4                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_5_0           ALU           CIN      In      -         16.813      -         
cpu_instance.un738_rf_data_cry_5_0           ALU           COUT     Out     0.057     16.870      -         
un738_rf_data_cry_5                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_6_0           ALU           CIN      In      -         16.870      -         
cpu_instance.un738_rf_data_cry_6_0           ALU           COUT     Out     0.057     16.927      -         
un738_rf_data_cry_6                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_7_0           ALU           CIN      In      -         16.927      -         
cpu_instance.un738_rf_data_cry_7_0           ALU           COUT     Out     0.057     16.984      -         
un738_rf_data_cry_7                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_8_0           ALU           CIN      In      -         16.984      -         
cpu_instance.un738_rf_data_cry_8_0           ALU           COUT     Out     0.057     17.041      -         
un738_rf_data_cry_8                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_9_0           ALU           CIN      In      -         17.041      -         
cpu_instance.un738_rf_data_cry_9_0           ALU           COUT     Out     0.057     17.098      -         
un738_rf_data_cry_9                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_10_0          ALU           CIN      In      -         17.098      -         
cpu_instance.un738_rf_data_cry_10_0          ALU           COUT     Out     0.057     17.155      -         
un738_rf_data_cry_10                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_11_0          ALU           CIN      In      -         17.155      -         
cpu_instance.un738_rf_data_cry_11_0          ALU           COUT     Out     0.057     17.212      -         
un738_rf_data_cry_11                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_12_0          ALU           CIN      In      -         17.212      -         
cpu_instance.un738_rf_data_cry_12_0          ALU           COUT     Out     0.057     17.269      -         
un738_rf_data_cry_12                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_13_0          ALU           CIN      In      -         17.269      -         
cpu_instance.un738_rf_data_cry_13_0          ALU           COUT     Out     0.057     17.326      -         
un738_rf_data_cry_13                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_14_0          ALU           CIN      In      -         17.326      -         
cpu_instance.un738_rf_data_cry_14_0          ALU           COUT     Out     0.057     17.383      -         
un738_rf_data_cry_14                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_15_0          ALU           CIN      In      -         17.383      -         
cpu_instance.un738_rf_data_cry_15_0          ALU           COUT     Out     0.057     17.440      -         
un738_rf_data_cry_15                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_16_0          ALU           CIN      In      -         17.440      -         
cpu_instance.un738_rf_data_cry_16_0          ALU           COUT     Out     0.057     17.497      -         
un738_rf_data_cry_16                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_17_0          ALU           CIN      In      -         17.497      -         
cpu_instance.un738_rf_data_cry_17_0          ALU           COUT     Out     0.057     17.554      -         
un738_rf_data_cry_17                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_18_0          ALU           CIN      In      -         17.554      -         
cpu_instance.un738_rf_data_cry_18_0          ALU           COUT     Out     0.057     17.611      -         
un738_rf_data_cry_18                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_19_0          ALU           CIN      In      -         17.611      -         
cpu_instance.un738_rf_data_cry_19_0          ALU           COUT     Out     0.057     17.668      -         
un738_rf_data_cry_19                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_20_0          ALU           CIN      In      -         17.668      -         
cpu_instance.un738_rf_data_cry_20_0          ALU           COUT     Out     0.057     17.725      -         
un738_rf_data_cry_20                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_21_0          ALU           CIN      In      -         17.725      -         
cpu_instance.un738_rf_data_cry_21_0          ALU           COUT     Out     0.057     17.782      -         
un738_rf_data_cry_21                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_22_0          ALU           CIN      In      -         17.782      -         
cpu_instance.un738_rf_data_cry_22_0          ALU           COUT     Out     0.057     17.839      -         
un738_rf_data_cry_22                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_23_0          ALU           CIN      In      -         17.839      -         
cpu_instance.un738_rf_data_cry_23_0          ALU           COUT     Out     0.057     17.896      -         
un738_rf_data_cry_23                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_24_0          ALU           CIN      In      -         17.896      -         
cpu_instance.un738_rf_data_cry_24_0          ALU           COUT     Out     0.057     17.953      -         
un738_rf_data_cry_24                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_25_0          ALU           CIN      In      -         17.953      -         
cpu_instance.un738_rf_data_cry_25_0          ALU           COUT     Out     0.057     18.010      -         
un738_rf_data_cry_25                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_26_0          ALU           CIN      In      -         18.010      -         
cpu_instance.un738_rf_data_cry_26_0          ALU           COUT     Out     0.057     18.067      -         
un738_rf_data_cry_26                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_27_0          ALU           CIN      In      -         18.067      -         
cpu_instance.un738_rf_data_cry_27_0          ALU           COUT     Out     0.057     18.124      -         
un738_rf_data_cry_27                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_28_0          ALU           CIN      In      -         18.124      -         
cpu_instance.un738_rf_data_cry_28_0          ALU           COUT     Out     0.057     18.181      -         
un738_rf_data_cry_28                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_29_0          ALU           CIN      In      -         18.181      -         
cpu_instance.un738_rf_data_cry_29_0          ALU           COUT     Out     0.057     18.238      -         
un738_rf_data_cry_29                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_30_0          ALU           CIN      In      -         18.238      -         
cpu_instance.un738_rf_data_cry_30_0          ALU           COUT     Out     0.057     18.295      -         
un738_rf_data_cry_30                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_s_31_0            ALU           CIN      In      -         18.295      -         
cpu_instance.un738_rf_data_s_31_0            ALU           SUM      Out     0.563     18.858      -         
un738_rf_data_s_31_0_SUM                     Net           -        -       1.021     -           9         
cpu_instance.iR.rf_data\[4\]_39_3[31]        LUT3          I0       In      -         19.879      -         
cpu_instance.iR.rf_data\[4\]_39_3[31]        LUT3          F        Out     1.032     20.911      -         
N_2504                                       Net           -        -       0.000     -           1         
cpu_instance.iR.rf_data\[4\]_39_4[31]        MUX2_LUT5     I1       In      -         20.911      -         
cpu_instance.iR.rf_data\[4\]_39_4[31]        MUX2_LUT5     O        Out     0.150     21.061      -         
N_2536                                       Net           -        -       1.021     -           1         
cpu_instance.iR.rf_data\[4\]_39_5[31]        LUT3          I1       In      -         22.082      -         
cpu_instance.iR.rf_data\[4\]_39_5[31]        LUT3          F        Out     1.099     23.181      -         
N_2568                                       Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[4\]_39_18_1[31]     LUT3          I1       In      -         23.947      -         
cpu_instance.iR.rf_data\[4\]_39_18_1[31]     LUT3          F        Out     1.099     25.046      -         
rf_data\[4\]_39_18_1[31]                     Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[4\]_39_18[31]       LUT4          I1       In      -         25.811      -         
cpu_instance.iR.rf_data\[4\]_39_18[31]       LUT4          F        Out     1.099     26.910      -         
rf_data\[4\]_39[31]                          Net           -        -       0.000     -           1         
cpu_instance.rf_data\[4\][31]                DFFE          D        In      -         26.910      -         
============================================================================================================
Total path delay (propagation time + setup) of 27.043 is 14.987(55.4%) logic and 12.057(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      22.987
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.854

    - Propagation time:                      26.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.997

    Number of logic level(s):                38
    Starting point:                          cpu_instance.ir_addr[25] / Q
    Ending point:                            cpu_instance.rf_data\[0\][29] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[25]                     DFF           Q        Out     0.367     0.367       -         
ir_addr[25]                                  Net           -        -       1.021     -           4         
cpu_instance.iR.inst28_30_9                  LUT4          I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                  LUT4          F        Out     1.099     2.487       -         
inst28_30_9                                  Net           -        -       1.082     -           12        
cpu_instance.iR.inst32_i_o2_sx               LUT4          I1       In      -         3.569       -         
cpu_instance.iR.inst32_i_o2_sx               LUT4          F        Out     1.099     4.668       -         
inst32_i_o2_sx                               Net           -        -       1.021     -           3         
cpu_instance.iR.inst32_i_o2                  LUT4          I2       In      -         5.689       -         
cpu_instance.iR.inst32_i_o2                  LUT4          F        Out     0.822     6.511       -         
inst32_i_o2                                  Net           -        -       1.542     -           112       
cpu_instance.iR.un329_rf_data_3[4]           LUT3          I0       In      -         8.053       -         
cpu_instance.iR.un329_rf_data_3[4]           LUT3          F        Out     1.032     9.085       -         
N_5807                                       Net           -        -       0.766     -           1         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          I0       In      -         9.851       -         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          F        Out     1.032     10.883      -         
rf_data\[31\]_9_3                            Net           -        -       1.265     -           48        
cpu_instance.un738_rf_data_axb_4             LUT4          I2       In      -         12.148      -         
cpu_instance.un738_rf_data_axb_4             LUT4          F        Out     0.822     12.970      -         
un738_rf_data_axb_4                          Net           -        -       0.766     -           1         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          I1       In      -         13.735      -         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          F        Out     1.099     14.834      -         
un738_rf_data_axb_4_lfx                      Net           -        -       1.021     -           1         
cpu_instance.un738_rf_data_cry_4_0           ALU           I0       In      -         15.855      -         
cpu_instance.un738_rf_data_cry_4_0           ALU           COUT     Out     0.958     16.813      -         
un738_rf_data_cry_4                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_5_0           ALU           CIN      In      -         16.813      -         
cpu_instance.un738_rf_data_cry_5_0           ALU           COUT     Out     0.057     16.870      -         
un738_rf_data_cry_5                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_6_0           ALU           CIN      In      -         16.870      -         
cpu_instance.un738_rf_data_cry_6_0           ALU           COUT     Out     0.057     16.927      -         
un738_rf_data_cry_6                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_7_0           ALU           CIN      In      -         16.927      -         
cpu_instance.un738_rf_data_cry_7_0           ALU           COUT     Out     0.057     16.984      -         
un738_rf_data_cry_7                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_8_0           ALU           CIN      In      -         16.984      -         
cpu_instance.un738_rf_data_cry_8_0           ALU           COUT     Out     0.057     17.041      -         
un738_rf_data_cry_8                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_9_0           ALU           CIN      In      -         17.041      -         
cpu_instance.un738_rf_data_cry_9_0           ALU           COUT     Out     0.057     17.098      -         
un738_rf_data_cry_9                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_10_0          ALU           CIN      In      -         17.098      -         
cpu_instance.un738_rf_data_cry_10_0          ALU           COUT     Out     0.057     17.155      -         
un738_rf_data_cry_10                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_11_0          ALU           CIN      In      -         17.155      -         
cpu_instance.un738_rf_data_cry_11_0          ALU           COUT     Out     0.057     17.212      -         
un738_rf_data_cry_11                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_12_0          ALU           CIN      In      -         17.212      -         
cpu_instance.un738_rf_data_cry_12_0          ALU           COUT     Out     0.057     17.269      -         
un738_rf_data_cry_12                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_13_0          ALU           CIN      In      -         17.269      -         
cpu_instance.un738_rf_data_cry_13_0          ALU           COUT     Out     0.057     17.326      -         
un738_rf_data_cry_13                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_14_0          ALU           CIN      In      -         17.326      -         
cpu_instance.un738_rf_data_cry_14_0          ALU           COUT     Out     0.057     17.383      -         
un738_rf_data_cry_14                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_15_0          ALU           CIN      In      -         17.383      -         
cpu_instance.un738_rf_data_cry_15_0          ALU           COUT     Out     0.057     17.440      -         
un738_rf_data_cry_15                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_16_0          ALU           CIN      In      -         17.440      -         
cpu_instance.un738_rf_data_cry_16_0          ALU           COUT     Out     0.057     17.497      -         
un738_rf_data_cry_16                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_17_0          ALU           CIN      In      -         17.497      -         
cpu_instance.un738_rf_data_cry_17_0          ALU           COUT     Out     0.057     17.554      -         
un738_rf_data_cry_17                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_18_0          ALU           CIN      In      -         17.554      -         
cpu_instance.un738_rf_data_cry_18_0          ALU           COUT     Out     0.057     17.611      -         
un738_rf_data_cry_18                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_19_0          ALU           CIN      In      -         17.611      -         
cpu_instance.un738_rf_data_cry_19_0          ALU           COUT     Out     0.057     17.668      -         
un738_rf_data_cry_19                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_20_0          ALU           CIN      In      -         17.668      -         
cpu_instance.un738_rf_data_cry_20_0          ALU           COUT     Out     0.057     17.725      -         
un738_rf_data_cry_20                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_21_0          ALU           CIN      In      -         17.725      -         
cpu_instance.un738_rf_data_cry_21_0          ALU           COUT     Out     0.057     17.782      -         
un738_rf_data_cry_21                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_22_0          ALU           CIN      In      -         17.782      -         
cpu_instance.un738_rf_data_cry_22_0          ALU           COUT     Out     0.057     17.839      -         
un738_rf_data_cry_22                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_23_0          ALU           CIN      In      -         17.839      -         
cpu_instance.un738_rf_data_cry_23_0          ALU           COUT     Out     0.057     17.896      -         
un738_rf_data_cry_23                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_24_0          ALU           CIN      In      -         17.896      -         
cpu_instance.un738_rf_data_cry_24_0          ALU           COUT     Out     0.057     17.953      -         
un738_rf_data_cry_24                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_25_0          ALU           CIN      In      -         17.953      -         
cpu_instance.un738_rf_data_cry_25_0          ALU           COUT     Out     0.057     18.010      -         
un738_rf_data_cry_25                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_26_0          ALU           CIN      In      -         18.010      -         
cpu_instance.un738_rf_data_cry_26_0          ALU           COUT     Out     0.057     18.067      -         
un738_rf_data_cry_26                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_27_0          ALU           CIN      In      -         18.067      -         
cpu_instance.un738_rf_data_cry_27_0          ALU           COUT     Out     0.057     18.124      -         
un738_rf_data_cry_27                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_28_0          ALU           CIN      In      -         18.124      -         
cpu_instance.un738_rf_data_cry_28_0          ALU           COUT     Out     0.057     18.181      -         
un738_rf_data_cry_28                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_29_0          ALU           CIN      In      -         18.181      -         
cpu_instance.un738_rf_data_cry_29_0          ALU           SUM      Out     0.563     18.744      -         
un738_rf_data_cry_29_0_SUM                   Net           -        -       1.021     -           9         
cpu_instance.rf_data\[0\]_39_3[29]           LUT3          I0       In      -         19.765      -         
cpu_instance.rf_data\[0\]_39_3[29]           LUT3          F        Out     1.032     20.797      -         
rf_data\[0\]_39_3[29]                        Net           -        -       0.000     -           1         
cpu_instance.rf_data\[0\]_39_4[29]           MUX2_LUT5     I1       In      -         20.797      -         
cpu_instance.rf_data\[0\]_39_4[29]           MUX2_LUT5     O        Out     0.150     20.947      -         
rf_data\[0\]_39_4[29]                        Net           -        -       1.021     -           1         
cpu_instance.rf_data\[0\]_39_5[29]           LUT4          I0       In      -         21.968      -         
cpu_instance.rf_data\[0\]_39_5[29]           LUT4          F        Out     1.032     23.000      -         
rf_data\[0\]_39_5[29]                        Net           -        -       1.021     -           1         
cpu_instance.iR.rf_data\[0\]_39_18_1[29]     LUT3          I0       In      -         24.021      -         
cpu_instance.iR.rf_data\[0\]_39_18_1[29]     LUT3          F        Out     1.032     25.053      -         
rf_data\[0\]_39_18_1[29]                     Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_39_18[29]       LUT4          I0       In      -         25.819      -         
cpu_instance.iR.rf_data\[0\]_39_18[29]       LUT4          F        Out     1.032     26.851      -         
rf_data\[0\]_39[29]                          Net           -        -       0.000     -           1         
cpu_instance.rf_data\[0\][29]                DFFE          D        In      -         26.851      -         
============================================================================================================
Total path delay (propagation time + setup) of 26.983 is 14.671(54.4%) logic and 12.312(45.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      22.987
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.854

    - Propagation time:                      26.843
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.989

    Number of logic level(s):                40
    Starting point:                          cpu_instance.ir_addr[24] / Q
    Ending point:                            cpu_instance.rf_data\[1\][31] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                         Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[24]                     DFF           Q        Out     0.367     0.367       -         
ir_addr[24]                                  Net           -        -       1.021     -           4         
cpu_instance.iR.inst28_30_9                  LUT4          I0       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                  LUT4          F        Out     1.032     2.420       -         
inst28_30_9                                  Net           -        -       1.082     -           12        
cpu_instance.iR.inst32_i_o2_sx               LUT4          I1       In      -         3.502       -         
cpu_instance.iR.inst32_i_o2_sx               LUT4          F        Out     1.099     4.601       -         
inst32_i_o2_sx                               Net           -        -       1.021     -           3         
cpu_instance.iR.inst32_i_o2                  LUT4          I2       In      -         5.622       -         
cpu_instance.iR.inst32_i_o2                  LUT4          F        Out     0.822     6.444       -         
inst32_i_o2                                  Net           -        -       1.542     -           112       
cpu_instance.iR.un329_rf_data_3[4]           LUT3          I0       In      -         7.986       -         
cpu_instance.iR.un329_rf_data_3[4]           LUT3          F        Out     1.032     9.018       -         
N_5807                                       Net           -        -       0.766     -           1         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          I0       In      -         9.784       -         
cpu_instance.iR.un329_rf_data_7[4]           LUT3          F        Out     1.032     10.815      -         
rf_data\[31\]_9_3                            Net           -        -       1.265     -           48        
cpu_instance.un738_rf_data_axb_4             LUT4          I2       In      -         12.080      -         
cpu_instance.un738_rf_data_axb_4             LUT4          F        Out     0.822     12.902      -         
un738_rf_data_axb_4                          Net           -        -       0.766     -           1         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          I1       In      -         13.668      -         
cpu_instance.un738_rf_data_axb_4_lfx         LUT2          F        Out     1.099     14.767      -         
un738_rf_data_axb_4_lfx                      Net           -        -       1.021     -           1         
cpu_instance.un738_rf_data_cry_4_0           ALU           I0       In      -         15.788      -         
cpu_instance.un738_rf_data_cry_4_0           ALU           COUT     Out     0.958     16.746      -         
un738_rf_data_cry_4                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_5_0           ALU           CIN      In      -         16.746      -         
cpu_instance.un738_rf_data_cry_5_0           ALU           COUT     Out     0.057     16.803      -         
un738_rf_data_cry_5                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_6_0           ALU           CIN      In      -         16.803      -         
cpu_instance.un738_rf_data_cry_6_0           ALU           COUT     Out     0.057     16.860      -         
un738_rf_data_cry_6                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_7_0           ALU           CIN      In      -         16.860      -         
cpu_instance.un738_rf_data_cry_7_0           ALU           COUT     Out     0.057     16.917      -         
un738_rf_data_cry_7                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_8_0           ALU           CIN      In      -         16.917      -         
cpu_instance.un738_rf_data_cry_8_0           ALU           COUT     Out     0.057     16.974      -         
un738_rf_data_cry_8                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_9_0           ALU           CIN      In      -         16.974      -         
cpu_instance.un738_rf_data_cry_9_0           ALU           COUT     Out     0.057     17.031      -         
un738_rf_data_cry_9                          Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_10_0          ALU           CIN      In      -         17.031      -         
cpu_instance.un738_rf_data_cry_10_0          ALU           COUT     Out     0.057     17.088      -         
un738_rf_data_cry_10                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_11_0          ALU           CIN      In      -         17.088      -         
cpu_instance.un738_rf_data_cry_11_0          ALU           COUT     Out     0.057     17.145      -         
un738_rf_data_cry_11                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_12_0          ALU           CIN      In      -         17.145      -         
cpu_instance.un738_rf_data_cry_12_0          ALU           COUT     Out     0.057     17.202      -         
un738_rf_data_cry_12                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_13_0          ALU           CIN      In      -         17.202      -         
cpu_instance.un738_rf_data_cry_13_0          ALU           COUT     Out     0.057     17.259      -         
un738_rf_data_cry_13                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_14_0          ALU           CIN      In      -         17.259      -         
cpu_instance.un738_rf_data_cry_14_0          ALU           COUT     Out     0.057     17.316      -         
un738_rf_data_cry_14                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_15_0          ALU           CIN      In      -         17.316      -         
cpu_instance.un738_rf_data_cry_15_0          ALU           COUT     Out     0.057     17.373      -         
un738_rf_data_cry_15                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_16_0          ALU           CIN      In      -         17.373      -         
cpu_instance.un738_rf_data_cry_16_0          ALU           COUT     Out     0.057     17.430      -         
un738_rf_data_cry_16                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_17_0          ALU           CIN      In      -         17.430      -         
cpu_instance.un738_rf_data_cry_17_0          ALU           COUT     Out     0.057     17.487      -         
un738_rf_data_cry_17                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_18_0          ALU           CIN      In      -         17.487      -         
cpu_instance.un738_rf_data_cry_18_0          ALU           COUT     Out     0.057     17.544      -         
un738_rf_data_cry_18                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_19_0          ALU           CIN      In      -         17.544      -         
cpu_instance.un738_rf_data_cry_19_0          ALU           COUT     Out     0.057     17.601      -         
un738_rf_data_cry_19                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_20_0          ALU           CIN      In      -         17.601      -         
cpu_instance.un738_rf_data_cry_20_0          ALU           COUT     Out     0.057     17.658      -         
un738_rf_data_cry_20                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_21_0          ALU           CIN      In      -         17.658      -         
cpu_instance.un738_rf_data_cry_21_0          ALU           COUT     Out     0.057     17.715      -         
un738_rf_data_cry_21                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_22_0          ALU           CIN      In      -         17.715      -         
cpu_instance.un738_rf_data_cry_22_0          ALU           COUT     Out     0.057     17.772      -         
un738_rf_data_cry_22                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_23_0          ALU           CIN      In      -         17.772      -         
cpu_instance.un738_rf_data_cry_23_0          ALU           COUT     Out     0.057     17.829      -         
un738_rf_data_cry_23                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_24_0          ALU           CIN      In      -         17.829      -         
cpu_instance.un738_rf_data_cry_24_0          ALU           COUT     Out     0.057     17.886      -         
un738_rf_data_cry_24                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_25_0          ALU           CIN      In      -         17.886      -         
cpu_instance.un738_rf_data_cry_25_0          ALU           COUT     Out     0.057     17.943      -         
un738_rf_data_cry_25                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_26_0          ALU           CIN      In      -         17.943      -         
cpu_instance.un738_rf_data_cry_26_0          ALU           COUT     Out     0.057     18.000      -         
un738_rf_data_cry_26                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_27_0          ALU           CIN      In      -         18.000      -         
cpu_instance.un738_rf_data_cry_27_0          ALU           COUT     Out     0.057     18.057      -         
un738_rf_data_cry_27                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_28_0          ALU           CIN      In      -         18.057      -         
cpu_instance.un738_rf_data_cry_28_0          ALU           COUT     Out     0.057     18.114      -         
un738_rf_data_cry_28                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_29_0          ALU           CIN      In      -         18.114      -         
cpu_instance.un738_rf_data_cry_29_0          ALU           COUT     Out     0.057     18.171      -         
un738_rf_data_cry_29                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_cry_30_0          ALU           CIN      In      -         18.171      -         
cpu_instance.un738_rf_data_cry_30_0          ALU           COUT     Out     0.057     18.228      -         
un738_rf_data_cry_30                         Net           -        -       0.000     -           1         
cpu_instance.un738_rf_data_s_31_0            ALU           CIN      In      -         18.228      -         
cpu_instance.un738_rf_data_s_31_0            ALU           SUM      Out     0.563     18.791      -         
un738_rf_data_s_31_0_SUM                     Net           -        -       1.021     -           9         
cpu_instance.iR.rf_data\[1\]_39_3[31]        LUT3          I0       In      -         19.812      -         
cpu_instance.iR.rf_data\[1\]_39_3[31]        LUT3          F        Out     1.032     20.844      -         
N_776                                        Net           -        -       0.000     -           1         
cpu_instance.iR.rf_data\[1\]_39_4[31]        MUX2_LUT5     I1       In      -         20.844      -         
cpu_instance.iR.rf_data\[1\]_39_4[31]        MUX2_LUT5     O        Out     0.150     20.994      -         
N_808                                        Net           -        -       1.021     -           1         
cpu_instance.iR.rf_data\[1\]_39_5[31]        LUT3          I1       In      -         22.015      -         
cpu_instance.iR.rf_data\[1\]_39_5[31]        LUT3          F        Out     1.099     23.114      -         
N_840                                        Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[1\]_39_18_1[31]     LUT3          I1       In      -         23.880      -         
cpu_instance.iR.rf_data\[1\]_39_18_1[31]     LUT3          F        Out     1.099     24.979      -         
rf_data\[1\]_39_18_1[31]                     Net           -        -       0.766     -           1         
cpu_instance.iR.rf_data\[1\]_39_18[31]       LUT4          I1       In      -         25.744      -         
cpu_instance.iR.rf_data\[1\]_39_18[31]       LUT4          F        Out     1.099     26.843      -         
rf_data\[1\]_39[31]                          Net           -        -       0.000     -           1         
cpu_instance.rf_data\[1\][31]                DFFE          D        In      -         26.843      -         
============================================================================================================
Total path delay (propagation time + setup) of 26.976 is 14.920(55.3%) logic and 12.057(44.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport31></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack32></a>Starting Points with Worst Slack</a>
********************************

                  Starting                                         Arrival           
Instance          Reference     Type     Pin     Net               Time        Slack 
                  Clock                                                              
-------------------------------------------------------------------------------------
cpu_dout_i[0]     System        INV      O       cpu_dout_i[0]     0.000       21.833
cpu_dout_i[1]     System        INV      O       cpu_dout_i[1]     0.000       21.833
cpu_dout_i[2]     System        INV      O       cpu_dout_i[2]     0.000       21.833
led_B_c_i         System        INV      O       led_B_c_i         0.000       21.833
led_G_c_i         System        INV      O       led_G_c_i         0.000       21.833
led_R_c_i         System        INV      O       led_R_c_i         0.000       21.833
=====================================================================================


<a name=endingSlack33></a>Ending Points with Worst Slack</a>
******************************

               Starting                                          Required           
Instance       Reference     Type      Pin     Net               Time         Slack 
               Clock                                                                
------------------------------------------------------------------------------------
cpu_din[0]     System        DFF       D       led_B_c_i         22.854       21.833
cpu_din[1]     System        DFF       D       led_G_c_i         22.854       21.833
cpu_din[2]     System        DFF       D       led_R_c_i         22.854       21.833
led_B          System        DFFSE     D       cpu_dout_i[0]     22.854       21.833
led_G          System        DFFSE     D       cpu_dout_i[1]     22.854       21.833
led_R          System        DFFSE     D       cpu_dout_i[2]     22.854       21.833
====================================================================================



<a name=worstPaths34></a>Worst Path Information</a>
<a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srr:srsf/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srs:fp:319386:319623:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      22.987
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.854

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 21.833

    Number of logic level(s):                0
    Starting point:                          cpu_dout_i[0] / O
    Ending point:                            led_B / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net               Pin      Pin               Arrival     No. of    
Name               Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------
cpu_dout_i[0]      INV       O        Out     0.000     0.000       -         
cpu_dout_i[0]      Net       -        -       1.021     -           1         
led_B              DFFSE     D        In      -         1.021       -         
==============================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 419MB peak: 419MB)


Finished timing report (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 419MB peak: 419MB)

---------------------------------------
<a name=resourceUsage35></a>Resource Usage Report for top </a>

Mapping to part: gw1n_1qfn48-6
Cell usage:
ALU             298 uses
DFF             110 uses
DFFE            288 uses
DFFR            1 use
DFFSE           3 uses
GSR             1 use
INV             6 uses
MUX2_LUT5       476 uses
MUX2_LUT6       33 uses
LUT2            115 uses
LUT3            1753 uses
LUT4            1752 uses

I/O ports: 6
I/O primitives: 4
IBUF           1 use
OBUF           3 uses

I/O Register bits:                  0
Register bits not including I/Os:   402 of 864 (46%)
Total load per clock:
   top|clk: 402

@S |Mapping Summary:
Total  LUTs: 3620 (314%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 419MB peak: 419MB)

Process took 0h:00m:51s realtime, 0h:00m:51s cputime
# Sat Mar 28 03:22:38 2020

###########################################################]

</pre></samp></body></html>
