{
    "@graph": [
        {
            "@id": "gnd:1056028246",
            "sameAs": "Hylla, Kai"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A78832960X",
            "@type": "bibo:Thesis",
            "P1053": "Online-Ressource (PDF-Datei: XIX, 228 S.,1,8 MB)",
            "contributor": "Rosenstiel, Wolfgang",
            "identifier": [
                "(ppn)78832960X",
                "(firstid)DNB:1050816560"
            ],
            "title": "Bridging the gap between precise RT-level power/timing estimation and fast high-level simulation : a method for automatically identifying and characterising combinational macros in synchronous sequential systems at register-transfer level and subsequent executable high-level model generation with respect to non-functional properties",
            "abstract": [
                "This thesis tackles the problem of a fast, yet accurate power and timing estimation of embedded HW modules at a high-level of abstraction. By augmenting an executable high-level model with accurate power and timing information, fast and comprehensive simulations at a high-level of abstraction become possible. Using HLS, a behavioural system description is transformed into a cycle-accurate description at RTL. Combinational macros are identified and characterised automatically, using sophisticated RT-level power models. These provide accurate estimates, while considering as many relevant physical properties and synthesis artefacts as possible. A power and timing annotated high-level simulation model is then generated. This virtual prototype allows a fast, yet accurate estimation of the design. The generated prototype can also be embedded into a virtual system prototype allowing a DSE, far more complex and comprehensive than would be feasible before. Evaluation results show that by having an average relative error per cycle of less than 6.93% and a total error of around 1%, a speed-up of 160x is archived, while giving nearly cycle-accurate estimates. <engl.>",
                "Diese Arbeit adressiert das Problem schneller aber dennoch genauer Absch\u00e4tzungen des zeitlichen Verhaltens eingebetteter HW Module sowie deren Verlustleistung. Durch anreichern einer ausf\u00fchrbaren High-Level-Beschreibung mit Power und Timing Informationen werden schnelle Simulationen auf hoher Abstraktionsebene m\u00f6glich. Mittels einer HLS wird eine Verhaltensbeschreibung in eine taktgenaue RTL-Beschreibung transformiert. Kombinatorische Makros werden automatisch identifiziert und mit Hilfe fortschrittlicher RTL Power-Modelle charakterisiert. Ein um Power und Timing angereichertes high-level Simulationsmodell wird daraus erzeugt. Dieser virtuelle Prototyp erlaubt eine schnelle, aber dennoch genaue Absch\u00e4tzung des Designs. Der Prototyp kann ebenfalls in einen virtuellen Systemprototypen eingebunden werden. Dies erlaubt eine deutlich komplexere und umfassendere DSE als vorher m\u00f6glich war. Die Evaluationsergebnisse zeigen, dass bei einem relativen Fehler je Takt von weniger als 6.93% und einem Gesamtfehler von ca. 1%, eine Beschleunigung von ca. 160x erreicht werden kann, bei gleichzeitig fast taktgenauen Ergebnissen. <dt.>"
            ],
            "alternative": "\u00dcberbr\u00fccken der Kluft zwischen pr\u00e4ziser RT-Level-Power/Timing-Absch\u00e4tzung und schneller High-Level-Simulation",
            "dcterms:contributor": [
                {
                    "@id": "gnd:17228242X"
                },
                "Technische Informationsbibliothek (TIB)"
            ],
            "creator": "gnd:1056028246",
            "isPartOf": "(collectioncode)GBV-ODiss",
            "issued": "2014",
            "language": "http://id.loc.gov/vocabulary/iso639-1/de",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "license": "http://purl.org/dc/terms/license",
        "abstract": "http://purl.org/dc/terms/abstract",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "title": "http://purl.org/dc/elements/1.1/title",
        "alternative": "http://purl.org/dc/terms/alternative",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "creator": {
            "@id": "http://purl.org/dc/terms/creator",
            "@type": "@id"
        },
        "contributor": "http://purl.org/dc/elements/1.1/contributor",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "issued": "http://purl.org/dc/terms/issued",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}