Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 30 09:36:49 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file ST_TEST_wrapper_methodology_drc_routed.rpt -pb ST_TEST_wrapper_methodology_drc_routed.pb -rpx ST_TEST_wrapper_methodology_drc_routed.rpx
| Design       : ST_TEST_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 39
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                   | 1          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 9          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 9          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 1          |
| TIMING-16 | Warning          | Large setup violation                              | 15         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock ST_TEST_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate pin ST_TEST_i/clk_wiz_0/inst/clk_in1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock ST_TEST_i/clk_wiz_1/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock ST_TEST_i/clk_wiz_2/inst/clk_in1 is defined downstream of clock clk_out2_ST_TEST_clk_wiz_0_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out2_ST_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out2_ST_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out2_ST_TEST_clk_wiz_2_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out2_ST_TEST_clk_wiz_2_0_1]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out4_ST_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out4_ST_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out4_ST_TEST_clk_wiz_2_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out4_ST_TEST_clk_wiz_2_0_1]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out5_ST_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out5_ST_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks clk_out2_ST_TEST_clk_wiz_2_0_1 and clk_out5_ST_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_ST_TEST_clk_wiz_2_0_1] -to [get_clocks clk_out5_ST_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks clk_out4_ST_TEST_clk_wiz_2_0_1 and clk_out5_ST_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_ST_TEST_clk_wiz_2_0_1] -to [get_clocks clk_out5_ST_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#8 Critical Warning
No common primary clock between related clocks  
The clocks clk_out5_ST_TEST_clk_wiz_0_0 and clk_out2_ST_TEST_clk_wiz_2_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out5_ST_TEST_clk_wiz_0_0] -to [get_clocks clk_out2_ST_TEST_clk_wiz_2_0_1]
Related violations: <none>

TIMING-6#9 Critical Warning
No common primary clock between related clocks  
The clocks clk_out5_ST_TEST_clk_wiz_0_0 and clk_out4_ST_TEST_clk_wiz_2_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out5_ST_TEST_clk_wiz_0_0] -to [get_clocks clk_out4_ST_TEST_clk_wiz_2_0_1]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out2_ST_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out2_ST_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out2_ST_TEST_clk_wiz_2_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out2_ST_TEST_clk_wiz_2_0_1]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out4_ST_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out4_ST_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out4_ST_TEST_clk_wiz_2_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out4_ST_TEST_clk_wiz_2_0_1]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out5_ST_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out5_ST_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#6 Critical Warning
No common node between related clocks  
The clocks clk_out2_ST_TEST_clk_wiz_2_0_1 and clk_out5_ST_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_ST_TEST_clk_wiz_2_0_1] -to [get_clocks clk_out5_ST_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#7 Critical Warning
No common node between related clocks  
The clocks clk_out4_ST_TEST_clk_wiz_2_0_1 and clk_out5_ST_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_ST_TEST_clk_wiz_2_0_1] -to [get_clocks clk_out5_ST_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#8 Critical Warning
No common node between related clocks  
The clocks clk_out5_ST_TEST_clk_wiz_0_0 and clk_out2_ST_TEST_clk_wiz_2_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out5_ST_TEST_clk_wiz_0_0] -to [get_clocks clk_out2_ST_TEST_clk_wiz_2_0_1]
Related violations: <none>

TIMING-7#9 Critical Warning
No common node between related clocks  
The clocks clk_out5_ST_TEST_clk_wiz_0_0 and clk_out4_ST_TEST_clk_wiz_2_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out5_ST_TEST_clk_wiz_0_0] -to [get_clocks clk_out4_ST_TEST_clk_wiz_2_0_1]
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock ST_TEST_i/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin ST_TEST_i/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock ST_TEST_i/clk_wiz_2/inst/clk_in1 is created on an inappropriate internal pin ST_TEST_i/clk_wiz_2/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell ST_TEST_i/SDDR_ST_0/U0/D0[5]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ST_TEST_i/IDEL_CTRL_0/U0/IDELAYCTRL_inst/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -4.315 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[0] (clocked by clk_out4_ST_TEST_clk_wiz_2_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -4.316 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[1] (clocked by clk_out4_ST_TEST_clk_wiz_2_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -4.317 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[4] (clocked by clk_out4_ST_TEST_clk_wiz_2_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -4.320 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[3] (clocked by clk_out4_ST_TEST_clk_wiz_2_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -4.323 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_3/inst/pins[0].idelaye2_bus/CNTVALUEIN[2] (clocked by clk_out4_ST_TEST_clk_wiz_2_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -4.936 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[1] (clocked by clk_out2_ST_TEST_clk_wiz_2_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -4.937 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[4] (clocked by clk_out2_ST_TEST_clk_wiz_2_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -4.942 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[3] (clocked by clk_out2_ST_TEST_clk_wiz_2_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.947 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[2] (clocked by clk_out2_ST_TEST_clk_wiz_2_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -4.951 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_2/inst/pins[0].idelaye2_bus/CNTVALUEIN[0] (clocked by clk_out2_ST_TEST_clk_wiz_2_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -5.435 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[1] (clocked by clk_out4_ST_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -5.442 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[0] (clocked by clk_out4_ST_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -5.443 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[2] (clocked by clk_out4_ST_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -5.444 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[4] (clocked by clk_out4_ST_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -5.445 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C (clocked by clk_fpga_0) and ST_TEST_i/selectio_wiz_1/inst/pins[0].idelaye2_bus/CNTVALUEIN[3] (clocked by clk_out4_ST_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


