Drill report for AE01.07.50.100.kicad_pcb
Created on Sun 03 Apr 2022 22:47:08 CEST

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'AE01.07.50.100.drl' contains
    plated through holes:
    =============================================================
    T1  0.500mm  0.0197"  (8 holes)
    T2  0.760mm  0.0299"  (3 holes)
    T3  0.800mm  0.0315"  (8 holes)
    T4  1.000mm  0.0394"  (8 holes)
    T5  1.200mm  0.0472"  (4 holes)
    T6  1.300mm  0.0512"  (7 holes)
    T7  1.500mm  0.0591"  (6 holes)
    T8  3.200mm  0.1260"  (1 hole)

    Total plated holes count 45


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T9  2.700mm  0.1063"  (1 hole)
    T10  3.200mm  0.1260"  (3 holes)

    Total unplated holes count 4
