#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: /usr/local/diamond/3.10_x64/synpbase
#OS: Linux 
#Hostname: sys76-desktop

# Thu Mar 14 14:57:49 2019

#Implementation: impl1

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :sys76-desktop
@N: CD720 :"/usr/local/diamond/3.10_x64/synpbase/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ps
@N:"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":6:7:6:21|Top entity is set to test_togglepins.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":5:7:5:21|Synthesizing work.test_togglepins.a.
@W: CD638 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":23:8:23:15|Signal counter4 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/plltest.vhd":14:7:14:13|Synthesizing work.plltest.structure.
@N: CD630 :"/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd":2175:10:2175:16|Synthesizing work.ehxpllj.syn_black_box.
Post processing for work.ehxpllj.syn_black_box
@N: CD630 :"/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd":1490:10:1490:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
Post processing for work.plltest.structure
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/fifotest.vhd":14:7:14:14|Synthesizing work.fifotest.structure.
@N: CD630 :"/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd":1874:10:1874:16|Synthesizing work.fifo8kb.syn_black_box.
Post processing for work.fifo8kb.syn_black_box
@N: CD630 :"/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd":1483:10:1483:12|Synthesizing work.vhi.syn_black_box.
Post processing for work.vhi.syn_black_box
Post processing for work.fifotest.structure
Post processing for work.test_togglepins.a
@W: CL169 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":123:2:123:3|Pruning unused register toggle_4. Make sure that there are no unused intermediate registers.
@W: CL168 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":67:1:67:4|Removing instance fifo because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":11:11:11:18|Input spi_mosi is unused.
@N: CL159 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":11:21:11:26|Input spi_cs is unused.
@N: CL159 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":14:2:14:9|Input adc_data is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 14 14:57:49 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 14 14:57:49 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 14 14:57:49 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File /home/hari/Documents/osp-wearable-fpga/test_ramp/impl1/synwork/test_arun_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 14 14:57:50 2019

###########################################################]
Pre-mapping Report

# Thu Mar 14 14:57:50 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 09:36:35
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/hari/Documents/osp-wearable-fpga/test_ramp/impl1/test_arun_impl1_scck.rpt 
Printing clock  summary report in "/home/hari/Documents/osp-wearable-fpga/test_ramp/impl1/test_arun_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=240  set on top level netlist test_togglepins

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
******************

          Start                       Requested     Requested     Clock        Clock                   Clock
Level     Clock                       Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------
0 -       System                      1.0 MHz       1000.000      system       system_clkgroup         0    
                                                                                                            
0 -       test_togglepins|clock       1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     18   
                                                                                                            
0 -       test_togglepins|spi_clk     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     18   
============================================================================================================

@W: MT529 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":123:2:123:3|Found inferred clock test_togglepins|spi_clk which controls 18 sequential elements including rampcounter[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":102:2:102:3|Found inferred clock test_togglepins|clock which controls 18 sequential elements including counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 14 14:57:50 2019

###########################################################]
Map & Optimize Report

# Thu Mar 14 14:57:50 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 09:36:35
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: MO231 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":102:2:102:3|Found counter in view:work.test_togglepins(a) instance counter[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   994.42ns		  20 /        36

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       spi_clk             port                   18         counter3[0]    
@K:CKID0002       clock               port                   18         counter2[0]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base /home/hari/Documents/osp-wearable-fpga/test_ramp/impl1/synwork/test_arun_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /home/hari/Documents/osp-wearable-fpga/test_ramp/impl1/test_arun_impl1.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

@W: MT246 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/plltest.vhd":105:4:105:12|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock test_togglepins|clock with period 1000.00ns. Please declare a user-defined clock on object "p:clock"
@W: MT420 |Found inferred clock test_togglepins|spi_clk with period 1000.00ns. Please declare a user-defined clock on object "p:spi_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 14 14:57:51 2019
#


Top view:               test_togglepins
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 993.850

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                            Requested     Estimated     Requested     Estimated                  Clock        Clock              
Starting Clock              Frequency     Frequency     Period        Period        Slack        Type         Group              
---------------------------------------------------------------------------------------------------------------------------------
test_togglepins|clock       1.0 MHz       198.9 MHz     1000.000      5.028         994.972      inferred     Inferred_clkgroup_1
test_togglepins|spi_clk     1.0 MHz       162.6 MHz     1000.000      6.150         993.850      inferred     Inferred_clkgroup_0
System                      1.0 MHz       NA            1000.000      0.000         1000.000     system       system_clkgroup    
=================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                            |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------
Starting                 Ending                   |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------
System                   System                   |  1000.000    1000.000  |  No paths    -      |  No paths    -      |  No paths    -    
test_togglepins|spi_clk  test_togglepins|spi_clk  |  1000.000    993.850   |  No paths    -      |  No paths    -      |  No paths    -    
test_togglepins|clock    test_togglepins|clock    |  1000.000    994.972   |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: test_togglepins|clock
====================================



Starting Points with Worst Slack
********************************

               Starting                                                     Arrival            
Instance       Reference                 Type        Pin     Net            Time        Slack  
               Clock                                                                           
-----------------------------------------------------------------------------------------------
counter[0]     test_togglepins|clock     FD1S3AX     Q       counter[0]     0.972       994.972
counter[1]     test_togglepins|clock     FD1S3AX     Q       counter[1]     0.972       995.115
counter[2]     test_togglepins|clock     FD1S3AX     Q       counter[2]     0.972       995.115
counter[3]     test_togglepins|clock     FD1S3AX     Q       counter[3]     0.972       995.258
counter[4]     test_togglepins|clock     FD1S3AX     Q       counter[4]     0.972       995.258
counter[5]     test_togglepins|clock     FD1S3AX     Q       counter[5]     0.972       995.401
counter[6]     test_togglepins|clock     FD1S3AX     Q       counter[6]     0.972       995.401
counter[7]     test_togglepins|clock     FD1S3AX     Q       counter[7]     0.972       995.543
counter[8]     test_togglepins|clock     FD1S3AX     Q       counter[8]     0.972       995.543
counter[9]     test_togglepins|clock     FD1S3AX     Q       counter[9]     0.972       995.686
===============================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                        Required            
Instance        Reference                 Type        Pin     Net               Time         Slack  
                Clock                                                                               
----------------------------------------------------------------------------------------------------
counter[13]     test_togglepins|clock     FD1S3AX     D       counter_s[13]     999.894      994.972
counter[14]     test_togglepins|clock     FD1S3AX     D       counter_s[14]     999.894      994.972
counter[11]     test_togglepins|clock     FD1S3AX     D       counter_s[11]     999.894      995.115
counter[12]     test_togglepins|clock     FD1S3AX     D       counter_s[12]     999.894      995.115
counter[9]      test_togglepins|clock     FD1S3AX     D       counter_s[9]      999.894      995.258
counter[10]     test_togglepins|clock     FD1S3AX     D       counter_s[10]     999.894      995.258
counter[7]      test_togglepins|clock     FD1S3AX     D       counter_s[7]      999.894      995.401
counter[8]      test_togglepins|clock     FD1S3AX     D       counter_s[8]      999.894      995.401
counter[5]      test_togglepins|clock     FD1S3AX     D       counter_s[5]      999.894      995.543
counter[6]      test_togglepins|clock     FD1S3AX     D       counter_s[6]      999.894      995.543
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.894

    - Propagation time:                      4.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.972

    Number of logic level(s):                8
    Starting point:                          counter[0] / Q
    Ending point:                            counter[14] / D
    The start point is clocked by            test_togglepins|clock [rising] on pin CK
    The end   point is clocked by            test_togglepins|clock [rising] on pin CK

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
counter[0]            FD1S3AX     Q        Out     0.972     0.972       -         
counter[0]            Net         -        -       -         -           1         
counter_cry_0[0]      CCU2D       A1       In      0.000     0.972       -         
counter_cry_0[0]      CCU2D       COUT     Out     1.544     2.516       -         
counter_cry[0]        Net         -        -       -         -           1         
counter_cry_0[1]      CCU2D       CIN      In      0.000     2.516       -         
counter_cry_0[1]      CCU2D       COUT     Out     0.143     2.659       -         
counter_cry[2]        Net         -        -       -         -           1         
counter_cry_0[3]      CCU2D       CIN      In      0.000     2.659       -         
counter_cry_0[3]      CCU2D       COUT     Out     0.143     2.802       -         
counter_cry[4]        Net         -        -       -         -           1         
counter_cry_0[5]      CCU2D       CIN      In      0.000     2.802       -         
counter_cry_0[5]      CCU2D       COUT     Out     0.143     2.945       -         
counter_cry[6]        Net         -        -       -         -           1         
counter_cry_0[7]      CCU2D       CIN      In      0.000     2.945       -         
counter_cry_0[7]      CCU2D       COUT     Out     0.143     3.087       -         
counter_cry[8]        Net         -        -       -         -           1         
counter_cry_0[9]      CCU2D       CIN      In      0.000     3.087       -         
counter_cry_0[9]      CCU2D       COUT     Out     0.143     3.230       -         
counter_cry[10]       Net         -        -       -         -           1         
counter_cry_0[11]     CCU2D       CIN      In      0.000     3.230       -         
counter_cry_0[11]     CCU2D       COUT     Out     0.143     3.373       -         
counter_cry[12]       Net         -        -       -         -           1         
counter_cry_0[13]     CCU2D       CIN      In      0.000     3.373       -         
counter_cry_0[13]     CCU2D       S1       Out     1.549     4.922       -         
counter_s[14]         Net         -        -       -         -           1         
counter[14]           FD1S3AX     D        In      0.000     4.922       -         
===================================================================================




====================================
Detailed Report for Clock: test_togglepins|spi_clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                           Arrival            
Instance           Reference                   Type        Pin     Net                Time        Slack  
                   Clock                                                                                 
---------------------------------------------------------------------------------------------------------
counter3[1]        test_togglepins|spi_clk     FD1S3AX     Q       counter3[1]        1.220       993.850
counter3[0]        test_togglepins|spi_clk     FD1S3AX     Q       counter3[0]        1.204       993.866
counter3[3]        test_togglepins|spi_clk     FD1S3AX     Q       counter3[3]        1.204       993.866
counter3[2]        test_togglepins|spi_clk     FD1S3AX     Q       counter3[2]        1.148       993.922
rampcounter[0]     test_togglepins|spi_clk     FD1S3IX     Q       rampcounter[0]     1.108       994.979
rampcounter[1]     test_togglepins|spi_clk     FD1S3IX     Q       rampcounter[1]     1.108       995.122
rampcounter[2]     test_togglepins|spi_clk     FD1S3IX     Q       rampcounter[2]     1.108       995.122
rampcounter[3]     test_togglepins|spi_clk     FD1S3IX     Q       rampcounter[3]     1.108       995.265
rampcounter[4]     test_togglepins|spi_clk     FD1S3IX     Q       rampcounter[4]     1.108       995.265
rampcounter[5]     test_togglepins|spi_clk     FD1S3IX     Q       rampcounter[5]     1.108       995.408
=========================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                Required            
Instance            Reference                   Type        Pin     Net                     Time         Slack  
                    Clock                                                                                       
----------------------------------------------------------------------------------------------------------------
rampcounter[11]     test_togglepins|spi_clk     FD1S3IX     D       un1_rampcounter[12]     999.894      993.850
rampcounter[9]      test_togglepins|spi_clk     FD1S3IX     D       un1_rampcounter[10]     999.894      993.993
rampcounter[10]     test_togglepins|spi_clk     FD1S3IX     D       un1_rampcounter[11]     999.894      993.993
rampcounter[7]      test_togglepins|spi_clk     FD1S3IX     D       un1_rampcounter[8]      999.894      994.136
rampcounter[8]      test_togglepins|spi_clk     FD1S3IX     D       un1_rampcounter[9]      999.894      994.136
rampcounter[5]      test_togglepins|spi_clk     FD1S3IX     D       un1_rampcounter[6]      999.894      994.279
rampcounter[6]      test_togglepins|spi_clk     FD1S3IX     D       un1_rampcounter[7]      999.894      994.279
rampcounter[3]      test_togglepins|spi_clk     FD1S3IX     D       un1_rampcounter[4]      999.894      994.422
rampcounter[4]      test_togglepins|spi_clk     FD1S3IX     D       un1_rampcounter[5]      999.894      994.422
rampcounter[1]      test_togglepins|spi_clk     FD1S3IX     D       un1_rampcounter[2]      999.894      994.564
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.894

    - Propagation time:                      6.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     993.850

    Number of logic level(s):                8
    Starting point:                          counter3[1] / Q
    Ending point:                            rampcounter[11] / D
    The start point is clocked by            test_togglepins|spi_clk [rising] on pin CK
    The end   point is clocked by            test_togglepins|spi_clk [rising] on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
counter3[1]                 FD1S3AX      Q        Out     1.220     1.220       -         
counter3[1]                 Net          -        -       -         -           8         
un2_spi_data_11             ORCALUT4     B        In      0.000     1.220       -         
un2_spi_data_11             ORCALUT4     Z        Out     1.017     2.237       -         
un2_spi_data_11             Net          -        -       -         -           1         
un1_rampcounter_cry_0_0     CCU2D        B0       In      0.000     2.237       -         
un1_rampcounter_cry_0_0     CCU2D        COUT     Out     1.544     3.781       -         
un1_rampcounter_cry_0       Net          -        -       -         -           1         
un1_rampcounter_cry_1_0     CCU2D        CIN      In      0.000     3.781       -         
un1_rampcounter_cry_1_0     CCU2D        COUT     Out     0.143     3.924       -         
un1_rampcounter_cry_2       Net          -        -       -         -           1         
un1_rampcounter_cry_3_0     CCU2D        CIN      In      0.000     3.924       -         
un1_rampcounter_cry_3_0     CCU2D        COUT     Out     0.143     4.067       -         
un1_rampcounter_cry_4       Net          -        -       -         -           1         
un1_rampcounter_cry_5_0     CCU2D        CIN      In      0.000     4.067       -         
un1_rampcounter_cry_5_0     CCU2D        COUT     Out     0.143     4.210       -         
un1_rampcounter_cry_6       Net          -        -       -         -           1         
un1_rampcounter_cry_7_0     CCU2D        CIN      In      0.000     4.210       -         
un1_rampcounter_cry_7_0     CCU2D        COUT     Out     0.143     4.352       -         
un1_rampcounter_cry_8       Net          -        -       -         -           1         
un1_rampcounter_cry_9_0     CCU2D        CIN      In      0.000     4.352       -         
un1_rampcounter_cry_9_0     CCU2D        COUT     Out     0.143     4.495       -         
un1_rampcounter_cry_10      Net          -        -       -         -           1         
un1_rampcounter_s_11_0      CCU2D        CIN      In      0.000     4.495       -         
un1_rampcounter_s_11_0      CCU2D        S0       Out     1.549     6.044       -         
un1_rampcounter[12]         Net          -        -       -         -           1         
rampcounter[11]             FD1S3IX      D        In      0.000     6.044       -         
==========================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival             
Instance           Reference     Type        Pin          Net         Time        Slack   
                   Clock                                                                  
------------------------------------------------------------------------------------------
pll1.PLLInst_0     System        EHXPLLJ     CLKINTFB     CLKFB_t     0.000       1000.000
==========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                        Required             
Instance           Reference     Type        Pin       Net         Time         Slack   
                   Clock                                                                
----------------------------------------------------------------------------------------
pll1.PLLInst_0     System        EHXPLLJ     CLKFB     CLKFB_t     1000.000     1000.000
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1000.000

    Number of logic level(s):                0
    Starting point:                          pll1.PLLInst_0 / CLKINTFB
    Ending point:                            pll1.PLLInst_0 / CLKFB
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                 Pin          Pin               Arrival     No. of    
Name               Type        Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pll1.PLLInst_0     EHXPLLJ     CLKINTFB     Out     0.000     0.000       -         
CLKFB_t            Net         -            -       -         -           1         
pll1.PLLInst_0     EHXPLLJ     CLKFB        In      0.000     0.000       -         
====================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3lf_6900c-5

Register bits: 36 of 54912 (0%)
PIC Latch:       0
I/O cells:       10


Details:
CCU2D:          15
FD1S3AX:        23
FD1S3IX:        12
GSR:            1
IB:             3
INV:            3
L6MUX21:        1
OB:             7
OFS1P3DX:       1
ORCALUT4:       17
PFUMX:          3
PUR:            1
VHI:            2
VLO:            2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 30MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 14 14:57:51 2019

###########################################################]
