

================================================================
== Vitis HLS Report for 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4'
================================================================
* Date:           Sat Oct 29 23:33:37 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.688 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_3_VITIS_LOOP_62_4  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 5 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 6 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bound_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %bound" [test2/systolic.cpp:21]   --->   Operation 9 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln0 = store i34 0, i34 %indvar_flatten13"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %col"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i3 0, i3 %row"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc113"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i34 %indvar_flatten13" [test2/systolic.cpp:60]   --->   Operation 14 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.00ns)   --->   "%icmp_ln60 = icmp_eq  i34 %indvar_flatten13_load, i34 %bound_read" [test2/systolic.cpp:60]   --->   Operation 16 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.94ns)   --->   "%add_ln60_1 = add i34 %indvar_flatten13_load, i34 1" [test2/systolic.cpp:60]   --->   Operation 17 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc116, void %for.body123.preheader.exitStub" [test2/systolic.cpp:60]   --->   Operation 18 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.29ns)   --->   "%store_ln62 = store i34 %add_ln60_1, i34 %indvar_flatten13" [test2/systolic.cpp:62]   --->   Operation 19 'store' 'store_ln62' <Predicate = (!icmp_ln60)> <Delay = 1.29>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.68>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%row_load = load i3 %row" [test2/systolic.cpp:62]   --->   Operation 20 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%col_load = load i32 %col" [test2/systolic.cpp:60]   --->   Operation 21 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.89ns)   --->   "%add_ln60 = add i32 %col_load, i32 1" [test2/systolic.cpp:60]   --->   Operation 22 'add' 'add_ln60' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_60_3_VITIS_LOOP_62_4_str"   --->   Operation 23 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.98ns)   --->   "%icmp_ln62 = icmp_eq  i3 %row_load, i3 4" [test2/systolic.cpp:62]   --->   Operation 24 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.79ns)   --->   "%select_ln60 = select i1 %icmp_ln62, i3 0, i3 %row_load" [test2/systolic.cpp:60]   --->   Operation 25 'select' 'select_ln60' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i3 %select_ln60" [test2/systolic.cpp:60]   --->   Operation 26 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.70ns)   --->   "%select_ln60_1 = select i1 %icmp_ln62, i32 %add_ln60, i32 %col_load" [test2/systolic.cpp:60]   --->   Operation 27 'select' 'select_ln60_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln60_1" [test2/systolic.cpp:60]   --->   Operation 28 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %trunc_ln60, i5 0" [test2/systolic.cpp:64]   --->   Operation 30 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.31ns)   --->   "%add_ln64 = add i7 %tmp_2, i7 %empty" [test2/systolic.cpp:64]   --->   Operation 31 'add' 'add_ln64' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i7 %add_ln64" [test2/systolic.cpp:64]   --->   Operation 32 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %zext_ln64" [test2/systolic.cpp:64]   --->   Operation 33 'getelementptr' 'buff_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [test2/systolic.cpp:62]   --->   Operation 34 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.40ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %output_r" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tmp' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 36 [1/1] (2.77ns)   --->   "%store_ln64 = store i32 %tmp, i7 %buff_addr" [test2/systolic.cpp:64]   --->   Operation 36 'store' 'store_ln64' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 37 [1/1] (0.76ns)   --->   "%add_ln62 = add i3 %select_ln60, i3 1" [test2/systolic.cpp:62]   --->   Operation 37 'add' 'add_ln62' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.29ns)   --->   "%store_ln62 = store i32 %select_ln60_1, i32 %col" [test2/systolic.cpp:62]   --->   Operation 38 'store' 'store_ln62' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln62 = store i3 %add_ln62, i3 %row" [test2/systolic.cpp:62]   --->   Operation 39 'store' 'store_ln62' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc113" [test2/systolic.cpp:62]   --->   Operation 40 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten13') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [9]  (1.3 ns)

 <State 2>: 3.3ns
The critical path consists of the following:
	'load' operation ('indvar_flatten13_load', test2/systolic.cpp:60) on local variable 'indvar_flatten13' [14]  (0 ns)
	'add' operation ('add_ln60_1', test2/systolic.cpp:60) [17]  (1.94 ns)
	'store' operation ('store_ln62', test2/systolic.cpp:62) of variable 'add_ln60_1', test2/systolic.cpp:60 on local variable 'indvar_flatten13' [38]  (1.3 ns)
	blocking operation 0.0553 ns on control path)

 <State 3>: 6.69ns
The critical path consists of the following:
	'load' operation ('col_load', test2/systolic.cpp:60) on local variable 'col' [21]  (0 ns)
	'add' operation ('add_ln60', test2/systolic.cpp:60) [22]  (1.9 ns)
	'select' operation ('select_ln60_1', test2/systolic.cpp:60) [27]  (0.705 ns)
	'add' operation ('add_ln64', test2/systolic.cpp:64) [31]  (1.32 ns)
	'getelementptr' operation ('buff_addr', test2/systolic.cpp:64) [33]  (0 ns)
	'store' operation ('store_ln64', test2/systolic.cpp:64) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buff' [36]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
