Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 15 12:20:34 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_cnt2ssd_timing_summary_routed.rpt -pb my_cnt2ssd_timing_summary_routed.pb -rpx my_cnt2ssd_timing_summary_routed.rpx -warn_on_violation
| Design       : my_cnt2ssd
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_cn32_1/a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.001ns  (logic 4.406ns (55.068%)  route 3.595ns (44.932%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  my_cn32_1/a_reg[2]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_cn32_1/a_reg[2]/Q
                         net (fo=9, routed)           1.091     1.609    sw2LED_1/Q[2]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.154     1.763 r  sw2LED_1/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.504     4.267    LED_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.734     8.001 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.001    LED[5]
    W16                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_cn32_1/a_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.595ns  (logic 4.498ns (59.223%)  route 3.097ns (40.777%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  my_cn32_1/a_reg[3]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  my_cn32_1/a_reg[3]/Q
                         net (fo=8, routed)           0.890     1.408    sw2LED_1/Q[3]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.152     1.560 r  sw2LED_1/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.207     3.767    LED_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.828     7.595 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.595    LED[2]
    T11                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_cn32_1/a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.527ns  (logic 4.168ns (55.370%)  route 3.359ns (44.630%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  my_cn32_1/a_reg[2]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  my_cn32_1/a_reg[2]/Q
                         net (fo=9, routed)           0.910     1.428    sw2LED_1/Q[2]
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.124     1.552 r  sw2LED_1/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.449     4.001    LED_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.526     7.527 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.527    LED[4]
    V16                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_cn32_1/a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 4.254ns (57.427%)  route 3.154ns (42.573%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  my_cn32_1/a_reg[2]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_cn32_1/a_reg[2]/Q
                         net (fo=9, routed)           1.091     1.609    sw2LED_1/Q[2]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.124     1.733 r  sw2LED_1/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.063     3.796    LED_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     7.408 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.408    LED[3]
    T10                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_cn32_1/a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 4.510ns (63.570%)  route 2.584ns (36.430%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  my_cn32_1/a_reg[2]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_cn32_1/a_reg[2]/Q
                         net (fo=9, routed)           0.910     1.428    sw2LED_1/Q[2]
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.152     1.580 r  sw2LED_1/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.254    LED_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.840     7.094 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.094    LED[0]
    W14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_cn32_1/a_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.973ns  (logic 4.229ns (60.652%)  route 2.744ns (39.348%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  my_cn32_1/a_reg[1]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_cn32_1/a_reg[1]/Q
                         net (fo=10, routed)          0.741     1.259    sw2LED_1/Q[1]
    SLICE_X43Y34         LUT4 (Prop_lut4_I3_O)        0.124     1.383 r  sw2LED_1/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.003     3.386    LED_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.587     6.973 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.973    LED[6]
    V12                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_cn32_1/a_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.839ns  (logic 4.282ns (62.618%)  route 2.556ns (37.382%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  my_cn32_1/a_reg[3]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  my_cn32_1/a_reg[3]/Q
                         net (fo=8, routed)           0.890     1.408    sw2LED_1/Q[3]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.532 r  sw2LED_1/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.198    LED_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     6.839 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.839    LED[1]
    Y14                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir
                            (input port)
  Destination:            my_cn32_1/a_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.143ns  (logic 2.160ns (52.120%)  route 1.984ns (47.880%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  dir (IN)
                         net (fo=0)                   0.000     0.000    dir
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  dir_IBUF_inst/O
                         net (fo=2, routed)           1.984     3.475    my_cn32_1/DI[0]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.599 r  my_cn32_1/a[3]_i_4/O
                         net (fo=1, routed)           0.000     3.599    my_cn32_1/a[3]_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.143 r  my_cn32_1/a_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.143    my_cn32_1/a_reg[3]_i_1_n_5
    SLICE_X42Y34         FDRE                                         r  my_cn32_1/a_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir
                            (input port)
  Destination:            my_cn32_1/a_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.026ns  (logic 2.043ns (50.728%)  route 1.984ns (49.272%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  dir (IN)
                         net (fo=0)                   0.000     0.000    dir
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  dir_IBUF_inst/O
                         net (fo=2, routed)           1.984     3.475    my_cn32_1/DI[0]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.599 r  my_cn32_1/a[3]_i_4/O
                         net (fo=1, routed)           0.000     3.599    my_cn32_1/a[3]_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.026 r  my_cn32_1/a_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.026    my_cn32_1/a_reg[3]_i_1_n_6
    SLICE_X42Y34         FDRE                                         r  my_cn32_1/a_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir
                            (input port)
  Destination:            my_cn32_1/a_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.851ns  (logic 1.868ns (48.490%)  route 1.984ns (51.510%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  dir (IN)
                         net (fo=0)                   0.000     0.000    dir
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  dir_IBUF_inst/O
                         net (fo=2, routed)           1.984     3.475    my_cn32_1/DI[0]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.599 r  my_cn32_1/a[3]_i_4/O
                         net (fo=1, routed)           0.000     3.599    my_cn32_1/a[3]_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.851 r  my_cn32_1/a_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.851    my_cn32_1/a_reg[3]_i_1_n_7
    SLICE_X42Y34         FDRE                                         r  my_cn32_1/a_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_cn32_1/a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_cn32_1/a_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  my_cn32_1/a_reg[0]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  my_cn32_1/a_reg[0]/Q
                         net (fo=9, routed)           0.191     0.332    my_cn32_1/Q[0]
    SLICE_X43Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.377 r  my_cn32_1/a[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    my_cn32_1/a[0]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  my_cn32_1/a_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_cn32_1/a_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_cn32_1/a_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.275ns (54.113%)  route 0.233ns (45.887%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  my_cn32_1/a_reg[1]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_cn32_1/a_reg[1]/Q
                         net (fo=10, routed)          0.233     0.397    my_cn32_1/Q[1]
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.442 r  my_cn32_1/a[3]_i_3/O
                         net (fo=1, routed)           0.000     0.442    my_cn32_1/a[3]_i_3_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.508 r  my_cn32_1/a_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.508    my_cn32_1/a_reg[3]_i_1_n_6
    SLICE_X42Y34         FDRE                                         r  my_cn32_1/a_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_cn32_1/a_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_cn32_1/a_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.279ns (54.472%)  route 0.233ns (45.528%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  my_cn32_1/a_reg[1]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_cn32_1/a_reg[1]/Q
                         net (fo=10, routed)          0.233     0.397    my_cn32_1/Q[1]
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.442 r  my_cn32_1/a[3]_i_4/O
                         net (fo=1, routed)           0.000     0.442    my_cn32_1/a[3]_i_4_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.512 r  my_cn32_1/a_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.512    my_cn32_1/a_reg[3]_i_1_n_7
    SLICE_X42Y34         FDRE                                         r  my_cn32_1/a_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_cn32_1/a_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_cn32_1/a_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.274ns (50.708%)  route 0.266ns (49.292%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  my_cn32_1/a_reg[3]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_cn32_1/a_reg[3]/Q
                         net (fo=8, routed)           0.266     0.430    my_cn32_1/Q[3]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.045     0.475 r  my_cn32_1/a[3]_i_2/O
                         net (fo=1, routed)           0.000     0.475    my_cn32_1/a[3]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.540 r  my_cn32_1/a_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.540    my_cn32_1/a_reg[3]_i_1_n_5
    SLICE_X42Y34         FDRE                                         r  my_cn32_1/a_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_cn32_1/a_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.334ns (44.302%)  route 0.420ns (55.698%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.420     0.754    my_cn32_1/SR[0]
    SLICE_X43Y34         FDRE                                         r  my_cn32_1/a_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_cn32_1/a_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.334ns (44.302%)  route 0.420ns (55.698%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.420     0.754    my_cn32_1/SR[0]
    SLICE_X42Y34         FDRE                                         r  my_cn32_1/a_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_cn32_1/a_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.334ns (44.302%)  route 0.420ns (55.698%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.420     0.754    my_cn32_1/SR[0]
    SLICE_X42Y34         FDRE                                         r  my_cn32_1/a_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_cn32_1/a_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.334ns (44.302%)  route 0.420ns (55.698%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.420     0.754    my_cn32_1/SR[0]
    SLICE_X42Y34         FDRE                                         r  my_cn32_1/a_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_cn32_1/a_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.549ns (76.052%)  route 0.488ns (23.948%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  my_cn32_1/a_reg[1]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_cn32_1/a_reg[1]/Q
                         net (fo=10, routed)          0.153     0.317    sw2LED_1/Q[1]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.045     0.362 r  sw2LED_1/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.697    LED_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     2.037 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.037    LED[1]
    Y14                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_cn32_1/a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.497ns (72.920%)  route 0.556ns (27.080%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  my_cn32_1/a_reg[2]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_cn32_1/a_reg[2]/Q
                         net (fo=9, routed)           0.085     0.249    sw2LED_1/Q[2]
    SLICE_X43Y34         LUT4 (Prop_lut4_I2_O)        0.045     0.294 r  sw2LED_1/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.471     0.765    LED_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         1.288     2.053 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.053    LED[6]
    V12                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





