#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Dec 02 13:56:14 2017
# Process ID: 4052
# Current directory: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5540 C:\Users\Aaron Wubshet\Desktop\Local Final Project\Final_Project\Final_Project.xpr
# Log file: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/vivado.log
# Journal file: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 818.230 ; gain = 183.617
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec 02 13:57:59 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645975A
set_property PROGRAM.FILE {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/final_project.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/final_project.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec 02 14:32:07 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/synth_1/runme.log
[Sat Dec 02 14:32:07 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec 02 14:33:54 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/synth_1/runme.log
[Sat Dec 02 14:33:55 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec 02 14:37:07 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/synth_1/runme.log
[Sat Dec 02 14:37:07 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec 02 14:39:01 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/synth_1/runme.log
[Sat Dec 02 14:39:01 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/runme.log
set_property is_enabled true [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Aaron/verilog/filter_control.v} {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/Aaron/fir31.v} {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/Aaron/verilog/lpf_coeffs.v}}]
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/final_project.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292645975A
set_property is_enabled true [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Aaron/verilog/audio_processing.v}}]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/filter_input_buffer/filter_input_buffer.xci}}]
update_compile_order -fileset sources_1
convert_ips [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/filter_input_buffer/filter_input_buffer.xci}}]
INFO: [filemgmt 56-106] Converting IP 'filter_input_buffer' into core container format.
INFO: [filemgmt 56-101] Creating core container 'C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/filter_input_buffer.xcix' for IP 'filter_input_buffer'
export_ip_user_files -of_objects  [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/filter_input_buffer/filter_input_buffer.xci}}] -sync -no_script -force -quiet
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips filter_input_buffer]
generate_target all [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/filter_input_buffer/filter_input_buffer.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'filter_input_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'filter_input_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'filter_input_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'filter_input_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'filter_input_buffer'...
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1127.586 ; gain = 0.000
export_ip_user_files -of_objects [get_files {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/filter_input_buffer/filter_input_buffer.xci}}] -no_script -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {true}] [get_ips filter_input_buffer]
generate_target all [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/filter_input_buffer/filter_input_buffer.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'filter_input_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'filter_input_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'filter_input_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'filter_input_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'filter_input_buffer'...
export_ip_user_files -of_objects [get_files {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/filter_input_buffer/filter_input_buffer.xci}}] -no_script -force -quiet
set_property is_enabled true [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/bram_fft_output_buffer/bram_fft_output_buffer.xci}}]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{C:/Users/Aaron Wubshet/Desktop/Nexys4FFTDemo-master/src/bd/fft_mag/fft_mag.bd}}]
update_compile_order -fileset sources_1
convert_ips [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/bram_fft_output_buffer/bram_fft_output_buffer.xci}}]
INFO: [filemgmt 56-106] Converting IP 'bram_fft_output_buffer' into core container format.
INFO: [filemgmt 56-101] Creating core container 'C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/bram_fft_output_buffer.xcix' for IP 'bram_fft_output_buffer'
export_ip_user_files -of_objects  [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/bram_fft_output_buffer/bram_fft_output_buffer.xci}}] -sync -no_script -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Enable_B {Always_Enabled} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_ips bram_fft_output_buffer]
generate_target all [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/bram_fft_output_buffer/bram_fft_output_buffer.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_fft_output_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_fft_output_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_fft_output_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bram_fft_output_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_fft_output_buffer'...
export_ip_user_files -of_objects [get_files {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/bram_fft_output_buffer/bram_fft_output_buffer.xci}}] -no_script -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Aaron/verilog/audio_processing.v}}
file delete -force {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Aaron/verilog/audio_processing.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec 02 19:04:25 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/synth_1/runme.log
[Sat Dec 02 19:04:25 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec 02 19:17:01 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/synth_1/runme.log
[Sat Dec 02 19:17:01 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec 02 19:21:49 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/synth_1/runme.log
[Sat Dec 02 19:21:49 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec 02 19:27:11 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/synth_1/runme.log
[Sat Dec 02 19:27:11 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 02 22:59:56 2017...
