/*
 * Copyright (C) 2022, HENSOLDT Cyber GmbH
 * SPDX-License-Identifier: BSD-3-Clause
 */

#pragma once

enum reset_id {
    TEGRA194_RESET_ACTMON = 1,
    TEGRA194_RESET_ADSP_ALL = 2,
    TEGRA194_RESET_AFI = 3,
    TEGRA194_RESET_CAN1 = 4,
    TEGRA194_RESET_CAN2 = 5,
    TEGRA194_RESET_DLA0 = 6,
    TEGRA194_RESET_DLA1 = 7,
    TEGRA194_RESET_DPAUX = 8,
    TEGRA194_RESET_DPAUX1 = 9,
    TEGRA194_RESET_DPAUX2 = 10,
    TEGRA194_RESET_DPAUX3 = 11,
    TEGRA194_RESET_EQOS = 17,
    TEGRA194_RESET_GPCDMA = 18,
    TEGRA194_RESET_GPU = 19,
    TEGRA194_RESET_HDA = 20,
    TEGRA194_RESET_HDA2CODEC_2X = 21,
    TEGRA194_RESET_HDA2HDMICODEC = 22,
    TEGRA194_RESET_HOST1X = 23,
    TEGRA194_RESET_I2C1 = 24,
    TEGRA194_RESET_I2C10 = 25,
    TEGRA194_RESET_RSVD_26 = 26,
    TEGRA194_RESET_RSVD_27 = 27,
    TEGRA194_RESET_RSVD_28 = 28,
    TEGRA194_RESET_I2C2 = 29,
    TEGRA194_RESET_I2C3 = 30,
    TEGRA194_RESET_I2C4 = 31,
    TEGRA194_RESET_I2C6 = 32,
    TEGRA194_RESET_I2C7 = 33,
    TEGRA194_RESET_I2C8 = 34,
    TEGRA194_RESET_I2C9 = 35,
    TEGRA194_RESET_ISP = 36,
    TEGRA194_RESET_MIPI_CAL = 37,
    TEGRA194_RESET_MPHY_CLK_CTL = 38,
    TEGRA194_RESET_MPHY_L0_RX = 39,
    TEGRA194_RESET_MPHY_L0_TX = 40,
    TEGRA194_RESET_MPHY_L1_RX = 41,
    TEGRA194_RESET_MPHY_L1_TX = 42,
    TEGRA194_RESET_NVCSI = 43,
    TEGRA194_RESET_NVDEC = 44,
    TEGRA194_RESET_NVDISPLAY0_HEAD0 = 45,
    TEGRA194_RESET_NVDISPLAY0_HEAD1 = 46,
    TEGRA194_RESET_NVDISPLAY0_HEAD2 = 47,
    TEGRA194_RESET_NVDISPLAY0_HEAD3 = 48,
    TEGRA194_RESET_NVDISPLAY0_MISC = 49,
    TEGRA194_RESET_NVDISPLAY0_WGRP0 = 50,
    TEGRA194_RESET_NVDISPLAY0_WGRP1 = 51,
    TEGRA194_RESET_NVDISPLAY0_WGRP2 = 52,
    TEGRA194_RESET_NVDISPLAY0_WGRP3 = 53,
    TEGRA194_RESET_NVDISPLAY0_WGRP4 = 54,
    TEGRA194_RESET_NVDISPLAY0_WGRP5 = 55,
    TEGRA194_RESET_RSVD_56 = 56,
    TEGRA194_RESET_RSVD_57 = 57,
    TEGRA194_RESET_RSVD_58 = 58,
    TEGRA194_RESET_NVENC = 59,
    TEGRA194_RESET_NVENC1 = 60,
    TEGRA194_RESET_NVJPG = 61,
    TEGRA194_RESET_PCIE = 62,
    TEGRA194_RESET_PCIEXCLK = 63,
    TEGRA194_RESET_RSVD_64 = 64,
    TEGRA194_RESET_RSVD_65 = 65,
    TEGRA194_RESET_PVA0_ALL = 66,
    TEGRA194_RESET_PVA1_ALL = 67,
    TEGRA194_RESET_PWM1 = 68,
    TEGRA194_RESET_PWM2 = 69,
    TEGRA194_RESET_PWM3 = 70,
    TEGRA194_RESET_PWM4 = 71,
    TEGRA194_RESET_PWM5 = 72,
    TEGRA194_RESET_PWM6 = 73,
    TEGRA194_RESET_PWM7 = 74,
    TEGRA194_RESET_PWM8 = 75,
    TEGRA194_RESET_QSPI0 = 76,
    TEGRA194_RESET_QSPI1 = 77,
    TEGRA194_RESET_SATA = 78,
    TEGRA194_RESET_SATACOLD = 79,
    TEGRA194_RESET_SCE_ALL = 80,
    TEGRA194_RESET_RCE_ALL = 81,
    TEGRA194_RESET_SDMMC1 = 82,
    TEGRA194_RESET_RSVD_83 = 83,
    TEGRA194_RESET_SDMMC3 = 84,
    TEGRA194_RESET_SDMMC4 = 85,
    TEGRA194_RESET_SE = 86,
    TEGRA194_RESET_SOR0 = 87,
    TEGRA194_RESET_SOR1 = 88,
    TEGRA194_RESET_SOR2 = 89,
    TEGRA194_RESET_SOR3 = 90,
    TEGRA194_RESET_SPI1 = 91,
    TEGRA194_RESET_SPI2 = 92,
    TEGRA194_RESET_SPI3 = 93,
    TEGRA194_RESET_SPI4 = 94,
    TEGRA194_RESET_TACH = 95,
    TEGRA194_RESET_RSVD_96 = 96,
    TEGRA194_RESET_TSCTNVI = 97,
    TEGRA194_RESET_TSEC = 98,
    TEGRA194_RESET_TSECB = 99,
    TEGRA194_RESET_UARTA = 100,
    TEGRA194_RESET_UARTB = 101,
    TEGRA194_RESET_UARTC = 102,
    TEGRA194_RESET_UARTD = 103,
    TEGRA194_RESET_UARTE = 104,
    TEGRA194_RESET_UARTF = 105,
    TEGRA194_RESET_UARTG = 106,
    TEGRA194_RESET_UARTH = 107,
    TEGRA194_RESET_UFSHC = 108,
    TEGRA194_RESET_UFSHC_AXI_M = 109,
    TEGRA194_RESET_UFSHC_LP_SEQ = 110,
    TEGRA194_RESET_RSVD_111 = 111,
    TEGRA194_RESET_VI = 112,
    TEGRA194_RESET_VIC = 113,
    TEGRA194_RESET_XUSB_PADCTL = 114,
    TEGRA194_RESET_NVDEC1 = 115,
    TEGRA194_RESET_PEX0_CORE_0 = 116,
    TEGRA194_RESET_PEX0_CORE_1 = 117,
    TEGRA194_RESET_PEX0_CORE_2 = 118,
    TEGRA194_RESET_PEX0_CORE_3 = 119,
    TEGRA194_RESET_PEX0_CORE_4 = 120,
    TEGRA194_RESET_PEX0_CORE_0_APB = 121,
    TEGRA194_RESET_PEX0_CORE_1_APB = 122,
    TEGRA194_RESET_PEX0_CORE_2_APB = 123,
    TEGRA194_RESET_PEX0_CORE_3_APB = 124,
    TEGRA194_RESET_PEX0_CORE_4_APB = 125,
    TEGRA194_RESET_PEX0_COMMON_APB = 126,
    TEGRA194_RESET_SLVSEC = 127,
    TEGRA194_RESET_NVLINK = 128,
    TEGRA194_RESET_PEX1_CORE_5 = 129,
    TEGRA194_RESET_PEX1_CORE_5_APB = 130,
    TEGRA194_RESET_CVNAS = 131,
    TEGRA194_RESET_CVNAS_FCM = 132,
    TEGRA194_RESET_NVHS_UPHY = 133,
    TEGRA194_RESET_NVHS_UPHY_PLL0 = 134,
    TEGRA194_RESET_NVHS_UPHY_L0 = 135,
    TEGRA194_RESET_NVHS_UPHY_L1 = 136,
    TEGRA194_RESET_NVHS_UPHY_L2 = 137,
    TEGRA194_RESET_NVHS_UPHY_L3 = 138,
    TEGRA194_RESET_NVHS_UPHY_L4 = 139,
    TEGRA194_RESET_NVHS_UPHY_L5 = 140,
    TEGRA194_RESET_NVHS_UPHY_L6 = 141,
    TEGRA194_RESET_NVHS_UPHY_L7 = 142,
    TEGRA194_RESET_NVHS_UPHY_PM = 143,
    TEGRA194_RESET_DMIC5 = 144,
    TEGRA194_RESET_APE = 145,
    TEGRA194_RESET_PEX_USB_UPHY = 146,
    TEGRA194_RESET_PEX_USB_UPHY_L0 = 147,
    TEGRA194_RESET_PEX_USB_UPHY_L1 = 148,
    TEGRA194_RESET_PEX_USB_UPHY_L2 = 149,
    TEGRA194_RESET_PEX_USB_UPHY_L3 = 150,
    TEGRA194_RESET_PEX_USB_UPHY_L4 = 151,
    TEGRA194_RESET_PEX_USB_UPHY_L5 = 152,
    TEGRA194_RESET_PEX_USB_UPHY_L6 = 153,
    TEGRA194_RESET_PEX_USB_UPHY_L7 = 154,
    TEGRA194_RESET_PEX_USB_UPHY_L8 = 155,
    TEGRA194_RESET_PEX_USB_UPHY_L9 = 156,
    TEGRA194_RESET_PEX_USB_UPHY_L10 = 157,
    TEGRA194_RESET_PEX_USB_UPHY_L11 = 158,
    TEGRA194_RESET_PEX_USB_UPHY_PLL0 = 159,
    TEGRA194_RESET_PEX_USB_UPHY_PLL1 = 160,
    TEGRA194_RESET_PEX_USB_UPHY_PLL2 = 161,
    TEGRA194_RESET_PEX_USB_UPHY_PLL3 = 162,
    TEGRA194_RESET_MSSNVL = 180,
    NRESETS
};