$date
	Sun Oct 23 07:13:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#497809
b100 !
1"
#497810
b100 &
b100 %
1$
#497811
0"
#497814
b10 &
b10 %
#497818
b1 &
b1 %
1#
#497822
b0 &
0#
b0 %
0$
#1521691
b111 !
1"
#1521694
b111 &
b111 %
1$
#1521695
0"
#1521698
b10110 &
b10110 %
#1521702
b1011 &
b1011 %
#1521706
b100010 &
b100010 %
#1521710
b10001 &
b10001 %
#1521714
b110100 &
b110100 %
#1521718
b11010 &
b11010 %
#1521722
b1101 &
b1101 %
#1521726
b101000 &
b101000 %
#1521730
b10100 &
b10100 %
#1521734
b1010 &
b1010 %
#1521738
b101 &
b101 %
#1521742
b10000 &
b10000 %
#1521746
b1000 &
b1000 %
#1521750
b100 &
b100 %
#1521754
b10 &
b10 %
#1521758
b1 &
1#
b1 %
#1521762
b0 &
b0 %
0#
0$
#2467018
b10111 &
b10111 %
1$
b10111 !
1"
#2467019
0"
#2467022
b1000110 &
b1000110 %
#2467026
b100011 &
b100011 %
#2467030
b1101010 &
b1101010 %
#2467034
b110101 &
b110101 %
#2467038
b10100000 &
b10100000 %
#2467042
b1010000 &
b1010000 %
#2467046
b101000 &
b101000 %
#2467050
b10100 &
b10100 %
#2467054
b1010 &
b1010 %
#2467058
b101 &
b101 %
#2467062
b10000 &
b10000 %
#2467066
b1000 &
b1000 %
#2467070
b100 &
b100 %
#2467074
b10 &
b10 %
#2467078
b1 &
1#
b1 %
#2467082
b0 &
b0 %
0#
0$
#4500012
