# ** Note: Multiple occurrences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" "+define+USE_VIVADO" -L unisim -wlf memory_control_tb.wlf work.memory_control_tb glbl 
# Start time: 17:52:45 on Jan 26,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2021.4 linux_x86_64 Oct 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.memory_control_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast__1)
# Loading work.cpu_ram_if(fast__1)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading work.memory_control_test(fast)
# Loading work.glbl(fast)
# run -all
# TEST 1: Instruction fetch
# TEST 2: Data write
# Starting memory dump to memcpu.hex ...
# Finished memory dump.
# TEST 3: Data read
# TEST 4: Data priority over instruction
# TEST 5: Single Instruction Fetch
# If got iload = 00000000
# TEST 6: Back-to-Back Instruction Fetch
# IF-2 inst0=0f006213 inst1=08006513
# TEST 7: Back-to-back requests
# MEMORY CONTROL TB DONE
# End time: 17:52:46 on Jan 26,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
