
Micros_1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b34  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08005c70  08005c70  00015c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e70  08005e70  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08005e70  08005e70  00015e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e78  08005e78  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e78  08005e78  00015e78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e7c  08005e7c  00015e7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08005e80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000080  08005f00  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002dc  08005f00  000202dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e7ce  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024c9  00000000  00000000  0002e877  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d90  00000000  00000000  00030d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c98  00000000  00000000  00031ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cc3  00000000  00000000  00032768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e87d  00000000  00000000  0004942b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b61b  00000000  00000000  00057ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e32c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000412c  00000000  00000000  000e3318  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000080 	.word	0x20000080
 8000158:	00000000 	.word	0x00000000
 800015c:	08005c58 	.word	0x08005c58

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000084 	.word	0x20000084
 8000178:	08005c58 	.word	0x08005c58

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b96e 	b.w	8000470 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	f040 8083 	bne.w	80002c4 <__udivmoddi4+0x118>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4617      	mov	r7, r2
 80001c2:	d947      	bls.n	8000254 <__udivmoddi4+0xa8>
 80001c4:	fab2 f382 	clz	r3, r2
 80001c8:	b14b      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001ca:	f1c3 0120 	rsb	r1, r3, #32
 80001ce:	fa05 fe03 	lsl.w	lr, r5, r3
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	409f      	lsls	r7, r3
 80001d8:	ea41 0e0e 	orr.w	lr, r1, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001e2:	fbbe fcf8 	udiv	ip, lr, r8
 80001e6:	fa1f f987 	uxth.w	r9, r7
 80001ea:	fb08 e21c 	mls	r2, r8, ip, lr
 80001ee:	fb0c f009 	mul.w	r0, ip, r9
 80001f2:	0c21      	lsrs	r1, r4, #16
 80001f4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	18ba      	adds	r2, r7, r2
 80001fe:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000202:	f080 8118 	bcs.w	8000436 <__udivmoddi4+0x28a>
 8000206:	4290      	cmp	r0, r2
 8000208:	f240 8115 	bls.w	8000436 <__udivmoddi4+0x28a>
 800020c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000210:	443a      	add	r2, r7
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f8 	udiv	r0, r2, r8
 8000218:	fb08 2210 	mls	r2, r8, r0, r2
 800021c:	fb00 f109 	mul.w	r1, r0, r9
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a1      	cmp	r1, r4
 8000228:	d909      	bls.n	800023e <__udivmoddi4+0x92>
 800022a:	193c      	adds	r4, r7, r4
 800022c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000230:	f080 8103 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000234:	42a1      	cmp	r1, r4
 8000236:	f240 8100 	bls.w	800043a <__udivmoddi4+0x28e>
 800023a:	3802      	subs	r0, #2
 800023c:	443c      	add	r4, r7
 800023e:	1a64      	subs	r4, r4, r1
 8000240:	2100      	movs	r1, #0
 8000242:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000246:	b11e      	cbz	r6, 8000250 <__udivmoddi4+0xa4>
 8000248:	2200      	movs	r2, #0
 800024a:	40dc      	lsrs	r4, r3
 800024c:	e9c6 4200 	strd	r4, r2, [r6]
 8000250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000254:	b902      	cbnz	r2, 8000258 <__udivmoddi4+0xac>
 8000256:	deff      	udf	#255	; 0xff
 8000258:	fab2 f382 	clz	r3, r2
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14f      	bne.n	8000300 <__udivmoddi4+0x154>
 8000260:	1a8d      	subs	r5, r1, r2
 8000262:	2101      	movs	r1, #1
 8000264:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000268:	fa1f f882 	uxth.w	r8, r2
 800026c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000270:	fb0e 551c 	mls	r5, lr, ip, r5
 8000274:	fb08 f00c 	mul.w	r0, r8, ip
 8000278:	0c22      	lsrs	r2, r4, #16
 800027a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800027e:	42a8      	cmp	r0, r5
 8000280:	d907      	bls.n	8000292 <__udivmoddi4+0xe6>
 8000282:	197d      	adds	r5, r7, r5
 8000284:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000288:	d202      	bcs.n	8000290 <__udivmoddi4+0xe4>
 800028a:	42a8      	cmp	r0, r5
 800028c:	f200 80e9 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 8000290:	4694      	mov	ip, r2
 8000292:	1a2d      	subs	r5, r5, r0
 8000294:	fbb5 f0fe 	udiv	r0, r5, lr
 8000298:	fb0e 5510 	mls	r5, lr, r0, r5
 800029c:	fb08 f800 	mul.w	r8, r8, r0
 80002a0:	b2a4      	uxth	r4, r4
 80002a2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002a6:	45a0      	cmp	r8, r4
 80002a8:	d907      	bls.n	80002ba <__udivmoddi4+0x10e>
 80002aa:	193c      	adds	r4, r7, r4
 80002ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b0:	d202      	bcs.n	80002b8 <__udivmoddi4+0x10c>
 80002b2:	45a0      	cmp	r8, r4
 80002b4:	f200 80d9 	bhi.w	800046a <__udivmoddi4+0x2be>
 80002b8:	4610      	mov	r0, r2
 80002ba:	eba4 0408 	sub.w	r4, r4, r8
 80002be:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002c2:	e7c0      	b.n	8000246 <__udivmoddi4+0x9a>
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d908      	bls.n	80002da <__udivmoddi4+0x12e>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	f000 80b1 	beq.w	8000430 <__udivmoddi4+0x284>
 80002ce:	2100      	movs	r1, #0
 80002d0:	e9c6 0500 	strd	r0, r5, [r6]
 80002d4:	4608      	mov	r0, r1
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d14b      	bne.n	800037a <__udivmoddi4+0x1ce>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0x140>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80b9 	bhi.w	800045e <__udivmoddi4+0x2b2>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0303 	sbc.w	r3, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	469e      	mov	lr, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0aa      	beq.n	8000250 <__udivmoddi4+0xa4>
 80002fa:	e9c6 4e00 	strd	r4, lr, [r6]
 80002fe:	e7a7      	b.n	8000250 <__udivmoddi4+0xa4>
 8000300:	409f      	lsls	r7, r3
 8000302:	f1c3 0220 	rsb	r2, r3, #32
 8000306:	40d1      	lsrs	r1, r2
 8000308:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800030c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000310:	fa1f f887 	uxth.w	r8, r7
 8000314:	fb0e 1110 	mls	r1, lr, r0, r1
 8000318:	fa24 f202 	lsr.w	r2, r4, r2
 800031c:	409d      	lsls	r5, r3
 800031e:	fb00 fc08 	mul.w	ip, r0, r8
 8000322:	432a      	orrs	r2, r5
 8000324:	0c15      	lsrs	r5, r2, #16
 8000326:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800032a:	45ac      	cmp	ip, r5
 800032c:	fa04 f403 	lsl.w	r4, r4, r3
 8000330:	d909      	bls.n	8000346 <__udivmoddi4+0x19a>
 8000332:	197d      	adds	r5, r7, r5
 8000334:	f100 31ff 	add.w	r1, r0, #4294967295
 8000338:	f080 808f 	bcs.w	800045a <__udivmoddi4+0x2ae>
 800033c:	45ac      	cmp	ip, r5
 800033e:	f240 808c 	bls.w	800045a <__udivmoddi4+0x2ae>
 8000342:	3802      	subs	r0, #2
 8000344:	443d      	add	r5, r7
 8000346:	eba5 050c 	sub.w	r5, r5, ip
 800034a:	fbb5 f1fe 	udiv	r1, r5, lr
 800034e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000352:	fb01 f908 	mul.w	r9, r1, r8
 8000356:	b295      	uxth	r5, r2
 8000358:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800035c:	45a9      	cmp	r9, r5
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x1c4>
 8000360:	197d      	adds	r5, r7, r5
 8000362:	f101 32ff 	add.w	r2, r1, #4294967295
 8000366:	d274      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000368:	45a9      	cmp	r9, r5
 800036a:	d972      	bls.n	8000452 <__udivmoddi4+0x2a6>
 800036c:	3902      	subs	r1, #2
 800036e:	443d      	add	r5, r7
 8000370:	eba5 0509 	sub.w	r5, r5, r9
 8000374:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000378:	e778      	b.n	800026c <__udivmoddi4+0xc0>
 800037a:	f1c1 0720 	rsb	r7, r1, #32
 800037e:	408b      	lsls	r3, r1
 8000380:	fa22 fc07 	lsr.w	ip, r2, r7
 8000384:	ea4c 0c03 	orr.w	ip, ip, r3
 8000388:	fa25 f407 	lsr.w	r4, r5, r7
 800038c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000390:	fbb4 f9fe 	udiv	r9, r4, lr
 8000394:	fa1f f88c 	uxth.w	r8, ip
 8000398:	fb0e 4419 	mls	r4, lr, r9, r4
 800039c:	fa20 f307 	lsr.w	r3, r0, r7
 80003a0:	fb09 fa08 	mul.w	sl, r9, r8
 80003a4:	408d      	lsls	r5, r1
 80003a6:	431d      	orrs	r5, r3
 80003a8:	0c2b      	lsrs	r3, r5, #16
 80003aa:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003ae:	45a2      	cmp	sl, r4
 80003b0:	fa02 f201 	lsl.w	r2, r2, r1
 80003b4:	fa00 f301 	lsl.w	r3, r0, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x222>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c2:	d248      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d946      	bls.n	8000456 <__udivmoddi4+0x2aa>
 80003c8:	f1a9 0902 	sub.w	r9, r9, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	eba4 040a 	sub.w	r4, r4, sl
 80003d2:	fbb4 f0fe 	udiv	r0, r4, lr
 80003d6:	fb0e 4410 	mls	r4, lr, r0, r4
 80003da:	fb00 fa08 	mul.w	sl, r0, r8
 80003de:	b2ad      	uxth	r5, r5
 80003e0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x24e>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 35ff 	add.w	r5, r0, #4294967295
 80003f0:	d22d      	bcs.n	800044e <__udivmoddi4+0x2a2>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d92b      	bls.n	800044e <__udivmoddi4+0x2a2>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4464      	add	r4, ip
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c6      	mov	lr, r8
 800040a:	464d      	mov	r5, r9
 800040c:	d319      	bcc.n	8000442 <__udivmoddi4+0x296>
 800040e:	d016      	beq.n	800043e <__udivmoddi4+0x292>
 8000410:	b15e      	cbz	r6, 800042a <__udivmoddi4+0x27e>
 8000412:	ebb3 020e 	subs.w	r2, r3, lr
 8000416:	eb64 0405 	sbc.w	r4, r4, r5
 800041a:	fa04 f707 	lsl.w	r7, r4, r7
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431f      	orrs	r7, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c6 7400 	strd	r7, r4, [r6]
 800042a:	2100      	movs	r1, #0
 800042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000430:	4631      	mov	r1, r6
 8000432:	4630      	mov	r0, r6
 8000434:	e70c      	b.n	8000250 <__udivmoddi4+0xa4>
 8000436:	468c      	mov	ip, r1
 8000438:	e6eb      	b.n	8000212 <__udivmoddi4+0x66>
 800043a:	4610      	mov	r0, r2
 800043c:	e6ff      	b.n	800023e <__udivmoddi4+0x92>
 800043e:	4543      	cmp	r3, r8
 8000440:	d2e6      	bcs.n	8000410 <__udivmoddi4+0x264>
 8000442:	ebb8 0e02 	subs.w	lr, r8, r2
 8000446:	eb69 050c 	sbc.w	r5, r9, ip
 800044a:	3801      	subs	r0, #1
 800044c:	e7e0      	b.n	8000410 <__udivmoddi4+0x264>
 800044e:	4628      	mov	r0, r5
 8000450:	e7d3      	b.n	80003fa <__udivmoddi4+0x24e>
 8000452:	4611      	mov	r1, r2
 8000454:	e78c      	b.n	8000370 <__udivmoddi4+0x1c4>
 8000456:	4681      	mov	r9, r0
 8000458:	e7b9      	b.n	80003ce <__udivmoddi4+0x222>
 800045a:	4608      	mov	r0, r1
 800045c:	e773      	b.n	8000346 <__udivmoddi4+0x19a>
 800045e:	4608      	mov	r0, r1
 8000460:	e749      	b.n	80002f6 <__udivmoddi4+0x14a>
 8000462:	f1ac 0c02 	sub.w	ip, ip, #2
 8000466:	443d      	add	r5, r7
 8000468:	e713      	b.n	8000292 <__udivmoddi4+0xe6>
 800046a:	3802      	subs	r0, #2
 800046c:	443c      	add	r4, r7
 800046e:	e724      	b.n	80002ba <__udivmoddi4+0x10e>

08000470 <__aeabi_idiv0>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <espera>:
void espera(int time)
{
 8000474:	b480      	push	{r7}
 8000476:	b085      	sub	sp, #20
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  int i;
  for (i = 0; i < time; i++);
 800047c:	2300      	movs	r3, #0
 800047e:	60fb      	str	r3, [r7, #12]
 8000480:	e002      	b.n	8000488 <espera+0x14>
 8000482:	68fb      	ldr	r3, [r7, #12]
 8000484:	3301      	adds	r3, #1
 8000486:	60fb      	str	r3, [r7, #12]
 8000488:	68fa      	ldr	r2, [r7, #12]
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	429a      	cmp	r2, r3
 800048e:	dbf8      	blt.n	8000482 <espera+0xe>
}
 8000490:	bf00      	nop
 8000492:	bf00      	nop
 8000494:	3714      	adds	r7, #20
 8000496:	46bd      	mov	sp, r7
 8000498:	bc80      	pop	{r7}
 800049a:	4770      	bx	lr

0800049c <Bin2Ascii>:

void Bin2Ascii(unsigned short number, unsigned char* chain)
{
 800049c:	b480      	push	{r7}
 800049e:	b085      	sub	sp, #20
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	4603      	mov	r3, r0
 80004a4:	6039      	str	r1, [r7, #0]
 80004a6:	80fb      	strh	r3, [r7, #6]
  unsigned short partial, j, cocient, divisor;

  partial = number;
 80004a8:	88fb      	ldrh	r3, [r7, #6]
 80004aa:	81fb      	strh	r3, [r7, #14]
  divisor = 10000;
 80004ac:	f242 7310 	movw	r3, #10000	; 0x2710
 80004b0:	817b      	strh	r3, [r7, #10]
  *(chain) = ' ';
 80004b2:	683b      	ldr	r3, [r7, #0]
 80004b4:	2220      	movs	r2, #32
 80004b6:	701a      	strb	r2, [r3, #0]
  for (j = 1; j < 6; j++)
 80004b8:	2301      	movs	r3, #1
 80004ba:	81bb      	strh	r3, [r7, #12]
 80004bc:	e01d      	b.n	80004fa <Bin2Ascii+0x5e>
  {
    cocient = partial/divisor;
 80004be:	89fa      	ldrh	r2, [r7, #14]
 80004c0:	897b      	ldrh	r3, [r7, #10]
 80004c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80004c6:	813b      	strh	r3, [r7, #8]
    *(chain + j) = '0' + (unsigned char)cocient;
 80004c8:	893b      	ldrh	r3, [r7, #8]
 80004ca:	b2da      	uxtb	r2, r3
 80004cc:	89bb      	ldrh	r3, [r7, #12]
 80004ce:	6839      	ldr	r1, [r7, #0]
 80004d0:	440b      	add	r3, r1
 80004d2:	3230      	adds	r2, #48	; 0x30
 80004d4:	b2d2      	uxtb	r2, r2
 80004d6:	701a      	strb	r2, [r3, #0]
    partial = partial - (cocient*divisor);
 80004d8:	893b      	ldrh	r3, [r7, #8]
 80004da:	897a      	ldrh	r2, [r7, #10]
 80004dc:	fb02 f303 	mul.w	r3, r2, r3
 80004e0:	b29b      	uxth	r3, r3
 80004e2:	89fa      	ldrh	r2, [r7, #14]
 80004e4:	1ad3      	subs	r3, r2, r3
 80004e6:	81fb      	strh	r3, [r7, #14]
    divisor = divisor/10;
 80004e8:	897b      	ldrh	r3, [r7, #10]
 80004ea:	4a0a      	ldr	r2, [pc, #40]	; (8000514 <Bin2Ascii+0x78>)
 80004ec:	fba2 2303 	umull	r2, r3, r2, r3
 80004f0:	08db      	lsrs	r3, r3, #3
 80004f2:	817b      	strh	r3, [r7, #10]
  for (j = 1; j < 6; j++)
 80004f4:	89bb      	ldrh	r3, [r7, #12]
 80004f6:	3301      	adds	r3, #1
 80004f8:	81bb      	strh	r3, [r7, #12]
 80004fa:	89bb      	ldrh	r3, [r7, #12]
 80004fc:	2b05      	cmp	r3, #5
 80004fe:	d9de      	bls.n	80004be <Bin2Ascii+0x22>
  }
  *(chain + 6) = 0;
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	3306      	adds	r3, #6
 8000504:	2200      	movs	r2, #0
 8000506:	701a      	strb	r2, [r3, #0]
}
 8000508:	bf00      	nop
 800050a:	3714      	adds	r7, #20
 800050c:	46bd      	mov	sp, r7
 800050e:	bc80      	pop	{r7}
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	cccccccd 	.word	0xcccccccd

08000518 <random_num>:

// Credit goes to GeeksForGeeks - https://www.geeksforgeeks.org/generating-random-number-range-c/
int random_num(int lower_limit, int upper_limit)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
 8000520:	6039      	str	r1, [r7, #0]
  int num = (rand() % (upper_limit - lower_limit + 1)) + lower_limit;
 8000522:	f004 fb8d 	bl	8004c40 <rand>
 8000526:	4602      	mov	r2, r0
 8000528:	6839      	ldr	r1, [r7, #0]
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	1acb      	subs	r3, r1, r3
 800052e:	3301      	adds	r3, #1
 8000530:	fb92 f1f3 	sdiv	r1, r2, r3
 8000534:	fb03 f301 	mul.w	r3, r3, r1
 8000538:	1ad3      	subs	r3, r2, r3
 800053a:	687a      	ldr	r2, [r7, #4]
 800053c:	4413      	add	r3, r2
 800053e:	60fb      	str	r3, [r7, #12]
  return num;
 8000540:	68fb      	ldr	r3, [r7, #12]
}
 8000542:	4618      	mov	r0, r3
 8000544:	3710      	adds	r7, #16
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
	...

0800054c <EXTI0_IRQHandler>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//INTERRUPTS
void EXTI0_IRQHandler(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  // USER BUTTON is pressed, a rising edge is detected in PA0
  if ((EXTI->PR &BIT_0) != 0) // Is EXTI0 flag on? //0000000000000001 in the Pending Register of ISER[0]
 8000550:	4b0d      	ldr	r3, [pc, #52]	; (8000588 <EXTI0_IRQHandler+0x3c>)
 8000552:	695b      	ldr	r3, [r3, #20]
 8000554:	f003 0301 	and.w	r3, r3, #1
 8000558:	2b00      	cmp	r3, #0
 800055a:	d00b      	beq.n	8000574 <EXTI0_IRQHandler+0x28>
  {
    game++; //If at GAME 1, proceed to GAME 2
 800055c:	4b0b      	ldr	r3, [pc, #44]	; (800058c <EXTI0_IRQHandler+0x40>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	3301      	adds	r3, #1
 8000562:	4a0a      	ldr	r2, [pc, #40]	; (800058c <EXTI0_IRQHandler+0x40>)
 8000564:	6013      	str	r3, [r2, #0]
    if (game > 2) game = 1; //Reset to 1 after requesting change from GAME 2
 8000566:	4b09      	ldr	r3, [pc, #36]	; (800058c <EXTI0_IRQHandler+0x40>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	2b02      	cmp	r3, #2
 800056c:	d902      	bls.n	8000574 <EXTI0_IRQHandler+0x28>
 800056e:	4b07      	ldr	r3, [pc, #28]	; (800058c <EXTI0_IRQHandler+0x40>)
 8000570:	2201      	movs	r2, #1
 8000572:	601a      	str	r2, [r3, #0]
  }
  EXTI->PR |= (1 << 6); // Clear EXTI0 flag (writes a 1 in PR0 pos)
 8000574:	4b04      	ldr	r3, [pc, #16]	; (8000588 <EXTI0_IRQHandler+0x3c>)
 8000576:	695b      	ldr	r3, [r3, #20]
 8000578:	4a03      	ldr	r2, [pc, #12]	; (8000588 <EXTI0_IRQHandler+0x3c>)
 800057a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800057e:	6153      	str	r3, [r2, #20]
  //Clear flag must be out of condition so it never hangs if condition is not met
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr
 8000588:	40010400 	.word	0x40010400
 800058c:	20000000 	.word	0x20000000

08000590 <EXTI9_5_IRQHandler>:

// NVIC->ISER[0] pin 23 for EXTIs 9 to 5
void EXTI9_5_IRQHandler(void) //ISR for EXTI7 & EXTI6
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  if (((EXTI->PR &BIT_7) || (EXTI->PR &BIT_6)) != 0) //most general aproach --> (EXTI->PR != 0)
 8000594:	4b30      	ldr	r3, [pc, #192]	; (8000658 <EXTI9_5_IRQHandler+0xc8>)
 8000596:	695b      	ldr	r3, [r3, #20]
 8000598:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800059c:	2b00      	cmp	r3, #0
 800059e:	d105      	bne.n	80005ac <EXTI9_5_IRQHandler+0x1c>
 80005a0:	4b2d      	ldr	r3, [pc, #180]	; (8000658 <EXTI9_5_IRQHandler+0xc8>)
 80005a2:	695b      	ldr	r3, [r3, #20]
 80005a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d001      	beq.n	80005b0 <EXTI9_5_IRQHandler+0x20>
 80005ac:	2301      	movs	r3, #1
 80005ae:	e000      	b.n	80005b2 <EXTI9_5_IRQHandler+0x22>
 80005b0:	2300      	movs	r3, #0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d03f      	beq.n	8000636 <EXTI9_5_IRQHandler+0xa6>
  {
    // BUTTON 1 is pressed, a rising edge is detected in PB7
    if (EXTI->PR &(1 << 7)) // 00000000010000000 in pending register of ISER[0]
 80005b6:	4b28      	ldr	r3, [pc, #160]	; (8000658 <EXTI9_5_IRQHandler+0xc8>)
 80005b8:	695b      	ldr	r3, [r3, #20]
 80005ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d019      	beq.n	80005f6 <EXTI9_5_IRQHandler+0x66>
    {
      if ((game == 1) && (playing == 1))
 80005c2:	4b26      	ldr	r3, [pc, #152]	; (800065c <EXTI9_5_IRQHandler+0xcc>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	2b01      	cmp	r3, #1
 80005c8:	d10e      	bne.n	80005e8 <EXTI9_5_IRQHandler+0x58>
 80005ca:	4b25      	ldr	r3, [pc, #148]	; (8000660 <EXTI9_5_IRQHandler+0xd0>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	d10a      	bne.n	80005e8 <EXTI9_5_IRQHandler+0x58>
      {
        GPIOA->BSRR = (1 << 12) << 16;
 80005d2:	4b24      	ldr	r3, [pc, #144]	; (8000664 <EXTI9_5_IRQHandler+0xd4>)
 80005d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005d8:	619a      	str	r2, [r3, #24]
        playing = 0;
 80005da:	4b21      	ldr	r3, [pc, #132]	; (8000660 <EXTI9_5_IRQHandler+0xd0>)
 80005dc:	2200      	movs	r2, #0
 80005de:	601a      	str	r2, [r3, #0]
        winner = 1;
 80005e0:	4b21      	ldr	r3, [pc, #132]	; (8000668 <EXTI9_5_IRQHandler+0xd8>)
 80005e2:	2201      	movs	r2, #1
 80005e4:	601a      	str	r2, [r3, #0]
 80005e6:	e006      	b.n	80005f6 <EXTI9_5_IRQHandler+0x66>
      }
      else if (game == 2)
 80005e8:	4b1c      	ldr	r3, [pc, #112]	; (800065c <EXTI9_5_IRQHandler+0xcc>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	2b02      	cmp	r3, #2
 80005ee:	d102      	bne.n	80005f6 <EXTI9_5_IRQHandler+0x66>
      {
        //This code is meant to end the while loop, we will determine the winner by checking the time deltas afterwards
        btn_pressed = 1;
 80005f0:	4b1e      	ldr	r3, [pc, #120]	; (800066c <EXTI9_5_IRQHandler+0xdc>)
 80005f2:	2201      	movs	r2, #1
 80005f4:	601a      	str	r2, [r3, #0]
      }
      //else nothing
    }
    // BUTTON 2 is pressed, a rising edge is detected in PB6
    if (EXTI->PR &(1 << 6)) // 00000000001000000 in pending register
 80005f6:	4b18      	ldr	r3, [pc, #96]	; (8000658 <EXTI9_5_IRQHandler+0xc8>)
 80005f8:	695b      	ldr	r3, [r3, #20]
 80005fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d019      	beq.n	8000636 <EXTI9_5_IRQHandler+0xa6>
    {
      if ((game == 1) && (playing == 1))
 8000602:	4b16      	ldr	r3, [pc, #88]	; (800065c <EXTI9_5_IRQHandler+0xcc>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	2b01      	cmp	r3, #1
 8000608:	d10e      	bne.n	8000628 <EXTI9_5_IRQHandler+0x98>
 800060a:	4b15      	ldr	r3, [pc, #84]	; (8000660 <EXTI9_5_IRQHandler+0xd0>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	2b01      	cmp	r3, #1
 8000610:	d10a      	bne.n	8000628 <EXTI9_5_IRQHandler+0x98>
      {
        GPIOA->BSRR = (1 << 12) << 16;
 8000612:	4b14      	ldr	r3, [pc, #80]	; (8000664 <EXTI9_5_IRQHandler+0xd4>)
 8000614:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000618:	619a      	str	r2, [r3, #24]
        playing = 0;
 800061a:	4b11      	ldr	r3, [pc, #68]	; (8000660 <EXTI9_5_IRQHandler+0xd0>)
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
        winner = 2;
 8000620:	4b11      	ldr	r3, [pc, #68]	; (8000668 <EXTI9_5_IRQHandler+0xd8>)
 8000622:	2202      	movs	r2, #2
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	e006      	b.n	8000636 <EXTI9_5_IRQHandler+0xa6>
      }
      else if (game == 2)
 8000628:	4b0c      	ldr	r3, [pc, #48]	; (800065c <EXTI9_5_IRQHandler+0xcc>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2b02      	cmp	r3, #2
 800062e:	d102      	bne.n	8000636 <EXTI9_5_IRQHandler+0xa6>
      {
        btn_pressed = 2;
 8000630:	4b0e      	ldr	r3, [pc, #56]	; (800066c <EXTI9_5_IRQHandler+0xdc>)
 8000632:	2202      	movs	r2, #2
 8000634:	601a      	str	r2, [r3, #0]
      }
    }
  }
  //Always clear flags to avoid hanging
  EXTI->PR |= (1 << 7); // Clear the EXTI7 flag (writes a 1 in PR7)
 8000636:	4b08      	ldr	r3, [pc, #32]	; (8000658 <EXTI9_5_IRQHandler+0xc8>)
 8000638:	695b      	ldr	r3, [r3, #20]
 800063a:	4a07      	ldr	r2, [pc, #28]	; (8000658 <EXTI9_5_IRQHandler+0xc8>)
 800063c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000640:	6153      	str	r3, [r2, #20]
  EXTI->PR |= (1 << 6); // Clear the EXTI6 flag
 8000642:	4b05      	ldr	r3, [pc, #20]	; (8000658 <EXTI9_5_IRQHandler+0xc8>)
 8000644:	695b      	ldr	r3, [r3, #20]
 8000646:	4a04      	ldr	r2, [pc, #16]	; (8000658 <EXTI9_5_IRQHandler+0xc8>)
 8000648:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800064c:	6153      	str	r3, [r2, #20]
}
 800064e:	bf00      	nop
 8000650:	46bd      	mov	sp, r7
 8000652:	bc80      	pop	{r7}
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	40010400 	.word	0x40010400
 800065c:	20000000 	.word	0x20000000
 8000660:	200000a4 	.word	0x200000a4
 8000664:	40020000 	.word	0x40020000
 8000668:	200000a0 	.word	0x200000a0
 800066c:	200000a8 	.word	0x200000a8

08000670 <TIM4_IRQHandler>:

//TIMERS
//TIC timer 4 CH1 and CH2
void TIM4_IRQHandler(void) //TIC
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  //CH1 for PB6 - Player 2
  if((TIM4->SR &BIT_1) != 0) //0x2
 8000674:	4b0d      	ldr	r3, [pc, #52]	; (80006ac <TIM4_IRQHandler+0x3c>)
 8000676:	691b      	ldr	r3, [r3, #16]
 8000678:	f003 0302 	and.w	r3, r3, #2
 800067c:	2b00      	cmp	r3, #0
 800067e:	d003      	beq.n	8000688 <TIM4_IRQHandler+0x18>
  {
    time_4ch1 = TIM4->CCR1; //The time loaded to our var shall be the count when the button was clicked
 8000680:	4b0a      	ldr	r3, [pc, #40]	; (80006ac <TIM4_IRQHandler+0x3c>)
 8000682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000684:	4a0a      	ldr	r2, [pc, #40]	; (80006b0 <TIM4_IRQHandler+0x40>)
 8000686:	6013      	str	r3, [r2, #0]
    if(time_4ch1 < 0) time_4ch1 += 0x0FFFF; //FIXME: why do we add this? DELETE COMMENT LATER
  }
  //CH2 for PB7 - Player 1
  if((TIM4->SR &BIT_2) != 0) //0x4
 8000688:	4b08      	ldr	r3, [pc, #32]	; (80006ac <TIM4_IRQHandler+0x3c>)
 800068a:	691b      	ldr	r3, [r3, #16]
 800068c:	f003 0304 	and.w	r3, r3, #4
 8000690:	2b00      	cmp	r3, #0
 8000692:	d003      	beq.n	800069c <TIM4_IRQHandler+0x2c>
  {
    time_4ch2 = TIM4->CCR2;
 8000694:	4b05      	ldr	r3, [pc, #20]	; (80006ac <TIM4_IRQHandler+0x3c>)
 8000696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000698:	4a06      	ldr	r2, [pc, #24]	; (80006b4 <TIM4_IRQHandler+0x44>)
 800069a:	6013      	str	r3, [r2, #0]
    if(time_4ch2 < 0) time_4ch2 += 0x0FFFF;
  }
  TIM4->SR = 0x0;
 800069c:	4b03      	ldr	r3, [pc, #12]	; (80006ac <TIM4_IRQHandler+0x3c>)
 800069e:	2200      	movs	r2, #0
 80006a0:	611a      	str	r2, [r3, #16]
}
 80006a2:	bf00      	nop
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bc80      	pop	{r7}
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop
 80006ac:	40000800 	.word	0x40000800
 80006b0:	200000b0 	.word	0x200000b0
 80006b4:	200000b4 	.word	0x200000b4

080006b8 <ADC1_IRQHandler>:

//ADC
//ADC IRQ to determine the countdown downstep of (0.5, 1 or 2 secs) depending on the
void ADC1_IRQHandler(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0
  ADC1->SR &= ~(1 << 1); //what does this do (EOC to 0, meaning we have work to do yet)
 80006bc:	4b0e      	ldr	r3, [pc, #56]	; (80006f8 <ADC1_IRQHandler+0x40>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a0d      	ldr	r2, [pc, #52]	; (80006f8 <ADC1_IRQHandler+0x40>)
 80006c2:	f023 0302 	bic.w	r3, r3, #2
 80006c6:	6013      	str	r3, [r2, #0]

  if ((ADC1->SQR5 &0x001F) == 1)
 80006c8:	4b0b      	ldr	r3, [pc, #44]	; (80006f8 <ADC1_IRQHandler+0x40>)
 80006ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006cc:	f003 031f 	and.w	r3, r3, #31
 80006d0:	2b01      	cmp	r3, #1
 80006d2:	d103      	bne.n	80006dc <ADC1_IRQHandler+0x24>
  {
    ADC1->SQR5 = 0x05;
 80006d4:	4b08      	ldr	r3, [pc, #32]	; (80006f8 <ADC1_IRQHandler+0x40>)
 80006d6:	2205      	movs	r2, #5
 80006d8:	641a      	str	r2, [r3, #64]	; 0x40
    /*
    if (ADC->DR > 67) obstacle_OUT = 1;
    else obstacle_OUT = 0;
    */
  }
}
 80006da:	e008      	b.n	80006ee <ADC1_IRQHandler+0x36>
  else if ((ADC1->SQR5 &0x001F) == 5)
 80006dc:	4b06      	ldr	r3, [pc, #24]	; (80006f8 <ADC1_IRQHandler+0x40>)
 80006de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e0:	f003 031f 	and.w	r3, r3, #31
 80006e4:	2b05      	cmp	r3, #5
 80006e6:	d102      	bne.n	80006ee <ADC1_IRQHandler+0x36>
    ADC1->SQR5 = 0x01;
 80006e8:	4b03      	ldr	r3, [pc, #12]	; (80006f8 <ADC1_IRQHandler+0x40>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	641a      	str	r2, [r3, #64]	; 0x40
}
 80006ee:	bf00      	nop
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bc80      	pop	{r7}
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	40012400 	.word	0x40012400

080006fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000700:	f002 f89b 	bl	800283a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000704:	f000 fcd0 	bl	80010a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000708:	f000 fedc 	bl	80014c4 <MX_GPIO_Init>
  MX_ADC_Init();
 800070c:	f000 fd34 	bl	8001178 <MX_ADC_Init>
  MX_LCD_Init();
 8000710:	f000 fd8c 	bl	800122c <MX_LCD_Init>
  MX_TS_Init();
 8000714:	f000 fea6 	bl	8001464 <MX_TS_Init>
  MX_TIM3_Init();
 8000718:	f000 fe08 	bl	800132c <MX_TIM3_Init>
  MX_TIM4_Init();
 800071c:	f000 fe54 	bl	80013c8 <MX_TIM4_Init>
  MX_TIM2_Init();
 8000720:	f000 fdb8 	bl	8001294 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8000724:	f000 fea4 	bl	8001470 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  //DECLARATION OF PERIPHERALS WE WILL USE

  //LCD Setup
  BSP_LCD_GLASS_Init();
 8000728:	f000 ff38 	bl	800159c <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_BarLevelConfig(0);
 800072c:	2000      	movs	r0, #0
 800072e:	f000 ff6d 	bl	800160c <BSP_LCD_GLASS_BarLevelConfig>
  BSP_LCD_GLASS_Clear();
 8000732:	f001 fbb5 	bl	8001ea0 <BSP_LCD_GLASS_Clear>

  //Pins + their EXTIs - I/O
  /* PB0 ---------------------------------------------------------------------*/
  //PA0 (USER BUTTON) - digital input (00)
  GPIOA->MODER &= ~(1 << (0*2 + 1));
 8000736:	4b9e      	ldr	r3, [pc, #632]	; (80009b0 <main+0x2b4>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4a9d      	ldr	r2, [pc, #628]	; (80009b0 <main+0x2b4>)
 800073c:	f023 0302 	bic.w	r3, r3, #2
 8000740:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (0*2));
 8000742:	4b9b      	ldr	r3, [pc, #620]	; (80009b0 <main+0x2b4>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a9a      	ldr	r2, [pc, #616]	; (80009b0 <main+0x2b4>)
 8000748:	f023 0301 	bic.w	r3, r3, #1
 800074c:	6013      	str	r3, [r2, #0]
  //EXTI0
  SYSCFG->EXTICR[0] = 0000; // Linking EXTI0 to GPIOA (PA0 = USER BUTTON) - all zeros mean GPIOA
 800074e:	4b99      	ldr	r3, [pc, #612]	; (80009b4 <main+0x2b8>)
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
  EXTI->RTSR |= BIT_0; // Enables rising edge in EXTI0
 8000754:	4b98      	ldr	r3, [pc, #608]	; (80009b8 <main+0x2bc>)
 8000756:	689b      	ldr	r3, [r3, #8]
 8000758:	4a97      	ldr	r2, [pc, #604]	; (80009b8 <main+0x2bc>)
 800075a:	f043 0301 	orr.w	r3, r3, #1
 800075e:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_0); // Disables falling edge in EXTI0
 8000760:	4b95      	ldr	r3, [pc, #596]	; (80009b8 <main+0x2bc>)
 8000762:	68db      	ldr	r3, [r3, #12]
 8000764:	4a94      	ldr	r2, [pc, #592]	; (80009b8 <main+0x2bc>)
 8000766:	f023 0301 	bic.w	r3, r3, #1
 800076a:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_0; // Enables the Interrupt (i.e. the event) (IMR = Interrupt Mask Register)
 800076c:	4b92      	ldr	r3, [pc, #584]	; (80009b8 <main+0x2bc>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a91      	ldr	r2, [pc, #580]	; (80009b8 <main+0x2bc>)
 8000772:	f043 0301 	orr.w	r3, r3, #1
 8000776:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 6); //Enables EXTI0 in the NVICs ISER[0]s position 6
 8000778:	4b90      	ldr	r3, [pc, #576]	; (80009bc <main+0x2c0>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4a8f      	ldr	r2, [pc, #572]	; (80009bc <main+0x2c0>)
 800077e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000782:	6013      	str	r3, [r2, #0]

  //USING I/O PINS 7 & 6 FOR PLAYER BUTTONS 1 & 2 RESPECTIVELY
  /* PB7 ---------------------------------------------------------------------*/
  //PB7 (BUTTON 1) - digital input (00) - w7 AF TIM4_CH2
  //Set PB7 to 10 for Alternate Functions (AFs)
  GPIOB->MODER |= (1 << (7*2 + 1));
 8000784:	4b8e      	ldr	r3, [pc, #568]	; (80009c0 <main+0x2c4>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a8d      	ldr	r2, [pc, #564]	; (80009c0 <main+0x2c4>)
 800078a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800078e:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1 << (7*2));
 8000790:	4b8b      	ldr	r3, [pc, #556]	; (80009c0 <main+0x2c4>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a8a      	ldr	r2, [pc, #552]	; (80009c0 <main+0x2c4>)
 8000796:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800079a:	6013      	str	r3, [r2, #0]
  //AF for TIM4_CH2 (AF2)
  GPIOB->AFR[0] |= (0x02 << (7*4)); // Writes 0010 in AFRL7 associating TIM4 to PB7
 800079c:	4b88      	ldr	r3, [pc, #544]	; (80009c0 <main+0x2c4>)
 800079e:	6a1b      	ldr	r3, [r3, #32]
 80007a0:	4a87      	ldr	r2, [pc, #540]	; (80009c0 <main+0x2c4>)
 80007a2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80007a6:	6213      	str	r3, [r2, #32]
  //WE NEED INTERNAL RESISTORS - pull-up OR pull-down ?
  //We chose pull-up: a constant 1 unless we press, then its shorted to GND
  //Set up with pull-up resistor (01)
  GPIOB->PUPDR &= ~(1 << (7*2 + 1));
 80007a8:	4b85      	ldr	r3, [pc, #532]	; (80009c0 <main+0x2c4>)
 80007aa:	68db      	ldr	r3, [r3, #12]
 80007ac:	4a84      	ldr	r2, [pc, #528]	; (80009c0 <main+0x2c4>)
 80007ae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80007b2:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR |= (1 << (7*2));
 80007b4:	4b82      	ldr	r3, [pc, #520]	; (80009c0 <main+0x2c4>)
 80007b6:	68db      	ldr	r3, [r3, #12]
 80007b8:	4a81      	ldr	r2, [pc, #516]	; (80009c0 <main+0x2c4>)
 80007ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007be:	60d3      	str	r3, [r2, #12]
  //EXTI7
  SYSCFG->EXTICR[1] |= BIT_12; // Linking EXTI7 to GPIOB (PB7 = BUTTON 1)
 80007c0:	4b7c      	ldr	r3, [pc, #496]	; (80009b4 <main+0x2b8>)
 80007c2:	68db      	ldr	r3, [r3, #12]
 80007c4:	4a7b      	ldr	r2, [pc, #492]	; (80009b4 <main+0x2b8>)
 80007c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007ca:	60d3      	str	r3, [r2, #12]
                    // Sets a 1 in bit 12 see page 145 of the manual
  EXTI->RTSR &= ~(BIT_7); // Disables rising edge in EXTI7
 80007cc:	4b7a      	ldr	r3, [pc, #488]	; (80009b8 <main+0x2bc>)
 80007ce:	689b      	ldr	r3, [r3, #8]
 80007d0:	4a79      	ldr	r2, [pc, #484]	; (80009b8 <main+0x2bc>)
 80007d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80007d6:	6093      	str	r3, [r2, #8]
  EXTI->FTSR |= BIT_7; // Enables falling edge in EXTI7
 80007d8:	4b77      	ldr	r3, [pc, #476]	; (80009b8 <main+0x2bc>)
 80007da:	68db      	ldr	r3, [r3, #12]
 80007dc:	4a76      	ldr	r2, [pc, #472]	; (80009b8 <main+0x2bc>)
 80007de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007e2:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_7; // Enables the interrupt after setup
 80007e4:	4b74      	ldr	r3, [pc, #464]	; (80009b8 <main+0x2bc>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a73      	ldr	r2, [pc, #460]	; (80009b8 <main+0x2bc>)
 80007ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007ee:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 23); // EXTI7 has position 23 in ISER[0]
 80007f0:	4b72      	ldr	r3, [pc, #456]	; (80009bc <main+0x2c0>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a71      	ldr	r2, [pc, #452]	; (80009bc <main+0x2c0>)
 80007f6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80007fa:	6013      	str	r3, [r2, #0]

  /* PB6 ---------------------------------------------------------------------*/
  //PB6 (BUTTON 2) - digital input (00) - w/ AF TIM4_CH1
  //Set PB6 to 10 for AFs
  GPIOB->MODER |= (1 << (6*2 + 1));
 80007fc:	4b70      	ldr	r3, [pc, #448]	; (80009c0 <main+0x2c4>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a6f      	ldr	r2, [pc, #444]	; (80009c0 <main+0x2c4>)
 8000802:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000806:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1 << (6*2));
 8000808:	4b6d      	ldr	r3, [pc, #436]	; (80009c0 <main+0x2c4>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a6c      	ldr	r2, [pc, #432]	; (80009c0 <main+0x2c4>)
 800080e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000812:	6013      	str	r3, [r2, #0]
  //AF for TIM4_CH1 (AF2)
  GPIOB->AFR[0] |= (0x02 << (6*4)); // Writes 0010 in AFRL6 associating TIM4 to PB6
 8000814:	4b6a      	ldr	r3, [pc, #424]	; (80009c0 <main+0x2c4>)
 8000816:	6a1b      	ldr	r3, [r3, #32]
 8000818:	4a69      	ldr	r2, [pc, #420]	; (80009c0 <main+0x2c4>)
 800081a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800081e:	6213      	str	r3, [r2, #32]
  //Set up with pull-up resistor (01)
  GPIOB->PUPDR &= ~(1 << (6*2 + 1));
 8000820:	4b67      	ldr	r3, [pc, #412]	; (80009c0 <main+0x2c4>)
 8000822:	68db      	ldr	r3, [r3, #12]
 8000824:	4a66      	ldr	r2, [pc, #408]	; (80009c0 <main+0x2c4>)
 8000826:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800082a:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR |= (1 << (6*2));
 800082c:	4b64      	ldr	r3, [pc, #400]	; (80009c0 <main+0x2c4>)
 800082e:	68db      	ldr	r3, [r3, #12]
 8000830:	4a63      	ldr	r2, [pc, #396]	; (80009c0 <main+0x2c4>)
 8000832:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000836:	60d3      	str	r3, [r2, #12]
  //EXTI6
  SYSCFG->EXTICR[1] |= BIT_8; // Linking EXTI6 to GPIOB (PB6 = BUTTON 2)
 8000838:	4b5e      	ldr	r3, [pc, #376]	; (80009b4 <main+0x2b8>)
 800083a:	68db      	ldr	r3, [r3, #12]
 800083c:	4a5d      	ldr	r2, [pc, #372]	; (80009b4 <main+0x2b8>)
 800083e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000842:	60d3      	str	r3, [r2, #12]
                    // Sets a 1 in bit 8 see page 145 of the manual
  EXTI->RTSR &= ~(BIT_6); // Disables rising edge in EXTI6
 8000844:	4b5c      	ldr	r3, [pc, #368]	; (80009b8 <main+0x2bc>)
 8000846:	689b      	ldr	r3, [r3, #8]
 8000848:	4a5b      	ldr	r2, [pc, #364]	; (80009b8 <main+0x2bc>)
 800084a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800084e:	6093      	str	r3, [r2, #8]
  EXTI->FTSR |= BIT_6; // Enables falling edge in EXTI6
 8000850:	4b59      	ldr	r3, [pc, #356]	; (80009b8 <main+0x2bc>)
 8000852:	68db      	ldr	r3, [r3, #12]
 8000854:	4a58      	ldr	r2, [pc, #352]	; (80009b8 <main+0x2bc>)
 8000856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800085a:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_6; // Enables the interrupt
 800085c:	4b56      	ldr	r3, [pc, #344]	; (80009b8 <main+0x2bc>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a55      	ldr	r2, [pc, #340]	; (80009b8 <main+0x2bc>)
 8000862:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000866:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 23); // EXTI6 & 7 have position 23 in the NVIC, since
 8000868:	4b54      	ldr	r3, [pc, #336]	; (80009bc <main+0x2c0>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a53      	ldr	r2, [pc, #332]	; (80009bc <main+0x2c0>)
 800086e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000872:	6013      	str	r3, [r2, #0]

  //TIMERS
  /* TIM3 --------------------------------------------------------------------*/
  //No pin assignment, we just plainly use it for the TOC
  //SET-UP for TIM3 - TOC, for random LED off and TBD
  TIM3->CR1 = 0x0000;   // ON IN CODE BELOW
 8000874:	4b53      	ldr	r3, [pc, #332]	; (80009c4 <main+0x2c8>)
 8000876:	2200      	movs	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
  TIM3->CR2 = 0x0000;   // Always set to 0
 800087a:	4b52      	ldr	r3, [pc, #328]	; (80009c4 <main+0x2c8>)
 800087c:	2200      	movs	r2, #0
 800087e:	605a      	str	r2, [r3, #4]
  TIM3->SMCR = 0x0000;  // Always set to 0
 8000880:	4b50      	ldr	r3, [pc, #320]	; (80009c4 <main+0x2c8>)
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  TIM3->PSC = 31999;    //Means fclk/(PSC+1)
 8000886:	4b4f      	ldr	r3, [pc, #316]	; (80009c4 <main+0x2c8>)
 8000888:	f647 42ff 	movw	r2, #31999	; 0x7cff
 800088c:	629a      	str	r2, [r3, #40]	; 0x28
  TIM3->CNT = 0;        //Initiallized to 0
 800088e:	4b4d      	ldr	r3, [pc, #308]	; (80009c4 <main+0x2c8>)
 8000890:	2200      	movs	r2, #0
 8000892:	625a      	str	r2, [r3, #36]	; 0x24
  TIM3->ARR = 0xFFFF;   //USED IN PWN so set to max
 8000894:	4b4b      	ldr	r3, [pc, #300]	; (80009c4 <main+0x2c8>)
 8000896:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800089a:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM3->DIER = 0x0000;  
 800089c:	4b49      	ldr	r3, [pc, #292]	; (80009c4 <main+0x2c8>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
  TIM3->CCMR1 = 0x0000; //CCyS = 00 (TOC)
 80008a2:	4b48      	ldr	r3, [pc, #288]	; (80009c4 <main+0x2c8>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	619a      	str	r2, [r3, #24]
                        //OCyM = 000 (no external output)
                        //OCyPE = 0 (no preload)
  TIM3->CCER = 0x0000;  //CCyP = 0 (always in TOC)
 80008a8:	4b46      	ldr	r3, [pc, #280]	; (80009c4 <main+0x2c8>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	621a      	str	r2, [r3, #32]
                        //CCyE = 0 (external output disabled)
  /* TIM4 --------------------------------------------------------------------*/
  //Assigned to PB7 and PB7
  //SET-UP for TIMs 4, CH1 & CH2 - TICs
  TIM4->CR1 = 0x0000;   //Set to 0 for Counter OFF initially
 80008ae:	4b46      	ldr	r3, [pc, #280]	; (80009c8 <main+0x2cc>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
                        //It will be turned ON in code below
                        //ARPE off because NOT PWM
  TIM4->CR2 = 0x0000;   //Always set to 0 in this course
 80008b4:	4b44      	ldr	r3, [pc, #272]	; (80009c8 <main+0x2cc>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	605a      	str	r2, [r3, #4]
  TIM4->SMCR = 0x0000;  //Always set to 0 in this course
 80008ba:	4b43      	ldr	r3, [pc, #268]	; (80009c8 <main+0x2cc>)
 80008bc:	2200      	movs	r2, #0
 80008be:	609a      	str	r2, [r3, #8]
  TIM4->PSC = 31999;
 80008c0:	4b41      	ldr	r3, [pc, #260]	; (80009c8 <main+0x2cc>)
 80008c2:	f647 42ff 	movw	r2, #31999	; 0x7cff
 80008c6:	629a      	str	r2, [r3, #40]	; 0x28
  TIM4->CNT = 0;
 80008c8:	4b3f      	ldr	r3, [pc, #252]	; (80009c8 <main+0x2cc>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	625a      	str	r2, [r3, #36]	; 0x24
  TIM4->ARR = 0xFFFF;
 80008ce:	4b3e      	ldr	r3, [pc, #248]	; (80009c8 <main+0x2cc>)
 80008d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008d4:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM4->DIER = 0X0006;  //IRQ activation for CH1 & 2
 80008d6:	4b3c      	ldr	r3, [pc, #240]	; (80009c8 <main+0x2cc>)
 80008d8:	2206      	movs	r2, #6
 80008da:	60da      	str	r2, [r3, #12]
  TIM4->CCMR1 = 0x0101; //0000 0001 0000 0001
 80008dc:	4b3a      	ldr	r3, [pc, #232]	; (80009c8 <main+0x2cc>)
 80008de:	f240 1201 	movw	r2, #257	; 0x101
 80008e2:	619a      	str	r2, [r3, #24]
                        //CCyS = 01 (TIC)
                        //OCyCE = 0
                        //OCyM = 000 (no external output)
                        //OCyPE = 0 (no preload)
                        //OCyFE = 0
  TIM4->CCER = 0x0033;  //CCyP = 01 (falling edge)
 80008e4:	4b38      	ldr	r3, [pc, #224]	; (80009c8 <main+0x2cc>)
 80008e6:	2233      	movs	r2, #51	; 0x33
 80008e8:	621a      	str	r2, [r3, #32]
                        //CCyE = 1 (input capture enabled)
  NVIC->ISER[0] |= (1 << 30); //Enables IRQ source for TIM4 in NVIC (pos 30)
 80008ea:	4b34      	ldr	r3, [pc, #208]	; (80009bc <main+0x2c0>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4a33      	ldr	r2, [pc, #204]	; (80009bc <main+0x2c0>)
 80008f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80008f4:	6013      	str	r3, [r2, #0]

  /* TIM2 --------------------------------------------------------------------*/
  //Assigned to PA5
  //SET-UP for TIM2_CH1 - PWM
  TIM2->CR1 = 0x0080; //(ARPE=1, CEN=0: timer not counting yet)
 80008f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008fa:	2280      	movs	r2, #128	; 0x80
 80008fc:	601a      	str	r2, [r3, #0]
  TIM2->CR2 = 0x0000;   //Always set to 0 in this course
 80008fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000902:	2200      	movs	r2, #0
 8000904:	605a      	str	r2, [r3, #4]
  TIM2->SMCR = 0x0000;  //Always set to 0 in this course
 8000906:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800090a:	2200      	movs	r2, #0
 800090c:	609a      	str	r2, [r3, #8]
  //TIM2->ARR = X; //Value that when reached by CNT, resets CNT back to 0
  TIM2->CCR1 = duty_cycle;
 800090e:	4b2f      	ldr	r3, [pc, #188]	; (80009cc <main+0x2d0>)
 8000910:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000914:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000918:	635a      	str	r2, [r3, #52]	; 0x34
  TIM2->DIER = 0X0000;
 800091a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800091e:	2200      	movs	r2, #0
 8000920:	60da      	str	r2, [r3, #12]
  TIM2->CCMR1 = 0x6800; //0110 1000 0000 0000 meaning
 8000922:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000926:	f44f 42d0 	mov.w	r2, #26624	; 0x6800
 800092a:	619a      	str	r2, [r3, #24]
                        //bit15 OC1CE always to 0
                        //bit14-12 OC1M to 110 - PWM with the cycle starting at 1
                        //bi11 OC1PE to 1 - the CCR1 value will be updated after an update event
  TIM2->CCER = 0x0001;  //Enables the hardware output of TIM2_CH1
 800092c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000930:	2201      	movs	r2, #1
 8000932:	621a      	str	r2, [r3, #32]


  //ADC & Buzzer
  /* ADC_IN4 ------------------------------------------------------------------*/
  //PA4 as analog
  GPIOA->MODER |= (1 << (4*2 + 1));
 8000934:	4b1e      	ldr	r3, [pc, #120]	; (80009b0 <main+0x2b4>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a1d      	ldr	r2, [pc, #116]	; (80009b0 <main+0x2b4>)
 800093a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800093e:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (1 << (4*2));
 8000940:	4b1b      	ldr	r3, [pc, #108]	; (80009b0 <main+0x2b4>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a1a      	ldr	r2, [pc, #104]	; (80009b0 <main+0x2b4>)
 8000946:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800094a:	6013      	str	r3, [r2, #0]
  ADC1->CR2 &= ~(0x00000001); // ADON = 0 (ADC powered off initially)
 800094c:	4b20      	ldr	r3, [pc, #128]	; (80009d0 <main+0x2d4>)
 800094e:	689b      	ldr	r3, [r3, #8]
 8000950:	4a1f      	ldr	r2, [pc, #124]	; (80009d0 <main+0x2d4>)
 8000952:	f023 0301 	bic.w	r3, r3, #1
 8000956:	6093      	str	r3, [r2, #8]
  ADC1->CR1 = 0x00000000;     // OVRIE = 0 (overrun IRQ disabled)
 8000958:	4b1d      	ldr	r3, [pc, #116]	; (80009d0 <main+0x2d4>)
 800095a:	2200      	movs	r2, #0
 800095c:	605a      	str	r2, [r3, #4]
                              // RES = 00 (resolution = 12 bits)
                              // SCAN = 0 (scan mode disabled)
                              // EOCIE = 0 (EOC IRQ disabled)
  ADC1->CR2 = 0x00000412;     // EOCS = 1 (EOC is activated after each conversion)
 800095e:	4b1c      	ldr	r3, [pc, #112]	; (80009d0 <main+0x2d4>)
 8000960:	f240 4212 	movw	r2, #1042	; 0x412
 8000964:	609a      	str	r2, [r3, #8]
                              // DELS = 001 (delay till data is read)
                              // CONT = 1 (continuous conversion)
  ADC1->SQR1 = 0x00000000;    // Set to 0 - activates 1 channel
 8000966:	4b1a      	ldr	r3, [pc, #104]	; (80009d0 <main+0x2d4>)
 8000968:	2200      	movs	r2, #0
 800096a:	631a      	str	r2, [r3, #48]	; 0x30
  ADC1->SQR5 = 0x00000004;    // Selected channel is AIN4
 800096c:	4b18      	ldr	r3, [pc, #96]	; (80009d0 <main+0x2d4>)
 800096e:	2204      	movs	r2, #4
 8000970:	641a      	str	r2, [r3, #64]	; 0x40
  NVIC->ISER[0] |= (1 << 18);
 8000972:	4b12      	ldr	r3, [pc, #72]	; (80009bc <main+0x2c0>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4a11      	ldr	r2, [pc, #68]	; (80009bc <main+0x2c0>)
 8000978:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800097c:	6013      	str	r3, [r2, #0]

  /* BUZZER -------------------------------------------------------------------*/
  //PA5 as AF because we want it as PWM (send different frequencies at different points)
  GPIOA->MODER |= (1 << (5*2 + 1));
 800097e:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <main+0x2b4>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a0b      	ldr	r2, [pc, #44]	; (80009b0 <main+0x2b4>)
 8000984:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000988:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (5*2));
 800098a:	4b09      	ldr	r3, [pc, #36]	; (80009b0 <main+0x2b4>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a08      	ldr	r2, [pc, #32]	; (80009b0 <main+0x2b4>)
 8000990:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000994:	6013      	str	r3, [r2, #0]
  //AF for TIM2_CH1
  GPIOB->AFR[0] |= (0x01 << (5*4)); // Writes 0010 in AFRL5
 8000996:	4b0a      	ldr	r3, [pc, #40]	; (80009c0 <main+0x2c4>)
 8000998:	6a1b      	ldr	r3, [r3, #32]
 800099a:	4a09      	ldr	r2, [pc, #36]	; (80009c0 <main+0x2c4>)
 800099c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80009a0:	6213      	str	r3, [r2, #32]

  //LEDs
  /* LED1 ---------------------------------------------------------------------*/
  //PA12 (EXTERNAL LED1) - digital output (01)
  GPIOA->MODER &= ~(1 << (12*2 + 1));
 80009a2:	4b03      	ldr	r3, [pc, #12]	; (80009b0 <main+0x2b4>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4a02      	ldr	r2, [pc, #8]	; (80009b0 <main+0x2b4>)
 80009a8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80009ac:	e012      	b.n	80009d4 <main+0x2d8>
 80009ae:	bf00      	nop
 80009b0:	40020000 	.word	0x40020000
 80009b4:	40010000 	.word	0x40010000
 80009b8:	40010400 	.word	0x40010400
 80009bc:	e000e100 	.word	0xe000e100
 80009c0:	40020400 	.word	0x40020400
 80009c4:	40000400 	.word	0x40000400
 80009c8:	40000800 	.word	0x40000800
 80009cc:	2000000c 	.word	0x2000000c
 80009d0:	40012400 	.word	0x40012400
 80009d4:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (1 << (12*2));
 80009d6:	4b8f      	ldr	r3, [pc, #572]	; (8000c14 <main+0x518>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4a8e      	ldr	r2, [pc, #568]	; (8000c14 <main+0x518>)
 80009dc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80009e0:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOA->PUPDR &= ~(1 << (12*2 + 1));
 80009e2:	4b8c      	ldr	r3, [pc, #560]	; (8000c14 <main+0x518>)
 80009e4:	68db      	ldr	r3, [r3, #12]
 80009e6:	4a8b      	ldr	r2, [pc, #556]	; (8000c14 <main+0x518>)
 80009e8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80009ec:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR |= (1 << (12*2));
 80009ee:	4b89      	ldr	r3, [pc, #548]	; (8000c14 <main+0x518>)
 80009f0:	68db      	ldr	r3, [r3, #12]
 80009f2:	4a88      	ldr	r2, [pc, #544]	; (8000c14 <main+0x518>)
 80009f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80009f8:	60d3      	str	r3, [r2, #12]
  /* LED2 ---------------------------------------------------------------------*/
  //PD2 (EXTERNAL LED2) - digital output (01)
  GPIOD->MODER &= ~(1 << (2*2 + 1));
 80009fa:	4b87      	ldr	r3, [pc, #540]	; (8000c18 <main+0x51c>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4a86      	ldr	r2, [pc, #536]	; (8000c18 <main+0x51c>)
 8000a00:	f023 0320 	bic.w	r3, r3, #32
 8000a04:	6013      	str	r3, [r2, #0]
  GPIOD->MODER |= (1 << (2*2));
 8000a06:	4b84      	ldr	r3, [pc, #528]	; (8000c18 <main+0x51c>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a83      	ldr	r2, [pc, #524]	; (8000c18 <main+0x51c>)
 8000a0c:	f043 0310 	orr.w	r3, r3, #16
 8000a10:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOD->PUPDR &= ~(1 << (2*2 + 1));
 8000a12:	4b81      	ldr	r3, [pc, #516]	; (8000c18 <main+0x51c>)
 8000a14:	68db      	ldr	r3, [r3, #12]
 8000a16:	4a80      	ldr	r2, [pc, #512]	; (8000c18 <main+0x51c>)
 8000a18:	f023 0320 	bic.w	r3, r3, #32
 8000a1c:	60d3      	str	r3, [r2, #12]
  GPIOD->PUPDR |= (1 << (2*2));
 8000a1e:	4b7e      	ldr	r3, [pc, #504]	; (8000c18 <main+0x51c>)
 8000a20:	68db      	ldr	r3, [r3, #12]
 8000a22:	4a7d      	ldr	r2, [pc, #500]	; (8000c18 <main+0x51c>)
 8000a24:	f043 0310 	orr.w	r3, r3, #16
 8000a28:	60d3      	str	r3, [r2, #12]
  //USART
  /* TX -----------------------------------------------------------------------*/
  
  /* RX -----------------------------------------------------------------------*/

  NVIC->ISER[1] |= (1 << 7); //position 39 (for ISER[1], 0 is 32, 7 is 39)
 8000a2a:	4b7c      	ldr	r3, [pc, #496]	; (8000c1c <main+0x520>)
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	4a7b      	ldr	r2, [pc, #492]	; (8000c1c <main+0x520>)
 8000a30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a34:	6053      	str	r3, [r2, #4]
    //Display GAME 1 (initially) --> DONE IN GLOBAL VAR DECLARATION
    //If the USER BUTTON is pressed, change to GAME 2 (at ANY time) --> global if

    //INITIAL SETUP before each game runs
    //All LEDs shall be initially off - when changing game modes, upon a restart of the main while loop
    GPIOA->BSRR = (1 << 12) << 16;
 8000a36:	4b77      	ldr	r3, [pc, #476]	; (8000c14 <main+0x518>)
 8000a38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a3c:	619a      	str	r2, [r3, #24]
    GPIOD->BSRR = (1 << 2) << 16;
 8000a3e:	4b76      	ldr	r3, [pc, #472]	; (8000c18 <main+0x51c>)
 8000a40:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000a44:	619a      	str	r2, [r3, #24]
    //Reset counters
    TIM3->CNT = 0;
 8000a46:	4b76      	ldr	r3, [pc, #472]	; (8000c20 <main+0x524>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	625a      	str	r2, [r3, #36]	; 0x24
    TIM4->CNT = 0;
 8000a4c:	4b75      	ldr	r3, [pc, #468]	; (8000c24 <main+0x528>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	625a      	str	r2, [r3, #36]	; 0x24
    //Clear all timer flags to be used
    TIM4->SR = 0;
 8000a52:	4b74      	ldr	r3, [pc, #464]	; (8000c24 <main+0x528>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	611a      	str	r2, [r3, #16]
    TIM3->SR = 0;
 8000a58:	4b71      	ldr	r3, [pc, #452]	; (8000c20 <main+0x524>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	611a      	str	r2, [r3, #16]

    //The following global IF condition is used so we may immediately switch between games
    //(a WHILE would force us to finish the nested code execution, then break outside)
    if (prev_game != game)
 8000a5e:	4b72      	ldr	r3, [pc, #456]	; (8000c28 <main+0x52c>)
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	4b72      	ldr	r3, [pc, #456]	; (8000c2c <main+0x530>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	429a      	cmp	r2, r3
 8000a68:	f000 82fb 	beq.w	8001062 <main+0x966>
    {
      prev_game = game;
 8000a6c:	4b6f      	ldr	r3, [pc, #444]	; (8000c2c <main+0x530>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a6d      	ldr	r2, [pc, #436]	; (8000c28 <main+0x52c>)
 8000a72:	6013      	str	r3, [r2, #0]
      switch(game)
 8000a74:	4b6d      	ldr	r3, [pc, #436]	; (8000c2c <main+0x530>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	f000 80c0 	beq.w	8000bfe <main+0x502>
 8000a7e:	2b02      	cmp	r3, #2
 8000a80:	f000 82d3 	beq.w	800102a <main+0x92e>
 8000a84:	e2db      	b.n	800103e <main+0x942>
      {
        case 1: //GAME 1 - REACTION TIME
          while (game == 1)
          {
            BSP_LCD_GLASS_Clear(); //Clear LCD
 8000a86:	f001 fa0b 	bl	8001ea0 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME1");
 8000a8a:	4869      	ldr	r0, [pc, #420]	; (8000c30 <main+0x534>)
 8000a8c:	f001 f9de 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 8000a90:	4868      	ldr	r0, [pc, #416]	; (8000c34 <main+0x538>)
 8000a92:	f7ff fcef 	bl	8000474 <espera>
            if (prev_game != game) break;
 8000a96:	4b64      	ldr	r3, [pc, #400]	; (8000c28 <main+0x52c>)
 8000a98:	681a      	ldr	r2, [r3, #0]
 8000a9a:	4b64      	ldr	r3, [pc, #400]	; (8000c2c <main+0x530>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	429a      	cmp	r2, r3
 8000aa0:	f040 80b3 	bne.w	8000c0a <main+0x50e>
            //GAME STARTS HERE
            BSP_LCD_GLASS_Clear(); //Not strictly needed since we are printing the same No. of chars to display
 8000aa4:	f001 f9fc 	bl	8001ea0 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" READY");
 8000aa8:	4863      	ldr	r0, [pc, #396]	; (8000c38 <main+0x53c>)
 8000aaa:	f001 f9cf 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 8000aae:	4861      	ldr	r0, [pc, #388]	; (8000c34 <main+0x538>)
 8000ab0:	f7ff fce0 	bl	8000474 <espera>
            if (prev_game != game) break;
 8000ab4:	4b5c      	ldr	r3, [pc, #368]	; (8000c28 <main+0x52c>)
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	4b5c      	ldr	r3, [pc, #368]	; (8000c2c <main+0x530>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	f040 80a6 	bne.w	8000c0e <main+0x512>
            BSP_LCD_GLASS_Clear();
 8000ac2:	f001 f9ed 	bl	8001ea0 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)"  GO");
 8000ac6:	485d      	ldr	r0, [pc, #372]	; (8000c3c <main+0x540>)
 8000ac8:	f001 f9c0 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>

            //Waiting for users to input
            while (winner == 0)
 8000acc:	e04e      	b.n	8000b6c <main+0x470>
            {
              if (prev_game != game) break;
 8000ace:	4b56      	ldr	r3, [pc, #344]	; (8000c28 <main+0x52c>)
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	4b56      	ldr	r3, [pc, #344]	; (8000c2c <main+0x530>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d14d      	bne.n	8000b76 <main+0x47a>

              //Start counters
              TIM3->CR1 |= BIT_0;   //Set CEN = 1, Starts the counter
 8000ada:	4b51      	ldr	r3, [pc, #324]	; (8000c20 <main+0x524>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a50      	ldr	r2, [pc, #320]	; (8000c20 <main+0x524>)
 8000ae0:	f043 0301 	orr.w	r3, r3, #1
 8000ae4:	6013      	str	r3, [r2, #0]
              TIM3->EGR |= BIT_0;   //UG = 1 -> Generate an update event to update all registers
 8000ae6:	4b4e      	ldr	r3, [pc, #312]	; (8000c20 <main+0x524>)
 8000ae8:	695b      	ldr	r3, [r3, #20]
 8000aea:	4a4d      	ldr	r2, [pc, #308]	; (8000c20 <main+0x524>)
 8000aec:	f043 0301 	orr.w	r3, r3, #1
 8000af0:	6153      	str	r3, [r2, #20]
              TIM3->SR = 0;         //Clear counter flags
 8000af2:	4b4b      	ldr	r3, [pc, #300]	; (8000c20 <main+0x524>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	611a      	str	r2, [r3, #16]
              randn = random_num(0, 4000); //Before 4 secs, at any RANDOM time LED1 will turn ON
 8000af8:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8000afc:	2000      	movs	r0, #0
 8000afe:	f7ff fd0b 	bl	8000518 <random_num>
 8000b02:	4603      	mov	r3, r0
 8000b04:	461a      	mov	r2, r3
 8000b06:	4b4e      	ldr	r3, [pc, #312]	; (8000c40 <main+0x544>)
 8000b08:	601a      	str	r2, [r3, #0]
              TIM3->CCR1 = randn; //TIM3 will set a flag when it reaches randn
 8000b0a:	4a45      	ldr	r2, [pc, #276]	; (8000c20 <main+0x524>)
 8000b0c:	4b4c      	ldr	r3, [pc, #304]	; (8000c40 <main+0x544>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	6353      	str	r3, [r2, #52]	; 0x34

              while((TIM3->SR &0x0002) == 0); //loop until there is an event in timer (finishes counting up to randn)
 8000b12:	bf00      	nop
 8000b14:	4b42      	ldr	r3, [pc, #264]	; (8000c20 <main+0x524>)
 8000b16:	691b      	ldr	r3, [r3, #16]
 8000b18:	f003 0302 	and.w	r3, r3, #2
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d0f9      	beq.n	8000b14 <main+0x418>
              TIM3->SR &= ~(0x0002); //Clear flag after event
 8000b20:	4b3f      	ldr	r3, [pc, #252]	; (8000c20 <main+0x524>)
 8000b22:	691b      	ldr	r3, [r3, #16]
 8000b24:	4a3e      	ldr	r2, [pc, #248]	; (8000c20 <main+0x524>)
 8000b26:	f023 0302 	bic.w	r3, r3, #2
 8000b2a:	6113      	str	r3, [r2, #16]

              //Start counting the time delta to a player pressing their button as LED1 lights up
              TIM4->CR1 |= BIT_0;
 8000b2c:	4b3d      	ldr	r3, [pc, #244]	; (8000c24 <main+0x528>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a3c      	ldr	r2, [pc, #240]	; (8000c24 <main+0x528>)
 8000b32:	f043 0301 	orr.w	r3, r3, #1
 8000b36:	6013      	str	r3, [r2, #0]
              TIM4->EGR |= BIT_0;
 8000b38:	4b3a      	ldr	r3, [pc, #232]	; (8000c24 <main+0x528>)
 8000b3a:	695b      	ldr	r3, [r3, #20]
 8000b3c:	4a39      	ldr	r2, [pc, #228]	; (8000c24 <main+0x528>)
 8000b3e:	f043 0301 	orr.w	r3, r3, #1
 8000b42:	6153      	str	r3, [r2, #20]
              TIM4->SR = 0;
 8000b44:	4b37      	ldr	r3, [pc, #220]	; (8000c24 <main+0x528>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	611a      	str	r2, [r3, #16]

              if (winner == 0) GPIOA->BSRR = (1 << 12); // LED ON while no player has pressed their button yet
 8000b4a:	4b3e      	ldr	r3, [pc, #248]	; (8000c44 <main+0x548>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d103      	bne.n	8000b5a <main+0x45e>
 8000b52:	4b30      	ldr	r3, [pc, #192]	; (8000c14 <main+0x518>)
 8000b54:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000b58:	619a      	str	r2, [r3, #24]
              playing = 1; //We only want to accept the button presses after LED1 is lit
 8000b5a:	4b3b      	ldr	r3, [pc, #236]	; (8000c48 <main+0x54c>)
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	601a      	str	r2, [r3, #0]

              if (prev_game != game) break;
 8000b60:	4b31      	ldr	r3, [pc, #196]	; (8000c28 <main+0x52c>)
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	4b31      	ldr	r3, [pc, #196]	; (8000c2c <main+0x530>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	d106      	bne.n	8000b7a <main+0x47e>
            while (winner == 0)
 8000b6c:	4b35      	ldr	r3, [pc, #212]	; (8000c44 <main+0x548>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d0ac      	beq.n	8000ace <main+0x3d2>
 8000b74:	e002      	b.n	8000b7c <main+0x480>
              if (prev_game != game) break;
 8000b76:	bf00      	nop
 8000b78:	e000      	b.n	8000b7c <main+0x480>
              if (prev_game != game) break;
 8000b7a:	bf00      	nop
            }

            //WINNER is determined by interrupts, they will change the var winner to 1 or 2 respectively
            if (winner == 1)
 8000b7c:	4b31      	ldr	r3, [pc, #196]	; (8000c44 <main+0x548>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d11c      	bne.n	8000bbe <main+0x4c2>
            {
              BSP_LCD_GLASS_Clear();
 8000b84:	f001 f98c 	bl	8001ea0 <BSP_LCD_GLASS_Clear>

              //Concatenates the player number before reaction time
              //player Y; reaction time XXXXX
              //format for display = YXXXXX
              time_4ch2 += 10000; //In this case = 1XXXXX
 8000b88:	4b30      	ldr	r3, [pc, #192]	; (8000c4c <main+0x550>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000b90:	3310      	adds	r3, #16
 8000b92:	4a2e      	ldr	r2, [pc, #184]	; (8000c4c <main+0x550>)
 8000b94:	6013      	str	r3, [r2, #0]
              Bin2Ascii(time_4ch2, text); //Transforms the short data type to ASCII
 8000b96:	4b2d      	ldr	r3, [pc, #180]	; (8000c4c <main+0x550>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	b29b      	uxth	r3, r3
 8000b9c:	492c      	ldr	r1, [pc, #176]	; (8000c50 <main+0x554>)
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff fc7c 	bl	800049c <Bin2Ascii>
              BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000ba4:	482a      	ldr	r0, [pc, #168]	; (8000c50 <main+0x554>)
 8000ba6:	f001 f951 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>

              espera(3*sec); //wait so the player acknowledges their win
 8000baa:	482a      	ldr	r0, [pc, #168]	; (8000c54 <main+0x558>)
 8000bac:	f7ff fc62 	bl	8000474 <espera>
              winner = 0; //reset winner for future match
 8000bb0:	4b24      	ldr	r3, [pc, #144]	; (8000c44 <main+0x548>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
              playing = 0;
 8000bb6:	4b24      	ldr	r3, [pc, #144]	; (8000c48 <main+0x54c>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	e01f      	b.n	8000bfe <main+0x502>
            }
            else if (winner == 2) // We use an else if because we only want ONE winner
 8000bbe:	4b21      	ldr	r3, [pc, #132]	; (8000c44 <main+0x548>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	2b02      	cmp	r3, #2
 8000bc4:	d11b      	bne.n	8000bfe <main+0x502>
            {
              BSP_LCD_GLASS_Clear();
 8000bc6:	f001 f96b 	bl	8001ea0 <BSP_LCD_GLASS_Clear>

              //Concatenates the player number before reaction time
              time_4ch1 += 20000;
 8000bca:	4b23      	ldr	r3, [pc, #140]	; (8000c58 <main+0x55c>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 8000bd2:	3320      	adds	r3, #32
 8000bd4:	4a20      	ldr	r2, [pc, #128]	; (8000c58 <main+0x55c>)
 8000bd6:	6013      	str	r3, [r2, #0]
              Bin2Ascii(time_4ch1, text);
 8000bd8:	4b1f      	ldr	r3, [pc, #124]	; (8000c58 <main+0x55c>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	b29b      	uxth	r3, r3
 8000bde:	491c      	ldr	r1, [pc, #112]	; (8000c50 <main+0x554>)
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fc5b 	bl	800049c <Bin2Ascii>
              BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000be6:	481a      	ldr	r0, [pc, #104]	; (8000c50 <main+0x554>)
 8000be8:	f001 f930 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>

              espera(3*sec);
 8000bec:	4819      	ldr	r0, [pc, #100]	; (8000c54 <main+0x558>)
 8000bee:	f7ff fc41 	bl	8000474 <espera>
              winner = 0;
 8000bf2:	4b14      	ldr	r3, [pc, #80]	; (8000c44 <main+0x548>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
              playing = 0;
 8000bf8:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <main+0x54c>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
          while (game == 1)
 8000bfe:	4b0b      	ldr	r3, [pc, #44]	; (8000c2c <main+0x530>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	f43f af3f 	beq.w	8000a86 <main+0x38a>
            }
          }
        break;
 8000c08:	e22c      	b.n	8001064 <main+0x968>
            if (prev_game != game) break;
 8000c0a:	bf00      	nop
 8000c0c:	e22a      	b.n	8001064 <main+0x968>
            if (prev_game != game) break;
 8000c0e:	bf00      	nop
        break;
 8000c10:	e228      	b.n	8001064 <main+0x968>
 8000c12:	bf00      	nop
 8000c14:	40020000 	.word	0x40020000
 8000c18:	40020c00 	.word	0x40020c00
 8000c1c:	e000e100 	.word	0xe000e100
 8000c20:	40000400 	.word	0x40000400
 8000c24:	40000800 	.word	0x40000800
 8000c28:	2000009c 	.word	0x2000009c
 8000c2c:	20000000 	.word	0x20000000
 8000c30:	08005c70 	.word	0x08005c70
 8000c34:	004c4b40 	.word	0x004c4b40
 8000c38:	08005c78 	.word	0x08005c78
 8000c3c:	08005c80 	.word	0x08005c80
 8000c40:	20000194 	.word	0x20000194
 8000c44:	200000a0 	.word	0x200000a0
 8000c48:	200000a4 	.word	0x200000a4
 8000c4c:	200000b4 	.word	0x200000b4
 8000c50:	20000198 	.word	0x20000198
 8000c54:	007270e0 	.word	0x007270e0
 8000c58:	200000b0 	.word	0x200000b0
            while ((ADC1->SR&0x0040)==0); // If ADCONS = 0, wait until converter is ready
            ADC1->CR2 |= 0x40000000; // When ADCONS = 1, start conversion (SWSTART = 1)
            */
            
            //TODO:
            if (prev_potentiometer_value != potentiometer_value)
 8000c5c:	4b8e      	ldr	r3, [pc, #568]	; (8000e98 <main+0x79c>)
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	4b8e      	ldr	r3, [pc, #568]	; (8000e9c <main+0x7a0>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	f000 81e0 	beq.w	800102a <main+0x92e>
            {
              //TODO: verify
              prev_potentiometer_value = potentiometer_value;
 8000c6a:	4b8c      	ldr	r3, [pc, #560]	; (8000e9c <main+0x7a0>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a8a      	ldr	r2, [pc, #552]	; (8000e98 <main+0x79c>)
 8000c70:	6013      	str	r3, [r2, #0]
              potentiometer_value = ADC1->DR;
 8000c72:	4b8b      	ldr	r3, [pc, #556]	; (8000ea0 <main+0x7a4>)
 8000c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c76:	4a89      	ldr	r2, [pc, #548]	; (8000e9c <main+0x7a0>)
 8000c78:	6013      	str	r3, [r2, #0]

              BSP_LCD_GLASS_Clear();
 8000c7a:	f001 f911 	bl	8001ea0 <BSP_LCD_GLASS_Clear>
              BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME2");
 8000c7e:	4889      	ldr	r0, [pc, #548]	; (8000ea4 <main+0x7a8>)
 8000c80:	f001 f8e4 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>
              espera(2*sec);
 8000c84:	4888      	ldr	r0, [pc, #544]	; (8000ea8 <main+0x7ac>)
 8000c86:	f7ff fbf5 	bl	8000474 <espera>
              if (prev_game != game) break;
 8000c8a:	4b88      	ldr	r3, [pc, #544]	; (8000eac <main+0x7b0>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	4b88      	ldr	r3, [pc, #544]	; (8000eb0 <main+0x7b4>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	f040 81cf 	bne.w	8001036 <main+0x93a>

              BSP_LCD_GLASS_Clear();
 8000c98:	f001 f902 	bl	8001ea0 <BSP_LCD_GLASS_Clear>
              BSP_LCD_GLASS_DisplayString((uint8_t*)" READY");
 8000c9c:	4885      	ldr	r0, [pc, #532]	; (8000eb4 <main+0x7b8>)
 8000c9e:	f001 f8d5 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>
              espera(2*sec);
 8000ca2:	4881      	ldr	r0, [pc, #516]	; (8000ea8 <main+0x7ac>)
 8000ca4:	f7ff fbe6 	bl	8000474 <espera>
              if (prev_game != game) break;
 8000ca8:	4b80      	ldr	r3, [pc, #512]	; (8000eac <main+0x7b0>)
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	4b80      	ldr	r3, [pc, #512]	; (8000eb0 <main+0x7b4>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f040 81c2 	bne.w	800103a <main+0x93e>

              //Initial conditions reset
              winner = 0;
 8000cb6:	4b80      	ldr	r3, [pc, #512]	; (8000eb8 <main+0x7bc>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
              btn_pressed = 0;
 8000cbc:	4b7f      	ldr	r3, [pc, #508]	; (8000ebc <main+0x7c0>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	601a      	str	r2, [r3, #0]
              time_4ch1 = 0;
 8000cc2:	4b7f      	ldr	r3, [pc, #508]	; (8000ec0 <main+0x7c4>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
              time_4ch2 = 0;
 8000cc8:	4b7e      	ldr	r3, [pc, #504]	; (8000ec4 <main+0x7c8>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
              high_limit_randn = 0;
 8000cce:	4b7e      	ldr	r3, [pc, #504]	; (8000ec8 <main+0x7cc>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
              timer_count_limit = 0;
 8000cd4:	4b7d      	ldr	r3, [pc, #500]	; (8000ecc <main+0x7d0>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
              timeout_time = 0;
 8000cda:	4b7d      	ldr	r3, [pc, #500]	; (8000ed0 <main+0x7d4>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]

              //Start counters
              TIM3->CR1 |= BIT_0;   //Set CEN = 1, Starts the counter
 8000ce0:	4b7c      	ldr	r3, [pc, #496]	; (8000ed4 <main+0x7d8>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a7b      	ldr	r2, [pc, #492]	; (8000ed4 <main+0x7d8>)
 8000ce6:	f043 0301 	orr.w	r3, r3, #1
 8000cea:	6013      	str	r3, [r2, #0]
              TIM3->EGR |= BIT_0;   //UG = 1 -> Generate an update event to update all registers
 8000cec:	4b79      	ldr	r3, [pc, #484]	; (8000ed4 <main+0x7d8>)
 8000cee:	695b      	ldr	r3, [r3, #20]
 8000cf0:	4a78      	ldr	r2, [pc, #480]	; (8000ed4 <main+0x7d8>)
 8000cf2:	f043 0301 	orr.w	r3, r3, #1
 8000cf6:	6153      	str	r3, [r2, #20]
              TIM3->SR = 0;         //Clear counter flags
 8000cf8:	4b76      	ldr	r3, [pc, #472]	; (8000ed4 <main+0x7d8>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	611a      	str	r2, [r3, #16]

              switch(1)
              {
                  case 1:
                    high_limit_randn = 4500;
 8000cfe:	4b72      	ldr	r3, [pc, #456]	; (8000ec8 <main+0x7cc>)
 8000d00:	f241 1294 	movw	r2, #4500	; 0x1194
 8000d04:	601a      	str	r2, [r3, #0]
                    timer_count_limit = 5000;
 8000d06:	4b71      	ldr	r3, [pc, #452]	; (8000ecc <main+0x7d0>)
 8000d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d0c:	601a      	str	r2, [r3, #0]
                    timeout_time = 7000;
 8000d0e:	4b70      	ldr	r3, [pc, #448]	; (8000ed0 <main+0x7d4>)
 8000d10:	f641 3258 	movw	r2, #7000	; 0x1b58
 8000d14:	601a      	str	r2, [r3, #0]
                  break;
 8000d16:	bf00      	nop
                    high_limit_randn = 19500;
                    timer_count_limit = 20000;
                    timeout_time = 22000;
                  break;
              }
              randn = random_num(low_limit_randn, high_limit_randn); //rand num between 0.5 and x seconds
 8000d18:	4b6f      	ldr	r3, [pc, #444]	; (8000ed8 <main+0x7dc>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b6a      	ldr	r3, [pc, #424]	; (8000ec8 <main+0x7cc>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4619      	mov	r1, r3
 8000d24:	4610      	mov	r0, r2
 8000d26:	f7ff fbf7 	bl	8000518 <random_num>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	4b6b      	ldr	r3, [pc, #428]	; (8000edc <main+0x7e0>)
 8000d30:	601a      	str	r2, [r3, #0]
                                            //(so the players can see the game started and it doesnt finish too close to 0)
              TIM3->CCR1 = randn;
 8000d32:	4a68      	ldr	r2, [pc, #416]	; (8000ed4 <main+0x7d8>)
 8000d34:	4b69      	ldr	r3, [pc, #420]	; (8000edc <main+0x7e0>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	6353      	str	r3, [r2, #52]	; 0x34

              TIM4->CR1 |= BIT_0;
 8000d3a:	4b69      	ldr	r3, [pc, #420]	; (8000ee0 <main+0x7e4>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a68      	ldr	r2, [pc, #416]	; (8000ee0 <main+0x7e4>)
 8000d40:	f043 0301 	orr.w	r3, r3, #1
 8000d44:	6013      	str	r3, [r2, #0]
              TIM4->EGR |= BIT_0;
 8000d46:	4b66      	ldr	r3, [pc, #408]	; (8000ee0 <main+0x7e4>)
 8000d48:	695b      	ldr	r3, [r3, #20]
 8000d4a:	4a65      	ldr	r2, [pc, #404]	; (8000ee0 <main+0x7e4>)
 8000d4c:	f043 0301 	orr.w	r3, r3, #1
 8000d50:	6153      	str	r3, [r2, #20]
              
              while (btn_pressed == 0)
 8000d52:	e04d      	b.n	8000df0 <main+0x6f4>
              {

                while ((TIM3->SR &0x0002) == 0) /*Keep displaying digits while CNT is not reached*/
                {
                  time_3 = TIM3->CNT;
 8000d54:	4b5f      	ldr	r3, [pc, #380]	; (8000ed4 <main+0x7d8>)
 8000d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d58:	4a62      	ldr	r2, [pc, #392]	; (8000ee4 <main+0x7e8>)
 8000d5a:	6013      	str	r3, [r2, #0]
                  countdown = timer_count_limit - time_3;
 8000d5c:	4b5b      	ldr	r3, [pc, #364]	; (8000ecc <main+0x7d0>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4b60      	ldr	r3, [pc, #384]	; (8000ee4 <main+0x7e8>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	1ad3      	subs	r3, r2, r3
 8000d66:	4a60      	ldr	r2, [pc, #384]	; (8000ee8 <main+0x7ec>)
 8000d68:	6013      	str	r3, [r2, #0]
                  //TODO: modification for checkpoint 3
                  //a switch that makes the countdown decrease in steps of 0.5s, 1s and 2s (display 10, 9, 8...)
                  switch(1)
                  {
                    case 1: //lowest position 
                      if(countdown%500 != 0) break; //inverse guard clause
 8000d6a:	4b5f      	ldr	r3, [pc, #380]	; (8000ee8 <main+0x7ec>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	4b5f      	ldr	r3, [pc, #380]	; (8000eec <main+0x7f0>)
 8000d70:	fba3 1302 	umull	r1, r3, r3, r2
 8000d74:	095b      	lsrs	r3, r3, #5
 8000d76:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000d7a:	fb01 f303 	mul.w	r3, r1, r3
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d112      	bne.n	8000daa <main+0x6ae>
                      countdown /= 500;
 8000d84:	4b58      	ldr	r3, [pc, #352]	; (8000ee8 <main+0x7ec>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a58      	ldr	r2, [pc, #352]	; (8000eec <main+0x7f0>)
 8000d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d8e:	095b      	lsrs	r3, r3, #5
 8000d90:	4a55      	ldr	r2, [pc, #340]	; (8000ee8 <main+0x7ec>)
 8000d92:	6013      	str	r3, [r2, #0]
                      Bin2Ascii(countdown, text);
 8000d94:	4b54      	ldr	r3, [pc, #336]	; (8000ee8 <main+0x7ec>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	4955      	ldr	r1, [pc, #340]	; (8000ef0 <main+0x7f4>)
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff fb7d 	bl	800049c <Bin2Ascii>
                      BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000da2:	4853      	ldr	r0, [pc, #332]	; (8000ef0 <main+0x7f4>)
 8000da4:	f001 f852 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>
                    break;
 8000da8:	e000      	b.n	8000dac <main+0x6b0>
                      if(countdown%500 != 0) break; //inverse guard clause
 8000daa:	bf00      	nop
                      Bin2Ascii(countdown, text);
                      BSP_LCD_GLASS_DisplayString((uint8_t*) text);
                    break;
                  }

                  if (prev_game != game) break;
 8000dac:	4b3f      	ldr	r3, [pc, #252]	; (8000eac <main+0x7b0>)
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	4b3f      	ldr	r3, [pc, #252]	; (8000eb0 <main+0x7b4>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d106      	bne.n	8000dc6 <main+0x6ca>
                while ((TIM3->SR &0x0002) == 0) /*Keep displaying digits while CNT is not reached*/
 8000db8:	4b46      	ldr	r3, [pc, #280]	; (8000ed4 <main+0x7d8>)
 8000dba:	691b      	ldr	r3, [r3, #16]
 8000dbc:	f003 0302 	and.w	r3, r3, #2
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d0c7      	beq.n	8000d54 <main+0x658>
 8000dc4:	e000      	b.n	8000dc8 <main+0x6cc>
                  if (prev_game != game) break;
 8000dc6:	bf00      	nop
                }
                if ((TIM3->SR &0x0002) != 0)
 8000dc8:	4b42      	ldr	r3, [pc, #264]	; (8000ed4 <main+0x7d8>)
 8000dca:	691b      	ldr	r3, [r3, #16]
 8000dcc:	f003 0302 	and.w	r3, r3, #2
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d007      	beq.n	8000de4 <main+0x6e8>
                {
                  BSP_LCD_GLASS_Clear(); //Clear LCD when randn is reached by TIM3
 8000dd4:	f001 f864 	bl	8001ea0 <BSP_LCD_GLASS_Clear>
                  //We will wait here for up to 2secs after the count passes 10secs while no winner is defined
                  if (TIM3->CNT > timeout_time) break; //if nobody presses any button after 13s the game resets
 8000dd8:	4b3e      	ldr	r3, [pc, #248]	; (8000ed4 <main+0x7d8>)
 8000dda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ddc:	4b3c      	ldr	r3, [pc, #240]	; (8000ed0 <main+0x7d4>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d80a      	bhi.n	8000dfa <main+0x6fe>
                }

                if (prev_game != game) break;
 8000de4:	4b31      	ldr	r3, [pc, #196]	; (8000eac <main+0x7b0>)
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	4b31      	ldr	r3, [pc, #196]	; (8000eb0 <main+0x7b4>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d106      	bne.n	8000dfe <main+0x702>
              while (btn_pressed == 0)
 8000df0:	4b32      	ldr	r3, [pc, #200]	; (8000ebc <main+0x7c0>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d0df      	beq.n	8000db8 <main+0x6bc>
 8000df8:	e002      	b.n	8000e00 <main+0x704>
                  if (TIM3->CNT > timeout_time) break; //if nobody presses any button after 13s the game resets
 8000dfa:	bf00      	nop
 8000dfc:	e000      	b.n	8000e00 <main+0x704>
                if (prev_game != game) break;
 8000dfe:	bf00      	nop
              }
              TIM3->SR &= ~(0x0002); //Clear flag after any button press
 8000e00:	4b34      	ldr	r3, [pc, #208]	; (8000ed4 <main+0x7d8>)
 8000e02:	691b      	ldr	r3, [r3, #16]
 8000e04:	4a33      	ldr	r2, [pc, #204]	; (8000ed4 <main+0x7d8>)
 8000e06:	f023 0302 	bic.w	r3, r3, #2
 8000e0a:	6113      	str	r3, [r2, #16]
              //when 1st player clicks save their time to a var
              //wait for the second player to click and save to var2
              //compare vars, smallest absolute value wins

              //If the game was engaged with, wait for the other player to attempt their press
              while ((time_4ch2 == 0) || (time_4ch1 == 0))
 8000e0c:	e026      	b.n	8000e5c <main+0x760>
              {
                if((time_4ch2 == 0) && (time_4ch1 == 0))
 8000e0e:	4b2d      	ldr	r3, [pc, #180]	; (8000ec4 <main+0x7c8>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d10c      	bne.n	8000e30 <main+0x734>
 8000e16:	4b2a      	ldr	r3, [pc, #168]	; (8000ec0 <main+0x7c4>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d108      	bne.n	8000e30 <main+0x734>
                {
                  BSP_LCD_GLASS_DisplayString((uint8_t*) "  END");
 8000e1e:	4835      	ldr	r0, [pc, #212]	; (8000ef4 <main+0x7f8>)
 8000e20:	f001 f814 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>
                  espera(2*sec);
 8000e24:	4820      	ldr	r0, [pc, #128]	; (8000ea8 <main+0x7ac>)
 8000e26:	f7ff fb25 	bl	8000474 <espera>
                  BSP_LCD_GLASS_Clear();
 8000e2a:	f001 f839 	bl	8001ea0 <BSP_LCD_GLASS_Clear>
                  break; //if no one pressed, break
 8000e2e:	e01d      	b.n	8000e6c <main+0x770>
                }
                //Grace period of 2secs from countdown reaching 0, if not automatically the only player to click will win
                if (TIM3->CNT > timeout_time)
 8000e30:	4b28      	ldr	r3, [pc, #160]	; (8000ed4 <main+0x7d8>)
 8000e32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e34:	4b26      	ldr	r3, [pc, #152]	; (8000ed0 <main+0x7d4>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d90f      	bls.n	8000e5c <main+0x760>
                {
                  if (time_4ch1 == 0) //If only P1 pressed, they win
 8000e3c:	4b20      	ldr	r3, [pc, #128]	; (8000ec0 <main+0x7c4>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d103      	bne.n	8000e4c <main+0x750>
                  {
                    winner = 1;
 8000e44:	4b1c      	ldr	r3, [pc, #112]	; (8000eb8 <main+0x7bc>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	601a      	str	r2, [r3, #0]
                    break; //break out of while loop
 8000e4a:	e00f      	b.n	8000e6c <main+0x770>
                  }
                  else if (time_4ch2 == 0) //If only P2 pressed, they win
 8000e4c:	4b1d      	ldr	r3, [pc, #116]	; (8000ec4 <main+0x7c8>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d103      	bne.n	8000e5c <main+0x760>
                  {
                    winner = 2;
 8000e54:	4b18      	ldr	r3, [pc, #96]	; (8000eb8 <main+0x7bc>)
 8000e56:	2202      	movs	r2, #2
 8000e58:	601a      	str	r2, [r3, #0]
                    break;
 8000e5a:	e007      	b.n	8000e6c <main+0x770>
              while ((time_4ch2 == 0) || (time_4ch1 == 0))
 8000e5c:	4b19      	ldr	r3, [pc, #100]	; (8000ec4 <main+0x7c8>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d0d4      	beq.n	8000e0e <main+0x712>
 8000e64:	4b16      	ldr	r3, [pc, #88]	; (8000ec0 <main+0x7c4>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d0d0      	beq.n	8000e0e <main+0x712>
                  }
                }
                //if (TIM3->CNT > timeout_time) break;
              }

              if(time_4ch1 == time_4ch2) //unlikely but maybe still a possibility
 8000e6c:	4b14      	ldr	r3, [pc, #80]	; (8000ec0 <main+0x7c4>)
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	4b14      	ldr	r3, [pc, #80]	; (8000ec4 <main+0x7c8>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d141      	bne.n	8000efc <main+0x800>
              {
                if ((time_4ch1 == 0) && (time_4ch2 == 0)); //no one played - discard
 8000e78:	4b11      	ldr	r3, [pc, #68]	; (8000ec0 <main+0x7c4>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d103      	bne.n	8000e88 <main+0x78c>
 8000e80:	4b10      	ldr	r3, [pc, #64]	; (8000ec4 <main+0x7c8>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d002      	beq.n	8000e8e <main+0x792>
                else
                BSP_LCD_GLASS_DisplayString((uint8_t*) "  TIE");
 8000e88:	481b      	ldr	r0, [pc, #108]	; (8000ef8 <main+0x7fc>)
 8000e8a:	f000 ffdf 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>
                espera(2*sec);
 8000e8e:	4806      	ldr	r0, [pc, #24]	; (8000ea8 <main+0x7ac>)
 8000e90:	f7ff faf0 	bl	8000474 <espera>
 8000e94:	e067      	b.n	8000f66 <main+0x86a>
 8000e96:	bf00      	nop
 8000e98:	200000b8 	.word	0x200000b8
 8000e9c:	20000008 	.word	0x20000008
 8000ea0:	40012400 	.word	0x40012400
 8000ea4:	08005c88 	.word	0x08005c88
 8000ea8:	004c4b40 	.word	0x004c4b40
 8000eac:	2000009c 	.word	0x2000009c
 8000eb0:	20000000 	.word	0x20000000
 8000eb4:	08005c78 	.word	0x08005c78
 8000eb8:	200000a0 	.word	0x200000a0
 8000ebc:	200000a8 	.word	0x200000a8
 8000ec0:	200000b0 	.word	0x200000b0
 8000ec4:	200000b4 	.word	0x200000b4
 8000ec8:	200001e4 	.word	0x200001e4
 8000ecc:	200000c0 	.word	0x200000c0
 8000ed0:	200000bc 	.word	0x200000bc
 8000ed4:	40000400 	.word	0x40000400
 8000ed8:	20000004 	.word	0x20000004
 8000edc:	20000194 	.word	0x20000194
 8000ee0:	40000800 	.word	0x40000800
 8000ee4:	200000ac 	.word	0x200000ac
 8000ee8:	200001a0 	.word	0x200001a0
 8000eec:	10624dd3 	.word	0x10624dd3
 8000ef0:	20000198 	.word	0x20000198
 8000ef4:	08005c90 	.word	0x08005c90
 8000ef8:	08005c98 	.word	0x08005c98
              }
              else if((time_4ch1 == 0) || (time_4ch2 == 0))
 8000efc:	4b5a      	ldr	r3, [pc, #360]	; (8001068 <main+0x96c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d030      	beq.n	8000f66 <main+0x86a>
 8000f04:	4b59      	ldr	r3, [pc, #356]	; (800106c <main+0x970>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d02c      	beq.n	8000f66 <main+0x86a>
              {
                //if one of them is 0, with the code above, the only player to press automatically wins //TODO: verify the necesity of this condition
              }
              else if(abs(time_4ch1 - timer_count_limit) > abs(time_4ch2 - timer_count_limit)) //who is closer to timer_count_limit ??
 8000f0c:	4b56      	ldr	r3, [pc, #344]	; (8001068 <main+0x96c>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b57      	ldr	r3, [pc, #348]	; (8001070 <main+0x974>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000f1a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000f1e:	4b53      	ldr	r3, [pc, #332]	; (800106c <main+0x970>)
 8000f20:	6819      	ldr	r1, [r3, #0]
 8000f22:	4b53      	ldr	r3, [pc, #332]	; (8001070 <main+0x974>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	1acb      	subs	r3, r1, r3
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	bfb8      	it	lt
 8000f2c:	425b      	neglt	r3, r3
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	dd03      	ble.n	8000f3a <main+0x83e>
              {
                winner = 1;
 8000f32:	4b50      	ldr	r3, [pc, #320]	; (8001074 <main+0x978>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	601a      	str	r2, [r3, #0]
 8000f38:	e015      	b.n	8000f66 <main+0x86a>
              }
              else if(abs(time_4ch2 - timer_count_limit) > abs(time_4ch1 - timer_count_limit))
 8000f3a:	4b4c      	ldr	r3, [pc, #304]	; (800106c <main+0x970>)
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	4b4c      	ldr	r3, [pc, #304]	; (8001070 <main+0x974>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000f48:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000f4c:	4b46      	ldr	r3, [pc, #280]	; (8001068 <main+0x96c>)
 8000f4e:	6819      	ldr	r1, [r3, #0]
 8000f50:	4b47      	ldr	r3, [pc, #284]	; (8001070 <main+0x974>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	1acb      	subs	r3, r1, r3
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	bfb8      	it	lt
 8000f5a:	425b      	neglt	r3, r3
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	dd02      	ble.n	8000f66 <main+0x86a>
              {
                winner = 2;
 8000f60:	4b44      	ldr	r3, [pc, #272]	; (8001074 <main+0x978>)
 8000f62:	2202      	movs	r2, #2
 8000f64:	601a      	str	r2, [r3, #0]
              }
              
              //TODO: check downloaded code from buzzer/src, stablish functionality and diff freqs.

              if (winner == 1)
 8000f66:	4b43      	ldr	r3, [pc, #268]	; (8001074 <main+0x978>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d12d      	bne.n	8000fca <main+0x8ce>
              {
                GPIOA->BSRR = (1 << 12); //Turn on LED1 to indicate P1 won
 8000f6e:	4b42      	ldr	r3, [pc, #264]	; (8001078 <main+0x97c>)
 8000f70:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f74:	619a      	str	r2, [r3, #24]

                //Pressing before the countdown ends will result in displaying -XXXX time left
                //Pressing after the countdown ends will result in displaying +XXXX time passed

                //Depending on the step value we must calculate the time delta
                delta = timer_count_limit - time_4ch2;
 8000f76:	4b3e      	ldr	r3, [pc, #248]	; (8001070 <main+0x974>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	b29a      	uxth	r2, r3
 8000f7c:	4b3b      	ldr	r3, [pc, #236]	; (800106c <main+0x970>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	4b3d      	ldr	r3, [pc, #244]	; (800107c <main+0x980>)
 8000f88:	801a      	strh	r2, [r3, #0]
                Bin2Ascii(delta, text);
 8000f8a:	4b3c      	ldr	r3, [pc, #240]	; (800107c <main+0x980>)
 8000f8c:	881b      	ldrh	r3, [r3, #0]
 8000f8e:	493c      	ldr	r1, [pc, #240]	; (8001080 <main+0x984>)
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff fa83 	bl	800049c <Bin2Ascii>
                if(TIM3->CNT < timer_count_limit)
 8000f96:	4b3b      	ldr	r3, [pc, #236]	; (8001084 <main+0x988>)
 8000f98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f9a:	4b35      	ldr	r3, [pc, #212]	; (8001070 <main+0x974>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	d204      	bcs.n	8000fac <main+0x8b0>
                {
                  //PLAY MELODY 1 (player pressed before end of countdown)
                  text[1] = (uint8_t) "-"; //(uint8_t*) "-";
 8000fa2:	4b39      	ldr	r3, [pc, #228]	; (8001088 <main+0x98c>)
 8000fa4:	b2da      	uxtb	r2, r3
 8000fa6:	4b36      	ldr	r3, [pc, #216]	; (8001080 <main+0x984>)
 8000fa8:	705a      	strb	r2, [r3, #1]
 8000faa:	e003      	b.n	8000fb4 <main+0x8b8>
                }
                else
                {
                  //PLAY MELODY 2 (player pressed before end of countdown)
                  text[1] = (uint8_t) "+";
 8000fac:	4b37      	ldr	r3, [pc, #220]	; (800108c <main+0x990>)
 8000fae:	b2da      	uxtb	r2, r3
 8000fb0:	4b33      	ldr	r3, [pc, #204]	; (8001080 <main+0x984>)
 8000fb2:	705a      	strb	r2, [r3, #1]
                }
                BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000fb4:	4832      	ldr	r0, [pc, #200]	; (8001080 <main+0x984>)
 8000fb6:	f000 ff49 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>

                espera(3*sec); //wait so the player acknowledges their win
 8000fba:	4835      	ldr	r0, [pc, #212]	; (8001090 <main+0x994>)
 8000fbc:	f7ff fa5a 	bl	8000474 <espera>
                GPIOA->BSRR = (1 << 12) << 16; //Turn off winners LED after win
 8000fc0:	4b2d      	ldr	r3, [pc, #180]	; (8001078 <main+0x97c>)
 8000fc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000fc6:	619a      	str	r2, [r3, #24]
 8000fc8:	e02f      	b.n	800102a <main+0x92e>
              }
              else if (winner == 2)
 8000fca:	4b2a      	ldr	r3, [pc, #168]	; (8001074 <main+0x978>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d12b      	bne.n	800102a <main+0x92e>
              {
                GPIOD->BSRR = (1 << 2); //Turn on LED2 to indicate P2 won
 8000fd2:	4b30      	ldr	r3, [pc, #192]	; (8001094 <main+0x998>)
 8000fd4:	2204      	movs	r2, #4
 8000fd6:	619a      	str	r2, [r3, #24]

                delta = timer_count_limit - time_4ch1;
 8000fd8:	4b25      	ldr	r3, [pc, #148]	; (8001070 <main+0x974>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	b29a      	uxth	r2, r3
 8000fde:	4b22      	ldr	r3, [pc, #136]	; (8001068 <main+0x96c>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	b29a      	uxth	r2, r3
 8000fe8:	4b24      	ldr	r3, [pc, #144]	; (800107c <main+0x980>)
 8000fea:	801a      	strh	r2, [r3, #0]
                Bin2Ascii(delta, text);
 8000fec:	4b23      	ldr	r3, [pc, #140]	; (800107c <main+0x980>)
 8000fee:	881b      	ldrh	r3, [r3, #0]
 8000ff0:	4923      	ldr	r1, [pc, #140]	; (8001080 <main+0x984>)
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff fa52 	bl	800049c <Bin2Ascii>
                if(TIM3->CNT < timer_count_limit)
 8000ff8:	4b22      	ldr	r3, [pc, #136]	; (8001084 <main+0x988>)
 8000ffa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ffc:	4b1c      	ldr	r3, [pc, #112]	; (8001070 <main+0x974>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	429a      	cmp	r2, r3
 8001002:	d204      	bcs.n	800100e <main+0x912>
                {
                  //PLAY MELODY 1
                  text[1] = (uint8_t*) "-";
 8001004:	4b20      	ldr	r3, [pc, #128]	; (8001088 <main+0x98c>)
 8001006:	b2da      	uxtb	r2, r3
 8001008:	4b1d      	ldr	r3, [pc, #116]	; (8001080 <main+0x984>)
 800100a:	705a      	strb	r2, [r3, #1]
 800100c:	e003      	b.n	8001016 <main+0x91a>
                }
                else
                {
                  //PLAY MELODY 2
                  text[1] = (uint8_t*) "+";
 800100e:	4b1f      	ldr	r3, [pc, #124]	; (800108c <main+0x990>)
 8001010:	b2da      	uxtb	r2, r3
 8001012:	4b1b      	ldr	r3, [pc, #108]	; (8001080 <main+0x984>)
 8001014:	705a      	strb	r2, [r3, #1]
                }
                BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8001016:	481a      	ldr	r0, [pc, #104]	; (8001080 <main+0x984>)
 8001018:	f000 ff18 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>

                espera(3*sec);
 800101c:	481c      	ldr	r0, [pc, #112]	; (8001090 <main+0x994>)
 800101e:	f7ff fa29 	bl	8000474 <espera>
                GPIOD->BSRR = (1 << 2) << 16;
 8001022:	4b1c      	ldr	r3, [pc, #112]	; (8001094 <main+0x998>)
 8001024:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001028:	619a      	str	r2, [r3, #24]
          while (game == 2)
 800102a:	4b1b      	ldr	r3, [pc, #108]	; (8001098 <main+0x99c>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2b02      	cmp	r3, #2
 8001030:	f43f ae14 	beq.w	8000c5c <main+0x560>
              }
            }
          }
        break;
 8001034:	e016      	b.n	8001064 <main+0x968>
              if (prev_game != game) break;
 8001036:	bf00      	nop
 8001038:	e014      	b.n	8001064 <main+0x968>
              if (prev_game != game) break;
 800103a:	bf00      	nop
        break;
 800103c:	e012      	b.n	8001064 <main+0x968>

        //This code below should be unreachable on purpose
        default:
          GPIOA->BSRR = (1 << 12) << 16;
 800103e:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <main+0x97c>)
 8001040:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001044:	619a      	str	r2, [r3, #24]
          BSP_LCD_GLASS_Clear();
 8001046:	f000 ff2b 	bl	8001ea0 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" ERROR");
 800104a:	4814      	ldr	r0, [pc, #80]	; (800109c <main+0x9a0>)
 800104c:	f000 fefe 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>
          espera(2*sec);
 8001050:	4813      	ldr	r0, [pc, #76]	; (80010a0 <main+0x9a4>)
 8001052:	f7ff fa0f 	bl	8000474 <espera>
          BSP_LCD_GLASS_Clear();
 8001056:	f000 ff23 	bl	8001ea0 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" RESET");
 800105a:	4812      	ldr	r0, [pc, #72]	; (80010a4 <main+0x9a8>)
 800105c:	f000 fef6 	bl	8001e4c <BSP_LCD_GLASS_DisplayString>
        break;
 8001060:	e000      	b.n	8001064 <main+0x968>
      }
    }
 8001062:	bf00      	nop
    GPIOA->BSRR = (1 << 12) << 16;
 8001064:	e4e7      	b.n	8000a36 <main+0x33a>
 8001066:	bf00      	nop
 8001068:	200000b0 	.word	0x200000b0
 800106c:	200000b4 	.word	0x200000b4
 8001070:	200000c0 	.word	0x200000c0
 8001074:	200000a0 	.word	0x200000a0
 8001078:	40020000 	.word	0x40020000
 800107c:	200001a4 	.word	0x200001a4
 8001080:	20000198 	.word	0x20000198
 8001084:	40000400 	.word	0x40000400
 8001088:	08005ca0 	.word	0x08005ca0
 800108c:	08005ca4 	.word	0x08005ca4
 8001090:	007270e0 	.word	0x007270e0
 8001094:	40020c00 	.word	0x40020c00
 8001098:	20000000 	.word	0x20000000
 800109c:	08005ca8 	.word	0x08005ca8
 80010a0:	004c4b40 	.word	0x004c4b40
 80010a4:	08005cb0 	.word	0x08005cb0

080010a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b096      	sub	sp, #88	; 0x58
 80010ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010b2:	2234      	movs	r2, #52	; 0x34
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f003 fdba 	bl	8004c30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010bc:	f107 0310 	add.w	r3, r7, #16
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
 80010c8:	60da      	str	r2, [r3, #12]
 80010ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010d6:	4b27      	ldr	r3, [pc, #156]	; (8001174 <SystemClock_Config+0xcc>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80010de:	4a25      	ldr	r2, [pc, #148]	; (8001174 <SystemClock_Config+0xcc>)
 80010e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80010e4:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80010e6:	2306      	movs	r3, #6
 80010e8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010ea:	2301      	movs	r3, #1
 80010ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010ee:	2301      	movs	r3, #1
 80010f0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010f2:	2310      	movs	r3, #16
 80010f4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010f6:	2302      	movs	r3, #2
 80010f8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010fa:	2300      	movs	r3, #0
 80010fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80010fe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001102:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8001104:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001108:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800110a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800110e:	4618      	mov	r0, r3
 8001110:	f002 fb0a 	bl	8003728 <HAL_RCC_OscConfig>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <SystemClock_Config+0x76>
  {
    Error_Handler();
 800111a:	f000 fa39 	bl	8001590 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800111e:	230f      	movs	r3, #15
 8001120:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001122:	2303      	movs	r3, #3
 8001124:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001126:	2300      	movs	r3, #0
 8001128:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800112e:	2300      	movs	r3, #0
 8001130:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001132:	f107 0310 	add.w	r3, r7, #16
 8001136:	2101      	movs	r1, #1
 8001138:	4618      	mov	r0, r3
 800113a:	f002 fe25 	bl	8003d88 <HAL_RCC_ClockConfig>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001144:	f000 fa24 	bl	8001590 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LCD;
 8001148:	2303      	movs	r3, #3
 800114a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800114c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001150:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.LCDClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001152:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001156:	60fb      	str	r3, [r7, #12]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	4618      	mov	r0, r3
 800115c:	f003 f8a8 	bl	80042b0 <HAL_RCCEx_PeriphCLKConfig>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001166:	f000 fa13 	bl	8001590 <Error_Handler>
  }
}
 800116a:	bf00      	nop
 800116c:	3758      	adds	r7, #88	; 0x58
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40007000 	.word	0x40007000

08001178 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800117e:	1d3b      	adds	r3, r7, #4
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001188:	4b26      	ldr	r3, [pc, #152]	; (8001224 <MX_ADC_Init+0xac>)
 800118a:	4a27      	ldr	r2, [pc, #156]	; (8001228 <MX_ADC_Init+0xb0>)
 800118c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800118e:	4b25      	ldr	r3, [pc, #148]	; (8001224 <MX_ADC_Init+0xac>)
 8001190:	2200      	movs	r2, #0
 8001192:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001194:	4b23      	ldr	r3, [pc, #140]	; (8001224 <MX_ADC_Init+0xac>)
 8001196:	2200      	movs	r2, #0
 8001198:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800119a:	4b22      	ldr	r3, [pc, #136]	; (8001224 <MX_ADC_Init+0xac>)
 800119c:	2200      	movs	r2, #0
 800119e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011a0:	4b20      	ldr	r3, [pc, #128]	; (8001224 <MX_ADC_Init+0xac>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80011a6:	4b1f      	ldr	r3, [pc, #124]	; (8001224 <MX_ADC_Init+0xac>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 80011ac:	4b1d      	ldr	r3, [pc, #116]	; (8001224 <MX_ADC_Init+0xac>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 80011b2:	4b1c      	ldr	r3, [pc, #112]	; (8001224 <MX_ADC_Init+0xac>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 80011b8:	4b1a      	ldr	r3, [pc, #104]	; (8001224 <MX_ADC_Init+0xac>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 80011be:	4b19      	ldr	r3, [pc, #100]	; (8001224 <MX_ADC_Init+0xac>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 80011c6:	4b17      	ldr	r3, [pc, #92]	; (8001224 <MX_ADC_Init+0xac>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80011cc:	4b15      	ldr	r3, [pc, #84]	; (8001224 <MX_ADC_Init+0xac>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC3;
 80011d4:	4b13      	ldr	r3, [pc, #76]	; (8001224 <MX_ADC_Init+0xac>)
 80011d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80011da:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80011dc:	4b11      	ldr	r3, [pc, #68]	; (8001224 <MX_ADC_Init+0xac>)
 80011de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011e2:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 80011e4:	4b0f      	ldr	r3, [pc, #60]	; (8001224 <MX_ADC_Init+0xac>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80011ec:	480d      	ldr	r0, [pc, #52]	; (8001224 <MX_ADC_Init+0xac>)
 80011ee:	f001 fbb5 	bl	800295c <HAL_ADC_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_ADC_Init+0x84>
  {
    Error_Handler();
 80011f8:	f000 f9ca 	bl	8001590 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80011fc:	2304      	movs	r3, #4
 80011fe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001200:	2301      	movs	r3, #1
 8001202:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8001204:	2300      	movs	r3, #0
 8001206:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001208:	1d3b      	adds	r3, r7, #4
 800120a:	4619      	mov	r1, r3
 800120c:	4805      	ldr	r0, [pc, #20]	; (8001224 <MX_ADC_Init+0xac>)
 800120e:	f001 fceb 	bl	8002be8 <HAL_ADC_ConfigChannel>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8001218:	f000 f9ba 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800121c:	bf00      	nop
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000228 	.word	0x20000228
 8001228:	40012400 	.word	0x40012400

0800122c <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8001230:	4b16      	ldr	r3, [pc, #88]	; (800128c <MX_LCD_Init+0x60>)
 8001232:	4a17      	ldr	r2, [pc, #92]	; (8001290 <MX_LCD_Init+0x64>)
 8001234:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8001236:	4b15      	ldr	r3, [pc, #84]	; (800128c <MX_LCD_Init+0x60>)
 8001238:	2200      	movs	r2, #0
 800123a:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 800123c:	4b13      	ldr	r3, [pc, #76]	; (800128c <MX_LCD_Init+0x60>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8001242:	4b12      	ldr	r3, [pc, #72]	; (800128c <MX_LCD_Init+0x60>)
 8001244:	220c      	movs	r2, #12
 8001246:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8001248:	4b10      	ldr	r3, [pc, #64]	; (800128c <MX_LCD_Init+0x60>)
 800124a:	2200      	movs	r2, #0
 800124c:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 800124e:	4b0f      	ldr	r3, [pc, #60]	; (800128c <MX_LCD_Init+0x60>)
 8001250:	2200      	movs	r2, #0
 8001252:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8001254:	4b0d      	ldr	r3, [pc, #52]	; (800128c <MX_LCD_Init+0x60>)
 8001256:	2200      	movs	r2, #0
 8001258:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800125a:	4b0c      	ldr	r3, [pc, #48]	; (800128c <MX_LCD_Init+0x60>)
 800125c:	2200      	movs	r2, #0
 800125e:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8001260:	4b0a      	ldr	r3, [pc, #40]	; (800128c <MX_LCD_Init+0x60>)
 8001262:	2200      	movs	r2, #0
 8001264:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8001266:	4b09      	ldr	r3, [pc, #36]	; (800128c <MX_LCD_Init+0x60>)
 8001268:	2200      	movs	r2, #0
 800126a:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 800126c:	4b07      	ldr	r3, [pc, #28]	; (800128c <MX_LCD_Init+0x60>)
 800126e:	2200      	movs	r2, #0
 8001270:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8001272:	4b06      	ldr	r3, [pc, #24]	; (800128c <MX_LCD_Init+0x60>)
 8001274:	2200      	movs	r2, #0
 8001276:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8001278:	4804      	ldr	r0, [pc, #16]	; (800128c <MX_LCD_Init+0x60>)
 800127a:	f002 f881 	bl	8003380 <HAL_LCD_Init>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_LCD_Init+0x5c>
  {
    Error_Handler();
 8001284:	f000 f984 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8001288:	bf00      	nop
 800128a:	bd80      	pop	{r7, pc}
 800128c:	200001a8 	.word	0x200001a8
 8001290:	40002400 	.word	0x40002400

08001294 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b086      	sub	sp, #24
 8001298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800129a:	f107 0308 	add.w	r3, r7, #8
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
 80012a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012a8:	463b      	mov	r3, r7
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012b0:	4b1d      	ldr	r3, [pc, #116]	; (8001328 <MX_TIM2_Init+0x94>)
 80012b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012b8:	4b1b      	ldr	r3, [pc, #108]	; (8001328 <MX_TIM2_Init+0x94>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012be:	4b1a      	ldr	r3, [pc, #104]	; (8001328 <MX_TIM2_Init+0x94>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80012c4:	4b18      	ldr	r3, [pc, #96]	; (8001328 <MX_TIM2_Init+0x94>)
 80012c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012cc:	4b16      	ldr	r3, [pc, #88]	; (8001328 <MX_TIM2_Init+0x94>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012d2:	4b15      	ldr	r3, [pc, #84]	; (8001328 <MX_TIM2_Init+0x94>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012d8:	4813      	ldr	r0, [pc, #76]	; (8001328 <MX_TIM2_Init+0x94>)
 80012da:	f003 f8f3 	bl	80044c4 <HAL_TIM_Base_Init>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80012e4:	f000 f954 	bl	8001590 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012ee:	f107 0308 	add.w	r3, r7, #8
 80012f2:	4619      	mov	r1, r3
 80012f4:	480c      	ldr	r0, [pc, #48]	; (8001328 <MX_TIM2_Init+0x94>)
 80012f6:	f003 f924 	bl	8004542 <HAL_TIM_ConfigClockSource>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001300:	f000 f946 	bl	8001590 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001304:	2300      	movs	r3, #0
 8001306:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001308:	2300      	movs	r3, #0
 800130a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800130c:	463b      	mov	r3, r7
 800130e:	4619      	mov	r1, r3
 8001310:	4805      	ldr	r0, [pc, #20]	; (8001328 <MX_TIM2_Init+0x94>)
 8001312:	f003 fad3 	bl	80048bc <HAL_TIMEx_MasterConfigSynchronization>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800131c:	f000 f938 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001320:	bf00      	nop
 8001322:	3718      	adds	r7, #24
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200001e8 	.word	0x200001e8

0800132c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001332:	f107 0308 	add.w	r3, r7, #8
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001340:	463b      	mov	r3, r7
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001348:	4b1d      	ldr	r3, [pc, #116]	; (80013c0 <MX_TIM3_Init+0x94>)
 800134a:	4a1e      	ldr	r2, [pc, #120]	; (80013c4 <MX_TIM3_Init+0x98>)
 800134c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800134e:	4b1c      	ldr	r3, [pc, #112]	; (80013c0 <MX_TIM3_Init+0x94>)
 8001350:	2200      	movs	r2, #0
 8001352:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001354:	4b1a      	ldr	r3, [pc, #104]	; (80013c0 <MX_TIM3_Init+0x94>)
 8001356:	2200      	movs	r2, #0
 8001358:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800135a:	4b19      	ldr	r3, [pc, #100]	; (80013c0 <MX_TIM3_Init+0x94>)
 800135c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001360:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001362:	4b17      	ldr	r3, [pc, #92]	; (80013c0 <MX_TIM3_Init+0x94>)
 8001364:	2200      	movs	r2, #0
 8001366:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001368:	4b15      	ldr	r3, [pc, #84]	; (80013c0 <MX_TIM3_Init+0x94>)
 800136a:	2200      	movs	r2, #0
 800136c:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800136e:	4814      	ldr	r0, [pc, #80]	; (80013c0 <MX_TIM3_Init+0x94>)
 8001370:	f003 f8a8 	bl	80044c4 <HAL_TIM_Base_Init>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800137a:	f000 f909 	bl	8001590 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800137e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001382:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001384:	f107 0308 	add.w	r3, r7, #8
 8001388:	4619      	mov	r1, r3
 800138a:	480d      	ldr	r0, [pc, #52]	; (80013c0 <MX_TIM3_Init+0x94>)
 800138c:	f003 f8d9 	bl	8004542 <HAL_TIM_ConfigClockSource>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001396:	f000 f8fb 	bl	8001590 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800139a:	2300      	movs	r3, #0
 800139c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800139e:	2300      	movs	r3, #0
 80013a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013a2:	463b      	mov	r3, r7
 80013a4:	4619      	mov	r1, r3
 80013a6:	4806      	ldr	r0, [pc, #24]	; (80013c0 <MX_TIM3_Init+0x94>)
 80013a8:	f003 fa88 	bl	80048bc <HAL_TIMEx_MasterConfigSynchronization>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80013b2:	f000 f8ed 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80013b6:	bf00      	nop
 80013b8:	3718      	adds	r7, #24
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000154 	.word	0x20000154
 80013c4:	40000400 	.word	0x40000400

080013c8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ce:	f107 0308 	add.w	r3, r7, #8
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013dc:	463b      	mov	r3, r7
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80013e4:	4b1d      	ldr	r3, [pc, #116]	; (800145c <MX_TIM4_Init+0x94>)
 80013e6:	4a1e      	ldr	r2, [pc, #120]	; (8001460 <MX_TIM4_Init+0x98>)
 80013e8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80013ea:	4b1c      	ldr	r3, [pc, #112]	; (800145c <MX_TIM4_Init+0x94>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f0:	4b1a      	ldr	r3, [pc, #104]	; (800145c <MX_TIM4_Init+0x94>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80013f6:	4b19      	ldr	r3, [pc, #100]	; (800145c <MX_TIM4_Init+0x94>)
 80013f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013fc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013fe:	4b17      	ldr	r3, [pc, #92]	; (800145c <MX_TIM4_Init+0x94>)
 8001400:	2200      	movs	r2, #0
 8001402:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001404:	4b15      	ldr	r3, [pc, #84]	; (800145c <MX_TIM4_Init+0x94>)
 8001406:	2200      	movs	r2, #0
 8001408:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800140a:	4814      	ldr	r0, [pc, #80]	; (800145c <MX_TIM4_Init+0x94>)
 800140c:	f003 f85a 	bl	80044c4 <HAL_TIM_Base_Init>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001416:	f000 f8bb 	bl	8001590 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800141a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800141e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001420:	f107 0308 	add.w	r3, r7, #8
 8001424:	4619      	mov	r1, r3
 8001426:	480d      	ldr	r0, [pc, #52]	; (800145c <MX_TIM4_Init+0x94>)
 8001428:	f003 f88b 	bl	8004542 <HAL_TIM_ConfigClockSource>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001432:	f000 f8ad 	bl	8001590 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001436:	2300      	movs	r3, #0
 8001438:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143a:	2300      	movs	r3, #0
 800143c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800143e:	463b      	mov	r3, r7
 8001440:	4619      	mov	r1, r3
 8001442:	4806      	ldr	r0, [pc, #24]	; (800145c <MX_TIM4_Init+0x94>)
 8001444:	f003 fa3a 	bl	80048bc <HAL_TIMEx_MasterConfigSynchronization>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800144e:	f000 f89f 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	200000d0 	.word	0x200000d0
 8001460:	40000800 	.word	0x40000800

08001464 <MX_TS_Init>:
  * @brief TS Initialization Function
  * @param None
  * @retval None
  */
static void MX_TS_Init(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END TS_Init 1 */
  /* USER CODE BEGIN TS_Init 2 */

  /* USER CODE END TS_Init 2 */

}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001474:	4b11      	ldr	r3, [pc, #68]	; (80014bc <MX_USART3_UART_Init+0x4c>)
 8001476:	4a12      	ldr	r2, [pc, #72]	; (80014c0 <MX_USART3_UART_Init+0x50>)
 8001478:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800147a:	4b10      	ldr	r3, [pc, #64]	; (80014bc <MX_USART3_UART_Init+0x4c>)
 800147c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001480:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001482:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <MX_USART3_UART_Init+0x4c>)
 8001484:	2200      	movs	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <MX_USART3_UART_Init+0x4c>)
 800148a:	2200      	movs	r2, #0
 800148c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800148e:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <MX_USART3_UART_Init+0x4c>)
 8001490:	2200      	movs	r2, #0
 8001492:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001494:	4b09      	ldr	r3, [pc, #36]	; (80014bc <MX_USART3_UART_Init+0x4c>)
 8001496:	220c      	movs	r2, #12
 8001498:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800149a:	4b08      	ldr	r3, [pc, #32]	; (80014bc <MX_USART3_UART_Init+0x4c>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014a0:	4b06      	ldr	r3, [pc, #24]	; (80014bc <MX_USART3_UART_Init+0x4c>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014a6:	4805      	ldr	r0, [pc, #20]	; (80014bc <MX_USART3_UART_Init+0x4c>)
 80014a8:	f003 fa66 	bl	8004978 <HAL_UART_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80014b2:	f000 f86d 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000110 	.word	0x20000110
 80014c0:	40004800 	.word	0x40004800

080014c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08a      	sub	sp, #40	; 0x28
 80014c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ca:	f107 0314 	add.w	r3, r7, #20
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	609a      	str	r2, [r3, #8]
 80014d6:	60da      	str	r2, [r3, #12]
 80014d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014da:	4b2a      	ldr	r3, [pc, #168]	; (8001584 <MX_GPIO_Init+0xc0>)
 80014dc:	69db      	ldr	r3, [r3, #28]
 80014de:	4a29      	ldr	r2, [pc, #164]	; (8001584 <MX_GPIO_Init+0xc0>)
 80014e0:	f043 0304 	orr.w	r3, r3, #4
 80014e4:	61d3      	str	r3, [r2, #28]
 80014e6:	4b27      	ldr	r3, [pc, #156]	; (8001584 <MX_GPIO_Init+0xc0>)
 80014e8:	69db      	ldr	r3, [r3, #28]
 80014ea:	f003 0304 	and.w	r3, r3, #4
 80014ee:	613b      	str	r3, [r7, #16]
 80014f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f2:	4b24      	ldr	r3, [pc, #144]	; (8001584 <MX_GPIO_Init+0xc0>)
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	4a23      	ldr	r2, [pc, #140]	; (8001584 <MX_GPIO_Init+0xc0>)
 80014f8:	f043 0301 	orr.w	r3, r3, #1
 80014fc:	61d3      	str	r3, [r2, #28]
 80014fe:	4b21      	ldr	r3, [pc, #132]	; (8001584 <MX_GPIO_Init+0xc0>)
 8001500:	69db      	ldr	r3, [r3, #28]
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	60fb      	str	r3, [r7, #12]
 8001508:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800150a:	4b1e      	ldr	r3, [pc, #120]	; (8001584 <MX_GPIO_Init+0xc0>)
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	4a1d      	ldr	r2, [pc, #116]	; (8001584 <MX_GPIO_Init+0xc0>)
 8001510:	f043 0302 	orr.w	r3, r3, #2
 8001514:	61d3      	str	r3, [r2, #28]
 8001516:	4b1b      	ldr	r3, [pc, #108]	; (8001584 <MX_GPIO_Init+0xc0>)
 8001518:	69db      	ldr	r3, [r3, #28]
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001522:	4b18      	ldr	r3, [pc, #96]	; (8001584 <MX_GPIO_Init+0xc0>)
 8001524:	69db      	ldr	r3, [r3, #28]
 8001526:	4a17      	ldr	r2, [pc, #92]	; (8001584 <MX_GPIO_Init+0xc0>)
 8001528:	f043 0308 	orr.w	r3, r3, #8
 800152c:	61d3      	str	r3, [r2, #28]
 800152e:	4b15      	ldr	r3, [pc, #84]	; (8001584 <MX_GPIO_Init+0xc0>)
 8001530:	69db      	ldr	r3, [r3, #28]
 8001532:	f003 0308 	and.w	r3, r3, #8
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800153a:	2200      	movs	r2, #0
 800153c:	2104      	movs	r1, #4
 800153e:	4812      	ldr	r0, [pc, #72]	; (8001588 <MX_GPIO_Init+0xc4>)
 8001540:	f001 ff06 	bl	8003350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001544:	2301      	movs	r3, #1
 8001546:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001548:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800154c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001552:	f107 0314 	add.w	r3, r7, #20
 8001556:	4619      	mov	r1, r3
 8001558:	480c      	ldr	r0, [pc, #48]	; (800158c <MX_GPIO_Init+0xc8>)
 800155a:	f001 fd79 	bl	8003050 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800155e:	2304      	movs	r3, #4
 8001560:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001562:	2301      	movs	r3, #1
 8001564:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156a:	2300      	movs	r3, #0
 800156c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800156e:	f107 0314 	add.w	r3, r7, #20
 8001572:	4619      	mov	r1, r3
 8001574:	4804      	ldr	r0, [pc, #16]	; (8001588 <MX_GPIO_Init+0xc4>)
 8001576:	f001 fd6b 	bl	8003050 <HAL_GPIO_Init>

}
 800157a:	bf00      	nop
 800157c:	3728      	adds	r7, #40	; 0x28
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40023800 	.word	0x40023800
 8001588:	40020c00 	.word	0x40020c00
 800158c:	40020000 	.word	0x40020000

08001590 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001594:	b672      	cpsid	i
}
 8001596:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001598:	e7fe      	b.n	8001598 <Error_Handler+0x8>
	...

0800159c <BSP_LCD_GLASS_Init>:
/**
  * @brief  Configures the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80015a0:	4b18      	ldr	r3, [pc, #96]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015a2:	4a19      	ldr	r2, [pc, #100]	; (8001608 <BSP_LCD_GLASS_Init+0x6c>)
 80015a4:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80015a6:	4b17      	ldr	r3, [pc, #92]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80015ac:	4b15      	ldr	r3, [pc, #84]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015ae:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80015b2:	609a      	str	r2, [r3, #8]
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80015b4:	4b13      	ldr	r3, [pc, #76]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015b6:	220c      	movs	r2, #12
 80015b8:	60da      	str	r2, [r3, #12]
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80015ba:	4b12      	ldr	r3, [pc, #72]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015bc:	2240      	movs	r2, #64	; 0x40
 80015be:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80015c0:	4b10      	ldr	r3, [pc, #64]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80015c6:	4b0f      	ldr	r3, [pc, #60]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015c8:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80015cc:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80015ce:	4b0d      	ldr	r3, [pc, #52]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80015d4:	4b0b      	ldr	r3, [pc, #44]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015d6:	2240      	movs	r2, #64	; 0x40
 80015d8:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80015da:	4b0a      	ldr	r3, [pc, #40]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015dc:	2200      	movs	r2, #0
 80015de:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80015e0:	4b08      	ldr	r3, [pc, #32]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015e6:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_ENABLE;
 80015e8:	4b06      	ldr	r3, [pc, #24]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015ea:	2280      	movs	r2, #128	; 0x80
 80015ec:	631a      	str	r2, [r3, #48]	; 0x30
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80015ee:	4805      	ldr	r0, [pc, #20]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015f0:	f000 fc60 	bl	8001eb4 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80015f4:	4803      	ldr	r0, [pc, #12]	; (8001604 <BSP_LCD_GLASS_Init+0x68>)
 80015f6:	f001 fec3 	bl	8003380 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80015fa:	f000 fc51 	bl	8001ea0 <BSP_LCD_GLASS_Clear>
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	2000028c 	.word	0x2000028c
 8001608:	40002400 	.word	0x40002400

0800160c <BSP_LCD_GLASS_BarLevelConfig>:
  *     @arg BATTERYLEVEL_3_4: LCD GLASS Batery 3/4 Full
  *     @arg BATTERYLEVEL_FULL: LCD GLASS Batery Full
  * @retval None
  */
void BSP_LCD_GLASS_BarLevelConfig(uint8_t BarLevel)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
  switch (BarLevel)
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	2b04      	cmp	r3, #4
 800161a:	d86e      	bhi.n	80016fa <BSP_LCD_GLASS_BarLevelConfig+0xee>
 800161c:	a201      	add	r2, pc, #4	; (adr r2, 8001624 <BSP_LCD_GLASS_BarLevelConfig+0x18>)
 800161e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001622:	bf00      	nop
 8001624:	08001639 	.word	0x08001639
 8001628:	0800165d 	.word	0x0800165d
 800162c:	08001683 	.word	0x08001683
 8001630:	080016ab 	.word	0x080016ab
 8001634:	080016d3 	.word	0x080016d3
  {
  /* BATTERYLEVEL_OFF */
  case BATTERYLEVEL_OFF:
    /* Set BAR0 & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), 0);
 8001638:	2300      	movs	r3, #0
 800163a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 800163e:	2106      	movs	r1, #6
 8001640:	4832      	ldr	r0, [pc, #200]	; (800170c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8001642:	f001 ff59 	bl	80034f8 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8001646:	2300      	movs	r3, #0
 8001648:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 800164c:	2104      	movs	r1, #4
 800164e:	482f      	ldr	r0, [pc, #188]	; (800170c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8001650:	f001 ff52 	bl	80034f8 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_OFF;
 8001654:	4b2e      	ldr	r3, [pc, #184]	; (8001710 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8001656:	2200      	movs	r2, #0
 8001658:	701a      	strb	r2, [r3, #0]
    break;
 800165a:	e04f      	b.n	80016fc <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/4 */
  case BATTERYLEVEL_1_4:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 800165c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001660:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8001664:	2106      	movs	r1, #6
 8001666:	4829      	ldr	r0, [pc, #164]	; (800170c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8001668:	f001 ff46 	bl	80034f8 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 800166c:	2300      	movs	r3, #0
 800166e:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8001672:	2104      	movs	r1, #4
 8001674:	4825      	ldr	r0, [pc, #148]	; (800170c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8001676:	f001 ff3f 	bl	80034f8 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_4;
 800167a:	4b25      	ldr	r3, [pc, #148]	; (8001710 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 800167c:	2201      	movs	r2, #1
 800167e:	701a      	strb	r2, [r3, #0]
    break;
 8001680:	e03c      	b.n	80016fc <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/2 */
  case BATTERYLEVEL_1_2:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8001682:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001686:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 800168a:	2106      	movs	r1, #6
 800168c:	481f      	ldr	r0, [pc, #124]	; (800170c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 800168e:	f001 ff33 	bl	80034f8 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8001692:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001696:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 800169a:	2104      	movs	r1, #4
 800169c:	481b      	ldr	r0, [pc, #108]	; (800170c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 800169e:	f001 ff2b 	bl	80034f8 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_2;
 80016a2:	4b1b      	ldr	r3, [pc, #108]	; (8001710 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 80016a4:	2202      	movs	r2, #2
 80016a6:	701a      	strb	r2, [r3, #0]
    break;
 80016a8:	e028      	b.n	80016fc <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* Battery Level 3/4 */
  case BATTERYLEVEL_3_4:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 80016aa:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80016ae:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 80016b2:	2106      	movs	r1, #6
 80016b4:	4815      	ldr	r0, [pc, #84]	; (800170c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 80016b6:	f001 ff1f 	bl	80034f8 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 80016ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016be:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 80016c2:	2104      	movs	r1, #4
 80016c4:	4811      	ldr	r0, [pc, #68]	; (800170c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 80016c6:	f001 ff17 	bl	80034f8 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_3_4;
 80016ca:	4b11      	ldr	r3, [pc, #68]	; (8001710 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 80016cc:	2203      	movs	r2, #3
 80016ce:	701a      	strb	r2, [r3, #0]
    break;
 80016d0:	e014      	b.n	80016fc <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BATTERYLEVEL_FULL */
  case BATTERYLEVEL_FULL:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 80016d2:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80016d6:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 80016da:	2106      	movs	r1, #6
 80016dc:	480b      	ldr	r0, [pc, #44]	; (800170c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 80016de:	f001 ff0b 	bl	80034f8 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), (LCD_BAR1_SEG | LCD_BAR3_SEG));
 80016e2:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80016e6:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 80016ea:	2104      	movs	r1, #4
 80016ec:	4807      	ldr	r0, [pc, #28]	; (800170c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 80016ee:	f001 ff03 	bl	80034f8 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_FULL;
 80016f2:	4b07      	ldr	r3, [pc, #28]	; (8001710 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 80016f4:	2204      	movs	r2, #4
 80016f6:	701a      	strb	r2, [r3, #0]
    break;
 80016f8:	e000      	b.n	80016fc <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  default:
    break;
 80016fa:	bf00      	nop
  }
  
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80016fc:	4803      	ldr	r0, [pc, #12]	; (800170c <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 80016fe:	f001 ffb4 	bl	800366a <HAL_LCD_UpdateDisplayRequest>
}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	2000028c 	.word	0x2000028c
 8001710:	2000000e 	.word	0x2000000e

08001714 <BSP_LCD_GLASS_WriteChar>:
  * @retval None
  * @note  Required preconditions: The LCD should be cleared before to start the
  *         write operation.  
  */
void BSP_LCD_GLASS_WriteChar(uint8_t* ch, uint8_t Point, uint8_t Column, uint8_t Position)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	4608      	mov	r0, r1
 800171e:	4611      	mov	r1, r2
 8001720:	461a      	mov	r2, r3
 8001722:	4603      	mov	r3, r0
 8001724:	70fb      	strb	r3, [r7, #3]
 8001726:	460b      	mov	r3, r1
 8001728:	70bb      	strb	r3, [r7, #2]
 800172a:	4613      	mov	r3, r2
 800172c:	707b      	strb	r3, [r7, #1]
  BSP_LCD_GLASS_DisplayChar(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column, (DigitPosition_Typedef)Position);
 800172e:	787b      	ldrb	r3, [r7, #1]
 8001730:	78ba      	ldrb	r2, [r7, #2]
 8001732:	78f9      	ldrb	r1, [r7, #3]
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f000 f80b 	bl	8001750 <BSP_LCD_GLASS_DisplayChar>

  /* Refresh LCD  bar */
  BSP_LCD_GLASS_BarLevelConfig(LCDBar);
 800173a:	4b04      	ldr	r3, [pc, #16]	; (800174c <BSP_LCD_GLASS_WriteChar+0x38>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff ff64 	bl	800160c <BSP_LCD_GLASS_BarLevelConfig>
}
 8001744:	bf00      	nop
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	2000000e 	.word	0x2000000e

08001750 <BSP_LCD_GLASS_DisplayChar>:
  * @param  Position: Position in the LCD of the caracter to write.
  *                   This parameter can be any value in DigitPosition_Typedef.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Column, DigitPosition_Typedef Position)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	4608      	mov	r0, r1
 800175a:	4611      	mov	r1, r2
 800175c:	461a      	mov	r2, r3
 800175e:	4603      	mov	r3, r0
 8001760:	70fb      	strb	r3, [r7, #3]
 8001762:	460b      	mov	r3, r1
 8001764:	70bb      	strb	r3, [r7, #2]
 8001766:	4613      	mov	r3, r2
 8001768:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column);
 800176e:	78ba      	ldrb	r2, [r7, #2]
 8001770:	78fb      	ldrb	r3, [r7, #3]
 8001772:	4619      	mov	r1, r3
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f000 fc3d 	bl	8001ff4 <Convert>

  switch (Position)
 800177a:	787b      	ldrb	r3, [r7, #1]
 800177c:	3b01      	subs	r3, #1
 800177e:	2b05      	cmp	r3, #5
 8001780:	f200 8357 	bhi.w	8001e32 <BSP_LCD_GLASS_DisplayChar+0x6e2>
 8001784:	a201      	add	r2, pc, #4	; (adr r2, 800178c <BSP_LCD_GLASS_DisplayChar+0x3c>)
 8001786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800178a:	bf00      	nop
 800178c:	080017a5 	.word	0x080017a5
 8001790:	0800186f 	.word	0x0800186f
 8001794:	08001971 	.word	0x08001971
 8001798:	08001a95 	.word	0x08001a95
 800179c:	08001bcf 	.word	0x08001bcf
 80017a0:	08001d29 	.word	0x08001d29
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80017a4:	4bb7      	ldr	r3, [pc, #732]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80017ac:	4bb5      	ldr	r3, [pc, #724]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	089b      	lsrs	r3, r3, #2
 80017b2:	071b      	lsls	r3, r3, #28
 80017b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b8:	431a      	orrs	r2, r3
 80017ba:	4bb2      	ldr	r3, [pc, #712]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	08db      	lsrs	r3, r3, #3
 80017c0:	075b      	lsls	r3, r3, #29
 80017c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80017c6:	4313      	orrs	r3, r2
 80017c8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	4aae      	ldr	r2, [pc, #696]	; (8001a88 <BSP_LCD_GLASS_DisplayChar+0x338>)
 80017ce:	2100      	movs	r1, #0
 80017d0:	48ae      	ldr	r0, [pc, #696]	; (8001a8c <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80017d2:	f001 fe91 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80017d6:	4bab      	ldr	r3, [pc, #684]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80017de:	4ba9      	ldr	r3, [pc, #676]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	089b      	lsrs	r3, r3, #2
 80017e4:	071b      	lsls	r3, r3, #28
 80017e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ea:	431a      	orrs	r2, r3
 80017ec:	4ba5      	ldr	r3, [pc, #660]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	08db      	lsrs	r3, r3, #3
 80017f2:	075b      	lsls	r3, r3, #29
 80017f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80017f8:	4313      	orrs	r3, r2
 80017fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	4aa2      	ldr	r2, [pc, #648]	; (8001a88 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8001800:	2102      	movs	r1, #2
 8001802:	48a2      	ldr	r0, [pc, #648]	; (8001a8c <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001804:	f001 fe78 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001808:	4b9e      	ldr	r3, [pc, #632]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001810:	4b9c      	ldr	r3, [pc, #624]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	089b      	lsrs	r3, r3, #2
 8001816:	071b      	lsls	r3, r3, #28
 8001818:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800181c:	431a      	orrs	r2, r3
 800181e:	4b99      	ldr	r3, [pc, #612]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	08db      	lsrs	r3, r3, #3
 8001824:	075b      	lsls	r3, r3, #29
 8001826:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800182a:	4313      	orrs	r3, r2
 800182c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	4a95      	ldr	r2, [pc, #596]	; (8001a88 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8001832:	2104      	movs	r1, #4
 8001834:	4895      	ldr	r0, [pc, #596]	; (8001a8c <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001836:	f001 fe5f 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800183a:	4b92      	ldr	r3, [pc, #584]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001842:	4b90      	ldr	r3, [pc, #576]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	089b      	lsrs	r3, r3, #2
 8001848:	071b      	lsls	r3, r3, #28
 800184a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184e:	431a      	orrs	r2, r3
 8001850:	4b8c      	ldr	r3, [pc, #560]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	08db      	lsrs	r3, r3, #3
 8001856:	075b      	lsls	r3, r3, #29
 8001858:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800185c:	4313      	orrs	r3, r2
 800185e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	4a89      	ldr	r2, [pc, #548]	; (8001a88 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8001864:	2106      	movs	r1, #6
 8001866:	4889      	ldr	r0, [pc, #548]	; (8001a8c <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001868:	f001 fe46 	bl	80034f8 <HAL_LCD_Write>
      break;
 800186c:	e2e2      	b.n	8001e34 <BSP_LCD_GLASS_DisplayChar+0x6e4>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800186e:	4b85      	ldr	r3, [pc, #532]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	f003 0204 	and.w	r2, r3, #4
 8001878:	4b82      	ldr	r3, [pc, #520]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	085b      	lsrs	r3, r3, #1
 800187e:	01db      	lsls	r3, r3, #7
 8001880:	b2db      	uxtb	r3, r3
 8001882:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001884:	4b7f      	ldr	r3, [pc, #508]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	089b      	lsrs	r3, r3, #2
 800188a:	069b      	lsls	r3, r3, #26
 800188c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001890:	431a      	orrs	r2, r3
 8001892:	4b7c      	ldr	r3, [pc, #496]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	08db      	lsrs	r3, r3, #3
 8001898:	06db      	lsls	r3, r3, #27
 800189a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800189e:	4313      	orrs	r3, r2
 80018a0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 2G 2B 2M 2E */
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	4a7a      	ldr	r2, [pc, #488]	; (8001a90 <BSP_LCD_GLASS_DisplayChar+0x340>)
 80018a6:	2100      	movs	r1, #0
 80018a8:	4878      	ldr	r0, [pc, #480]	; (8001a8c <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80018aa:	f001 fe25 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80018ae:	4b75      	ldr	r3, [pc, #468]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	f003 0204 	and.w	r2, r3, #4
 80018b8:	4b72      	ldr	r3, [pc, #456]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	085b      	lsrs	r3, r3, #1
 80018be:	01db      	lsls	r3, r3, #7
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80018c4:	4b6f      	ldr	r3, [pc, #444]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	089b      	lsrs	r3, r3, #2
 80018ca:	069b      	lsls	r3, r3, #26
 80018cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80018d0:	431a      	orrs	r2, r3
 80018d2:	4b6c      	ldr	r3, [pc, #432]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	08db      	lsrs	r3, r3, #3
 80018d8:	06db      	lsls	r3, r3, #27
 80018da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80018de:	4313      	orrs	r3, r2
 80018e0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 2F 2A 2C 2D  */
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4a6a      	ldr	r2, [pc, #424]	; (8001a90 <BSP_LCD_GLASS_DisplayChar+0x340>)
 80018e6:	2102      	movs	r1, #2
 80018e8:	4868      	ldr	r0, [pc, #416]	; (8001a8c <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80018ea:	f001 fe05 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80018ee:	4b65      	ldr	r3, [pc, #404]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	f003 0204 	and.w	r2, r3, #4
 80018f8:	4b62      	ldr	r3, [pc, #392]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	085b      	lsrs	r3, r3, #1
 80018fe:	01db      	lsls	r3, r3, #7
 8001900:	b2db      	uxtb	r3, r3
 8001902:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001904:	4b5f      	ldr	r3, [pc, #380]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	089b      	lsrs	r3, r3, #2
 800190a:	069b      	lsls	r3, r3, #26
 800190c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001910:	431a      	orrs	r2, r3
 8001912:	4b5c      	ldr	r3, [pc, #368]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	08db      	lsrs	r3, r3, #3
 8001918:	06db      	lsls	r3, r3, #27
 800191a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800191e:	4313      	orrs	r3, r2
 8001920:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 2Q 2K 2Col 2P  */
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	4a5a      	ldr	r2, [pc, #360]	; (8001a90 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8001926:	2104      	movs	r1, #4
 8001928:	4858      	ldr	r0, [pc, #352]	; (8001a8c <BSP_LCD_GLASS_DisplayChar+0x33c>)
 800192a:	f001 fde5 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800192e:	4b55      	ldr	r3, [pc, #340]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001930:	68db      	ldr	r3, [r3, #12]
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	f003 0204 	and.w	r2, r3, #4
 8001938:	4b52      	ldr	r3, [pc, #328]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	085b      	lsrs	r3, r3, #1
 800193e:	01db      	lsls	r3, r3, #7
 8001940:	b2db      	uxtb	r3, r3
 8001942:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001944:	4b4f      	ldr	r3, [pc, #316]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	089b      	lsrs	r3, r3, #2
 800194a:	069b      	lsls	r3, r3, #26
 800194c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001950:	431a      	orrs	r2, r3
 8001952:	4b4c      	ldr	r3, [pc, #304]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	08db      	lsrs	r3, r3, #3
 8001958:	06db      	lsls	r3, r3, #27
 800195a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800195e:	4313      	orrs	r3, r2
 8001960:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 2H 2J 2DP 2N  */
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	4a4a      	ldr	r2, [pc, #296]	; (8001a90 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8001966:	2106      	movs	r1, #6
 8001968:	4848      	ldr	r0, [pc, #288]	; (8001a8c <BSP_LCD_GLASS_DisplayChar+0x33c>)
 800196a:	f001 fdc5 	bl	80034f8 <HAL_LCD_Write>
      break;
 800196e:	e261      	b.n	8001e34 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001970:	4b44      	ldr	r3, [pc, #272]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	021b      	lsls	r3, r3, #8
 8001976:	f403 7280 	and.w	r2, r3, #256	; 0x100
 800197a:	4b42      	ldr	r3, [pc, #264]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	085b      	lsrs	r3, r3, #1
 8001980:	025b      	lsls	r3, r3, #9
 8001982:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001986:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001988:	4b3e      	ldr	r3, [pc, #248]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	089b      	lsrs	r3, r3, #2
 800198e:	061b      	lsls	r3, r3, #24
 8001990:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001994:	431a      	orrs	r2, r3
 8001996:	4b3b      	ldr	r3, [pc, #236]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	08db      	lsrs	r3, r3, #3
 800199c:	065b      	lsls	r3, r3, #25
 800199e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80019a2:	4313      	orrs	r3, r2
 80019a4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 3G 3B 3M 3E */
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 80019ac:	2100      	movs	r1, #0
 80019ae:	4837      	ldr	r0, [pc, #220]	; (8001a8c <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80019b0:	f001 fda2 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80019b4:	4b33      	ldr	r3, [pc, #204]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	021b      	lsls	r3, r3, #8
 80019ba:	f403 7280 	and.w	r2, r3, #256	; 0x100
 80019be:	4b31      	ldr	r3, [pc, #196]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	085b      	lsrs	r3, r3, #1
 80019c4:	025b      	lsls	r3, r3, #9
 80019c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019ca:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80019cc:	4b2d      	ldr	r3, [pc, #180]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	089b      	lsrs	r3, r3, #2
 80019d2:	061b      	lsls	r3, r3, #24
 80019d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80019d8:	431a      	orrs	r2, r3
 80019da:	4b2a      	ldr	r3, [pc, #168]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	08db      	lsrs	r3, r3, #3
 80019e0:	065b      	lsls	r3, r3, #25
 80019e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 3F 3A 3C 3D  */
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 80019f0:	2102      	movs	r1, #2
 80019f2:	4826      	ldr	r0, [pc, #152]	; (8001a8c <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80019f4:	f001 fd80 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80019f8:	4b22      	ldr	r3, [pc, #136]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	021b      	lsls	r3, r3, #8
 80019fe:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8001a02:	4b20      	ldr	r3, [pc, #128]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	085b      	lsrs	r3, r3, #1
 8001a08:	025b      	lsls	r3, r3, #9
 8001a0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a0e:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001a10:	4b1c      	ldr	r3, [pc, #112]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	089b      	lsrs	r3, r3, #2
 8001a16:	061b      	lsls	r3, r3, #24
 8001a18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a1c:	431a      	orrs	r2, r3
 8001a1e:	4b19      	ldr	r3, [pc, #100]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	08db      	lsrs	r3, r3, #3
 8001a24:	065b      	lsls	r3, r3, #25
 8001a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 3Q 3K 3Col 3P  */
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001a34:	2104      	movs	r1, #4
 8001a36:	4815      	ldr	r0, [pc, #84]	; (8001a8c <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001a38:	f001 fd5e 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001a3c:	4b11      	ldr	r3, [pc, #68]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	021b      	lsls	r3, r3, #8
 8001a42:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8001a46:	4b0f      	ldr	r3, [pc, #60]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	085b      	lsrs	r3, r3, #1
 8001a4c:	025b      	lsls	r3, r3, #9
 8001a4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a52:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001a54:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	089b      	lsrs	r3, r3, #2
 8001a5a:	061b      	lsls	r3, r3, #24
 8001a5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a60:	431a      	orrs	r2, r3
 8001a62:	4b08      	ldr	r3, [pc, #32]	; (8001a84 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	08db      	lsrs	r3, r3, #3
 8001a68:	065b      	lsls	r3, r3, #25
 8001a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 3H 3J 3DP 3N  */
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001a78:	2106      	movs	r1, #6
 8001a7a:	4804      	ldr	r0, [pc, #16]	; (8001a8c <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001a7c:	f001 fd3c 	bl	80034f8 <HAL_LCD_Write>
      break;
 8001a80:	e1d8      	b.n	8001e34 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 8001a82:	bf00      	nop
 8001a84:	2000027c 	.word	0x2000027c
 8001a88:	cffffffc 	.word	0xcffffffc
 8001a8c:	2000028c 	.word	0x2000028c
 8001a90:	f3ffff7b 	.word	0xf3ffff7b
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001a94:	4ba0      	ldr	r3, [pc, #640]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	029b      	lsls	r3, r3, #10
 8001a9a:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001a9e:	4b9e      	ldr	r3, [pc, #632]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	08db      	lsrs	r3, r3, #3
 8001aa4:	055b      	lsls	r3, r3, #21
 8001aa6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 4G 4B 4M 4E */
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	4a9a      	ldr	r2, [pc, #616]	; (8001d1c <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	489a      	ldr	r0, [pc, #616]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001ab6:	f001 fd1f 	bl	80034f8 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001aba:	4b97      	ldr	r3, [pc, #604]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	085b      	lsrs	r3, r3, #1
 8001ac0:	02db      	lsls	r3, r3, #11
 8001ac2:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001ac6:	4b94      	ldr	r3, [pc, #592]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	089b      	lsrs	r3, r3, #2
 8001acc:	051b      	lsls	r3, r3, #20
 8001ace:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 4G 4B 4M 4E */
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	4a92      	ldr	r2, [pc, #584]	; (8001d24 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001ada:	2100      	movs	r1, #0
 8001adc:	4890      	ldr	r0, [pc, #576]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001ade:	f001 fd0b 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001ae2:	4b8d      	ldr	r3, [pc, #564]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	029b      	lsls	r3, r3, #10
 8001ae8:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001aec:	4b8a      	ldr	r3, [pc, #552]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	08db      	lsrs	r3, r3, #3
 8001af2:	055b      	lsls	r3, r3, #21
 8001af4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001af8:	4313      	orrs	r3, r2
 8001afa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	4a87      	ldr	r2, [pc, #540]	; (8001d1c <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001b00:	2102      	movs	r1, #2
 8001b02:	4887      	ldr	r0, [pc, #540]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001b04:	f001 fcf8 	bl	80034f8 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001b08:	4b83      	ldr	r3, [pc, #524]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	085b      	lsrs	r3, r3, #1
 8001b0e:	02db      	lsls	r3, r3, #11
 8001b10:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001b14:	4b80      	ldr	r3, [pc, #512]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	089b      	lsrs	r3, r3, #2
 8001b1a:	051b      	lsls	r3, r3, #20
 8001b1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b20:	4313      	orrs	r3, r2
 8001b22:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	4a7f      	ldr	r2, [pc, #508]	; (8001d24 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001b28:	2102      	movs	r1, #2
 8001b2a:	487d      	ldr	r0, [pc, #500]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001b2c:	f001 fce4 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001b30:	4b79      	ldr	r3, [pc, #484]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	029b      	lsls	r3, r3, #10
 8001b36:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001b3a:	4b77      	ldr	r3, [pc, #476]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	08db      	lsrs	r3, r3, #3
 8001b40:	055b      	lsls	r3, r3, #21
 8001b42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b46:	4313      	orrs	r3, r2
 8001b48:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	4a73      	ldr	r2, [pc, #460]	; (8001d1c <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001b4e:	2104      	movs	r1, #4
 8001b50:	4873      	ldr	r0, [pc, #460]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001b52:	f001 fcd1 	bl	80034f8 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001b56:	4b70      	ldr	r3, [pc, #448]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	085b      	lsrs	r3, r3, #1
 8001b5c:	02db      	lsls	r3, r3, #11
 8001b5e:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001b62:	4b6d      	ldr	r3, [pc, #436]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	089b      	lsrs	r3, r3, #2
 8001b68:	051b      	lsls	r3, r3, #20
 8001b6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	4a6b      	ldr	r2, [pc, #428]	; (8001d24 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001b76:	2104      	movs	r1, #4
 8001b78:	4869      	ldr	r0, [pc, #420]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001b7a:	f001 fcbd 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001b7e:	4b66      	ldr	r3, [pc, #408]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	029b      	lsls	r3, r3, #10
 8001b84:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001b88:	4b63      	ldr	r3, [pc, #396]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	08db      	lsrs	r3, r3, #3
 8001b8e:	055b      	lsls	r3, r3, #21
 8001b90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b94:	4313      	orrs	r3, r2
 8001b96:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	4a60      	ldr	r2, [pc, #384]	; (8001d1c <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001b9c:	2106      	movs	r1, #6
 8001b9e:	4860      	ldr	r0, [pc, #384]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001ba0:	f001 fcaa 	bl	80034f8 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001ba4:	4b5c      	ldr	r3, [pc, #368]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	085b      	lsrs	r3, r3, #1
 8001baa:	02db      	lsls	r3, r3, #11
 8001bac:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001bb0:	4b59      	ldr	r3, [pc, #356]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	089b      	lsrs	r3, r3, #2
 8001bb6:	051b      	lsls	r3, r3, #20
 8001bb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	4a58      	ldr	r2, [pc, #352]	; (8001d24 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001bc4:	2106      	movs	r1, #6
 8001bc6:	4856      	ldr	r0, [pc, #344]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001bc8:	f001 fc96 	bl	80034f8 <HAL_LCD_Write>
      break;
 8001bcc:	e132      	b.n	8001e34 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001bce:	4b52      	ldr	r3, [pc, #328]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	085b      	lsrs	r3, r3, #1
 8001bd4:	035b      	lsls	r3, r3, #13
 8001bd6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001bda:	4b4f      	ldr	r3, [pc, #316]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	089b      	lsrs	r3, r3, #2
 8001be0:	049b      	lsls	r3, r3, #18
 8001be2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001be6:	4313      	orrs	r3, r2
 8001be8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 5G 5B 5M 5E */
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	484b      	ldr	r0, [pc, #300]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001bf4:	f001 fc80 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001bf8:	4b47      	ldr	r3, [pc, #284]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	031b      	lsls	r3, r3, #12
 8001bfe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001c02:	4b45      	ldr	r3, [pc, #276]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	08db      	lsrs	r3, r3, #3
 8001c08:	04db      	lsls	r3, r3, #19
 8001c0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 5G 5B 5M 5E */
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001c18:	2100      	movs	r1, #0
 8001c1a:	4841      	ldr	r0, [pc, #260]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001c1c:	f001 fc6c 	bl	80034f8 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001c20:	4b3d      	ldr	r3, [pc, #244]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	085b      	lsrs	r3, r3, #1
 8001c26:	035b      	lsls	r3, r3, #13
 8001c28:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001c2c:	4b3a      	ldr	r3, [pc, #232]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	089b      	lsrs	r3, r3, #2
 8001c32:	049b      	lsls	r3, r3, #18
 8001c34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001c42:	2102      	movs	r1, #2
 8001c44:	4836      	ldr	r0, [pc, #216]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001c46:	f001 fc57 	bl	80034f8 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001c4a:	4b33      	ldr	r3, [pc, #204]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	031b      	lsls	r3, r3, #12
 8001c50:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001c54:	4b30      	ldr	r3, [pc, #192]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	08db      	lsrs	r3, r3, #3
 8001c5a:	04db      	lsls	r3, r3, #19
 8001c5c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c60:	4313      	orrs	r3, r2
 8001c62:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001c6a:	2102      	movs	r1, #2
 8001c6c:	482c      	ldr	r0, [pc, #176]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001c6e:	f001 fc43 	bl	80034f8 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001c72:	4b29      	ldr	r3, [pc, #164]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	085b      	lsrs	r3, r3, #1
 8001c78:	035b      	lsls	r3, r3, #13
 8001c7a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001c7e:	4b26      	ldr	r3, [pc, #152]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	089b      	lsrs	r3, r3, #2
 8001c84:	049b      	lsls	r3, r3, #18
 8001c86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 5Q 5K 5P */
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001c94:	2104      	movs	r1, #4
 8001c96:	4822      	ldr	r0, [pc, #136]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001c98:	f001 fc2e 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001c9c:	4b1e      	ldr	r3, [pc, #120]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	031b      	lsls	r3, r3, #12
 8001ca2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001ca6:	4b1c      	ldr	r3, [pc, #112]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	08db      	lsrs	r3, r3, #3
 8001cac:	04db      	lsls	r3, r3, #19
 8001cae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 5Q 5K 5P */
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001cbc:	2104      	movs	r1, #4
 8001cbe:	4818      	ldr	r0, [pc, #96]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001cc0:	f001 fc1a 	bl	80034f8 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001cc4:	4b14      	ldr	r3, [pc, #80]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	085b      	lsrs	r3, r3, #1
 8001cca:	035b      	lsls	r3, r3, #13
 8001ccc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001cd0:	4b11      	ldr	r3, [pc, #68]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	089b      	lsrs	r3, r3, #2
 8001cd6:	049b      	lsls	r3, r3, #18
 8001cd8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 5H 5J 5N */
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001ce6:	2106      	movs	r1, #6
 8001ce8:	480d      	ldr	r0, [pc, #52]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001cea:	f001 fc05 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001cee:	4b0a      	ldr	r3, [pc, #40]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	031b      	lsls	r3, r3, #12
 8001cf4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001cf8:	4b07      	ldr	r3, [pc, #28]	; (8001d18 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	08db      	lsrs	r3, r3, #3
 8001cfe:	04db      	lsls	r3, r3, #19
 8001d00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d04:	4313      	orrs	r3, r2
 8001d06:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 5H 5J 5N */
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001d0e:	2106      	movs	r1, #6
 8001d10:	4803      	ldr	r0, [pc, #12]	; (8001d20 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001d12:	f001 fbf1 	bl	80034f8 <HAL_LCD_Write>
      break;
 8001d16:	e08d      	b.n	8001e34 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 8001d18:	2000027c 	.word	0x2000027c
 8001d1c:	ffdffbff 	.word	0xffdffbff
 8001d20:	2000028c 	.word	0x2000028c
 8001d24:	ffeff7ff 	.word	0xffeff7ff
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001d28:	4b46      	ldr	r3, [pc, #280]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	039b      	lsls	r3, r3, #14
 8001d2e:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001d32:	4b44      	ldr	r3, [pc, #272]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	085b      	lsrs	r3, r3, #1
 8001d38:	03db      	lsls	r3, r3, #15
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001d3e:	4b41      	ldr	r3, [pc, #260]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	089b      	lsrs	r3, r3, #2
 8001d44:	045b      	lsls	r3, r3, #17
 8001d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d4a:	431a      	orrs	r2, r3
 8001d4c:	4b3d      	ldr	r3, [pc, #244]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	08db      	lsrs	r3, r3, #3
 8001d52:	041b      	lsls	r3, r3, #16
 8001d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 6G 6B 6M 6E */
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001d62:	2100      	movs	r1, #0
 8001d64:	4838      	ldr	r0, [pc, #224]	; (8001e48 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001d66:	f001 fbc7 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001d6a:	4b36      	ldr	r3, [pc, #216]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	039b      	lsls	r3, r3, #14
 8001d70:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001d74:	4b33      	ldr	r3, [pc, #204]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	085b      	lsrs	r3, r3, #1
 8001d7a:	03db      	lsls	r3, r3, #15
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001d80:	4b30      	ldr	r3, [pc, #192]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	089b      	lsrs	r3, r3, #2
 8001d86:	045b      	lsls	r3, r3, #17
 8001d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d8c:	431a      	orrs	r2, r3
 8001d8e:	4b2d      	ldr	r3, [pc, #180]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	08db      	lsrs	r3, r3, #3
 8001d94:	041b      	lsls	r3, r3, #16
 8001d96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 6G 6B 6M 6E */
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001da4:	2102      	movs	r1, #2
 8001da6:	4828      	ldr	r0, [pc, #160]	; (8001e48 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001da8:	f001 fba6 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001dac:	4b25      	ldr	r3, [pc, #148]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	039b      	lsls	r3, r3, #14
 8001db2:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001db6:	4b23      	ldr	r3, [pc, #140]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	085b      	lsrs	r3, r3, #1
 8001dbc:	03db      	lsls	r3, r3, #15
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001dc2:	4b20      	ldr	r3, [pc, #128]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	089b      	lsrs	r3, r3, #2
 8001dc8:	045b      	lsls	r3, r3, #17
 8001dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dce:	431a      	orrs	r2, r3
 8001dd0:	4b1c      	ldr	r3, [pc, #112]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	08db      	lsrs	r3, r3, #3
 8001dd6:	041b      	lsls	r3, r3, #16
 8001dd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001de6:	2104      	movs	r1, #4
 8001de8:	4817      	ldr	r0, [pc, #92]	; (8001e48 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001dea:	f001 fb85 	bl	80034f8 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001dee:	4b15      	ldr	r3, [pc, #84]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001df0:	68db      	ldr	r3, [r3, #12]
 8001df2:	039b      	lsls	r3, r3, #14
 8001df4:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001df8:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	085b      	lsrs	r3, r3, #1
 8001dfe:	03db      	lsls	r3, r3, #15
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001e04:	4b0f      	ldr	r3, [pc, #60]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	089b      	lsrs	r3, r3, #2
 8001e0a:	045b      	lsls	r3, r3, #17
 8001e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e10:	431a      	orrs	r2, r3
 8001e12:	4b0c      	ldr	r3, [pc, #48]	; (8001e44 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	08db      	lsrs	r3, r3, #3
 8001e18:	041b      	lsls	r3, r3, #16
 8001e1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001e28:	2106      	movs	r1, #6
 8001e2a:	4807      	ldr	r0, [pc, #28]	; (8001e48 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001e2c:	f001 fb64 	bl	80034f8 <HAL_LCD_Write>
      break;
 8001e30:	e000      	b.n	8001e34 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
     default:
      break;
 8001e32:	bf00      	nop
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001e34:	4804      	ldr	r0, [pc, #16]	; (8001e48 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001e36:	f001 fc18 	bl	800366a <HAL_LCD_UpdateDisplayRequest>
}
 8001e3a:	bf00      	nop
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	2000027c 	.word	0x2000027c
 8001e48:	2000028c 	.word	0x2000028c

08001e4c <BSP_LCD_GLASS_DisplayString>:
  * @brief  This function writes a char in the LCD RAM.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8001e54:	2301      	movs	r3, #1
 8001e56:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8001e58:	e00b      	b.n	8001e72 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Display one character on LCD */
    BSP_LCD_GLASS_WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	2100      	movs	r1, #0
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7ff fc57 	bl	8001714 <BSP_LCD_GLASS_WriteChar>

    /* Point on the next character */
    ptr++;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	bf14      	ite	ne
 8001e7a:	2301      	movne	r3, #1
 8001e7c:	2300      	moveq	r3, #0
 8001e7e:	b2da      	uxtb	r2, r3
 8001e80:	7bfb      	ldrb	r3, [r7, #15]
 8001e82:	2b06      	cmp	r3, #6
 8001e84:	bf94      	ite	ls
 8001e86:	2301      	movls	r3, #1
 8001e88:	2300      	movhi	r3, #0
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d1e2      	bne.n	8001e5a <BSP_LCD_GLASS_DisplayString+0xe>
  }
}
 8001e94:	bf00      	nop
 8001e96:	bf00      	nop
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
	...

08001ea0 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  This function Clear the whole LCD RAM.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8001ea4:	4802      	ldr	r0, [pc, #8]	; (8001eb0 <BSP_LCD_GLASS_Clear+0x10>)
 8001ea6:	f001 fb86 	bl	80035b6 <HAL_LCD_Clear>
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	2000028c 	.word	0x2000028c

08001eb4 <LCD_MspInit>:
  * @brief  LCD MSP Init.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b09c      	sub	sp, #112	; 0x70
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001ebc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]
 8001ec8:	60da      	str	r2, [r3, #12]
 8001eca:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001ecc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ed0:	2234      	movs	r2, #52	; 0x34
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f002 feab 	bl	8004c30 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8001eda:	f107 031c 	add.w	r3, r7, #28
 8001ede:	2200      	movs	r2, #0
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	605a      	str	r2, [r3, #4]
 8001ee4:	609a      	str	r2, [r3, #8]
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee6:	4b3f      	ldr	r3, [pc, #252]	; (8001fe4 <LCD_MspInit+0x130>)
 8001ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eea:	4a3e      	ldr	r2, [pc, #248]	; (8001fe4 <LCD_MspInit+0x130>)
 8001eec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ef0:	6253      	str	r3, [r2, #36]	; 0x24
 8001ef2:	4b3c      	ldr	r3, [pc, #240]	; (8001fe4 <LCD_MspInit+0x130>)
 8001ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001efa:	61bb      	str	r3, [r7, #24]
 8001efc:	69bb      	ldr	r3, [r7, #24]
  
  /*##-2- Configue LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001efe:	2304      	movs	r3, #4
 8001f00:	62bb      	str	r3, [r7, #40]	; 0x28
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8001f02:	2300      	movs	r3, #0
 8001f04:	64fb      	str	r3, [r7, #76]	; 0x4c
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8001f06:	2301      	movs	r3, #1
 8001f08:	633b      	str	r3, [r7, #48]	; 0x30
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8001f0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f001 fc0a 	bl	8003728 <HAL_RCC_OscConfig>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d000      	beq.n	8001f1c <LCD_MspInit+0x68>
  { 
    while(1);
 8001f1a:	e7fe      	b.n	8001f1a <LCD_MspInit+0x66>
  }
  
  /*##-3- select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	61fb      	str	r3, [r7, #28]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001f20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f24:	623b      	str	r3, [r7, #32]
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8001f26:	f107 031c 	add.w	r3, r7, #28
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f002 f9c0 	bl	80042b0 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f30:	4b2c      	ldr	r3, [pc, #176]	; (8001fe4 <LCD_MspInit+0x130>)
 8001f32:	69db      	ldr	r3, [r3, #28]
 8001f34:	4a2b      	ldr	r2, [pc, #172]	; (8001fe4 <LCD_MspInit+0x130>)
 8001f36:	f043 0301 	orr.w	r3, r3, #1
 8001f3a:	61d3      	str	r3, [r2, #28]
 8001f3c:	4b29      	ldr	r3, [pc, #164]	; (8001fe4 <LCD_MspInit+0x130>)
 8001f3e:	69db      	ldr	r3, [r3, #28]
 8001f40:	f003 0301 	and.w	r3, r3, #1
 8001f44:	617b      	str	r3, [r7, #20]
 8001f46:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f48:	4b26      	ldr	r3, [pc, #152]	; (8001fe4 <LCD_MspInit+0x130>)
 8001f4a:	69db      	ldr	r3, [r3, #28]
 8001f4c:	4a25      	ldr	r2, [pc, #148]	; (8001fe4 <LCD_MspInit+0x130>)
 8001f4e:	f043 0302 	orr.w	r3, r3, #2
 8001f52:	61d3      	str	r3, [r2, #28]
 8001f54:	4b23      	ldr	r3, [pc, #140]	; (8001fe4 <LCD_MspInit+0x130>)
 8001f56:	69db      	ldr	r3, [r3, #28]
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	613b      	str	r3, [r7, #16]
 8001f5e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f60:	4b20      	ldr	r3, [pc, #128]	; (8001fe4 <LCD_MspInit+0x130>)
 8001f62:	69db      	ldr	r3, [r3, #28]
 8001f64:	4a1f      	ldr	r2, [pc, #124]	; (8001fe4 <LCD_MspInit+0x130>)
 8001f66:	f043 0304 	orr.w	r3, r3, #4
 8001f6a:	61d3      	str	r3, [r2, #28]
 8001f6c:	4b1d      	ldr	r3, [pc, #116]	; (8001fe4 <LCD_MspInit+0x130>)
 8001f6e:	69db      	ldr	r3, [r3, #28]
 8001f70:	f003 0304 	and.w	r3, r3, #4
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	68fb      	ldr	r3, [r7, #12]
  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8001f78:	f248 730e 	movw	r3, #34574	; 0x870e
 8001f7c:	65fb      	str	r3, [r7, #92]	; 0x5c
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8001f7e:	2302      	movs	r3, #2
 8001f80:	663b      	str	r3, [r7, #96]	; 0x60
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8001f82:	2300      	movs	r3, #0
 8001f84:	667b      	str	r3, [r7, #100]	; 0x64
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f86:	2303      	movs	r3, #3
 8001f88:	66bb      	str	r3, [r7, #104]	; 0x68
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8001f8a:	230b      	movs	r3, #11
 8001f8c:	66fb      	str	r3, [r7, #108]	; 0x6c
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001f8e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001f92:	4619      	mov	r1, r3
 8001f94:	4814      	ldr	r0, [pc, #80]	; (8001fe8 <LCD_MspInit+0x134>)
 8001f96:	f001 f85b 	bl	8003050 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8001f9a:	f64f 7338 	movw	r3, #65336	; 0xff38
 8001f9e:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001fa0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4811      	ldr	r0, [pc, #68]	; (8001fec <LCD_MspInit+0x138>)
 8001fa8:	f001 f852 	bl	8003050 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8001fac:	f640 73cf 	movw	r3, #4047	; 0xfcf
 8001fb0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8001fb2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	480d      	ldr	r0, [pc, #52]	; (8001ff0 <LCD_MspInit+0x13c>)
 8001fba:	f001 f849 	bl	8003050 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8001fbe:	2002      	movs	r0, #2
 8001fc0:	f000 fcaa 	bl	8002918 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8001fc4:	4b07      	ldr	r3, [pc, #28]	; (8001fe4 <LCD_MspInit+0x130>)
 8001fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc8:	4a06      	ldr	r2, [pc, #24]	; (8001fe4 <LCD_MspInit+0x130>)
 8001fca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fce:	6253      	str	r3, [r2, #36]	; 0x24
 8001fd0:	4b04      	ldr	r3, [pc, #16]	; (8001fe4 <LCD_MspInit+0x130>)
 8001fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fd8:	60bb      	str	r3, [r7, #8]
 8001fda:	68bb      	ldr	r3, [r7, #8]
}
 8001fdc:	bf00      	nop
 8001fde:	3770      	adds	r7, #112	; 0x70
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40020000 	.word	0x40020000
 8001fec:	40020400 	.word	0x40020400
 8001ff0:	40020800 	.word	0x40020800

08001ff4 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef DoublePoint)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	70fb      	strb	r3, [r7, #3]
 8002000:	4613      	mov	r3, r2
 8002002:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8002004:	2300      	movs	r3, #0
 8002006:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8002008:	2300      	movs	r3, #0
 800200a:	737b      	strb	r3, [r7, #13]
 800200c:	2300      	movs	r3, #0
 800200e:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	2bff      	cmp	r3, #255	; 0xff
 8002016:	f000 80e0 	beq.w	80021da <Convert+0x1e6>
 800201a:	2bff      	cmp	r3, #255	; 0xff
 800201c:	f300 80e9 	bgt.w	80021f2 <Convert+0x1fe>
 8002020:	2bb5      	cmp	r3, #181	; 0xb5
 8002022:	f000 80c7 	beq.w	80021b4 <Convert+0x1c0>
 8002026:	2bb5      	cmp	r3, #181	; 0xb5
 8002028:	f300 80e3 	bgt.w	80021f2 <Convert+0x1fe>
 800202c:	2b6e      	cmp	r3, #110	; 0x6e
 800202e:	f300 80a9 	bgt.w	8002184 <Convert+0x190>
 8002032:	2b20      	cmp	r3, #32
 8002034:	f2c0 80dd 	blt.w	80021f2 <Convert+0x1fe>
 8002038:	3b20      	subs	r3, #32
 800203a:	2b4e      	cmp	r3, #78	; 0x4e
 800203c:	f200 80d9 	bhi.w	80021f2 <Convert+0x1fe>
 8002040:	a201      	add	r2, pc, #4	; (adr r2, 8002048 <Convert+0x54>)
 8002042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002046:	bf00      	nop
 8002048:	0800218b 	.word	0x0800218b
 800204c:	080021f3 	.word	0x080021f3
 8002050:	080021f3 	.word	0x080021f3
 8002054:	080021f3 	.word	0x080021f3
 8002058:	080021f3 	.word	0x080021f3
 800205c:	080021d3 	.word	0x080021d3
 8002060:	080021f3 	.word	0x080021f3
 8002064:	080021f3 	.word	0x080021f3
 8002068:	08002199 	.word	0x08002199
 800206c:	0800219f 	.word	0x0800219f
 8002070:	08002191 	.word	0x08002191
 8002074:	080021f3 	.word	0x080021f3
 8002078:	080021f3 	.word	0x080021f3
 800207c:	080021bd 	.word	0x080021bd
 8002080:	080021f3 	.word	0x080021f3
 8002084:	080021c5 	.word	0x080021c5
 8002088:	080021e3 	.word	0x080021e3
 800208c:	080021e3 	.word	0x080021e3
 8002090:	080021e3 	.word	0x080021e3
 8002094:	080021e3 	.word	0x080021e3
 8002098:	080021e3 	.word	0x080021e3
 800209c:	080021e3 	.word	0x080021e3
 80020a0:	080021e3 	.word	0x080021e3
 80020a4:	080021e3 	.word	0x080021e3
 80020a8:	080021e3 	.word	0x080021e3
 80020ac:	080021e3 	.word	0x080021e3
 80020b0:	080021f3 	.word	0x080021f3
 80020b4:	080021f3 	.word	0x080021f3
 80020b8:	080021f3 	.word	0x080021f3
 80020bc:	080021f3 	.word	0x080021f3
 80020c0:	080021f3 	.word	0x080021f3
 80020c4:	080021f3 	.word	0x080021f3
 80020c8:	080021f3 	.word	0x080021f3
 80020cc:	080021f3 	.word	0x080021f3
 80020d0:	080021f3 	.word	0x080021f3
 80020d4:	080021f3 	.word	0x080021f3
 80020d8:	080021f3 	.word	0x080021f3
 80020dc:	080021f3 	.word	0x080021f3
 80020e0:	080021f3 	.word	0x080021f3
 80020e4:	080021f3 	.word	0x080021f3
 80020e8:	080021f3 	.word	0x080021f3
 80020ec:	080021f3 	.word	0x080021f3
 80020f0:	080021f3 	.word	0x080021f3
 80020f4:	080021f3 	.word	0x080021f3
 80020f8:	080021f3 	.word	0x080021f3
 80020fc:	080021f3 	.word	0x080021f3
 8002100:	080021f3 	.word	0x080021f3
 8002104:	080021f3 	.word	0x080021f3
 8002108:	080021f3 	.word	0x080021f3
 800210c:	080021f3 	.word	0x080021f3
 8002110:	080021f3 	.word	0x080021f3
 8002114:	080021f3 	.word	0x080021f3
 8002118:	080021f3 	.word	0x080021f3
 800211c:	080021f3 	.word	0x080021f3
 8002120:	080021f3 	.word	0x080021f3
 8002124:	080021f3 	.word	0x080021f3
 8002128:	080021f3 	.word	0x080021f3
 800212c:	080021f3 	.word	0x080021f3
 8002130:	080021f3 	.word	0x080021f3
 8002134:	080021f3 	.word	0x080021f3
 8002138:	080021f3 	.word	0x080021f3
 800213c:	080021f3 	.word	0x080021f3
 8002140:	080021f3 	.word	0x080021f3
 8002144:	080021f3 	.word	0x080021f3
 8002148:	080021f3 	.word	0x080021f3
 800214c:	080021f3 	.word	0x080021f3
 8002150:	080021f3 	.word	0x080021f3
 8002154:	080021f3 	.word	0x080021f3
 8002158:	080021f3 	.word	0x080021f3
 800215c:	080021f3 	.word	0x080021f3
 8002160:	080021f3 	.word	0x080021f3
 8002164:	080021f3 	.word	0x080021f3
 8002168:	080021f3 	.word	0x080021f3
 800216c:	080021f3 	.word	0x080021f3
 8002170:	080021f3 	.word	0x080021f3
 8002174:	080021f3 	.word	0x080021f3
 8002178:	080021f3 	.word	0x080021f3
 800217c:	080021a5 	.word	0x080021a5
 8002180:	080021ad 	.word	0x080021ad
 8002184:	2bb0      	cmp	r3, #176	; 0xb0
 8002186:	d020      	beq.n	80021ca <Convert+0x1d6>
 8002188:	e033      	b.n	80021f2 <Convert+0x1fe>
    {
    case ' ' :
      ch = 0x00;
 800218a:	2300      	movs	r3, #0
 800218c:	81fb      	strh	r3, [r7, #14]
      break;
 800218e:	e04f      	b.n	8002230 <Convert+0x23c>

    case '*':
      ch = C_STAR;
 8002190:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002194:	81fb      	strh	r3, [r7, #14]
      break;
 8002196:	e04b      	b.n	8002230 <Convert+0x23c>

    case '(' :
      ch = C_OPENPARMAP;
 8002198:	2328      	movs	r3, #40	; 0x28
 800219a:	81fb      	strh	r3, [r7, #14]
      break;
 800219c:	e048      	b.n	8002230 <Convert+0x23c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800219e:	2311      	movs	r3, #17
 80021a0:	81fb      	strh	r3, [r7, #14]
      break;
 80021a2:	e045      	b.n	8002230 <Convert+0x23c>
      
    case 'm' :
      ch = C_MMAP;
 80021a4:	f24b 2310 	movw	r3, #45584	; 0xb210
 80021a8:	81fb      	strh	r3, [r7, #14]
      break;
 80021aa:	e041      	b.n	8002230 <Convert+0x23c>
    
    case 'n' :
      ch = C_NMAP;
 80021ac:	f242 2310 	movw	r3, #8720	; 0x2210
 80021b0:	81fb      	strh	r3, [r7, #14]
      break;
 80021b2:	e03d      	b.n	8002230 <Convert+0x23c>

    case '' :
      ch = C_UMAP;
 80021b4:	f246 0384 	movw	r3, #24708	; 0x6084
 80021b8:	81fb      	strh	r3, [r7, #14]
      break;
 80021ba:	e039      	b.n	8002230 <Convert+0x23c>

    case '-' :
      ch = C_MINUS;
 80021bc:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80021c0:	81fb      	strh	r3, [r7, #14]
      break;
 80021c2:	e035      	b.n	8002230 <Convert+0x23c>

    case '/' :
      ch = C_SLATCH;
 80021c4:	23c0      	movs	r3, #192	; 0xc0
 80021c6:	81fb      	strh	r3, [r7, #14]
      break;  
 80021c8:	e032      	b.n	8002230 <Convert+0x23c>
      
    case '' :
      ch = C_PERCENT_1;
 80021ca:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80021ce:	81fb      	strh	r3, [r7, #14]
      break;  
 80021d0:	e02e      	b.n	8002230 <Convert+0x23c>
    case '%' :
      ch = C_PERCENT_2; 
 80021d2:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80021d6:	81fb      	strh	r3, [r7, #14]
      break;
 80021d8:	e02a      	b.n	8002230 <Convert+0x23c>
    case 255 :
      ch = C_FULL;
 80021da:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80021de:	81fb      	strh	r3, [r7, #14]
      break ;
 80021e0:	e026      	b.n	8002230 <Convert+0x23c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	3b30      	subs	r3, #48	; 0x30
 80021e8:	4a28      	ldr	r2, [pc, #160]	; (800228c <Convert+0x298>)
 80021ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021ee:	81fb      	strh	r3, [r7, #14]
      break;
 80021f0:	e01e      	b.n	8002230 <Convert+0x23c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	2b5a      	cmp	r3, #90	; 0x5a
 80021f8:	d80a      	bhi.n	8002210 <Convert+0x21c>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	2b40      	cmp	r3, #64	; 0x40
 8002200:	d906      	bls.n	8002210 <Convert+0x21c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	3b41      	subs	r3, #65	; 0x41
 8002208:	4a21      	ldr	r2, [pc, #132]	; (8002290 <Convert+0x29c>)
 800220a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800220e:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b7a      	cmp	r3, #122	; 0x7a
 8002216:	d80a      	bhi.n	800222e <Convert+0x23a>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	2b60      	cmp	r3, #96	; 0x60
 800221e:	d906      	bls.n	800222e <Convert+0x23a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	3b61      	subs	r3, #97	; 0x61
 8002226:	4a1a      	ldr	r2, [pc, #104]	; (8002290 <Convert+0x29c>)
 8002228:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800222c:	81fb      	strh	r3, [r7, #14]
      }
      break;
 800222e:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8002230:	78fb      	ldrb	r3, [r7, #3]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d103      	bne.n	800223e <Convert+0x24a>
  {
    ch |= 0x0002;
 8002236:	89fb      	ldrh	r3, [r7, #14]
 8002238:	f043 0302 	orr.w	r3, r3, #2
 800223c:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the column is on */
  if (DoublePoint == DOUBLEPOINT_ON)
 800223e:	78bb      	ldrb	r3, [r7, #2]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d103      	bne.n	800224c <Convert+0x258>
  {
    ch |= 0x0020;
 8002244:	89fb      	ldrh	r3, [r7, #14]
 8002246:	f043 0320 	orr.w	r3, r3, #32
 800224a:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 800224c:	230c      	movs	r3, #12
 800224e:	737b      	strb	r3, [r7, #13]
 8002250:	2300      	movs	r3, #0
 8002252:	733b      	strb	r3, [r7, #12]
 8002254:	e010      	b.n	8002278 <Convert+0x284>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less signifiant dibit */
 8002256:	89fa      	ldrh	r2, [r7, #14]
 8002258:	7b7b      	ldrb	r3, [r7, #13]
 800225a:	fa42 f303 	asr.w	r3, r2, r3
 800225e:	461a      	mov	r2, r3
 8002260:	7b3b      	ldrb	r3, [r7, #12]
 8002262:	f002 020f 	and.w	r2, r2, #15
 8002266:	490b      	ldr	r1, [pc, #44]	; (8002294 <Convert+0x2a0>)
 8002268:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 800226c:	7b7b      	ldrb	r3, [r7, #13]
 800226e:	3b04      	subs	r3, #4
 8002270:	737b      	strb	r3, [r7, #13]
 8002272:	7b3b      	ldrb	r3, [r7, #12]
 8002274:	3301      	adds	r3, #1
 8002276:	733b      	strb	r3, [r7, #12]
 8002278:	7b3b      	ldrb	r3, [r7, #12]
 800227a:	2b03      	cmp	r3, #3
 800227c:	d9eb      	bls.n	8002256 <Convert+0x262>
  }
}
 800227e:	bf00      	nop
 8002280:	bf00      	nop
 8002282:	3714      	adds	r7, #20
 8002284:	46bd      	mov	sp, r7
 8002286:	bc80      	pop	{r7}
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	08005cec 	.word	0x08005cec
 8002290:	08005cb8 	.word	0x08005cb8
 8002294:	2000027c 	.word	0x2000027c

08002298 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800229e:	4b15      	ldr	r3, [pc, #84]	; (80022f4 <HAL_MspInit+0x5c>)
 80022a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a2:	4a14      	ldr	r2, [pc, #80]	; (80022f4 <HAL_MspInit+0x5c>)
 80022a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80022a8:	6253      	str	r3, [r2, #36]	; 0x24
 80022aa:	4b12      	ldr	r3, [pc, #72]	; (80022f4 <HAL_MspInit+0x5c>)
 80022ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b6:	4b0f      	ldr	r3, [pc, #60]	; (80022f4 <HAL_MspInit+0x5c>)
 80022b8:	6a1b      	ldr	r3, [r3, #32]
 80022ba:	4a0e      	ldr	r2, [pc, #56]	; (80022f4 <HAL_MspInit+0x5c>)
 80022bc:	f043 0301 	orr.w	r3, r3, #1
 80022c0:	6213      	str	r3, [r2, #32]
 80022c2:	4b0c      	ldr	r3, [pc, #48]	; (80022f4 <HAL_MspInit+0x5c>)
 80022c4:	6a1b      	ldr	r3, [r3, #32]
 80022c6:	f003 0301 	and.w	r3, r3, #1
 80022ca:	60bb      	str	r3, [r7, #8]
 80022cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022ce:	4b09      	ldr	r3, [pc, #36]	; (80022f4 <HAL_MspInit+0x5c>)
 80022d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d2:	4a08      	ldr	r2, [pc, #32]	; (80022f4 <HAL_MspInit+0x5c>)
 80022d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022d8:	6253      	str	r3, [r2, #36]	; 0x24
 80022da:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <HAL_MspInit+0x5c>)
 80022dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022e2:	607b      	str	r3, [r7, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80022e6:	2007      	movs	r0, #7
 80022e8:	f000 fe7e 	bl	8002fe8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022ec:	bf00      	nop
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40023800 	.word	0x40023800

080022f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b08a      	sub	sp, #40	; 0x28
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002300:	f107 0314 	add.w	r3, r7, #20
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	605a      	str	r2, [r3, #4]
 800230a:	609a      	str	r2, [r3, #8]
 800230c:	60da      	str	r2, [r3, #12]
 800230e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a15      	ldr	r2, [pc, #84]	; (800236c <HAL_ADC_MspInit+0x74>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d123      	bne.n	8002362 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800231a:	4b15      	ldr	r3, [pc, #84]	; (8002370 <HAL_ADC_MspInit+0x78>)
 800231c:	6a1b      	ldr	r3, [r3, #32]
 800231e:	4a14      	ldr	r2, [pc, #80]	; (8002370 <HAL_ADC_MspInit+0x78>)
 8002320:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002324:	6213      	str	r3, [r2, #32]
 8002326:	4b12      	ldr	r3, [pc, #72]	; (8002370 <HAL_ADC_MspInit+0x78>)
 8002328:	6a1b      	ldr	r3, [r3, #32]
 800232a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800232e:	613b      	str	r3, [r7, #16]
 8002330:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002332:	4b0f      	ldr	r3, [pc, #60]	; (8002370 <HAL_ADC_MspInit+0x78>)
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	4a0e      	ldr	r2, [pc, #56]	; (8002370 <HAL_ADC_MspInit+0x78>)
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	61d3      	str	r3, [r2, #28]
 800233e:	4b0c      	ldr	r3, [pc, #48]	; (8002370 <HAL_ADC_MspInit+0x78>)
 8002340:	69db      	ldr	r3, [r3, #28]
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	60fb      	str	r3, [r7, #12]
 8002348:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = IDD_Measurement_Pin;
 800234a:	2310      	movs	r3, #16
 800234c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800234e:	2303      	movs	r3, #3
 8002350:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002352:	2300      	movs	r3, #0
 8002354:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 8002356:	f107 0314 	add.w	r3, r7, #20
 800235a:	4619      	mov	r1, r3
 800235c:	4805      	ldr	r0, [pc, #20]	; (8002374 <HAL_ADC_MspInit+0x7c>)
 800235e:	f000 fe77 	bl	8003050 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002362:	bf00      	nop
 8002364:	3728      	adds	r7, #40	; 0x28
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40012400 	.word	0x40012400
 8002370:	40023800 	.word	0x40023800
 8002374:	40020000 	.word	0x40020000

08002378 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b08c      	sub	sp, #48	; 0x30
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002380:	f107 031c 	add.w	r3, r7, #28
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	605a      	str	r2, [r3, #4]
 800238a:	609a      	str	r2, [r3, #8]
 800238c:	60da      	str	r2, [r3, #12]
 800238e:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a34      	ldr	r2, [pc, #208]	; (8002468 <HAL_LCD_MspInit+0xf0>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d162      	bne.n	8002460 <HAL_LCD_MspInit+0xe8>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800239a:	4b34      	ldr	r3, [pc, #208]	; (800246c <HAL_LCD_MspInit+0xf4>)
 800239c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239e:	4a33      	ldr	r2, [pc, #204]	; (800246c <HAL_LCD_MspInit+0xf4>)
 80023a0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023a4:	6253      	str	r3, [r2, #36]	; 0x24
 80023a6:	4b31      	ldr	r3, [pc, #196]	; (800246c <HAL_LCD_MspInit+0xf4>)
 80023a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023ae:	61bb      	str	r3, [r7, #24]
 80023b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023b2:	4b2e      	ldr	r3, [pc, #184]	; (800246c <HAL_LCD_MspInit+0xf4>)
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	4a2d      	ldr	r2, [pc, #180]	; (800246c <HAL_LCD_MspInit+0xf4>)
 80023b8:	f043 0304 	orr.w	r3, r3, #4
 80023bc:	61d3      	str	r3, [r2, #28]
 80023be:	4b2b      	ldr	r3, [pc, #172]	; (800246c <HAL_LCD_MspInit+0xf4>)
 80023c0:	69db      	ldr	r3, [r3, #28]
 80023c2:	f003 0304 	and.w	r3, r3, #4
 80023c6:	617b      	str	r3, [r7, #20]
 80023c8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ca:	4b28      	ldr	r3, [pc, #160]	; (800246c <HAL_LCD_MspInit+0xf4>)
 80023cc:	69db      	ldr	r3, [r3, #28]
 80023ce:	4a27      	ldr	r2, [pc, #156]	; (800246c <HAL_LCD_MspInit+0xf4>)
 80023d0:	f043 0301 	orr.w	r3, r3, #1
 80023d4:	61d3      	str	r3, [r2, #28]
 80023d6:	4b25      	ldr	r3, [pc, #148]	; (800246c <HAL_LCD_MspInit+0xf4>)
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e2:	4b22      	ldr	r3, [pc, #136]	; (800246c <HAL_LCD_MspInit+0xf4>)
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	4a21      	ldr	r2, [pc, #132]	; (800246c <HAL_LCD_MspInit+0xf4>)
 80023e8:	f043 0302 	orr.w	r3, r3, #2
 80023ec:	61d3      	str	r3, [r2, #28]
 80023ee:	4b1f      	ldr	r3, [pc, #124]	; (800246c <HAL_LCD_MspInit+0xf4>)
 80023f0:	69db      	ldr	r3, [r3, #28]
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	68fb      	ldr	r3, [r7, #12]
    PB4     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB8     ------> LCD_SEG16
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = SEG14_Pin|SEG15_Pin|SEG16_Pin|SEG17_Pin
 80023fa:	f240 33cf 	movw	r3, #975	; 0x3cf
 80023fe:	61fb      	str	r3, [r7, #28]
                          |SEG18_Pin|SEG19_Pin|SEG20_Pin|SEG21_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002400:	2302      	movs	r3, #2
 8002402:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002404:	2300      	movs	r3, #0
 8002406:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002408:	2300      	movs	r3, #0
 800240a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800240c:	230b      	movs	r3, #11
 800240e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002410:	f107 031c 	add.w	r3, r7, #28
 8002414:	4619      	mov	r1, r3
 8002416:	4816      	ldr	r0, [pc, #88]	; (8002470 <HAL_LCD_MspInit+0xf8>)
 8002418:	f000 fe1a 	bl	8003050 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|COM0_Pin
 800241c:	f248 730e 	movw	r3, #34574	; 0x870e
 8002420:	61fb      	str	r3, [r7, #28]
                          |COM1_Pin|COM2_Pin|SEG12_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002422:	2302      	movs	r3, #2
 8002424:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002426:	2300      	movs	r3, #0
 8002428:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242a:	2300      	movs	r3, #0
 800242c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800242e:	230b      	movs	r3, #11
 8002430:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002432:	f107 031c 	add.w	r3, r7, #28
 8002436:	4619      	mov	r1, r3
 8002438:	480e      	ldr	r0, [pc, #56]	; (8002474 <HAL_LCD_MspInit+0xfc>)
 800243a:	f000 fe09 	bl	8003050 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG9_Pin
 800243e:	f64f 7338 	movw	r3, #65336	; 0xff38
 8002442:	61fb      	str	r3, [r7, #28]
                          |SEG10_Pin|SEG11_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG13_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002444:	2302      	movs	r3, #2
 8002446:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002448:	2300      	movs	r3, #0
 800244a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244c:	2300      	movs	r3, #0
 800244e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002450:	230b      	movs	r3, #11
 8002452:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002454:	f107 031c 	add.w	r3, r7, #28
 8002458:	4619      	mov	r1, r3
 800245a:	4807      	ldr	r0, [pc, #28]	; (8002478 <HAL_LCD_MspInit+0x100>)
 800245c:	f000 fdf8 	bl	8003050 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8002460:	bf00      	nop
 8002462:	3730      	adds	r7, #48	; 0x30
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40002400 	.word	0x40002400
 800246c:	40023800 	.word	0x40023800
 8002470:	40020800 	.word	0x40020800
 8002474:	40020000 	.word	0x40020000
 8002478:	40020400 	.word	0x40020400

0800247c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b08c      	sub	sp, #48	; 0x30
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002484:	f107 031c 	add.w	r3, r7, #28
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]
 800248c:	605a      	str	r2, [r3, #4]
 800248e:	609a      	str	r2, [r3, #8]
 8002490:	60da      	str	r2, [r3, #12]
 8002492:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800249c:	d128      	bne.n	80024f0 <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800249e:	4b36      	ldr	r3, [pc, #216]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 80024a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a2:	4a35      	ldr	r2, [pc, #212]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 80024a4:	f043 0301 	orr.w	r3, r3, #1
 80024a8:	6253      	str	r3, [r2, #36]	; 0x24
 80024aa:	4b33      	ldr	r3, [pc, #204]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 80024ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	61bb      	str	r3, [r7, #24]
 80024b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024b6:	4b30      	ldr	r3, [pc, #192]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 80024b8:	69db      	ldr	r3, [r3, #28]
 80024ba:	4a2f      	ldr	r2, [pc, #188]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 80024bc:	f043 0301 	orr.w	r3, r3, #1
 80024c0:	61d3      	str	r3, [r2, #28]
 80024c2:	4b2d      	ldr	r3, [pc, #180]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 80024c4:	69db      	ldr	r3, [r3, #28]
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	617b      	str	r3, [r7, #20]
 80024cc:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80024ce:	2320      	movs	r3, #32
 80024d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d2:	2302      	movs	r3, #2
 80024d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d6:	2300      	movs	r3, #0
 80024d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024da:	2300      	movs	r3, #0
 80024dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80024de:	2301      	movs	r3, #1
 80024e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e2:	f107 031c 	add.w	r3, r7, #28
 80024e6:	4619      	mov	r1, r3
 80024e8:	4824      	ldr	r0, [pc, #144]	; (800257c <HAL_TIM_Base_MspInit+0x100>)
 80024ea:	f000 fdb1 	bl	8003050 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80024ee:	e03e      	b.n	800256e <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM3)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a22      	ldr	r2, [pc, #136]	; (8002580 <HAL_TIM_Base_MspInit+0x104>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d10c      	bne.n	8002514 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024fa:	4b1f      	ldr	r3, [pc, #124]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 80024fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024fe:	4a1e      	ldr	r2, [pc, #120]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 8002500:	f043 0302 	orr.w	r3, r3, #2
 8002504:	6253      	str	r3, [r2, #36]	; 0x24
 8002506:	4b1c      	ldr	r3, [pc, #112]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 8002508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800250a:	f003 0302 	and.w	r3, r3, #2
 800250e:	613b      	str	r3, [r7, #16]
 8002510:	693b      	ldr	r3, [r7, #16]
}
 8002512:	e02c      	b.n	800256e <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM4)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a1a      	ldr	r2, [pc, #104]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d127      	bne.n	800256e <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800251e:	4b16      	ldr	r3, [pc, #88]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 8002520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002522:	4a15      	ldr	r2, [pc, #84]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 8002524:	f043 0304 	orr.w	r3, r3, #4
 8002528:	6253      	str	r3, [r2, #36]	; 0x24
 800252a:	4b13      	ldr	r3, [pc, #76]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 800252c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252e:	f003 0304 	and.w	r3, r3, #4
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002536:	4b10      	ldr	r3, [pc, #64]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	4a0f      	ldr	r2, [pc, #60]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 800253c:	f043 0302 	orr.w	r3, r3, #2
 8002540:	61d3      	str	r3, [r2, #28]
 8002542:	4b0d      	ldr	r3, [pc, #52]	; (8002578 <HAL_TIM_Base_MspInit+0xfc>)
 8002544:	69db      	ldr	r3, [r3, #28]
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	60bb      	str	r3, [r7, #8]
 800254c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800254e:	23c0      	movs	r3, #192	; 0xc0
 8002550:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002552:	2302      	movs	r3, #2
 8002554:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002556:	2300      	movs	r3, #0
 8002558:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800255a:	2300      	movs	r3, #0
 800255c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800255e:	2302      	movs	r3, #2
 8002560:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002562:	f107 031c 	add.w	r3, r7, #28
 8002566:	4619      	mov	r1, r3
 8002568:	4807      	ldr	r0, [pc, #28]	; (8002588 <HAL_TIM_Base_MspInit+0x10c>)
 800256a:	f000 fd71 	bl	8003050 <HAL_GPIO_Init>
}
 800256e:	bf00      	nop
 8002570:	3730      	adds	r7, #48	; 0x30
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40023800 	.word	0x40023800
 800257c:	40020000 	.word	0x40020000
 8002580:	40000400 	.word	0x40000400
 8002584:	40000800 	.word	0x40000800
 8002588:	40020400 	.word	0x40020400

0800258c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b08a      	sub	sp, #40	; 0x28
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002594:	f107 0314 	add.w	r3, r7, #20
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	605a      	str	r2, [r3, #4]
 800259e:	609a      	str	r2, [r3, #8]
 80025a0:	60da      	str	r2, [r3, #12]
 80025a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a17      	ldr	r2, [pc, #92]	; (8002608 <HAL_UART_MspInit+0x7c>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d128      	bne.n	8002600 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80025ae:	4b17      	ldr	r3, [pc, #92]	; (800260c <HAL_UART_MspInit+0x80>)
 80025b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b2:	4a16      	ldr	r2, [pc, #88]	; (800260c <HAL_UART_MspInit+0x80>)
 80025b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025b8:	6253      	str	r3, [r2, #36]	; 0x24
 80025ba:	4b14      	ldr	r3, [pc, #80]	; (800260c <HAL_UART_MspInit+0x80>)
 80025bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025c2:	613b      	str	r3, [r7, #16]
 80025c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025c6:	4b11      	ldr	r3, [pc, #68]	; (800260c <HAL_UART_MspInit+0x80>)
 80025c8:	69db      	ldr	r3, [r3, #28]
 80025ca:	4a10      	ldr	r2, [pc, #64]	; (800260c <HAL_UART_MspInit+0x80>)
 80025cc:	f043 0304 	orr.w	r3, r3, #4
 80025d0:	61d3      	str	r3, [r2, #28]
 80025d2:	4b0e      	ldr	r3, [pc, #56]	; (800260c <HAL_UART_MspInit+0x80>)
 80025d4:	69db      	ldr	r3, [r3, #28]
 80025d6:	f003 0304 	and.w	r3, r3, #4
 80025da:	60fb      	str	r3, [r7, #12]
 80025dc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80025de:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80025e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e4:	2302      	movs	r3, #2
 80025e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ec:	2303      	movs	r3, #3
 80025ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025f0:	2307      	movs	r3, #7
 80025f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025f4:	f107 0314 	add.w	r3, r7, #20
 80025f8:	4619      	mov	r1, r3
 80025fa:	4805      	ldr	r0, [pc, #20]	; (8002610 <HAL_UART_MspInit+0x84>)
 80025fc:	f000 fd28 	bl	8003050 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002600:	bf00      	nop
 8002602:	3728      	adds	r7, #40	; 0x28
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40004800 	.word	0x40004800
 800260c:	40023800 	.word	0x40023800
 8002610:	40020800 	.word	0x40020800

08002614 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002618:	e7fe      	b.n	8002618 <NMI_Handler+0x4>

0800261a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800261a:	b480      	push	{r7}
 800261c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800261e:	e7fe      	b.n	800261e <HardFault_Handler+0x4>

08002620 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002624:	e7fe      	b.n	8002624 <MemManage_Handler+0x4>

08002626 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002626:	b480      	push	{r7}
 8002628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800262a:	e7fe      	b.n	800262a <BusFault_Handler+0x4>

0800262c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002630:	e7fe      	b.n	8002630 <UsageFault_Handler+0x4>

08002632 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002632:	b480      	push	{r7}
 8002634:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002636:	bf00      	nop
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr

0800263e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800263e:	b480      	push	{r7}
 8002640:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002642:	bf00      	nop
 8002644:	46bd      	mov	sp, r7
 8002646:	bc80      	pop	{r7}
 8002648:	4770      	bx	lr

0800264a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800264a:	b480      	push	{r7}
 800264c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800264e:	bf00      	nop
 8002650:	46bd      	mov	sp, r7
 8002652:	bc80      	pop	{r7}
 8002654:	4770      	bx	lr

08002656 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800265a:	f000 f941 	bl	80028e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}

08002662 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002662:	b480      	push	{r7}
 8002664:	af00      	add	r7, sp, #0
	return 1;
 8002666:	2301      	movs	r3, #1
}
 8002668:	4618      	mov	r0, r3
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr

08002670 <_kill>:

int _kill(int pid, int sig)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800267a:	f002 faaf 	bl	8004bdc <__errno>
 800267e:	4603      	mov	r3, r0
 8002680:	2216      	movs	r2, #22
 8002682:	601a      	str	r2, [r3, #0]
	return -1;
 8002684:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002688:	4618      	mov	r0, r3
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <_exit>:

void _exit (int status)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002698:	f04f 31ff 	mov.w	r1, #4294967295
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f7ff ffe7 	bl	8002670 <_kill>
	while (1) {}		/* Make sure we hang here */
 80026a2:	e7fe      	b.n	80026a2 <_exit+0x12>

080026a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	60b9      	str	r1, [r7, #8]
 80026ae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026b0:	2300      	movs	r3, #0
 80026b2:	617b      	str	r3, [r7, #20]
 80026b4:	e00a      	b.n	80026cc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80026b6:	f3af 8000 	nop.w
 80026ba:	4601      	mov	r1, r0
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	1c5a      	adds	r2, r3, #1
 80026c0:	60ba      	str	r2, [r7, #8]
 80026c2:	b2ca      	uxtb	r2, r1
 80026c4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	3301      	adds	r3, #1
 80026ca:	617b      	str	r3, [r7, #20]
 80026cc:	697a      	ldr	r2, [r7, #20]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	dbf0      	blt.n	80026b6 <_read+0x12>
	}

return len;
 80026d4:	687b      	ldr	r3, [r7, #4]
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3718      	adds	r7, #24
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b086      	sub	sp, #24
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	60f8      	str	r0, [r7, #12]
 80026e6:	60b9      	str	r1, [r7, #8]
 80026e8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ea:	2300      	movs	r3, #0
 80026ec:	617b      	str	r3, [r7, #20]
 80026ee:	e009      	b.n	8002704 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	1c5a      	adds	r2, r3, #1
 80026f4:	60ba      	str	r2, [r7, #8]
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	3301      	adds	r3, #1
 8002702:	617b      	str	r3, [r7, #20]
 8002704:	697a      	ldr	r2, [r7, #20]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	429a      	cmp	r2, r3
 800270a:	dbf1      	blt.n	80026f0 <_write+0x12>
	}
	return len;
 800270c:	687b      	ldr	r3, [r7, #4]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3718      	adds	r7, #24
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <_close>:

int _close(int file)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
	return -1;
 800271e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002722:	4618      	mov	r0, r3
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr

0800272c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800273c:	605a      	str	r2, [r3, #4]
	return 0;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr

0800274a <_isatty>:

int _isatty(int file)
{
 800274a:	b480      	push	{r7}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
	return 1;
 8002752:	2301      	movs	r3, #1
}
 8002754:	4618      	mov	r0, r3
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	bc80      	pop	{r7}
 800275c:	4770      	bx	lr

0800275e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800275e:	b480      	push	{r7}
 8002760:	b085      	sub	sp, #20
 8002762:	af00      	add	r7, sp, #0
 8002764:	60f8      	str	r0, [r7, #12]
 8002766:	60b9      	str	r1, [r7, #8]
 8002768:	607a      	str	r2, [r7, #4]
	return 0;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	3714      	adds	r7, #20
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr
	...

08002778 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002780:	4a14      	ldr	r2, [pc, #80]	; (80027d4 <_sbrk+0x5c>)
 8002782:	4b15      	ldr	r3, [pc, #84]	; (80027d8 <_sbrk+0x60>)
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800278c:	4b13      	ldr	r3, [pc, #76]	; (80027dc <_sbrk+0x64>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d102      	bne.n	800279a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002794:	4b11      	ldr	r3, [pc, #68]	; (80027dc <_sbrk+0x64>)
 8002796:	4a12      	ldr	r2, [pc, #72]	; (80027e0 <_sbrk+0x68>)
 8002798:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800279a:	4b10      	ldr	r3, [pc, #64]	; (80027dc <_sbrk+0x64>)
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4413      	add	r3, r2
 80027a2:	693a      	ldr	r2, [r7, #16]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d207      	bcs.n	80027b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027a8:	f002 fa18 	bl	8004bdc <__errno>
 80027ac:	4603      	mov	r3, r0
 80027ae:	220c      	movs	r2, #12
 80027b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027b2:	f04f 33ff 	mov.w	r3, #4294967295
 80027b6:	e009      	b.n	80027cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027b8:	4b08      	ldr	r3, [pc, #32]	; (80027dc <_sbrk+0x64>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027be:	4b07      	ldr	r3, [pc, #28]	; (80027dc <_sbrk+0x64>)
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4413      	add	r3, r2
 80027c6:	4a05      	ldr	r2, [pc, #20]	; (80027dc <_sbrk+0x64>)
 80027c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027ca:	68fb      	ldr	r3, [r7, #12]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3718      	adds	r7, #24
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	20004000 	.word	0x20004000
 80027d8:	00000400 	.word	0x00000400
 80027dc:	200000c4 	.word	0x200000c4
 80027e0:	200002e0 	.word	0x200002e0

080027e4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027f0:	480c      	ldr	r0, [pc, #48]	; (8002824 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027f2:	490d      	ldr	r1, [pc, #52]	; (8002828 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027f4:	4a0d      	ldr	r2, [pc, #52]	; (800282c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027f8:	e002      	b.n	8002800 <LoopCopyDataInit>

080027fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027fe:	3304      	adds	r3, #4

08002800 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002800:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002802:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002804:	d3f9      	bcc.n	80027fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002806:	4a0a      	ldr	r2, [pc, #40]	; (8002830 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002808:	4c0a      	ldr	r4, [pc, #40]	; (8002834 <LoopFillZerobss+0x22>)
  movs r3, #0
 800280a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800280c:	e001      	b.n	8002812 <LoopFillZerobss>

0800280e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800280e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002810:	3204      	adds	r2, #4

08002812 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002812:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002814:	d3fb      	bcc.n	800280e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002816:	f7ff ffe5 	bl	80027e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800281a:	f002 f9e5 	bl	8004be8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800281e:	f7fd ff6d 	bl	80006fc <main>
  bx lr
 8002822:	4770      	bx	lr
  ldr r0, =_sdata
 8002824:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002828:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 800282c:	08005e80 	.word	0x08005e80
  ldr r2, =_sbss
 8002830:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002834:	200002dc 	.word	0x200002dc

08002838 <COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002838:	e7fe      	b.n	8002838 <COMP_IRQHandler>

0800283a <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	b082      	sub	sp, #8
 800283e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002840:	2300      	movs	r3, #0
 8002842:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002844:	2003      	movs	r0, #3
 8002846:	f000 fbcf 	bl	8002fe8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800284a:	2000      	movs	r0, #0
 800284c:	f000 f80e 	bl	800286c <HAL_InitTick>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d002      	beq.n	800285c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	71fb      	strb	r3, [r7, #7]
 800285a:	e001      	b.n	8002860 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800285c:	f7ff fd1c 	bl	8002298 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002860:	79fb      	ldrb	r3, [r7, #7]
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
	...

0800286c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002874:	2300      	movs	r3, #0
 8002876:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002878:	4b16      	ldr	r3, [pc, #88]	; (80028d4 <HAL_InitTick+0x68>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d022      	beq.n	80028c6 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002880:	4b15      	ldr	r3, [pc, #84]	; (80028d8 <HAL_InitTick+0x6c>)
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	4b13      	ldr	r3, [pc, #76]	; (80028d4 <HAL_InitTick+0x68>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800288c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002890:	fbb2 f3f3 	udiv	r3, r2, r3
 8002894:	4618      	mov	r0, r3
 8002896:	f000 fbce 	bl	8003036 <HAL_SYSTICK_Config>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d10f      	bne.n	80028c0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2b0f      	cmp	r3, #15
 80028a4:	d809      	bhi.n	80028ba <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028a6:	2200      	movs	r2, #0
 80028a8:	6879      	ldr	r1, [r7, #4]
 80028aa:	f04f 30ff 	mov.w	r0, #4294967295
 80028ae:	f000 fba6 	bl	8002ffe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80028b2:	4a0a      	ldr	r2, [pc, #40]	; (80028dc <HAL_InitTick+0x70>)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6013      	str	r3, [r2, #0]
 80028b8:	e007      	b.n	80028ca <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	73fb      	strb	r3, [r7, #15]
 80028be:	e004      	b.n	80028ca <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	73fb      	strb	r3, [r7, #15]
 80028c4:	e001      	b.n	80028ca <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80028ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	20000018 	.word	0x20000018
 80028d8:	20000010 	.word	0x20000010
 80028dc:	20000014 	.word	0x20000014

080028e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028e4:	4b05      	ldr	r3, [pc, #20]	; (80028fc <HAL_IncTick+0x1c>)
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	4b05      	ldr	r3, [pc, #20]	; (8002900 <HAL_IncTick+0x20>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4413      	add	r3, r2
 80028ee:	4a03      	ldr	r2, [pc, #12]	; (80028fc <HAL_IncTick+0x1c>)
 80028f0:	6013      	str	r3, [r2, #0]
}
 80028f2:	bf00      	nop
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bc80      	pop	{r7}
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	200002c8 	.word	0x200002c8
 8002900:	20000018 	.word	0x20000018

08002904 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  return uwTick;
 8002908:	4b02      	ldr	r3, [pc, #8]	; (8002914 <HAL_GetTick+0x10>)
 800290a:	681b      	ldr	r3, [r3, #0]
}
 800290c:	4618      	mov	r0, r3
 800290e:	46bd      	mov	sp, r7
 8002910:	bc80      	pop	{r7}
 8002912:	4770      	bx	lr
 8002914:	200002c8 	.word	0x200002c8

08002918 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002920:	f7ff fff0 	bl	8002904 <HAL_GetTick>
 8002924:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002930:	d004      	beq.n	800293c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002932:	4b09      	ldr	r3, [pc, #36]	; (8002958 <HAL_Delay+0x40>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	68fa      	ldr	r2, [r7, #12]
 8002938:	4413      	add	r3, r2
 800293a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800293c:	bf00      	nop
 800293e:	f7ff ffe1 	bl	8002904 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	429a      	cmp	r2, r3
 800294c:	d8f7      	bhi.n	800293e <HAL_Delay+0x26>
  {
  }
}
 800294e:	bf00      	nop
 8002950:	bf00      	nop
 8002952:	3710      	adds	r7, #16
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	20000018 	.word	0x20000018

0800295c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b08e      	sub	sp, #56	; 0x38
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002964:	2300      	movs	r3, #0
 8002966:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 800296a:	2300      	movs	r3, #0
 800296c:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 800296e:	2300      	movs	r3, #0
 8002970:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d101      	bne.n	800297c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e127      	b.n	8002bcc <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002986:	2b00      	cmp	r3, #0
 8002988:	d115      	bne.n	80029b6 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002998:	4b8e      	ldr	r3, [pc, #568]	; (8002bd4 <HAL_ADC_Init+0x278>)
 800299a:	6a1b      	ldr	r3, [r3, #32]
 800299c:	4a8d      	ldr	r2, [pc, #564]	; (8002bd4 <HAL_ADC_Init+0x278>)
 800299e:	f043 0301 	orr.w	r3, r3, #1
 80029a2:	6213      	str	r3, [r2, #32]
 80029a4:	4b8b      	ldr	r3, [pc, #556]	; (8002bd4 <HAL_ADC_Init+0x278>)
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	f003 0301 	and.w	r3, r3, #1
 80029ac:	60bb      	str	r3, [r7, #8]
 80029ae:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f7ff fca1 	bl	80022f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ba:	f003 0310 	and.w	r3, r3, #16
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f040 80ff 	bne.w	8002bc2 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029c8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80029cc:	f023 0302 	bic.w	r3, r3, #2
 80029d0:	f043 0202 	orr.w	r2, r3, #2
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 80029d8:	4b7f      	ldr	r3, [pc, #508]	; (8002bd8 <HAL_ADC_Init+0x27c>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	497c      	ldr	r1, [pc, #496]	; (8002bd8 <HAL_ADC_Init+0x27c>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80029f2:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029fa:	4619      	mov	r1, r3
 80029fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a00:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a02:	6a3b      	ldr	r3, [r7, #32]
 8002a04:	fa93 f3a3 	rbit	r3, r3
 8002a08:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	fab3 f383 	clz	r3, r3
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8002a16:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002a1c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a24:	4619      	mov	r1, r3
 8002a26:	2302      	movs	r3, #2
 8002a28:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2c:	fa93 f3a3 	rbit	r3, r3
 8002a30:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a34:	fab3 f383 	clz	r3, r3
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8002a3e:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002a40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a42:	4313      	orrs	r3, r2
 8002a44:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a4a:	2b10      	cmp	r3, #16
 8002a4c:	d007      	beq.n	8002a5e <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8002a56:	4313      	orrs	r3, r2
 8002a58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a68:	2b40      	cmp	r3, #64	; 0x40
 8002a6a:	d04f      	beq.n	8002b0c <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	699b      	ldr	r3, [r3, #24]
 8002a70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a72:	4313      	orrs	r3, r2
 8002a74:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002a7e:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	6912      	ldr	r2, [r2, #16]
 8002a84:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8002a88:	d003      	beq.n	8002a92 <HAL_ADC_Init+0x136>
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	6912      	ldr	r2, [r2, #16]
 8002a8e:	2a01      	cmp	r2, #1
 8002a90:	d102      	bne.n	8002a98 <HAL_ADC_Init+0x13c>
 8002a92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a96:	e000      	b.n	8002a9a <HAL_ADC_Init+0x13e>
 8002a98:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8002a9a:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002a9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d125      	bne.n	8002af8 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d114      	bne.n	8002ae0 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aba:	3b01      	subs	r3, #1
 8002abc:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8002ac0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac2:	69ba      	ldr	r2, [r7, #24]
 8002ac4:	fa92 f2a2 	rbit	r2, r2
 8002ac8:	617a      	str	r2, [r7, #20]
  return result;
 8002aca:	697a      	ldr	r2, [r7, #20]
 8002acc:	fab2 f282 	clz	r2, r2
 8002ad0:	b2d2      	uxtb	r2, r2
 8002ad2:	4093      	lsls	r3, r2
 8002ad4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ad8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ada:	4313      	orrs	r3, r2
 8002adc:	633b      	str	r3, [r7, #48]	; 0x30
 8002ade:	e00b      	b.n	8002af8 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ae4:	f043 0220 	orr.w	r2, r3, #32
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002af0:	f043 0201 	orr.w	r2, r3, #1
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	685a      	ldr	r2, [r3, #4]
 8002afe:	4b37      	ldr	r3, [pc, #220]	; (8002bdc <HAL_ADC_Init+0x280>)
 8002b00:	4013      	ands	r3, r2
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6812      	ldr	r2, [r2, #0]
 8002b06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b08:	430b      	orrs	r3, r1
 8002b0a:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689a      	ldr	r2, [r3, #8]
 8002b12:	4b33      	ldr	r3, [pc, #204]	; (8002be0 <HAL_ADC_Init+0x284>)
 8002b14:	4013      	ands	r3, r2
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	6812      	ldr	r2, [r2, #0]
 8002b1a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002b1c:	430b      	orrs	r3, r1
 8002b1e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	691b      	ldr	r3, [r3, #16]
 8002b24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b28:	d003      	beq.n	8002b32 <HAL_ADC_Init+0x1d6>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d119      	bne.n	8002b66 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b38:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b40:	3b01      	subs	r3, #1
 8002b42:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8002b46:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b48:	693a      	ldr	r2, [r7, #16]
 8002b4a:	fa92 f2a2 	rbit	r2, r2
 8002b4e:	60fa      	str	r2, [r7, #12]
  return result;
 8002b50:	68fa      	ldr	r2, [r7, #12]
 8002b52:	fab2 f282 	clz	r2, r2
 8002b56:	b2d2      	uxtb	r2, r2
 8002b58:	fa03 f202 	lsl.w	r2, r3, r2
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	430a      	orrs	r2, r1
 8002b62:	631a      	str	r2, [r3, #48]	; 0x30
 8002b64:	e007      	b.n	8002b76 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8002b74:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	689a      	ldr	r2, [r3, #8]
 8002b7c:	4b19      	ldr	r3, [pc, #100]	; (8002be4 <HAL_ADC_Init+0x288>)
 8002b7e:	4013      	ands	r3, r2
 8002b80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d10b      	bne.n	8002b9e <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b90:	f023 0303 	bic.w	r3, r3, #3
 8002b94:	f043 0201 	orr.w	r2, r3, #1
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	64da      	str	r2, [r3, #76]	; 0x4c
 8002b9c:	e014      	b.n	8002bc8 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ba2:	f023 0312 	bic.w	r3, r3, #18
 8002ba6:	f043 0210 	orr.w	r2, r3, #16
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bb2:	f043 0201 	orr.w	r2, r3, #1
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002bc0:	e002      	b.n	8002bc8 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002bc8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3738      	adds	r7, #56	; 0x38
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	40012700 	.word	0x40012700
 8002bdc:	fcfc16ff 	.word	0xfcfc16ff
 8002be0:	c0fff18d 	.word	0xc0fff18d
 8002be4:	bf80fffe 	.word	0xbf80fffe

08002be8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b085      	sub	sp, #20
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d101      	bne.n	8002c08 <HAL_ADC_ConfigChannel+0x20>
 8002c04:	2302      	movs	r3, #2
 8002c06:	e134      	b.n	8002e72 <HAL_ADC_ConfigChannel+0x28a>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	2b06      	cmp	r3, #6
 8002c16:	d81c      	bhi.n	8002c52 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	685a      	ldr	r2, [r3, #4]
 8002c22:	4613      	mov	r3, r2
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	4413      	add	r3, r2
 8002c28:	3b05      	subs	r3, #5
 8002c2a:	221f      	movs	r2, #31
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	43db      	mvns	r3, r3
 8002c32:	4019      	ands	r1, r3
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	6818      	ldr	r0, [r3, #0]
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685a      	ldr	r2, [r3, #4]
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	4413      	add	r3, r2
 8002c42:	3b05      	subs	r3, #5
 8002c44:	fa00 f203 	lsl.w	r2, r0, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	641a      	str	r2, [r3, #64]	; 0x40
 8002c50:	e07e      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	2b0c      	cmp	r3, #12
 8002c58:	d81c      	bhi.n	8002c94 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	685a      	ldr	r2, [r3, #4]
 8002c64:	4613      	mov	r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	4413      	add	r3, r2
 8002c6a:	3b23      	subs	r3, #35	; 0x23
 8002c6c:	221f      	movs	r2, #31
 8002c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c72:	43db      	mvns	r3, r3
 8002c74:	4019      	ands	r1, r3
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	6818      	ldr	r0, [r3, #0]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	4613      	mov	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4413      	add	r3, r2
 8002c84:	3b23      	subs	r3, #35	; 0x23
 8002c86:	fa00 f203 	lsl.w	r2, r0, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	430a      	orrs	r2, r1
 8002c90:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c92:	e05d      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	2b12      	cmp	r3, #18
 8002c9a:	d81c      	bhi.n	8002cd6 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	4413      	add	r3, r2
 8002cac:	3b41      	subs	r3, #65	; 0x41
 8002cae:	221f      	movs	r2, #31
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	4019      	ands	r1, r3
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	6818      	ldr	r0, [r3, #0]
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	4413      	add	r3, r2
 8002cc6:	3b41      	subs	r3, #65	; 0x41
 8002cc8:	fa00 f203 	lsl.w	r2, r0, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	639a      	str	r2, [r3, #56]	; 0x38
 8002cd4:	e03c      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	2b18      	cmp	r3, #24
 8002cdc:	d81c      	bhi.n	8002d18 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	4613      	mov	r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	4413      	add	r3, r2
 8002cee:	3b5f      	subs	r3, #95	; 0x5f
 8002cf0:	221f      	movs	r2, #31
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	4019      	ands	r1, r3
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	6818      	ldr	r0, [r3, #0]
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	4613      	mov	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	4413      	add	r3, r2
 8002d08:	3b5f      	subs	r3, #95	; 0x5f
 8002d0a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	635a      	str	r2, [r3, #52]	; 0x34
 8002d16:	e01b      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	4613      	mov	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	4413      	add	r3, r2
 8002d28:	3b7d      	subs	r3, #125	; 0x7d
 8002d2a:	221f      	movs	r2, #31
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	43db      	mvns	r3, r3
 8002d32:	4019      	ands	r1, r3
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	6818      	ldr	r0, [r3, #0]
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685a      	ldr	r2, [r3, #4]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	4413      	add	r3, r2
 8002d42:	3b7d      	subs	r3, #125	; 0x7d
 8002d44:	fa00 f203 	lsl.w	r2, r0, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2b09      	cmp	r3, #9
 8002d56:	d81a      	bhi.n	8002d8e <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	6959      	ldr	r1, [r3, #20]
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	4613      	mov	r3, r2
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	4413      	add	r3, r2
 8002d68:	2207      	movs	r2, #7
 8002d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6e:	43db      	mvns	r3, r3
 8002d70:	4019      	ands	r1, r3
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	6898      	ldr	r0, [r3, #8]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	4413      	add	r3, r2
 8002d80:	fa00 f203 	lsl.w	r2, r0, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	615a      	str	r2, [r3, #20]
 8002d8c:	e042      	b.n	8002e14 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2b13      	cmp	r3, #19
 8002d94:	d81c      	bhi.n	8002dd0 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	6919      	ldr	r1, [r3, #16]
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	4613      	mov	r3, r2
 8002da2:	005b      	lsls	r3, r3, #1
 8002da4:	4413      	add	r3, r2
 8002da6:	3b1e      	subs	r3, #30
 8002da8:	2207      	movs	r2, #7
 8002daa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dae:	43db      	mvns	r3, r3
 8002db0:	4019      	ands	r1, r3
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	6898      	ldr	r0, [r3, #8]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	4413      	add	r3, r2
 8002dc0:	3b1e      	subs	r3, #30
 8002dc2:	fa00 f203 	lsl.w	r2, r0, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	611a      	str	r2, [r3, #16]
 8002dce:	e021      	b.n	8002e14 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2b1a      	cmp	r3, #26
 8002dd6:	d81c      	bhi.n	8002e12 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68d9      	ldr	r1, [r3, #12]
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	4613      	mov	r3, r2
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	4413      	add	r3, r2
 8002de8:	3b3c      	subs	r3, #60	; 0x3c
 8002dea:	2207      	movs	r2, #7
 8002dec:	fa02 f303 	lsl.w	r3, r2, r3
 8002df0:	43db      	mvns	r3, r3
 8002df2:	4019      	ands	r1, r3
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	6898      	ldr	r0, [r3, #8]
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	005b      	lsls	r3, r3, #1
 8002e00:	4413      	add	r3, r2
 8002e02:	3b3c      	subs	r3, #60	; 0x3c
 8002e04:	fa00 f203 	lsl.w	r2, r0, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	60da      	str	r2, [r3, #12]
 8002e10:	e000      	b.n	8002e14 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8002e12:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2b10      	cmp	r3, #16
 8002e1a:	d003      	beq.n	8002e24 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002e20:	2b11      	cmp	r3, #17
 8002e22:	d121      	bne.n	8002e68 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8002e24:	4b15      	ldr	r3, [pc, #84]	; (8002e7c <HAL_ADC_ConfigChannel+0x294>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d11b      	bne.n	8002e68 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002e30:	4b12      	ldr	r3, [pc, #72]	; (8002e7c <HAL_ADC_ConfigChannel+0x294>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	4a11      	ldr	r2, [pc, #68]	; (8002e7c <HAL_ADC_ConfigChannel+0x294>)
 8002e36:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002e3a:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2b10      	cmp	r3, #16
 8002e42:	d111      	bne.n	8002e68 <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002e44:	4b0e      	ldr	r3, [pc, #56]	; (8002e80 <HAL_ADC_ConfigChannel+0x298>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a0e      	ldr	r2, [pc, #56]	; (8002e84 <HAL_ADC_ConfigChannel+0x29c>)
 8002e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4e:	0c9a      	lsrs	r2, r3, #18
 8002e50:	4613      	mov	r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	4413      	add	r3, r2
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002e5a:	e002      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d1f9      	bne.n	8002e5c <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3714      	adds	r7, #20
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr
 8002e7c:	40012700 	.word	0x40012700
 8002e80:	20000010 	.word	0x20000010
 8002e84:	431bde83 	.word	0x431bde83

08002e88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f003 0307 	and.w	r3, r3, #7
 8002e96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e98:	4b0c      	ldr	r3, [pc, #48]	; (8002ecc <__NVIC_SetPriorityGrouping+0x44>)
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002eb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002eb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eba:	4a04      	ldr	r2, [pc, #16]	; (8002ecc <__NVIC_SetPriorityGrouping+0x44>)
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	60d3      	str	r3, [r2, #12]
}
 8002ec0:	bf00      	nop
 8002ec2:	3714      	adds	r7, #20
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bc80      	pop	{r7}
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	e000ed00 	.word	0xe000ed00

08002ed0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ed4:	4b04      	ldr	r3, [pc, #16]	; (8002ee8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	0a1b      	lsrs	r3, r3, #8
 8002eda:	f003 0307 	and.w	r3, r3, #7
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bc80      	pop	{r7}
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	e000ed00 	.word	0xe000ed00

08002eec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	6039      	str	r1, [r7, #0]
 8002ef6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	db0a      	blt.n	8002f16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	b2da      	uxtb	r2, r3
 8002f04:	490c      	ldr	r1, [pc, #48]	; (8002f38 <__NVIC_SetPriority+0x4c>)
 8002f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0a:	0112      	lsls	r2, r2, #4
 8002f0c:	b2d2      	uxtb	r2, r2
 8002f0e:	440b      	add	r3, r1
 8002f10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f14:	e00a      	b.n	8002f2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	b2da      	uxtb	r2, r3
 8002f1a:	4908      	ldr	r1, [pc, #32]	; (8002f3c <__NVIC_SetPriority+0x50>)
 8002f1c:	79fb      	ldrb	r3, [r7, #7]
 8002f1e:	f003 030f 	and.w	r3, r3, #15
 8002f22:	3b04      	subs	r3, #4
 8002f24:	0112      	lsls	r2, r2, #4
 8002f26:	b2d2      	uxtb	r2, r2
 8002f28:	440b      	add	r3, r1
 8002f2a:	761a      	strb	r2, [r3, #24]
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bc80      	pop	{r7}
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	e000e100 	.word	0xe000e100
 8002f3c:	e000ed00 	.word	0xe000ed00

08002f40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b089      	sub	sp, #36	; 0x24
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	f1c3 0307 	rsb	r3, r3, #7
 8002f5a:	2b04      	cmp	r3, #4
 8002f5c:	bf28      	it	cs
 8002f5e:	2304      	movcs	r3, #4
 8002f60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	3304      	adds	r3, #4
 8002f66:	2b06      	cmp	r3, #6
 8002f68:	d902      	bls.n	8002f70 <NVIC_EncodePriority+0x30>
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	3b03      	subs	r3, #3
 8002f6e:	e000      	b.n	8002f72 <NVIC_EncodePriority+0x32>
 8002f70:	2300      	movs	r3, #0
 8002f72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f74:	f04f 32ff 	mov.w	r2, #4294967295
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7e:	43da      	mvns	r2, r3
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	401a      	ands	r2, r3
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f88:	f04f 31ff 	mov.w	r1, #4294967295
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f92:	43d9      	mvns	r1, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f98:	4313      	orrs	r3, r2
         );
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3724      	adds	r7, #36	; 0x24
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bc80      	pop	{r7}
 8002fa2:	4770      	bx	lr

08002fa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fb4:	d301      	bcc.n	8002fba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e00f      	b.n	8002fda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fba:	4a0a      	ldr	r2, [pc, #40]	; (8002fe4 <SysTick_Config+0x40>)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	3b01      	subs	r3, #1
 8002fc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fc2:	210f      	movs	r1, #15
 8002fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc8:	f7ff ff90 	bl	8002eec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fcc:	4b05      	ldr	r3, [pc, #20]	; (8002fe4 <SysTick_Config+0x40>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fd2:	4b04      	ldr	r3, [pc, #16]	; (8002fe4 <SysTick_Config+0x40>)
 8002fd4:	2207      	movs	r2, #7
 8002fd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	e000e010 	.word	0xe000e010

08002fe8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f7ff ff49 	bl	8002e88 <__NVIC_SetPriorityGrouping>
}
 8002ff6:	bf00      	nop
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ffe:	b580      	push	{r7, lr}
 8003000:	b086      	sub	sp, #24
 8003002:	af00      	add	r7, sp, #0
 8003004:	4603      	mov	r3, r0
 8003006:	60b9      	str	r1, [r7, #8]
 8003008:	607a      	str	r2, [r7, #4]
 800300a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800300c:	2300      	movs	r3, #0
 800300e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003010:	f7ff ff5e 	bl	8002ed0 <__NVIC_GetPriorityGrouping>
 8003014:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	68b9      	ldr	r1, [r7, #8]
 800301a:	6978      	ldr	r0, [r7, #20]
 800301c:	f7ff ff90 	bl	8002f40 <NVIC_EncodePriority>
 8003020:	4602      	mov	r2, r0
 8003022:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003026:	4611      	mov	r1, r2
 8003028:	4618      	mov	r0, r3
 800302a:	f7ff ff5f 	bl	8002eec <__NVIC_SetPriority>
}
 800302e:	bf00      	nop
 8003030:	3718      	adds	r7, #24
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}

08003036 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003036:	b580      	push	{r7, lr}
 8003038:	b082      	sub	sp, #8
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f7ff ffb0 	bl	8002fa4 <SysTick_Config>
 8003044:	4603      	mov	r3, r0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
	...

08003050 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003050:	b480      	push	{r7}
 8003052:	b087      	sub	sp, #28
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800305a:	2300      	movs	r3, #0
 800305c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8003062:	2300      	movs	r3, #0
 8003064:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003066:	e154      	b.n	8003312 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	2101      	movs	r1, #1
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	fa01 f303 	lsl.w	r3, r1, r3
 8003074:	4013      	ands	r3, r2
 8003076:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2b00      	cmp	r3, #0
 800307c:	f000 8146 	beq.w	800330c <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f003 0303 	and.w	r3, r3, #3
 8003088:	2b01      	cmp	r3, #1
 800308a:	d005      	beq.n	8003098 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003094:	2b02      	cmp	r3, #2
 8003096:	d130      	bne.n	80030fa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	2203      	movs	r2, #3
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	43db      	mvns	r3, r3
 80030aa:	693a      	ldr	r2, [r7, #16]
 80030ac:	4013      	ands	r3, r2
 80030ae:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	68da      	ldr	r2, [r3, #12]
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	fa02 f303 	lsl.w	r3, r2, r3
 80030bc:	693a      	ldr	r2, [r7, #16]
 80030be:	4313      	orrs	r3, r2
 80030c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80030ce:	2201      	movs	r2, #1
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	fa02 f303 	lsl.w	r3, r2, r3
 80030d6:	43db      	mvns	r3, r3
 80030d8:	693a      	ldr	r2, [r7, #16]
 80030da:	4013      	ands	r3, r2
 80030dc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	091b      	lsrs	r3, r3, #4
 80030e4:	f003 0201 	and.w	r2, r3, #1
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	fa02 f303 	lsl.w	r3, r2, r3
 80030ee:	693a      	ldr	r2, [r7, #16]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	693a      	ldr	r2, [r7, #16]
 80030f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f003 0303 	and.w	r3, r3, #3
 8003102:	2b03      	cmp	r3, #3
 8003104:	d017      	beq.n	8003136 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	2203      	movs	r2, #3
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
 8003116:	43db      	mvns	r3, r3
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	4013      	ands	r3, r2
 800311c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	689a      	ldr	r2, [r3, #8]
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	005b      	lsls	r3, r3, #1
 8003126:	fa02 f303 	lsl.w	r3, r2, r3
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	4313      	orrs	r3, r2
 800312e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f003 0303 	and.w	r3, r3, #3
 800313e:	2b02      	cmp	r3, #2
 8003140:	d123      	bne.n	800318a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	08da      	lsrs	r2, r3, #3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	3208      	adds	r2, #8
 800314a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800314e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	f003 0307 	and.w	r3, r3, #7
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	220f      	movs	r2, #15
 800315a:	fa02 f303 	lsl.w	r3, r2, r3
 800315e:	43db      	mvns	r3, r3
 8003160:	693a      	ldr	r2, [r7, #16]
 8003162:	4013      	ands	r3, r2
 8003164:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	691a      	ldr	r2, [r3, #16]
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	f003 0307 	and.w	r3, r3, #7
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	693a      	ldr	r2, [r7, #16]
 8003178:	4313      	orrs	r3, r2
 800317a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	08da      	lsrs	r2, r3, #3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	3208      	adds	r2, #8
 8003184:	6939      	ldr	r1, [r7, #16]
 8003186:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	2203      	movs	r2, #3
 8003196:	fa02 f303 	lsl.w	r3, r2, r3
 800319a:	43db      	mvns	r3, r3
 800319c:	693a      	ldr	r2, [r7, #16]
 800319e:	4013      	ands	r3, r2
 80031a0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	f003 0203 	and.w	r2, r3, #3
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	fa02 f303 	lsl.w	r3, r2, r3
 80031b2:	693a      	ldr	r2, [r7, #16]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f000 80a0 	beq.w	800330c <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031cc:	4b58      	ldr	r3, [pc, #352]	; (8003330 <HAL_GPIO_Init+0x2e0>)
 80031ce:	6a1b      	ldr	r3, [r3, #32]
 80031d0:	4a57      	ldr	r2, [pc, #348]	; (8003330 <HAL_GPIO_Init+0x2e0>)
 80031d2:	f043 0301 	orr.w	r3, r3, #1
 80031d6:	6213      	str	r3, [r2, #32]
 80031d8:	4b55      	ldr	r3, [pc, #340]	; (8003330 <HAL_GPIO_Init+0x2e0>)
 80031da:	6a1b      	ldr	r3, [r3, #32]
 80031dc:	f003 0301 	and.w	r3, r3, #1
 80031e0:	60bb      	str	r3, [r7, #8]
 80031e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80031e4:	4a53      	ldr	r2, [pc, #332]	; (8003334 <HAL_GPIO_Init+0x2e4>)
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	089b      	lsrs	r3, r3, #2
 80031ea:	3302      	adds	r3, #2
 80031ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031f0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	f003 0303 	and.w	r3, r3, #3
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	220f      	movs	r2, #15
 80031fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003200:	43db      	mvns	r3, r3
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	4013      	ands	r3, r2
 8003206:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a4b      	ldr	r2, [pc, #300]	; (8003338 <HAL_GPIO_Init+0x2e8>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d019      	beq.n	8003244 <HAL_GPIO_Init+0x1f4>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4a4a      	ldr	r2, [pc, #296]	; (800333c <HAL_GPIO_Init+0x2ec>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d013      	beq.n	8003240 <HAL_GPIO_Init+0x1f0>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a49      	ldr	r2, [pc, #292]	; (8003340 <HAL_GPIO_Init+0x2f0>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d00d      	beq.n	800323c <HAL_GPIO_Init+0x1ec>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	4a48      	ldr	r2, [pc, #288]	; (8003344 <HAL_GPIO_Init+0x2f4>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d007      	beq.n	8003238 <HAL_GPIO_Init+0x1e8>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a47      	ldr	r2, [pc, #284]	; (8003348 <HAL_GPIO_Init+0x2f8>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d101      	bne.n	8003234 <HAL_GPIO_Init+0x1e4>
 8003230:	2304      	movs	r3, #4
 8003232:	e008      	b.n	8003246 <HAL_GPIO_Init+0x1f6>
 8003234:	2305      	movs	r3, #5
 8003236:	e006      	b.n	8003246 <HAL_GPIO_Init+0x1f6>
 8003238:	2303      	movs	r3, #3
 800323a:	e004      	b.n	8003246 <HAL_GPIO_Init+0x1f6>
 800323c:	2302      	movs	r3, #2
 800323e:	e002      	b.n	8003246 <HAL_GPIO_Init+0x1f6>
 8003240:	2301      	movs	r3, #1
 8003242:	e000      	b.n	8003246 <HAL_GPIO_Init+0x1f6>
 8003244:	2300      	movs	r3, #0
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	f002 0203 	and.w	r2, r2, #3
 800324c:	0092      	lsls	r2, r2, #2
 800324e:	4093      	lsls	r3, r2
 8003250:	693a      	ldr	r2, [r7, #16]
 8003252:	4313      	orrs	r3, r2
 8003254:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003256:	4937      	ldr	r1, [pc, #220]	; (8003334 <HAL_GPIO_Init+0x2e4>)
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	089b      	lsrs	r3, r3, #2
 800325c:	3302      	adds	r3, #2
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003264:	4b39      	ldr	r3, [pc, #228]	; (800334c <HAL_GPIO_Init+0x2fc>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	43db      	mvns	r3, r3
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	4013      	ands	r3, r2
 8003272:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d003      	beq.n	8003288 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	4313      	orrs	r3, r2
 8003286:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003288:	4a30      	ldr	r2, [pc, #192]	; (800334c <HAL_GPIO_Init+0x2fc>)
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800328e:	4b2f      	ldr	r3, [pc, #188]	; (800334c <HAL_GPIO_Init+0x2fc>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	43db      	mvns	r3, r3
 8003298:	693a      	ldr	r2, [r7, #16]
 800329a:	4013      	ands	r3, r2
 800329c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 80032aa:	693a      	ldr	r2, [r7, #16]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80032b2:	4a26      	ldr	r2, [pc, #152]	; (800334c <HAL_GPIO_Init+0x2fc>)
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032b8:	4b24      	ldr	r3, [pc, #144]	; (800334c <HAL_GPIO_Init+0x2fc>)
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	43db      	mvns	r3, r3
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	4013      	ands	r3, r2
 80032c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d003      	beq.n	80032dc <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 80032d4:	693a      	ldr	r2, [r7, #16]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	4313      	orrs	r3, r2
 80032da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80032dc:	4a1b      	ldr	r2, [pc, #108]	; (800334c <HAL_GPIO_Init+0x2fc>)
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032e2:	4b1a      	ldr	r3, [pc, #104]	; (800334c <HAL_GPIO_Init+0x2fc>)
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	43db      	mvns	r3, r3
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	4013      	ands	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 80032fe:	693a      	ldr	r2, [r7, #16]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4313      	orrs	r3, r2
 8003304:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003306:	4a11      	ldr	r2, [pc, #68]	; (800334c <HAL_GPIO_Init+0x2fc>)
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	3301      	adds	r3, #1
 8003310:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	fa22 f303 	lsr.w	r3, r2, r3
 800331c:	2b00      	cmp	r3, #0
 800331e:	f47f aea3 	bne.w	8003068 <HAL_GPIO_Init+0x18>
  }
}
 8003322:	bf00      	nop
 8003324:	bf00      	nop
 8003326:	371c      	adds	r7, #28
 8003328:	46bd      	mov	sp, r7
 800332a:	bc80      	pop	{r7}
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	40023800 	.word	0x40023800
 8003334:	40010000 	.word	0x40010000
 8003338:	40020000 	.word	0x40020000
 800333c:	40020400 	.word	0x40020400
 8003340:	40020800 	.word	0x40020800
 8003344:	40020c00 	.word	0x40020c00
 8003348:	40021000 	.word	0x40021000
 800334c:	40010400 	.word	0x40010400

08003350 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	460b      	mov	r3, r1
 800335a:	807b      	strh	r3, [r7, #2]
 800335c:	4613      	mov	r3, r2
 800335e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003360:	787b      	ldrb	r3, [r7, #1]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d003      	beq.n	800336e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003366:	887a      	ldrh	r2, [r7, #2]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 800336c:	e003      	b.n	8003376 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800336e:	887b      	ldrh	r3, [r7, #2]
 8003370:	041a      	lsls	r2, r3, #16
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	619a      	str	r2, [r3, #24]
}
 8003376:	bf00      	nop
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr

08003380 <HAL_LCD_Init>:
  *         The LCD HighDrive can be enabled/disabled using related macros up to user.
  * @param  hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8003388:	2300      	movs	r3, #0
 800338a:	60bb      	str	r3, [r7, #8]
  uint8_t counter = 0;
 800338c:	2300      	movs	r3, #0
 800338e:	73fb      	strb	r3, [r7, #15]
    
  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e0a8      	b.n	80034ec <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast)); 
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency)); 
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode)); 
  assert_param(IS_LCD_MUXSEGMENT(hlcd->Init.MuxSegment));
  
  if(hlcd->State == HAL_LCD_STATE_RESET)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d106      	bne.n	80033b4 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f7fe ffe2 	bl	8002378 <HAL_LCD_MspInit>
  }
  
  hlcd->State = HAL_LCD_STATE_BUSY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2202      	movs	r2, #2
 80033b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f022 0201 	bic.w	r2, r2, #1
 80033ca:	601a      	str	r2, [r3, #0]
  
  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80033cc:	2300      	movs	r3, #0
 80033ce:	73fb      	strb	r3, [r7, #15]
 80033d0:	e00a      	b.n	80033e8 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	7bfb      	ldrb	r3, [r7, #15]
 80033d8:	3304      	adds	r3, #4
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	4413      	add	r3, r2
 80033de:	2200      	movs	r2, #0
 80033e0:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80033e2:	7bfb      	ldrb	r3, [r7, #15]
 80033e4:	3301      	adds	r3, #1
 80033e6:	73fb      	strb	r3, [r7, #15]
 80033e8:	7bfb      	ldrb	r3, [r7, #15]
 80033ea:	2b0f      	cmp	r3, #15
 80033ec:	d9f1      	bls.n	80033d2 <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  SET_BIT(hlcd->Instance->SR, LCD_SR_UDR);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	689a      	ldr	r2, [r3, #8]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f042 0204 	orr.w	r2, r2, #4
 80033fc:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value 
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD[0] bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	685a      	ldr	r2, [r3, #4]
 8003404:	4b3b      	ldr	r3, [pc, #236]	; (80034f4 <HAL_LCD_Init+0x174>)
 8003406:	4013      	ands	r3, r2
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	6851      	ldr	r1, [r2, #4]
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	6892      	ldr	r2, [r2, #8]
 8003410:	4311      	orrs	r1, r2
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003416:	4311      	orrs	r1, r2
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800341c:	4311      	orrs	r1, r2
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	69d2      	ldr	r2, [r2, #28]
 8003422:	4311      	orrs	r1, r2
 8003424:	687a      	ldr	r2, [r7, #4]
 8003426:	6a12      	ldr	r2, [r2, #32]
 8003428:	4311      	orrs	r1, r2
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	6992      	ldr	r2, [r2, #24]
 800342e:	4311      	orrs	r1, r2
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003434:	4311      	orrs	r1, r2
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	6812      	ldr	r2, [r2, #0]
 800343a:	430b      	orrs	r3, r1
 800343c:	6053      	str	r3, [r2, #4]
             hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register 
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f000 f94e 	bl	80036e0 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value 
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	68da      	ldr	r2, [r3, #12]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	431a      	orrs	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	695b      	ldr	r3, [r3, #20]
 800345c:	431a      	orrs	r2, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003462:	431a      	orrs	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	430a      	orrs	r2, r1
 800346a:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));
  
  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f042 0201 	orr.w	r2, r2, #1
 800347a:	601a      	str	r2, [r3, #0]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 800347c:	f7ff fa42 	bl	8002904 <HAL_GetTick>
 8003480:	60b8      	str	r0, [r7, #8]
      
  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8003482:	e00c      	b.n	800349e <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003484:	f7ff fa3e 	bl	8002904 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003492:	d904      	bls.n	800349e <HAL_LCD_Init+0x11e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;     
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2208      	movs	r2, #8
 8003498:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e026      	b.n	80034ec <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d1eb      	bne.n	8003484 <HAL_LCD_Init+0x104>
    } 
  }
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 80034ac:	f7ff fa2a 	bl	8002904 <HAL_GetTick>
 80034b0:	60b8      	str	r0, [r7, #8]
  
  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80034b2:	e00c      	b.n	80034ce <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80034b4:	f7ff fa26 	bl	8002904 <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80034c2:	d904      	bls.n	80034ce <HAL_LCD_Init+0x14e>
    {   
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;  
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2210      	movs	r2, #16
 80034c8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e00e      	b.n	80034ec <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 0310 	and.w	r3, r3, #16
 80034d8:	2b10      	cmp	r3, #16
 80034da:	d1eb      	bne.n	80034b4 <HAL_LCD_Init+0x134>
    } 
  }
 
  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2201      	movs	r2, #1
 80034e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	fc00000f 	.word	0xfc00000f

080034f8 <HAL_LCD_Write>:
  * @param  RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param  Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b086      	sub	sp, #24
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]
 8003504:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00; 
 8003506:	2300      	movs	r3, #0
 8003508:	617b      	str	r3, [r7, #20]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b01      	cmp	r3, #1
 8003514:	d005      	beq.n	8003522 <HAL_LCD_Write+0x2a>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800351c:	b2db      	uxtb	r3, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d144      	bne.n	80035ac <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));
    
    if(hlcd->State == HAL_LCD_STATE_READY)
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b01      	cmp	r3, #1
 800352c:	d12a      	bne.n	8003584 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003534:	2b01      	cmp	r3, #1
 8003536:	d101      	bne.n	800353c <HAL_LCD_Write+0x44>
 8003538:	2302      	movs	r3, #2
 800353a:	e038      	b.n	80035ae <HAL_LCD_Write+0xb6>
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2202      	movs	r2, #2
 8003548:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 800354c:	f7ff f9da 	bl	8002904 <HAL_GetTick>
 8003550:	6178      	str	r0, [r7, #20]
      
      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003552:	e010      	b.n	8003576 <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003554:	f7ff f9d6 	bl	8002904 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003562:	d908      	bls.n	8003576 <HAL_LCD_Write+0x7e>
        { 
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2202      	movs	r2, #2
 8003568:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          
          return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e01b      	b.n	80035ae <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	f003 0304 	and.w	r3, r3, #4
 8003580:	2b04      	cmp	r3, #4
 8003582:	d0e7      	beq.n	8003554 <HAL_LCD_Write+0x5c>
        } 
      }
    }
    
    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	3304      	adds	r3, #4
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	4413      	add	r3, r2
 8003590:	685a      	ldr	r2, [r3, #4]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	401a      	ands	r2, r3
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6819      	ldr	r1, [r3, #0]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	431a      	orrs	r2, r3
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	3304      	adds	r3, #4
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	440b      	add	r3, r1
 80035a6:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80035a8:	2300      	movs	r3, #0
 80035aa:	e000      	b.n	80035ae <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
  }
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3718      	adds	r7, #24
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <HAL_LCD_Clear>:
  * @brief Clears the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b084      	sub	sp, #16
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 80035be:	2300      	movs	r3, #0
 80035c0:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 80035c2:	2300      	movs	r3, #0
 80035c4:	60fb      	str	r3, [r7, #12]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d005      	beq.n	80035de <HAL_LCD_Clear+0x28>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d140      	bne.n	8003660 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d101      	bne.n	80035ec <HAL_LCD_Clear+0x36>
 80035e8:	2302      	movs	r3, #2
 80035ea:	e03a      	b.n	8003662 <HAL_LCD_Clear+0xac>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    hlcd->State = HAL_LCD_STATE_BUSY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2202      	movs	r2, #2
 80035f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 80035fc:	f7ff f982 	bl	8002904 <HAL_GetTick>
 8003600:	60b8      	str	r0, [r7, #8]
    
    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003602:	e010      	b.n	8003626 <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003604:	f7ff f97e 	bl	8002904 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003612:	d908      	bls.n	8003626 <HAL_LCD_Clear+0x70>
      { 
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2202      	movs	r2, #2
 8003618:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e01d      	b.n	8003662 <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f003 0304 	and.w	r3, r3, #4
 8003630:	2b04      	cmp	r3, #4
 8003632:	d0e7      	beq.n	8003604 <HAL_LCD_Clear+0x4e>
      } 
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003634:	2300      	movs	r3, #0
 8003636:	60fb      	str	r3, [r7, #12]
 8003638:	e00a      	b.n	8003650 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	3304      	adds	r3, #4
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	4413      	add	r3, r2
 8003646:	2200      	movs	r2, #0
 8003648:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	3301      	adds	r3, #1
 800364e:	60fb      	str	r3, [r7, #12]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2b0f      	cmp	r3, #15
 8003654:	d9f1      	bls.n	800363a <HAL_LCD_Clear+0x84>
    }
    
    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);     
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 f807 	bl	800366a <HAL_LCD_UpdateDisplayRequest>
    
    return HAL_OK;
 800365c:	2300      	movs	r3, #0
 800365e:	e000      	b.n	8003662 <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
  }
}
 8003662:	4618      	mov	r0, r3
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}

0800366a <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if 
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.    
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b084      	sub	sp, #16
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8003672:	2300      	movs	r3, #0
 8003674:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2208      	movs	r2, #8
 800367c:	60da      	str	r2, [r3, #12]
  
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	689a      	ldr	r2, [r3, #8]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f042 0204 	orr.w	r2, r2, #4
 800368c:	609a      	str	r2, [r3, #8]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 800368e:	f7ff f939 	bl	8002904 <HAL_GetTick>
 8003692:	60f8      	str	r0, [r7, #12]
  
  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003694:	e010      	b.n	80036b8 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003696:	f7ff f935 	bl	8002904 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036a4:	d908      	bls.n	80036b8 <HAL_LCD_UpdateDisplayRequest+0x4e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2204      	movs	r2, #4
 80036aa:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
      return HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	e00f      	b.n	80036d8 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f003 0308 	and.w	r3, r3, #8
 80036c2:	2b08      	cmp	r3, #8
 80036c4:	d1e7      	bne.n	8003696 <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 80036d6:	2300      	movs	r3, #0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3710      	adds	r7, #16
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <LCD_WaitForSynchro>:
  * @brief  Waits until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 80036e8:	2300      	movs	r3, #0
 80036ea:	60fb      	str	r3, [r7, #12]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 80036ec:	f7ff f90a 	bl	8002904 <HAL_GetTick>
 80036f0:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80036f2:	e00c      	b.n	800370e <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80036f4:	f7ff f906 	bl	8002904 <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003702:	d904      	bls.n	800370e <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e007      	b.n	800371e <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f003 0320 	and.w	r3, r3, #32
 8003718:	2b20      	cmp	r3, #32
 800371a:	d1eb      	bne.n	80036f4 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 800371c:	2300      	movs	r3, #0
}
 800371e:	4618      	mov	r0, r3
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
	...

08003728 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b088      	sub	sp, #32
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d101      	bne.n	800373a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e31d      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800373a:	4b94      	ldr	r3, [pc, #592]	; (800398c <HAL_RCC_OscConfig+0x264>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 030c 	and.w	r3, r3, #12
 8003742:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003744:	4b91      	ldr	r3, [pc, #580]	; (800398c <HAL_RCC_OscConfig+0x264>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800374c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0301 	and.w	r3, r3, #1
 8003756:	2b00      	cmp	r3, #0
 8003758:	d07b      	beq.n	8003852 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	2b08      	cmp	r3, #8
 800375e:	d006      	beq.n	800376e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	2b0c      	cmp	r3, #12
 8003764:	d10f      	bne.n	8003786 <HAL_RCC_OscConfig+0x5e>
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800376c:	d10b      	bne.n	8003786 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800376e:	4b87      	ldr	r3, [pc, #540]	; (800398c <HAL_RCC_OscConfig+0x264>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d06a      	beq.n	8003850 <HAL_RCC_OscConfig+0x128>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d166      	bne.n	8003850 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e2f7      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2b01      	cmp	r3, #1
 800378c:	d106      	bne.n	800379c <HAL_RCC_OscConfig+0x74>
 800378e:	4b7f      	ldr	r3, [pc, #508]	; (800398c <HAL_RCC_OscConfig+0x264>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a7e      	ldr	r2, [pc, #504]	; (800398c <HAL_RCC_OscConfig+0x264>)
 8003794:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003798:	6013      	str	r3, [r2, #0]
 800379a:	e02d      	b.n	80037f8 <HAL_RCC_OscConfig+0xd0>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10c      	bne.n	80037be <HAL_RCC_OscConfig+0x96>
 80037a4:	4b79      	ldr	r3, [pc, #484]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a78      	ldr	r2, [pc, #480]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80037aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037ae:	6013      	str	r3, [r2, #0]
 80037b0:	4b76      	ldr	r3, [pc, #472]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a75      	ldr	r2, [pc, #468]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80037b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037ba:	6013      	str	r3, [r2, #0]
 80037bc:	e01c      	b.n	80037f8 <HAL_RCC_OscConfig+0xd0>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	2b05      	cmp	r3, #5
 80037c4:	d10c      	bne.n	80037e0 <HAL_RCC_OscConfig+0xb8>
 80037c6:	4b71      	ldr	r3, [pc, #452]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a70      	ldr	r2, [pc, #448]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80037cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037d0:	6013      	str	r3, [r2, #0]
 80037d2:	4b6e      	ldr	r3, [pc, #440]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a6d      	ldr	r2, [pc, #436]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80037d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037dc:	6013      	str	r3, [r2, #0]
 80037de:	e00b      	b.n	80037f8 <HAL_RCC_OscConfig+0xd0>
 80037e0:	4b6a      	ldr	r3, [pc, #424]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a69      	ldr	r2, [pc, #420]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80037e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037ea:	6013      	str	r3, [r2, #0]
 80037ec:	4b67      	ldr	r3, [pc, #412]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a66      	ldr	r2, [pc, #408]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80037f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d013      	beq.n	8003828 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003800:	f7ff f880 	bl	8002904 <HAL_GetTick>
 8003804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003806:	e008      	b.n	800381a <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003808:	f7ff f87c 	bl	8002904 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b64      	cmp	r3, #100	; 0x64
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e2ad      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800381a:	4b5c      	ldr	r3, [pc, #368]	; (800398c <HAL_RCC_OscConfig+0x264>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d0f0      	beq.n	8003808 <HAL_RCC_OscConfig+0xe0>
 8003826:	e014      	b.n	8003852 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003828:	f7ff f86c 	bl	8002904 <HAL_GetTick>
 800382c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800382e:	e008      	b.n	8003842 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003830:	f7ff f868 	bl	8002904 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b64      	cmp	r3, #100	; 0x64
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e299      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003842:	4b52      	ldr	r3, [pc, #328]	; (800398c <HAL_RCC_OscConfig+0x264>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1f0      	bne.n	8003830 <HAL_RCC_OscConfig+0x108>
 800384e:	e000      	b.n	8003852 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003850:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d05a      	beq.n	8003914 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	2b04      	cmp	r3, #4
 8003862:	d005      	beq.n	8003870 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	2b0c      	cmp	r3, #12
 8003868:	d119      	bne.n	800389e <HAL_RCC_OscConfig+0x176>
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d116      	bne.n	800389e <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003870:	4b46      	ldr	r3, [pc, #280]	; (800398c <HAL_RCC_OscConfig+0x264>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0302 	and.w	r3, r3, #2
 8003878:	2b00      	cmp	r3, #0
 800387a:	d005      	beq.n	8003888 <HAL_RCC_OscConfig+0x160>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	2b01      	cmp	r3, #1
 8003882:	d001      	beq.n	8003888 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e276      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003888:	4b40      	ldr	r3, [pc, #256]	; (800398c <HAL_RCC_OscConfig+0x264>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	021b      	lsls	r3, r3, #8
 8003896:	493d      	ldr	r1, [pc, #244]	; (800398c <HAL_RCC_OscConfig+0x264>)
 8003898:	4313      	orrs	r3, r2
 800389a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800389c:	e03a      	b.n	8003914 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d020      	beq.n	80038e8 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038a6:	4b3a      	ldr	r3, [pc, #232]	; (8003990 <HAL_RCC_OscConfig+0x268>)
 80038a8:	2201      	movs	r2, #1
 80038aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ac:	f7ff f82a 	bl	8002904 <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038b4:	f7ff f826 	bl	8002904 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e257      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038c6:	4b31      	ldr	r3, [pc, #196]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d0f0      	beq.n	80038b4 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038d2:	4b2e      	ldr	r3, [pc, #184]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	691b      	ldr	r3, [r3, #16]
 80038de:	021b      	lsls	r3, r3, #8
 80038e0:	492a      	ldr	r1, [pc, #168]	; (800398c <HAL_RCC_OscConfig+0x264>)
 80038e2:	4313      	orrs	r3, r2
 80038e4:	604b      	str	r3, [r1, #4]
 80038e6:	e015      	b.n	8003914 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038e8:	4b29      	ldr	r3, [pc, #164]	; (8003990 <HAL_RCC_OscConfig+0x268>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ee:	f7ff f809 	bl	8002904 <HAL_GetTick>
 80038f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80038f4:	e008      	b.n	8003908 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038f6:	f7ff f805 	bl	8002904 <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d901      	bls.n	8003908 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e236      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003908:	4b20      	ldr	r3, [pc, #128]	; (800398c <HAL_RCC_OscConfig+0x264>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d1f0      	bne.n	80038f6 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0310 	and.w	r3, r3, #16
 800391c:	2b00      	cmp	r3, #0
 800391e:	f000 80b8 	beq.w	8003a92 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d170      	bne.n	8003a0a <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003928:	4b18      	ldr	r3, [pc, #96]	; (800398c <HAL_RCC_OscConfig+0x264>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003930:	2b00      	cmp	r3, #0
 8003932:	d005      	beq.n	8003940 <HAL_RCC_OscConfig+0x218>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d101      	bne.n	8003940 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e21a      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a1a      	ldr	r2, [r3, #32]
 8003944:	4b11      	ldr	r3, [pc, #68]	; (800398c <HAL_RCC_OscConfig+0x264>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800394c:	429a      	cmp	r2, r3
 800394e:	d921      	bls.n	8003994 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	4618      	mov	r0, r3
 8003956:	f000 fc4b 	bl	80041f0 <RCC_SetFlashLatencyFromMSIRange>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d001      	beq.n	8003964 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e208      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003964:	4b09      	ldr	r3, [pc, #36]	; (800398c <HAL_RCC_OscConfig+0x264>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a1b      	ldr	r3, [r3, #32]
 8003970:	4906      	ldr	r1, [pc, #24]	; (800398c <HAL_RCC_OscConfig+0x264>)
 8003972:	4313      	orrs	r3, r2
 8003974:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003976:	4b05      	ldr	r3, [pc, #20]	; (800398c <HAL_RCC_OscConfig+0x264>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	69db      	ldr	r3, [r3, #28]
 8003982:	061b      	lsls	r3, r3, #24
 8003984:	4901      	ldr	r1, [pc, #4]	; (800398c <HAL_RCC_OscConfig+0x264>)
 8003986:	4313      	orrs	r3, r2
 8003988:	604b      	str	r3, [r1, #4]
 800398a:	e020      	b.n	80039ce <HAL_RCC_OscConfig+0x2a6>
 800398c:	40023800 	.word	0x40023800
 8003990:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003994:	4ba4      	ldr	r3, [pc, #656]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a1b      	ldr	r3, [r3, #32]
 80039a0:	49a1      	ldr	r1, [pc, #644]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039a6:	4ba0      	ldr	r3, [pc, #640]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	69db      	ldr	r3, [r3, #28]
 80039b2:	061b      	lsls	r3, r3, #24
 80039b4:	499c      	ldr	r1, [pc, #624]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a1b      	ldr	r3, [r3, #32]
 80039be:	4618      	mov	r0, r3
 80039c0:	f000 fc16 	bl	80041f0 <RCC_SetFlashLatencyFromMSIRange>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e1d3      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	0b5b      	lsrs	r3, r3, #13
 80039d4:	3301      	adds	r3, #1
 80039d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80039da:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80039de:	4a92      	ldr	r2, [pc, #584]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 80039e0:	6892      	ldr	r2, [r2, #8]
 80039e2:	0912      	lsrs	r2, r2, #4
 80039e4:	f002 020f 	and.w	r2, r2, #15
 80039e8:	4990      	ldr	r1, [pc, #576]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 80039ea:	5c8a      	ldrb	r2, [r1, r2]
 80039ec:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80039ee:	4a90      	ldr	r2, [pc, #576]	; (8003c30 <HAL_RCC_OscConfig+0x508>)
 80039f0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80039f2:	4b90      	ldr	r3, [pc, #576]	; (8003c34 <HAL_RCC_OscConfig+0x50c>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7fe ff38 	bl	800286c <HAL_InitTick>
 80039fc:	4603      	mov	r3, r0
 80039fe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003a00:	7bfb      	ldrb	r3, [r7, #15]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d045      	beq.n	8003a92 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8003a06:	7bfb      	ldrb	r3, [r7, #15]
 8003a08:	e1b5      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d029      	beq.n	8003a66 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003a12:	4b89      	ldr	r3, [pc, #548]	; (8003c38 <HAL_RCC_OscConfig+0x510>)
 8003a14:	2201      	movs	r2, #1
 8003a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a18:	f7fe ff74 	bl	8002904 <HAL_GetTick>
 8003a1c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003a1e:	e008      	b.n	8003a32 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a20:	f7fe ff70 	bl	8002904 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e1a1      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003a32:	4b7d      	ldr	r3, [pc, #500]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d0f0      	beq.n	8003a20 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a3e:	4b7a      	ldr	r3, [pc, #488]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	4977      	ldr	r1, [pc, #476]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a50:	4b75      	ldr	r3, [pc, #468]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	69db      	ldr	r3, [r3, #28]
 8003a5c:	061b      	lsls	r3, r3, #24
 8003a5e:	4972      	ldr	r1, [pc, #456]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	604b      	str	r3, [r1, #4]
 8003a64:	e015      	b.n	8003a92 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003a66:	4b74      	ldr	r3, [pc, #464]	; (8003c38 <HAL_RCC_OscConfig+0x510>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a6c:	f7fe ff4a 	bl	8002904 <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a74:	f7fe ff46 	bl	8002904 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e177      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003a86:	4b68      	ldr	r3, [pc, #416]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1f0      	bne.n	8003a74 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0308 	and.w	r3, r3, #8
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d030      	beq.n	8003b00 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d016      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aa6:	4b65      	ldr	r3, [pc, #404]	; (8003c3c <HAL_RCC_OscConfig+0x514>)
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aac:	f7fe ff2a 	bl	8002904 <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ab4:	f7fe ff26 	bl	8002904 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e157      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003ac6:	4b58      	ldr	r3, [pc, #352]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003ac8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d0f0      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x38c>
 8003ad2:	e015      	b.n	8003b00 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ad4:	4b59      	ldr	r3, [pc, #356]	; (8003c3c <HAL_RCC_OscConfig+0x514>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ada:	f7fe ff13 	bl	8002904 <HAL_GetTick>
 8003ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003ae0:	e008      	b.n	8003af4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ae2:	f7fe ff0f 	bl	8002904 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d901      	bls.n	8003af4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e140      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003af4:	4b4c      	ldr	r3, [pc, #304]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003af6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003af8:	f003 0302 	and.w	r3, r3, #2
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d1f0      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0304 	and.w	r3, r3, #4
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	f000 80b5 	beq.w	8003c78 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b12:	4b45      	ldr	r3, [pc, #276]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10d      	bne.n	8003b3a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b1e:	4b42      	ldr	r3, [pc, #264]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b22:	4a41      	ldr	r2, [pc, #260]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003b24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b28:	6253      	str	r3, [r2, #36]	; 0x24
 8003b2a:	4b3f      	ldr	r3, [pc, #252]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b32:	60bb      	str	r3, [r7, #8]
 8003b34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b36:	2301      	movs	r3, #1
 8003b38:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b3a:	4b41      	ldr	r3, [pc, #260]	; (8003c40 <HAL_RCC_OscConfig+0x518>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d118      	bne.n	8003b78 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b46:	4b3e      	ldr	r3, [pc, #248]	; (8003c40 <HAL_RCC_OscConfig+0x518>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a3d      	ldr	r2, [pc, #244]	; (8003c40 <HAL_RCC_OscConfig+0x518>)
 8003b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b52:	f7fe fed7 	bl	8002904 <HAL_GetTick>
 8003b56:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b58:	e008      	b.n	8003b6c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b5a:	f7fe fed3 	bl	8002904 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b64      	cmp	r3, #100	; 0x64
 8003b66:	d901      	bls.n	8003b6c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e104      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b6c:	4b34      	ldr	r3, [pc, #208]	; (8003c40 <HAL_RCC_OscConfig+0x518>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d0f0      	beq.n	8003b5a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d106      	bne.n	8003b8e <HAL_RCC_OscConfig+0x466>
 8003b80:	4b29      	ldr	r3, [pc, #164]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b84:	4a28      	ldr	r2, [pc, #160]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003b86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b8a:	6353      	str	r3, [r2, #52]	; 0x34
 8003b8c:	e02d      	b.n	8003bea <HAL_RCC_OscConfig+0x4c2>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d10c      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x488>
 8003b96:	4b24      	ldr	r3, [pc, #144]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b9a:	4a23      	ldr	r2, [pc, #140]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003b9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ba0:	6353      	str	r3, [r2, #52]	; 0x34
 8003ba2:	4b21      	ldr	r3, [pc, #132]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ba6:	4a20      	ldr	r2, [pc, #128]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003ba8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003bac:	6353      	str	r3, [r2, #52]	; 0x34
 8003bae:	e01c      	b.n	8003bea <HAL_RCC_OscConfig+0x4c2>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	2b05      	cmp	r3, #5
 8003bb6:	d10c      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x4aa>
 8003bb8:	4b1b      	ldr	r3, [pc, #108]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003bba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bbc:	4a1a      	ldr	r2, [pc, #104]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003bbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003bc2:	6353      	str	r3, [r2, #52]	; 0x34
 8003bc4:	4b18      	ldr	r3, [pc, #96]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003bc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bc8:	4a17      	ldr	r2, [pc, #92]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003bca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bce:	6353      	str	r3, [r2, #52]	; 0x34
 8003bd0:	e00b      	b.n	8003bea <HAL_RCC_OscConfig+0x4c2>
 8003bd2:	4b15      	ldr	r3, [pc, #84]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bd6:	4a14      	ldr	r2, [pc, #80]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003bd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bdc:	6353      	str	r3, [r2, #52]	; 0x34
 8003bde:	4b12      	ldr	r3, [pc, #72]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003be0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003be2:	4a11      	ldr	r2, [pc, #68]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003be4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003be8:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d015      	beq.n	8003c1e <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bf2:	f7fe fe87 	bl	8002904 <HAL_GetTick>
 8003bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bf8:	e00a      	b.n	8003c10 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bfa:	f7fe fe83 	bl	8002904 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e0b2      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c10:	4b05      	ldr	r3, [pc, #20]	; (8003c28 <HAL_RCC_OscConfig+0x500>)
 8003c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d0ee      	beq.n	8003bfa <HAL_RCC_OscConfig+0x4d2>
 8003c1c:	e023      	b.n	8003c66 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c1e:	f7fe fe71 	bl	8002904 <HAL_GetTick>
 8003c22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003c24:	e019      	b.n	8003c5a <HAL_RCC_OscConfig+0x532>
 8003c26:	bf00      	nop
 8003c28:	40023800 	.word	0x40023800
 8003c2c:	08005d0c 	.word	0x08005d0c
 8003c30:	20000010 	.word	0x20000010
 8003c34:	20000014 	.word	0x20000014
 8003c38:	42470020 	.word	0x42470020
 8003c3c:	42470680 	.word	0x42470680
 8003c40:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c44:	f7fe fe5e 	bl	8002904 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d901      	bls.n	8003c5a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e08d      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003c5a:	4b49      	ldr	r3, [pc, #292]	; (8003d80 <HAL_RCC_OscConfig+0x658>)
 8003c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d1ee      	bne.n	8003c44 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c66:	7ffb      	ldrb	r3, [r7, #31]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d105      	bne.n	8003c78 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c6c:	4b44      	ldr	r3, [pc, #272]	; (8003d80 <HAL_RCC_OscConfig+0x658>)
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c70:	4a43      	ldr	r2, [pc, #268]	; (8003d80 <HAL_RCC_OscConfig+0x658>)
 8003c72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c76:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d079      	beq.n	8003d74 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	2b0c      	cmp	r3, #12
 8003c84:	d056      	beq.n	8003d34 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d13b      	bne.n	8003d06 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c8e:	4b3d      	ldr	r3, [pc, #244]	; (8003d84 <HAL_RCC_OscConfig+0x65c>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c94:	f7fe fe36 	bl	8002904 <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c9c:	f7fe fe32 	bl	8002904 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e063      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003cae:	4b34      	ldr	r3, [pc, #208]	; (8003d80 <HAL_RCC_OscConfig+0x658>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1f0      	bne.n	8003c9c <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cba:	4b31      	ldr	r3, [pc, #196]	; (8003d80 <HAL_RCC_OscConfig+0x658>)
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cca:	4319      	orrs	r1, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd0:	430b      	orrs	r3, r1
 8003cd2:	492b      	ldr	r1, [pc, #172]	; (8003d80 <HAL_RCC_OscConfig+0x658>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cd8:	4b2a      	ldr	r3, [pc, #168]	; (8003d84 <HAL_RCC_OscConfig+0x65c>)
 8003cda:	2201      	movs	r2, #1
 8003cdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cde:	f7fe fe11 	bl	8002904 <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ce4:	e008      	b.n	8003cf8 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ce6:	f7fe fe0d 	bl	8002904 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d901      	bls.n	8003cf8 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e03e      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003cf8:	4b21      	ldr	r3, [pc, #132]	; (8003d80 <HAL_RCC_OscConfig+0x658>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d0f0      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x5be>
 8003d04:	e036      	b.n	8003d74 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d06:	4b1f      	ldr	r3, [pc, #124]	; (8003d84 <HAL_RCC_OscConfig+0x65c>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d0c:	f7fe fdfa 	bl	8002904 <HAL_GetTick>
 8003d10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d12:	e008      	b.n	8003d26 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d14:	f7fe fdf6 	bl	8002904 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e027      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d26:	4b16      	ldr	r3, [pc, #88]	; (8003d80 <HAL_RCC_OscConfig+0x658>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d1f0      	bne.n	8003d14 <HAL_RCC_OscConfig+0x5ec>
 8003d32:	e01f      	b.n	8003d74 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d101      	bne.n	8003d40 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e01a      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d40:	4b0f      	ldr	r3, [pc, #60]	; (8003d80 <HAL_RCC_OscConfig+0x658>)
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d10d      	bne.n	8003d70 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d106      	bne.n	8003d70 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d001      	beq.n	8003d74 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e000      	b.n	8003d76 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3720      	adds	r7, #32
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	40023800 	.word	0x40023800
 8003d84:	42470060 	.word	0x42470060

08003d88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d101      	bne.n	8003d9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e11a      	b.n	8003fd2 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d9c:	4b8f      	ldr	r3, [pc, #572]	; (8003fdc <HAL_RCC_ClockConfig+0x254>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0301 	and.w	r3, r3, #1
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d919      	bls.n	8003dde <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d105      	bne.n	8003dbc <HAL_RCC_ClockConfig+0x34>
 8003db0:	4b8a      	ldr	r3, [pc, #552]	; (8003fdc <HAL_RCC_ClockConfig+0x254>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a89      	ldr	r2, [pc, #548]	; (8003fdc <HAL_RCC_ClockConfig+0x254>)
 8003db6:	f043 0304 	orr.w	r3, r3, #4
 8003dba:	6013      	str	r3, [r2, #0]
 8003dbc:	4b87      	ldr	r3, [pc, #540]	; (8003fdc <HAL_RCC_ClockConfig+0x254>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f023 0201 	bic.w	r2, r3, #1
 8003dc4:	4985      	ldr	r1, [pc, #532]	; (8003fdc <HAL_RCC_ClockConfig+0x254>)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dcc:	4b83      	ldr	r3, [pc, #524]	; (8003fdc <HAL_RCC_ClockConfig+0x254>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	683a      	ldr	r2, [r7, #0]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d001      	beq.n	8003dde <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e0f9      	b.n	8003fd2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d008      	beq.n	8003dfc <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dea:	4b7d      	ldr	r3, [pc, #500]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	497a      	ldr	r1, [pc, #488]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0301 	and.w	r3, r3, #1
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	f000 808e 	beq.w	8003f26 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d107      	bne.n	8003e22 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e12:	4b73      	ldr	r3, [pc, #460]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d121      	bne.n	8003e62 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e0d7      	b.n	8003fd2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2b03      	cmp	r3, #3
 8003e28:	d107      	bne.n	8003e3a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e2a:	4b6d      	ldr	r3, [pc, #436]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d115      	bne.n	8003e62 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e0cb      	b.n	8003fd2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d107      	bne.n	8003e52 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e42:	4b67      	ldr	r3, [pc, #412]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d109      	bne.n	8003e62 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e0bf      	b.n	8003fd2 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003e52:	4b63      	ldr	r3, [pc, #396]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e0b7      	b.n	8003fd2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e62:	4b5f      	ldr	r3, [pc, #380]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f023 0203 	bic.w	r2, r3, #3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	495c      	ldr	r1, [pc, #368]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e74:	f7fe fd46 	bl	8002904 <HAL_GetTick>
 8003e78:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d112      	bne.n	8003ea8 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e82:	e00a      	b.n	8003e9a <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e84:	f7fe fd3e 	bl	8002904 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e09b      	b.n	8003fd2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e9a:	4b51      	ldr	r3, [pc, #324]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f003 030c 	and.w	r3, r3, #12
 8003ea2:	2b08      	cmp	r3, #8
 8003ea4:	d1ee      	bne.n	8003e84 <HAL_RCC_ClockConfig+0xfc>
 8003ea6:	e03e      	b.n	8003f26 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	2b03      	cmp	r3, #3
 8003eae:	d112      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003eb0:	e00a      	b.n	8003ec8 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eb2:	f7fe fd27 	bl	8002904 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d901      	bls.n	8003ec8 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e084      	b.n	8003fd2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ec8:	4b45      	ldr	r3, [pc, #276]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f003 030c 	and.w	r3, r3, #12
 8003ed0:	2b0c      	cmp	r3, #12
 8003ed2:	d1ee      	bne.n	8003eb2 <HAL_RCC_ClockConfig+0x12a>
 8003ed4:	e027      	b.n	8003f26 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d11d      	bne.n	8003f1a <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ede:	e00a      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ee0:	f7fe fd10 	bl	8002904 <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e06d      	b.n	8003fd2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ef6:	4b3a      	ldr	r3, [pc, #232]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f003 030c 	and.w	r3, r3, #12
 8003efe:	2b04      	cmp	r3, #4
 8003f00:	d1ee      	bne.n	8003ee0 <HAL_RCC_ClockConfig+0x158>
 8003f02:	e010      	b.n	8003f26 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f04:	f7fe fcfe 	bl	8002904 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e05b      	b.n	8003fd2 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003f1a:	4b31      	ldr	r3, [pc, #196]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f003 030c 	and.w	r3, r3, #12
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1ee      	bne.n	8003f04 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f26:	4b2d      	ldr	r3, [pc, #180]	; (8003fdc <HAL_RCC_ClockConfig+0x254>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0301 	and.w	r3, r3, #1
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d219      	bcs.n	8003f68 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d105      	bne.n	8003f46 <HAL_RCC_ClockConfig+0x1be>
 8003f3a:	4b28      	ldr	r3, [pc, #160]	; (8003fdc <HAL_RCC_ClockConfig+0x254>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a27      	ldr	r2, [pc, #156]	; (8003fdc <HAL_RCC_ClockConfig+0x254>)
 8003f40:	f043 0304 	orr.w	r3, r3, #4
 8003f44:	6013      	str	r3, [r2, #0]
 8003f46:	4b25      	ldr	r3, [pc, #148]	; (8003fdc <HAL_RCC_ClockConfig+0x254>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f023 0201 	bic.w	r2, r3, #1
 8003f4e:	4923      	ldr	r1, [pc, #140]	; (8003fdc <HAL_RCC_ClockConfig+0x254>)
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f56:	4b21      	ldr	r3, [pc, #132]	; (8003fdc <HAL_RCC_ClockConfig+0x254>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	683a      	ldr	r2, [r7, #0]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d001      	beq.n	8003f68 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e034      	b.n	8003fd2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0304 	and.w	r3, r3, #4
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d008      	beq.n	8003f86 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f74:	4b1a      	ldr	r3, [pc, #104]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	4917      	ldr	r1, [pc, #92]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0308 	and.w	r3, r3, #8
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d009      	beq.n	8003fa6 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f92:	4b13      	ldr	r3, [pc, #76]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	00db      	lsls	r3, r3, #3
 8003fa0:	490f      	ldr	r1, [pc, #60]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fa6:	f000 f823 	bl	8003ff0 <HAL_RCC_GetSysClockFreq>
 8003faa:	4602      	mov	r2, r0
 8003fac:	4b0c      	ldr	r3, [pc, #48]	; (8003fe0 <HAL_RCC_ClockConfig+0x258>)
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	091b      	lsrs	r3, r3, #4
 8003fb2:	f003 030f 	and.w	r3, r3, #15
 8003fb6:	490b      	ldr	r1, [pc, #44]	; (8003fe4 <HAL_RCC_ClockConfig+0x25c>)
 8003fb8:	5ccb      	ldrb	r3, [r1, r3]
 8003fba:	fa22 f303 	lsr.w	r3, r2, r3
 8003fbe:	4a0a      	ldr	r2, [pc, #40]	; (8003fe8 <HAL_RCC_ClockConfig+0x260>)
 8003fc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fc2:	4b0a      	ldr	r3, [pc, #40]	; (8003fec <HAL_RCC_ClockConfig+0x264>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f7fe fc50 	bl	800286c <HAL_InitTick>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	72fb      	strb	r3, [r7, #11]

  return status;
 8003fd0:	7afb      	ldrb	r3, [r7, #11]
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	40023c00 	.word	0x40023c00
 8003fe0:	40023800 	.word	0x40023800
 8003fe4:	08005d0c 	.word	0x08005d0c
 8003fe8:	20000010 	.word	0x20000010
 8003fec:	20000014 	.word	0x20000014

08003ff0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ff0:	b5b0      	push	{r4, r5, r7, lr}
 8003ff2:	b086      	sub	sp, #24
 8003ff4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003ff6:	4b61      	ldr	r3, [pc, #388]	; (800417c <HAL_RCC_GetSysClockFreq+0x18c>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f003 030c 	and.w	r3, r3, #12
 8004002:	2b0c      	cmp	r3, #12
 8004004:	d00d      	beq.n	8004022 <HAL_RCC_GetSysClockFreq+0x32>
 8004006:	2b0c      	cmp	r3, #12
 8004008:	f200 80a4 	bhi.w	8004154 <HAL_RCC_GetSysClockFreq+0x164>
 800400c:	2b04      	cmp	r3, #4
 800400e:	d002      	beq.n	8004016 <HAL_RCC_GetSysClockFreq+0x26>
 8004010:	2b08      	cmp	r3, #8
 8004012:	d003      	beq.n	800401c <HAL_RCC_GetSysClockFreq+0x2c>
 8004014:	e09e      	b.n	8004154 <HAL_RCC_GetSysClockFreq+0x164>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004016:	4b5a      	ldr	r3, [pc, #360]	; (8004180 <HAL_RCC_GetSysClockFreq+0x190>)
 8004018:	613b      	str	r3, [r7, #16]
      break;
 800401a:	e0a9      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800401c:	4b59      	ldr	r3, [pc, #356]	; (8004184 <HAL_RCC_GetSysClockFreq+0x194>)
 800401e:	613b      	str	r3, [r7, #16]
      break;
 8004020:	e0a6      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	0c9b      	lsrs	r3, r3, #18
 8004026:	f003 030f 	and.w	r3, r3, #15
 800402a:	4a57      	ldr	r2, [pc, #348]	; (8004188 <HAL_RCC_GetSysClockFreq+0x198>)
 800402c:	5cd3      	ldrb	r3, [r2, r3]
 800402e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	0d9b      	lsrs	r3, r3, #22
 8004034:	f003 0303 	and.w	r3, r3, #3
 8004038:	3301      	adds	r3, #1
 800403a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800403c:	4b4f      	ldr	r3, [pc, #316]	; (800417c <HAL_RCC_GetSysClockFreq+0x18c>)
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d041      	beq.n	80040cc <HAL_RCC_GetSysClockFreq+0xdc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	461c      	mov	r4, r3
 800404c:	f04f 0500 	mov.w	r5, #0
 8004050:	4620      	mov	r0, r4
 8004052:	4629      	mov	r1, r5
 8004054:	f04f 0200 	mov.w	r2, #0
 8004058:	f04f 0300 	mov.w	r3, #0
 800405c:	014b      	lsls	r3, r1, #5
 800405e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004062:	0142      	lsls	r2, r0, #5
 8004064:	4610      	mov	r0, r2
 8004066:	4619      	mov	r1, r3
 8004068:	1b00      	subs	r0, r0, r4
 800406a:	eb61 0105 	sbc.w	r1, r1, r5
 800406e:	f04f 0200 	mov.w	r2, #0
 8004072:	f04f 0300 	mov.w	r3, #0
 8004076:	018b      	lsls	r3, r1, #6
 8004078:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800407c:	0182      	lsls	r2, r0, #6
 800407e:	1a12      	subs	r2, r2, r0
 8004080:	eb63 0301 	sbc.w	r3, r3, r1
 8004084:	f04f 0000 	mov.w	r0, #0
 8004088:	f04f 0100 	mov.w	r1, #0
 800408c:	00d9      	lsls	r1, r3, #3
 800408e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004092:	00d0      	lsls	r0, r2, #3
 8004094:	4602      	mov	r2, r0
 8004096:	460b      	mov	r3, r1
 8004098:	1912      	adds	r2, r2, r4
 800409a:	eb45 0303 	adc.w	r3, r5, r3
 800409e:	f04f 0000 	mov.w	r0, #0
 80040a2:	f04f 0100 	mov.w	r1, #0
 80040a6:	0259      	lsls	r1, r3, #9
 80040a8:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80040ac:	0250      	lsls	r0, r2, #9
 80040ae:	4602      	mov	r2, r0
 80040b0:	460b      	mov	r3, r1
 80040b2:	4610      	mov	r0, r2
 80040b4:	4619      	mov	r1, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	461a      	mov	r2, r3
 80040ba:	f04f 0300 	mov.w	r3, #0
 80040be:	f7fc f85d 	bl	800017c <__aeabi_uldivmod>
 80040c2:	4602      	mov	r2, r0
 80040c4:	460b      	mov	r3, r1
 80040c6:	4613      	mov	r3, r2
 80040c8:	617b      	str	r3, [r7, #20]
 80040ca:	e040      	b.n	800414e <HAL_RCC_GetSysClockFreq+0x15e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	461c      	mov	r4, r3
 80040d0:	f04f 0500 	mov.w	r5, #0
 80040d4:	4620      	mov	r0, r4
 80040d6:	4629      	mov	r1, r5
 80040d8:	f04f 0200 	mov.w	r2, #0
 80040dc:	f04f 0300 	mov.w	r3, #0
 80040e0:	014b      	lsls	r3, r1, #5
 80040e2:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80040e6:	0142      	lsls	r2, r0, #5
 80040e8:	4610      	mov	r0, r2
 80040ea:	4619      	mov	r1, r3
 80040ec:	1b00      	subs	r0, r0, r4
 80040ee:	eb61 0105 	sbc.w	r1, r1, r5
 80040f2:	f04f 0200 	mov.w	r2, #0
 80040f6:	f04f 0300 	mov.w	r3, #0
 80040fa:	018b      	lsls	r3, r1, #6
 80040fc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004100:	0182      	lsls	r2, r0, #6
 8004102:	1a12      	subs	r2, r2, r0
 8004104:	eb63 0301 	sbc.w	r3, r3, r1
 8004108:	f04f 0000 	mov.w	r0, #0
 800410c:	f04f 0100 	mov.w	r1, #0
 8004110:	00d9      	lsls	r1, r3, #3
 8004112:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004116:	00d0      	lsls	r0, r2, #3
 8004118:	4602      	mov	r2, r0
 800411a:	460b      	mov	r3, r1
 800411c:	1912      	adds	r2, r2, r4
 800411e:	eb45 0303 	adc.w	r3, r5, r3
 8004122:	f04f 0000 	mov.w	r0, #0
 8004126:	f04f 0100 	mov.w	r1, #0
 800412a:	0299      	lsls	r1, r3, #10
 800412c:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004130:	0290      	lsls	r0, r2, #10
 8004132:	4602      	mov	r2, r0
 8004134:	460b      	mov	r3, r1
 8004136:	4610      	mov	r0, r2
 8004138:	4619      	mov	r1, r3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	461a      	mov	r2, r3
 800413e:	f04f 0300 	mov.w	r3, #0
 8004142:	f7fc f81b 	bl	800017c <__aeabi_uldivmod>
 8004146:	4602      	mov	r2, r0
 8004148:	460b      	mov	r3, r1
 800414a:	4613      	mov	r3, r2
 800414c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	613b      	str	r3, [r7, #16]
      break;
 8004152:	e00d      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004154:	4b09      	ldr	r3, [pc, #36]	; (800417c <HAL_RCC_GetSysClockFreq+0x18c>)
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	0b5b      	lsrs	r3, r3, #13
 800415a:	f003 0307 	and.w	r3, r3, #7
 800415e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	3301      	adds	r3, #1
 8004164:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004168:	fa02 f303 	lsl.w	r3, r2, r3
 800416c:	613b      	str	r3, [r7, #16]
      break;
 800416e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004170:	693b      	ldr	r3, [r7, #16]
}
 8004172:	4618      	mov	r0, r3
 8004174:	3718      	adds	r7, #24
 8004176:	46bd      	mov	sp, r7
 8004178:	bdb0      	pop	{r4, r5, r7, pc}
 800417a:	bf00      	nop
 800417c:	40023800 	.word	0x40023800
 8004180:	00f42400 	.word	0x00f42400
 8004184:	007a1200 	.word	0x007a1200
 8004188:	08005d00 	.word	0x08005d00

0800418c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800418c:	b480      	push	{r7}
 800418e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004190:	4b02      	ldr	r3, [pc, #8]	; (800419c <HAL_RCC_GetHCLKFreq+0x10>)
 8004192:	681b      	ldr	r3, [r3, #0]
}
 8004194:	4618      	mov	r0, r3
 8004196:	46bd      	mov	sp, r7
 8004198:	bc80      	pop	{r7}
 800419a:	4770      	bx	lr
 800419c:	20000010 	.word	0x20000010

080041a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041a4:	f7ff fff2 	bl	800418c <HAL_RCC_GetHCLKFreq>
 80041a8:	4602      	mov	r2, r0
 80041aa:	4b05      	ldr	r3, [pc, #20]	; (80041c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	0a1b      	lsrs	r3, r3, #8
 80041b0:	f003 0307 	and.w	r3, r3, #7
 80041b4:	4903      	ldr	r1, [pc, #12]	; (80041c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041b6:	5ccb      	ldrb	r3, [r1, r3]
 80041b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041bc:	4618      	mov	r0, r3
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40023800 	.word	0x40023800
 80041c4:	08005d1c 	.word	0x08005d1c

080041c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041cc:	f7ff ffde 	bl	800418c <HAL_RCC_GetHCLKFreq>
 80041d0:	4602      	mov	r2, r0
 80041d2:	4b05      	ldr	r3, [pc, #20]	; (80041e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	0adb      	lsrs	r3, r3, #11
 80041d8:	f003 0307 	and.w	r3, r3, #7
 80041dc:	4903      	ldr	r1, [pc, #12]	; (80041ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80041de:	5ccb      	ldrb	r3, [r1, r3]
 80041e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	40023800 	.word	0x40023800
 80041ec:	08005d1c 	.word	0x08005d1c

080041f0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b087      	sub	sp, #28
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80041f8:	2300      	movs	r3, #0
 80041fa:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80041fc:	4b29      	ldr	r3, [pc, #164]	; (80042a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d12c      	bne.n	8004262 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004208:	4b26      	ldr	r3, [pc, #152]	; (80042a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800420a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d005      	beq.n	8004220 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004214:	4b24      	ldr	r3, [pc, #144]	; (80042a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800421c:	617b      	str	r3, [r7, #20]
 800421e:	e016      	b.n	800424e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004220:	4b20      	ldr	r3, [pc, #128]	; (80042a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004224:	4a1f      	ldr	r2, [pc, #124]	; (80042a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004226:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800422a:	6253      	str	r3, [r2, #36]	; 0x24
 800422c:	4b1d      	ldr	r3, [pc, #116]	; (80042a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800422e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004230:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004234:	60fb      	str	r3, [r7, #12]
 8004236:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004238:	4b1b      	ldr	r3, [pc, #108]	; (80042a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8004240:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8004242:	4b18      	ldr	r3, [pc, #96]	; (80042a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004246:	4a17      	ldr	r2, [pc, #92]	; (80042a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004248:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800424c:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004254:	d105      	bne.n	8004262 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800425c:	d101      	bne.n	8004262 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800425e:	2301      	movs	r3, #1
 8004260:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d105      	bne.n	8004274 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8004268:	4b10      	ldr	r3, [pc, #64]	; (80042ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a0f      	ldr	r2, [pc, #60]	; (80042ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800426e:	f043 0304 	orr.w	r3, r3, #4
 8004272:	6013      	str	r3, [r2, #0]
 8004274:	4b0d      	ldr	r3, [pc, #52]	; (80042ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f023 0201 	bic.w	r2, r3, #1
 800427c:	490b      	ldr	r1, [pc, #44]	; (80042ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	4313      	orrs	r3, r2
 8004282:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004284:	4b09      	ldr	r3, [pc, #36]	; (80042ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0301 	and.w	r3, r3, #1
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	429a      	cmp	r2, r3
 8004290:	d001      	beq.n	8004296 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e000      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8004296:	2300      	movs	r3, #0
}
 8004298:	4618      	mov	r0, r3
 800429a:	371c      	adds	r7, #28
 800429c:	46bd      	mov	sp, r7
 800429e:	bc80      	pop	{r7}
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	40023800 	.word	0x40023800
 80042a8:	40007000 	.word	0x40007000
 80042ac:	40023c00 	.word	0x40023c00

080042b0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b086      	sub	sp, #24
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d106      	bne.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0302 	and.w	r3, r3, #2
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	f000 80ed 	beq.w	80044ac <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 80042d2:	2300      	movs	r3, #0
 80042d4:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042d6:	4b78      	ldr	r3, [pc, #480]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80042d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d10d      	bne.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042e2:	4b75      	ldr	r3, [pc, #468]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80042e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e6:	4a74      	ldr	r2, [pc, #464]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80042e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042ec:	6253      	str	r3, [r2, #36]	; 0x24
 80042ee:	4b72      	ldr	r3, [pc, #456]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80042f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042f6:	60bb      	str	r3, [r7, #8]
 80042f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042fa:	2301      	movs	r3, #1
 80042fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042fe:	4b6f      	ldr	r3, [pc, #444]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004306:	2b00      	cmp	r3, #0
 8004308:	d118      	bne.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800430a:	4b6c      	ldr	r3, [pc, #432]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a6b      	ldr	r2, [pc, #428]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004310:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004314:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004316:	f7fe faf5 	bl	8002904 <HAL_GetTick>
 800431a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800431c:	e008      	b.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800431e:	f7fe faf1 	bl	8002904 <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	2b64      	cmp	r3, #100	; 0x64
 800432a:	d901      	bls.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	e0be      	b.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004330:	4b62      	ldr	r3, [pc, #392]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004338:	2b00      	cmp	r3, #0
 800433a:	d0f0      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800433c:	4b5e      	ldr	r3, [pc, #376]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8004344:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	429a      	cmp	r2, r3
 8004352:	d106      	bne.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	429a      	cmp	r2, r3
 8004360:	d00f      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800436a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800436e:	d108      	bne.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004370:	4b51      	ldr	r3, [pc, #324]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004378:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800437c:	d101      	bne.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e095      	b.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004382:	4b4d      	ldr	r3, [pc, #308]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004386:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800438a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d041      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800439a:	68fa      	ldr	r2, [r7, #12]
 800439c:	429a      	cmp	r2, r3
 800439e:	d005      	beq.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0301 	and.w	r3, r3, #1
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d10c      	bne.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d02d      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d027      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80043c6:	4b3c      	ldr	r3, [pc, #240]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80043c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043ca:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80043ce:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043d0:	4b3b      	ldr	r3, [pc, #236]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80043d2:	2201      	movs	r2, #1
 80043d4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80043d6:	4b3a      	ldr	r3, [pc, #232]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80043d8:	2200      	movs	r2, #0
 80043da:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80043dc:	4a36      	ldr	r2, [pc, #216]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d014      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ec:	f7fe fa8a 	bl	8002904 <HAL_GetTick>
 80043f0:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043f2:	e00a      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043f4:	f7fe fa86 	bl	8002904 <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004402:	4293      	cmp	r3, r2
 8004404:	d901      	bls.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e051      	b.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800440a:	4b2b      	ldr	r3, [pc, #172]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800440c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800440e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0ee      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d01a      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800442a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800442e:	d10a      	bne.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004430:	4b21      	ldr	r3, [pc, #132]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8004440:	491d      	ldr	r1, [pc, #116]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004442:	4313      	orrs	r3, r2
 8004444:	600b      	str	r3, [r1, #0]
 8004446:	4b1c      	ldr	r3, [pc, #112]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004448:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004452:	4919      	ldr	r1, [pc, #100]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004454:	4313      	orrs	r3, r2
 8004456:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	2b00      	cmp	r3, #0
 8004462:	d01a      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800446c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004470:	d10a      	bne.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8004472:	4b11      	ldr	r3, [pc, #68]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8004482:	490d      	ldr	r1, [pc, #52]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004484:	4313      	orrs	r3, r2
 8004486:	600b      	str	r3, [r1, #0]
 8004488:	4b0b      	ldr	r3, [pc, #44]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800448a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004494:	4908      	ldr	r1, [pc, #32]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004496:	4313      	orrs	r3, r2
 8004498:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800449a:	7dfb      	ldrb	r3, [r7, #23]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d105      	bne.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044a0:	4b05      	ldr	r3, [pc, #20]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80044a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a4:	4a04      	ldr	r2, [pc, #16]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80044a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044aa:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3718      	adds	r7, #24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	40023800 	.word	0x40023800
 80044bc:	40007000 	.word	0x40007000
 80044c0:	424706dc 	.word	0x424706dc

080044c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e031      	b.n	800453a <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d106      	bne.n	80044f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f7fd ffc6 	bl	800247c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2202      	movs	r2, #2
 80044f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	3304      	adds	r3, #4
 8004500:	4619      	mov	r1, r3
 8004502:	4610      	mov	r0, r2
 8004504:	f000 f8e2 	bl	80046cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	3708      	adds	r7, #8
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}

08004542 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004542:	b580      	push	{r7, lr}
 8004544:	b084      	sub	sp, #16
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
 800454a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004552:	2b01      	cmp	r3, #1
 8004554:	d101      	bne.n	800455a <HAL_TIM_ConfigClockSource+0x18>
 8004556:	2302      	movs	r3, #2
 8004558:	e0b3      	b.n	80046c2 <HAL_TIM_ConfigClockSource+0x180>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2201      	movs	r2, #1
 800455e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2202      	movs	r2, #2
 8004566:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004578:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004580:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004592:	d03e      	beq.n	8004612 <HAL_TIM_ConfigClockSource+0xd0>
 8004594:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004598:	f200 8087 	bhi.w	80046aa <HAL_TIM_ConfigClockSource+0x168>
 800459c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045a0:	f000 8085 	beq.w	80046ae <HAL_TIM_ConfigClockSource+0x16c>
 80045a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045a8:	d87f      	bhi.n	80046aa <HAL_TIM_ConfigClockSource+0x168>
 80045aa:	2b70      	cmp	r3, #112	; 0x70
 80045ac:	d01a      	beq.n	80045e4 <HAL_TIM_ConfigClockSource+0xa2>
 80045ae:	2b70      	cmp	r3, #112	; 0x70
 80045b0:	d87b      	bhi.n	80046aa <HAL_TIM_ConfigClockSource+0x168>
 80045b2:	2b60      	cmp	r3, #96	; 0x60
 80045b4:	d050      	beq.n	8004658 <HAL_TIM_ConfigClockSource+0x116>
 80045b6:	2b60      	cmp	r3, #96	; 0x60
 80045b8:	d877      	bhi.n	80046aa <HAL_TIM_ConfigClockSource+0x168>
 80045ba:	2b50      	cmp	r3, #80	; 0x50
 80045bc:	d03c      	beq.n	8004638 <HAL_TIM_ConfigClockSource+0xf6>
 80045be:	2b50      	cmp	r3, #80	; 0x50
 80045c0:	d873      	bhi.n	80046aa <HAL_TIM_ConfigClockSource+0x168>
 80045c2:	2b40      	cmp	r3, #64	; 0x40
 80045c4:	d058      	beq.n	8004678 <HAL_TIM_ConfigClockSource+0x136>
 80045c6:	2b40      	cmp	r3, #64	; 0x40
 80045c8:	d86f      	bhi.n	80046aa <HAL_TIM_ConfigClockSource+0x168>
 80045ca:	2b30      	cmp	r3, #48	; 0x30
 80045cc:	d064      	beq.n	8004698 <HAL_TIM_ConfigClockSource+0x156>
 80045ce:	2b30      	cmp	r3, #48	; 0x30
 80045d0:	d86b      	bhi.n	80046aa <HAL_TIM_ConfigClockSource+0x168>
 80045d2:	2b20      	cmp	r3, #32
 80045d4:	d060      	beq.n	8004698 <HAL_TIM_ConfigClockSource+0x156>
 80045d6:	2b20      	cmp	r3, #32
 80045d8:	d867      	bhi.n	80046aa <HAL_TIM_ConfigClockSource+0x168>
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d05c      	beq.n	8004698 <HAL_TIM_ConfigClockSource+0x156>
 80045de:	2b10      	cmp	r3, #16
 80045e0:	d05a      	beq.n	8004698 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80045e2:	e062      	b.n	80046aa <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6818      	ldr	r0, [r3, #0]
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	6899      	ldr	r1, [r3, #8]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	685a      	ldr	r2, [r3, #4]
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	f000 f943 	bl	800487e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004606:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68fa      	ldr	r2, [r7, #12]
 800460e:	609a      	str	r2, [r3, #8]
      break;
 8004610:	e04e      	b.n	80046b0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6818      	ldr	r0, [r3, #0]
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	6899      	ldr	r1, [r3, #8]
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	685a      	ldr	r2, [r3, #4]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	f000 f92c 	bl	800487e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	689a      	ldr	r2, [r3, #8]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004634:	609a      	str	r2, [r3, #8]
      break;
 8004636:	e03b      	b.n	80046b0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6818      	ldr	r0, [r3, #0]
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	6859      	ldr	r1, [r3, #4]
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	461a      	mov	r2, r3
 8004646:	f000 f8a3 	bl	8004790 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2150      	movs	r1, #80	; 0x50
 8004650:	4618      	mov	r0, r3
 8004652:	f000 f8fa 	bl	800484a <TIM_ITRx_SetConfig>
      break;
 8004656:	e02b      	b.n	80046b0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6818      	ldr	r0, [r3, #0]
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	6859      	ldr	r1, [r3, #4]
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	461a      	mov	r2, r3
 8004666:	f000 f8c1 	bl	80047ec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	2160      	movs	r1, #96	; 0x60
 8004670:	4618      	mov	r0, r3
 8004672:	f000 f8ea 	bl	800484a <TIM_ITRx_SetConfig>
      break;
 8004676:	e01b      	b.n	80046b0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6818      	ldr	r0, [r3, #0]
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	6859      	ldr	r1, [r3, #4]
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	461a      	mov	r2, r3
 8004686:	f000 f883 	bl	8004790 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2140      	movs	r1, #64	; 0x40
 8004690:	4618      	mov	r0, r3
 8004692:	f000 f8da 	bl	800484a <TIM_ITRx_SetConfig>
      break;
 8004696:	e00b      	b.n	80046b0 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4619      	mov	r1, r3
 80046a2:	4610      	mov	r0, r2
 80046a4:	f000 f8d1 	bl	800484a <TIM_ITRx_SetConfig>
        break;
 80046a8:	e002      	b.n	80046b0 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80046aa:	bf00      	nop
 80046ac:	e000      	b.n	80046b0 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80046ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
	...

080046cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046e2:	d007      	beq.n	80046f4 <TIM_Base_SetConfig+0x28>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a25      	ldr	r2, [pc, #148]	; (800477c <TIM_Base_SetConfig+0xb0>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d003      	beq.n	80046f4 <TIM_Base_SetConfig+0x28>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a24      	ldr	r2, [pc, #144]	; (8004780 <TIM_Base_SetConfig+0xb4>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d108      	bne.n	8004706 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	4313      	orrs	r3, r2
 8004704:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800470c:	d013      	beq.n	8004736 <TIM_Base_SetConfig+0x6a>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a1a      	ldr	r2, [pc, #104]	; (800477c <TIM_Base_SetConfig+0xb0>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d00f      	beq.n	8004736 <TIM_Base_SetConfig+0x6a>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a19      	ldr	r2, [pc, #100]	; (8004780 <TIM_Base_SetConfig+0xb4>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d00b      	beq.n	8004736 <TIM_Base_SetConfig+0x6a>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a18      	ldr	r2, [pc, #96]	; (8004784 <TIM_Base_SetConfig+0xb8>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d007      	beq.n	8004736 <TIM_Base_SetConfig+0x6a>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a17      	ldr	r2, [pc, #92]	; (8004788 <TIM_Base_SetConfig+0xbc>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d003      	beq.n	8004736 <TIM_Base_SetConfig+0x6a>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a16      	ldr	r2, [pc, #88]	; (800478c <TIM_Base_SetConfig+0xc0>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d108      	bne.n	8004748 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800473c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	68fa      	ldr	r2, [r7, #12]
 8004744:	4313      	orrs	r3, r2
 8004746:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	4313      	orrs	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	68fa      	ldr	r2, [r7, #12]
 800475a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	689a      	ldr	r2, [r3, #8]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	615a      	str	r2, [r3, #20]
}
 8004772:	bf00      	nop
 8004774:	3714      	adds	r7, #20
 8004776:	46bd      	mov	sp, r7
 8004778:	bc80      	pop	{r7}
 800477a:	4770      	bx	lr
 800477c:	40000400 	.word	0x40000400
 8004780:	40000800 	.word	0x40000800
 8004784:	40010800 	.word	0x40010800
 8004788:	40010c00 	.word	0x40010c00
 800478c:	40011000 	.word	0x40011000

08004790 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004790:	b480      	push	{r7}
 8004792:	b087      	sub	sp, #28
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6a1b      	ldr	r3, [r3, #32]
 80047a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6a1b      	ldr	r3, [r3, #32]
 80047a6:	f023 0201 	bic.w	r2, r3, #1
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	011b      	lsls	r3, r3, #4
 80047c0:	693a      	ldr	r2, [r7, #16]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	f023 030a 	bic.w	r3, r3, #10
 80047cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	693a      	ldr	r2, [r7, #16]
 80047da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	621a      	str	r2, [r3, #32]
}
 80047e2:	bf00      	nop
 80047e4:	371c      	adds	r7, #28
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bc80      	pop	{r7}
 80047ea:	4770      	bx	lr

080047ec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b087      	sub	sp, #28
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	60f8      	str	r0, [r7, #12]
 80047f4:	60b9      	str	r1, [r7, #8]
 80047f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	f023 0210 	bic.w	r2, r3, #16
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	699b      	ldr	r3, [r3, #24]
 8004808:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6a1b      	ldr	r3, [r3, #32]
 800480e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004816:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	031b      	lsls	r3, r3, #12
 800481c:	697a      	ldr	r2, [r7, #20]
 800481e:	4313      	orrs	r3, r2
 8004820:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004828:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	011b      	lsls	r3, r3, #4
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	4313      	orrs	r3, r2
 8004832:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	693a      	ldr	r2, [r7, #16]
 800483e:	621a      	str	r2, [r3, #32]
}
 8004840:	bf00      	nop
 8004842:	371c      	adds	r7, #28
 8004844:	46bd      	mov	sp, r7
 8004846:	bc80      	pop	{r7}
 8004848:	4770      	bx	lr

0800484a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800484a:	b480      	push	{r7}
 800484c:	b085      	sub	sp, #20
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
 8004852:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004860:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004862:	683a      	ldr	r2, [r7, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	4313      	orrs	r3, r2
 8004868:	f043 0307 	orr.w	r3, r3, #7
 800486c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	68fa      	ldr	r2, [r7, #12]
 8004872:	609a      	str	r2, [r3, #8]
}
 8004874:	bf00      	nop
 8004876:	3714      	adds	r7, #20
 8004878:	46bd      	mov	sp, r7
 800487a:	bc80      	pop	{r7}
 800487c:	4770      	bx	lr

0800487e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800487e:	b480      	push	{r7}
 8004880:	b087      	sub	sp, #28
 8004882:	af00      	add	r7, sp, #0
 8004884:	60f8      	str	r0, [r7, #12]
 8004886:	60b9      	str	r1, [r7, #8]
 8004888:	607a      	str	r2, [r7, #4]
 800488a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004898:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	021a      	lsls	r2, r3, #8
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	431a      	orrs	r2, r3
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	697a      	ldr	r2, [r7, #20]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	697a      	ldr	r2, [r7, #20]
 80048b0:	609a      	str	r2, [r3, #8]
}
 80048b2:	bf00      	nop
 80048b4:	371c      	adds	r7, #28
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bc80      	pop	{r7}
 80048ba:	4770      	bx	lr

080048bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d101      	bne.n	80048d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048d0:	2302      	movs	r3, #2
 80048d2:	e046      	b.n	8004962 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2202      	movs	r2, #2
 80048e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	4313      	orrs	r3, r2
 8004904:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004916:	d00e      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a13      	ldr	r2, [pc, #76]	; (800496c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d009      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a12      	ldr	r2, [pc, #72]	; (8004970 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d004      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a10      	ldr	r2, [pc, #64]	; (8004974 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d10c      	bne.n	8004950 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800493c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	4313      	orrs	r3, r2
 8004946:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3714      	adds	r7, #20
 8004966:	46bd      	mov	sp, r7
 8004968:	bc80      	pop	{r7}
 800496a:	4770      	bx	lr
 800496c:	40000400 	.word	0x40000400
 8004970:	40000800 	.word	0x40000800
 8004974:	40010800 	.word	0x40010800

08004978 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d101      	bne.n	800498a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e03f      	b.n	8004a0a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b00      	cmp	r3, #0
 8004994:	d106      	bne.n	80049a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f7fd fdf4 	bl	800258c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2224      	movs	r2, #36	; 0x24
 80049a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68da      	ldr	r2, [r3, #12]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80049ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f000 f829 	bl	8004a14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	691a      	ldr	r2, [r3, #16]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80049d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	695a      	ldr	r2, [r3, #20]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80049e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	68da      	ldr	r2, [r3, #12]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2220      	movs	r2, #32
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2220      	movs	r2, #32
 8004a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3708      	adds	r7, #8
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
	...

08004a14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68da      	ldr	r2, [r3, #12]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	430a      	orrs	r2, r1
 8004a30:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	689a      	ldr	r2, [r3, #8]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	431a      	orrs	r2, r3
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	695b      	ldr	r3, [r3, #20]
 8004a40:	431a      	orrs	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	69db      	ldr	r3, [r3, #28]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004a54:	f023 030c 	bic.w	r3, r3, #12
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	6812      	ldr	r2, [r2, #0]
 8004a5c:	68b9      	ldr	r1, [r7, #8]
 8004a5e:	430b      	orrs	r3, r1
 8004a60:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	695b      	ldr	r3, [r3, #20]
 8004a68:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	699a      	ldr	r2, [r3, #24]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	430a      	orrs	r2, r1
 8004a76:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a55      	ldr	r2, [pc, #340]	; (8004bd4 <UART_SetConfig+0x1c0>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d103      	bne.n	8004a8a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004a82:	f7ff fba1 	bl	80041c8 <HAL_RCC_GetPCLK2Freq>
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	e002      	b.n	8004a90 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a8a:	f7ff fb89 	bl	80041a0 <HAL_RCC_GetPCLK1Freq>
 8004a8e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	69db      	ldr	r3, [r3, #28]
 8004a94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a98:	d14c      	bne.n	8004b34 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	4413      	add	r3, r2
 8004aa2:	009a      	lsls	r2, r3, #2
 8004aa4:	441a      	add	r2, r3
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	005b      	lsls	r3, r3, #1
 8004aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ab0:	4a49      	ldr	r2, [pc, #292]	; (8004bd8 <UART_SetConfig+0x1c4>)
 8004ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab6:	095b      	lsrs	r3, r3, #5
 8004ab8:	0119      	lsls	r1, r3, #4
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	4613      	mov	r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	4413      	add	r3, r2
 8004ac2:	009a      	lsls	r2, r3, #2
 8004ac4:	441a      	add	r2, r3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	005b      	lsls	r3, r3, #1
 8004acc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ad0:	4b41      	ldr	r3, [pc, #260]	; (8004bd8 <UART_SetConfig+0x1c4>)
 8004ad2:	fba3 0302 	umull	r0, r3, r3, r2
 8004ad6:	095b      	lsrs	r3, r3, #5
 8004ad8:	2064      	movs	r0, #100	; 0x64
 8004ada:	fb00 f303 	mul.w	r3, r0, r3
 8004ade:	1ad3      	subs	r3, r2, r3
 8004ae0:	00db      	lsls	r3, r3, #3
 8004ae2:	3332      	adds	r3, #50	; 0x32
 8004ae4:	4a3c      	ldr	r2, [pc, #240]	; (8004bd8 <UART_SetConfig+0x1c4>)
 8004ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aea:	095b      	lsrs	r3, r3, #5
 8004aec:	005b      	lsls	r3, r3, #1
 8004aee:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004af2:	4419      	add	r1, r3
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	4613      	mov	r3, r2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	4413      	add	r3, r2
 8004afc:	009a      	lsls	r2, r3, #2
 8004afe:	441a      	add	r2, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b0a:	4b33      	ldr	r3, [pc, #204]	; (8004bd8 <UART_SetConfig+0x1c4>)
 8004b0c:	fba3 0302 	umull	r0, r3, r3, r2
 8004b10:	095b      	lsrs	r3, r3, #5
 8004b12:	2064      	movs	r0, #100	; 0x64
 8004b14:	fb00 f303 	mul.w	r3, r0, r3
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	00db      	lsls	r3, r3, #3
 8004b1c:	3332      	adds	r3, #50	; 0x32
 8004b1e:	4a2e      	ldr	r2, [pc, #184]	; (8004bd8 <UART_SetConfig+0x1c4>)
 8004b20:	fba2 2303 	umull	r2, r3, r2, r3
 8004b24:	095b      	lsrs	r3, r3, #5
 8004b26:	f003 0207 	and.w	r2, r3, #7
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	440a      	add	r2, r1
 8004b30:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b32:	e04a      	b.n	8004bca <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	4613      	mov	r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	4413      	add	r3, r2
 8004b3c:	009a      	lsls	r2, r3, #2
 8004b3e:	441a      	add	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b4a:	4a23      	ldr	r2, [pc, #140]	; (8004bd8 <UART_SetConfig+0x1c4>)
 8004b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b50:	095b      	lsrs	r3, r3, #5
 8004b52:	0119      	lsls	r1, r3, #4
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	4613      	mov	r3, r2
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	4413      	add	r3, r2
 8004b5c:	009a      	lsls	r2, r3, #2
 8004b5e:	441a      	add	r2, r3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b6a:	4b1b      	ldr	r3, [pc, #108]	; (8004bd8 <UART_SetConfig+0x1c4>)
 8004b6c:	fba3 0302 	umull	r0, r3, r3, r2
 8004b70:	095b      	lsrs	r3, r3, #5
 8004b72:	2064      	movs	r0, #100	; 0x64
 8004b74:	fb00 f303 	mul.w	r3, r0, r3
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	011b      	lsls	r3, r3, #4
 8004b7c:	3332      	adds	r3, #50	; 0x32
 8004b7e:	4a16      	ldr	r2, [pc, #88]	; (8004bd8 <UART_SetConfig+0x1c4>)
 8004b80:	fba2 2303 	umull	r2, r3, r2, r3
 8004b84:	095b      	lsrs	r3, r3, #5
 8004b86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b8a:	4419      	add	r1, r3
 8004b8c:	68fa      	ldr	r2, [r7, #12]
 8004b8e:	4613      	mov	r3, r2
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	4413      	add	r3, r2
 8004b94:	009a      	lsls	r2, r3, #2
 8004b96:	441a      	add	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ba2:	4b0d      	ldr	r3, [pc, #52]	; (8004bd8 <UART_SetConfig+0x1c4>)
 8004ba4:	fba3 0302 	umull	r0, r3, r3, r2
 8004ba8:	095b      	lsrs	r3, r3, #5
 8004baa:	2064      	movs	r0, #100	; 0x64
 8004bac:	fb00 f303 	mul.w	r3, r0, r3
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	011b      	lsls	r3, r3, #4
 8004bb4:	3332      	adds	r3, #50	; 0x32
 8004bb6:	4a08      	ldr	r2, [pc, #32]	; (8004bd8 <UART_SetConfig+0x1c4>)
 8004bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8004bbc:	095b      	lsrs	r3, r3, #5
 8004bbe:	f003 020f 	and.w	r2, r3, #15
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	440a      	add	r2, r1
 8004bc8:	609a      	str	r2, [r3, #8]
}
 8004bca:	bf00      	nop
 8004bcc:	3710      	adds	r7, #16
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	40013800 	.word	0x40013800
 8004bd8:	51eb851f 	.word	0x51eb851f

08004bdc <__errno>:
 8004bdc:	4b01      	ldr	r3, [pc, #4]	; (8004be4 <__errno+0x8>)
 8004bde:	6818      	ldr	r0, [r3, #0]
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	2000001c 	.word	0x2000001c

08004be8 <__libc_init_array>:
 8004be8:	b570      	push	{r4, r5, r6, lr}
 8004bea:	2600      	movs	r6, #0
 8004bec:	4d0c      	ldr	r5, [pc, #48]	; (8004c20 <__libc_init_array+0x38>)
 8004bee:	4c0d      	ldr	r4, [pc, #52]	; (8004c24 <__libc_init_array+0x3c>)
 8004bf0:	1b64      	subs	r4, r4, r5
 8004bf2:	10a4      	asrs	r4, r4, #2
 8004bf4:	42a6      	cmp	r6, r4
 8004bf6:	d109      	bne.n	8004c0c <__libc_init_array+0x24>
 8004bf8:	f001 f82e 	bl	8005c58 <_init>
 8004bfc:	2600      	movs	r6, #0
 8004bfe:	4d0a      	ldr	r5, [pc, #40]	; (8004c28 <__libc_init_array+0x40>)
 8004c00:	4c0a      	ldr	r4, [pc, #40]	; (8004c2c <__libc_init_array+0x44>)
 8004c02:	1b64      	subs	r4, r4, r5
 8004c04:	10a4      	asrs	r4, r4, #2
 8004c06:	42a6      	cmp	r6, r4
 8004c08:	d105      	bne.n	8004c16 <__libc_init_array+0x2e>
 8004c0a:	bd70      	pop	{r4, r5, r6, pc}
 8004c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c10:	4798      	blx	r3
 8004c12:	3601      	adds	r6, #1
 8004c14:	e7ee      	b.n	8004bf4 <__libc_init_array+0xc>
 8004c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c1a:	4798      	blx	r3
 8004c1c:	3601      	adds	r6, #1
 8004c1e:	e7f2      	b.n	8004c06 <__libc_init_array+0x1e>
 8004c20:	08005e78 	.word	0x08005e78
 8004c24:	08005e78 	.word	0x08005e78
 8004c28:	08005e78 	.word	0x08005e78
 8004c2c:	08005e7c 	.word	0x08005e7c

08004c30 <memset>:
 8004c30:	4603      	mov	r3, r0
 8004c32:	4402      	add	r2, r0
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d100      	bne.n	8004c3a <memset+0xa>
 8004c38:	4770      	bx	lr
 8004c3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c3e:	e7f9      	b.n	8004c34 <memset+0x4>

08004c40 <rand>:
 8004c40:	4b17      	ldr	r3, [pc, #92]	; (8004ca0 <rand+0x60>)
 8004c42:	b510      	push	{r4, lr}
 8004c44:	681c      	ldr	r4, [r3, #0]
 8004c46:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004c48:	b9b3      	cbnz	r3, 8004c78 <rand+0x38>
 8004c4a:	2018      	movs	r0, #24
 8004c4c:	f000 f868 	bl	8004d20 <malloc>
 8004c50:	4602      	mov	r2, r0
 8004c52:	63a0      	str	r0, [r4, #56]	; 0x38
 8004c54:	b920      	cbnz	r0, 8004c60 <rand+0x20>
 8004c56:	214e      	movs	r1, #78	; 0x4e
 8004c58:	4b12      	ldr	r3, [pc, #72]	; (8004ca4 <rand+0x64>)
 8004c5a:	4813      	ldr	r0, [pc, #76]	; (8004ca8 <rand+0x68>)
 8004c5c:	f000 f830 	bl	8004cc0 <__assert_func>
 8004c60:	4912      	ldr	r1, [pc, #72]	; (8004cac <rand+0x6c>)
 8004c62:	4b13      	ldr	r3, [pc, #76]	; (8004cb0 <rand+0x70>)
 8004c64:	e9c0 1300 	strd	r1, r3, [r0]
 8004c68:	4b12      	ldr	r3, [pc, #72]	; (8004cb4 <rand+0x74>)
 8004c6a:	2100      	movs	r1, #0
 8004c6c:	6083      	str	r3, [r0, #8]
 8004c6e:	230b      	movs	r3, #11
 8004c70:	8183      	strh	r3, [r0, #12]
 8004c72:	2001      	movs	r0, #1
 8004c74:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004c78:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004c7a:	480f      	ldr	r0, [pc, #60]	; (8004cb8 <rand+0x78>)
 8004c7c:	690a      	ldr	r2, [r1, #16]
 8004c7e:	694b      	ldr	r3, [r1, #20]
 8004c80:	4350      	muls	r0, r2
 8004c82:	4c0e      	ldr	r4, [pc, #56]	; (8004cbc <rand+0x7c>)
 8004c84:	fb04 0003 	mla	r0, r4, r3, r0
 8004c88:	fba2 3404 	umull	r3, r4, r2, r4
 8004c8c:	1c5a      	adds	r2, r3, #1
 8004c8e:	4404      	add	r4, r0
 8004c90:	f144 0000 	adc.w	r0, r4, #0
 8004c94:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8004c98:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004c9c:	bd10      	pop	{r4, pc}
 8004c9e:	bf00      	nop
 8004ca0:	2000001c 	.word	0x2000001c
 8004ca4:	08005d28 	.word	0x08005d28
 8004ca8:	08005d3f 	.word	0x08005d3f
 8004cac:	abcd330e 	.word	0xabcd330e
 8004cb0:	e66d1234 	.word	0xe66d1234
 8004cb4:	0005deec 	.word	0x0005deec
 8004cb8:	5851f42d 	.word	0x5851f42d
 8004cbc:	4c957f2d 	.word	0x4c957f2d

08004cc0 <__assert_func>:
 8004cc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004cc2:	4614      	mov	r4, r2
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	4b09      	ldr	r3, [pc, #36]	; (8004cec <__assert_func+0x2c>)
 8004cc8:	4605      	mov	r5, r0
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68d8      	ldr	r0, [r3, #12]
 8004cce:	b14c      	cbz	r4, 8004ce4 <__assert_func+0x24>
 8004cd0:	4b07      	ldr	r3, [pc, #28]	; (8004cf0 <__assert_func+0x30>)
 8004cd2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004cd6:	9100      	str	r1, [sp, #0]
 8004cd8:	462b      	mov	r3, r5
 8004cda:	4906      	ldr	r1, [pc, #24]	; (8004cf4 <__assert_func+0x34>)
 8004cdc:	f000 f80e 	bl	8004cfc <fiprintf>
 8004ce0:	f000 fc8a 	bl	80055f8 <abort>
 8004ce4:	4b04      	ldr	r3, [pc, #16]	; (8004cf8 <__assert_func+0x38>)
 8004ce6:	461c      	mov	r4, r3
 8004ce8:	e7f3      	b.n	8004cd2 <__assert_func+0x12>
 8004cea:	bf00      	nop
 8004cec:	2000001c 	.word	0x2000001c
 8004cf0:	08005d9e 	.word	0x08005d9e
 8004cf4:	08005dab 	.word	0x08005dab
 8004cf8:	08005dd9 	.word	0x08005dd9

08004cfc <fiprintf>:
 8004cfc:	b40e      	push	{r1, r2, r3}
 8004cfe:	b503      	push	{r0, r1, lr}
 8004d00:	4601      	mov	r1, r0
 8004d02:	ab03      	add	r3, sp, #12
 8004d04:	4805      	ldr	r0, [pc, #20]	; (8004d1c <fiprintf+0x20>)
 8004d06:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d0a:	6800      	ldr	r0, [r0, #0]
 8004d0c:	9301      	str	r3, [sp, #4]
 8004d0e:	f000 f8dd 	bl	8004ecc <_vfiprintf_r>
 8004d12:	b002      	add	sp, #8
 8004d14:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d18:	b003      	add	sp, #12
 8004d1a:	4770      	bx	lr
 8004d1c:	2000001c 	.word	0x2000001c

08004d20 <malloc>:
 8004d20:	4b02      	ldr	r3, [pc, #8]	; (8004d2c <malloc+0xc>)
 8004d22:	4601      	mov	r1, r0
 8004d24:	6818      	ldr	r0, [r3, #0]
 8004d26:	f000 b84f 	b.w	8004dc8 <_malloc_r>
 8004d2a:	bf00      	nop
 8004d2c:	2000001c 	.word	0x2000001c

08004d30 <_free_r>:
 8004d30:	b538      	push	{r3, r4, r5, lr}
 8004d32:	4605      	mov	r5, r0
 8004d34:	2900      	cmp	r1, #0
 8004d36:	d043      	beq.n	8004dc0 <_free_r+0x90>
 8004d38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d3c:	1f0c      	subs	r4, r1, #4
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	bfb8      	it	lt
 8004d42:	18e4      	addlt	r4, r4, r3
 8004d44:	f000 fe8c 	bl	8005a60 <__malloc_lock>
 8004d48:	4a1e      	ldr	r2, [pc, #120]	; (8004dc4 <_free_r+0x94>)
 8004d4a:	6813      	ldr	r3, [r2, #0]
 8004d4c:	4610      	mov	r0, r2
 8004d4e:	b933      	cbnz	r3, 8004d5e <_free_r+0x2e>
 8004d50:	6063      	str	r3, [r4, #4]
 8004d52:	6014      	str	r4, [r2, #0]
 8004d54:	4628      	mov	r0, r5
 8004d56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004d5a:	f000 be87 	b.w	8005a6c <__malloc_unlock>
 8004d5e:	42a3      	cmp	r3, r4
 8004d60:	d90a      	bls.n	8004d78 <_free_r+0x48>
 8004d62:	6821      	ldr	r1, [r4, #0]
 8004d64:	1862      	adds	r2, r4, r1
 8004d66:	4293      	cmp	r3, r2
 8004d68:	bf01      	itttt	eq
 8004d6a:	681a      	ldreq	r2, [r3, #0]
 8004d6c:	685b      	ldreq	r3, [r3, #4]
 8004d6e:	1852      	addeq	r2, r2, r1
 8004d70:	6022      	streq	r2, [r4, #0]
 8004d72:	6063      	str	r3, [r4, #4]
 8004d74:	6004      	str	r4, [r0, #0]
 8004d76:	e7ed      	b.n	8004d54 <_free_r+0x24>
 8004d78:	461a      	mov	r2, r3
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	b10b      	cbz	r3, 8004d82 <_free_r+0x52>
 8004d7e:	42a3      	cmp	r3, r4
 8004d80:	d9fa      	bls.n	8004d78 <_free_r+0x48>
 8004d82:	6811      	ldr	r1, [r2, #0]
 8004d84:	1850      	adds	r0, r2, r1
 8004d86:	42a0      	cmp	r0, r4
 8004d88:	d10b      	bne.n	8004da2 <_free_r+0x72>
 8004d8a:	6820      	ldr	r0, [r4, #0]
 8004d8c:	4401      	add	r1, r0
 8004d8e:	1850      	adds	r0, r2, r1
 8004d90:	4283      	cmp	r3, r0
 8004d92:	6011      	str	r1, [r2, #0]
 8004d94:	d1de      	bne.n	8004d54 <_free_r+0x24>
 8004d96:	6818      	ldr	r0, [r3, #0]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	4401      	add	r1, r0
 8004d9c:	6011      	str	r1, [r2, #0]
 8004d9e:	6053      	str	r3, [r2, #4]
 8004da0:	e7d8      	b.n	8004d54 <_free_r+0x24>
 8004da2:	d902      	bls.n	8004daa <_free_r+0x7a>
 8004da4:	230c      	movs	r3, #12
 8004da6:	602b      	str	r3, [r5, #0]
 8004da8:	e7d4      	b.n	8004d54 <_free_r+0x24>
 8004daa:	6820      	ldr	r0, [r4, #0]
 8004dac:	1821      	adds	r1, r4, r0
 8004dae:	428b      	cmp	r3, r1
 8004db0:	bf01      	itttt	eq
 8004db2:	6819      	ldreq	r1, [r3, #0]
 8004db4:	685b      	ldreq	r3, [r3, #4]
 8004db6:	1809      	addeq	r1, r1, r0
 8004db8:	6021      	streq	r1, [r4, #0]
 8004dba:	6063      	str	r3, [r4, #4]
 8004dbc:	6054      	str	r4, [r2, #4]
 8004dbe:	e7c9      	b.n	8004d54 <_free_r+0x24>
 8004dc0:	bd38      	pop	{r3, r4, r5, pc}
 8004dc2:	bf00      	nop
 8004dc4:	200000c8 	.word	0x200000c8

08004dc8 <_malloc_r>:
 8004dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dca:	1ccd      	adds	r5, r1, #3
 8004dcc:	f025 0503 	bic.w	r5, r5, #3
 8004dd0:	3508      	adds	r5, #8
 8004dd2:	2d0c      	cmp	r5, #12
 8004dd4:	bf38      	it	cc
 8004dd6:	250c      	movcc	r5, #12
 8004dd8:	2d00      	cmp	r5, #0
 8004dda:	4606      	mov	r6, r0
 8004ddc:	db01      	blt.n	8004de2 <_malloc_r+0x1a>
 8004dde:	42a9      	cmp	r1, r5
 8004de0:	d903      	bls.n	8004dea <_malloc_r+0x22>
 8004de2:	230c      	movs	r3, #12
 8004de4:	6033      	str	r3, [r6, #0]
 8004de6:	2000      	movs	r0, #0
 8004de8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dea:	f000 fe39 	bl	8005a60 <__malloc_lock>
 8004dee:	4921      	ldr	r1, [pc, #132]	; (8004e74 <_malloc_r+0xac>)
 8004df0:	680a      	ldr	r2, [r1, #0]
 8004df2:	4614      	mov	r4, r2
 8004df4:	b99c      	cbnz	r4, 8004e1e <_malloc_r+0x56>
 8004df6:	4f20      	ldr	r7, [pc, #128]	; (8004e78 <_malloc_r+0xb0>)
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	b923      	cbnz	r3, 8004e06 <_malloc_r+0x3e>
 8004dfc:	4621      	mov	r1, r4
 8004dfe:	4630      	mov	r0, r6
 8004e00:	f000 fb2a 	bl	8005458 <_sbrk_r>
 8004e04:	6038      	str	r0, [r7, #0]
 8004e06:	4629      	mov	r1, r5
 8004e08:	4630      	mov	r0, r6
 8004e0a:	f000 fb25 	bl	8005458 <_sbrk_r>
 8004e0e:	1c43      	adds	r3, r0, #1
 8004e10:	d123      	bne.n	8004e5a <_malloc_r+0x92>
 8004e12:	230c      	movs	r3, #12
 8004e14:	4630      	mov	r0, r6
 8004e16:	6033      	str	r3, [r6, #0]
 8004e18:	f000 fe28 	bl	8005a6c <__malloc_unlock>
 8004e1c:	e7e3      	b.n	8004de6 <_malloc_r+0x1e>
 8004e1e:	6823      	ldr	r3, [r4, #0]
 8004e20:	1b5b      	subs	r3, r3, r5
 8004e22:	d417      	bmi.n	8004e54 <_malloc_r+0x8c>
 8004e24:	2b0b      	cmp	r3, #11
 8004e26:	d903      	bls.n	8004e30 <_malloc_r+0x68>
 8004e28:	6023      	str	r3, [r4, #0]
 8004e2a:	441c      	add	r4, r3
 8004e2c:	6025      	str	r5, [r4, #0]
 8004e2e:	e004      	b.n	8004e3a <_malloc_r+0x72>
 8004e30:	6863      	ldr	r3, [r4, #4]
 8004e32:	42a2      	cmp	r2, r4
 8004e34:	bf0c      	ite	eq
 8004e36:	600b      	streq	r3, [r1, #0]
 8004e38:	6053      	strne	r3, [r2, #4]
 8004e3a:	4630      	mov	r0, r6
 8004e3c:	f000 fe16 	bl	8005a6c <__malloc_unlock>
 8004e40:	f104 000b 	add.w	r0, r4, #11
 8004e44:	1d23      	adds	r3, r4, #4
 8004e46:	f020 0007 	bic.w	r0, r0, #7
 8004e4a:	1ac2      	subs	r2, r0, r3
 8004e4c:	d0cc      	beq.n	8004de8 <_malloc_r+0x20>
 8004e4e:	1a1b      	subs	r3, r3, r0
 8004e50:	50a3      	str	r3, [r4, r2]
 8004e52:	e7c9      	b.n	8004de8 <_malloc_r+0x20>
 8004e54:	4622      	mov	r2, r4
 8004e56:	6864      	ldr	r4, [r4, #4]
 8004e58:	e7cc      	b.n	8004df4 <_malloc_r+0x2c>
 8004e5a:	1cc4      	adds	r4, r0, #3
 8004e5c:	f024 0403 	bic.w	r4, r4, #3
 8004e60:	42a0      	cmp	r0, r4
 8004e62:	d0e3      	beq.n	8004e2c <_malloc_r+0x64>
 8004e64:	1a21      	subs	r1, r4, r0
 8004e66:	4630      	mov	r0, r6
 8004e68:	f000 faf6 	bl	8005458 <_sbrk_r>
 8004e6c:	3001      	adds	r0, #1
 8004e6e:	d1dd      	bne.n	8004e2c <_malloc_r+0x64>
 8004e70:	e7cf      	b.n	8004e12 <_malloc_r+0x4a>
 8004e72:	bf00      	nop
 8004e74:	200000c8 	.word	0x200000c8
 8004e78:	200000cc 	.word	0x200000cc

08004e7c <__sfputc_r>:
 8004e7c:	6893      	ldr	r3, [r2, #8]
 8004e7e:	b410      	push	{r4}
 8004e80:	3b01      	subs	r3, #1
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	6093      	str	r3, [r2, #8]
 8004e86:	da07      	bge.n	8004e98 <__sfputc_r+0x1c>
 8004e88:	6994      	ldr	r4, [r2, #24]
 8004e8a:	42a3      	cmp	r3, r4
 8004e8c:	db01      	blt.n	8004e92 <__sfputc_r+0x16>
 8004e8e:	290a      	cmp	r1, #10
 8004e90:	d102      	bne.n	8004e98 <__sfputc_r+0x1c>
 8004e92:	bc10      	pop	{r4}
 8004e94:	f000 baf0 	b.w	8005478 <__swbuf_r>
 8004e98:	6813      	ldr	r3, [r2, #0]
 8004e9a:	1c58      	adds	r0, r3, #1
 8004e9c:	6010      	str	r0, [r2, #0]
 8004e9e:	7019      	strb	r1, [r3, #0]
 8004ea0:	4608      	mov	r0, r1
 8004ea2:	bc10      	pop	{r4}
 8004ea4:	4770      	bx	lr

08004ea6 <__sfputs_r>:
 8004ea6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ea8:	4606      	mov	r6, r0
 8004eaa:	460f      	mov	r7, r1
 8004eac:	4614      	mov	r4, r2
 8004eae:	18d5      	adds	r5, r2, r3
 8004eb0:	42ac      	cmp	r4, r5
 8004eb2:	d101      	bne.n	8004eb8 <__sfputs_r+0x12>
 8004eb4:	2000      	movs	r0, #0
 8004eb6:	e007      	b.n	8004ec8 <__sfputs_r+0x22>
 8004eb8:	463a      	mov	r2, r7
 8004eba:	4630      	mov	r0, r6
 8004ebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ec0:	f7ff ffdc 	bl	8004e7c <__sfputc_r>
 8004ec4:	1c43      	adds	r3, r0, #1
 8004ec6:	d1f3      	bne.n	8004eb0 <__sfputs_r+0xa>
 8004ec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004ecc <_vfiprintf_r>:
 8004ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ed0:	460d      	mov	r5, r1
 8004ed2:	4614      	mov	r4, r2
 8004ed4:	4698      	mov	r8, r3
 8004ed6:	4606      	mov	r6, r0
 8004ed8:	b09d      	sub	sp, #116	; 0x74
 8004eda:	b118      	cbz	r0, 8004ee4 <_vfiprintf_r+0x18>
 8004edc:	6983      	ldr	r3, [r0, #24]
 8004ede:	b90b      	cbnz	r3, 8004ee4 <_vfiprintf_r+0x18>
 8004ee0:	f000 fcac 	bl	800583c <__sinit>
 8004ee4:	4b89      	ldr	r3, [pc, #548]	; (800510c <_vfiprintf_r+0x240>)
 8004ee6:	429d      	cmp	r5, r3
 8004ee8:	d11b      	bne.n	8004f22 <_vfiprintf_r+0x56>
 8004eea:	6875      	ldr	r5, [r6, #4]
 8004eec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004eee:	07d9      	lsls	r1, r3, #31
 8004ef0:	d405      	bmi.n	8004efe <_vfiprintf_r+0x32>
 8004ef2:	89ab      	ldrh	r3, [r5, #12]
 8004ef4:	059a      	lsls	r2, r3, #22
 8004ef6:	d402      	bmi.n	8004efe <_vfiprintf_r+0x32>
 8004ef8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004efa:	f000 fd3d 	bl	8005978 <__retarget_lock_acquire_recursive>
 8004efe:	89ab      	ldrh	r3, [r5, #12]
 8004f00:	071b      	lsls	r3, r3, #28
 8004f02:	d501      	bpl.n	8004f08 <_vfiprintf_r+0x3c>
 8004f04:	692b      	ldr	r3, [r5, #16]
 8004f06:	b9eb      	cbnz	r3, 8004f44 <_vfiprintf_r+0x78>
 8004f08:	4629      	mov	r1, r5
 8004f0a:	4630      	mov	r0, r6
 8004f0c:	f000 fb06 	bl	800551c <__swsetup_r>
 8004f10:	b1c0      	cbz	r0, 8004f44 <_vfiprintf_r+0x78>
 8004f12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f14:	07dc      	lsls	r4, r3, #31
 8004f16:	d50e      	bpl.n	8004f36 <_vfiprintf_r+0x6a>
 8004f18:	f04f 30ff 	mov.w	r0, #4294967295
 8004f1c:	b01d      	add	sp, #116	; 0x74
 8004f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f22:	4b7b      	ldr	r3, [pc, #492]	; (8005110 <_vfiprintf_r+0x244>)
 8004f24:	429d      	cmp	r5, r3
 8004f26:	d101      	bne.n	8004f2c <_vfiprintf_r+0x60>
 8004f28:	68b5      	ldr	r5, [r6, #8]
 8004f2a:	e7df      	b.n	8004eec <_vfiprintf_r+0x20>
 8004f2c:	4b79      	ldr	r3, [pc, #484]	; (8005114 <_vfiprintf_r+0x248>)
 8004f2e:	429d      	cmp	r5, r3
 8004f30:	bf08      	it	eq
 8004f32:	68f5      	ldreq	r5, [r6, #12]
 8004f34:	e7da      	b.n	8004eec <_vfiprintf_r+0x20>
 8004f36:	89ab      	ldrh	r3, [r5, #12]
 8004f38:	0598      	lsls	r0, r3, #22
 8004f3a:	d4ed      	bmi.n	8004f18 <_vfiprintf_r+0x4c>
 8004f3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004f3e:	f000 fd1c 	bl	800597a <__retarget_lock_release_recursive>
 8004f42:	e7e9      	b.n	8004f18 <_vfiprintf_r+0x4c>
 8004f44:	2300      	movs	r3, #0
 8004f46:	9309      	str	r3, [sp, #36]	; 0x24
 8004f48:	2320      	movs	r3, #32
 8004f4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f4e:	2330      	movs	r3, #48	; 0x30
 8004f50:	f04f 0901 	mov.w	r9, #1
 8004f54:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f58:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005118 <_vfiprintf_r+0x24c>
 8004f5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004f60:	4623      	mov	r3, r4
 8004f62:	469a      	mov	sl, r3
 8004f64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f68:	b10a      	cbz	r2, 8004f6e <_vfiprintf_r+0xa2>
 8004f6a:	2a25      	cmp	r2, #37	; 0x25
 8004f6c:	d1f9      	bne.n	8004f62 <_vfiprintf_r+0x96>
 8004f6e:	ebba 0b04 	subs.w	fp, sl, r4
 8004f72:	d00b      	beq.n	8004f8c <_vfiprintf_r+0xc0>
 8004f74:	465b      	mov	r3, fp
 8004f76:	4622      	mov	r2, r4
 8004f78:	4629      	mov	r1, r5
 8004f7a:	4630      	mov	r0, r6
 8004f7c:	f7ff ff93 	bl	8004ea6 <__sfputs_r>
 8004f80:	3001      	adds	r0, #1
 8004f82:	f000 80aa 	beq.w	80050da <_vfiprintf_r+0x20e>
 8004f86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f88:	445a      	add	r2, fp
 8004f8a:	9209      	str	r2, [sp, #36]	; 0x24
 8004f8c:	f89a 3000 	ldrb.w	r3, [sl]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 80a2 	beq.w	80050da <_vfiprintf_r+0x20e>
 8004f96:	2300      	movs	r3, #0
 8004f98:	f04f 32ff 	mov.w	r2, #4294967295
 8004f9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fa0:	f10a 0a01 	add.w	sl, sl, #1
 8004fa4:	9304      	str	r3, [sp, #16]
 8004fa6:	9307      	str	r3, [sp, #28]
 8004fa8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004fac:	931a      	str	r3, [sp, #104]	; 0x68
 8004fae:	4654      	mov	r4, sl
 8004fb0:	2205      	movs	r2, #5
 8004fb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fb6:	4858      	ldr	r0, [pc, #352]	; (8005118 <_vfiprintf_r+0x24c>)
 8004fb8:	f000 fd44 	bl	8005a44 <memchr>
 8004fbc:	9a04      	ldr	r2, [sp, #16]
 8004fbe:	b9d8      	cbnz	r0, 8004ff8 <_vfiprintf_r+0x12c>
 8004fc0:	06d1      	lsls	r1, r2, #27
 8004fc2:	bf44      	itt	mi
 8004fc4:	2320      	movmi	r3, #32
 8004fc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004fca:	0713      	lsls	r3, r2, #28
 8004fcc:	bf44      	itt	mi
 8004fce:	232b      	movmi	r3, #43	; 0x2b
 8004fd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004fd4:	f89a 3000 	ldrb.w	r3, [sl]
 8004fd8:	2b2a      	cmp	r3, #42	; 0x2a
 8004fda:	d015      	beq.n	8005008 <_vfiprintf_r+0x13c>
 8004fdc:	4654      	mov	r4, sl
 8004fde:	2000      	movs	r0, #0
 8004fe0:	f04f 0c0a 	mov.w	ip, #10
 8004fe4:	9a07      	ldr	r2, [sp, #28]
 8004fe6:	4621      	mov	r1, r4
 8004fe8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004fec:	3b30      	subs	r3, #48	; 0x30
 8004fee:	2b09      	cmp	r3, #9
 8004ff0:	d94e      	bls.n	8005090 <_vfiprintf_r+0x1c4>
 8004ff2:	b1b0      	cbz	r0, 8005022 <_vfiprintf_r+0x156>
 8004ff4:	9207      	str	r2, [sp, #28]
 8004ff6:	e014      	b.n	8005022 <_vfiprintf_r+0x156>
 8004ff8:	eba0 0308 	sub.w	r3, r0, r8
 8004ffc:	fa09 f303 	lsl.w	r3, r9, r3
 8005000:	4313      	orrs	r3, r2
 8005002:	46a2      	mov	sl, r4
 8005004:	9304      	str	r3, [sp, #16]
 8005006:	e7d2      	b.n	8004fae <_vfiprintf_r+0xe2>
 8005008:	9b03      	ldr	r3, [sp, #12]
 800500a:	1d19      	adds	r1, r3, #4
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	9103      	str	r1, [sp, #12]
 8005010:	2b00      	cmp	r3, #0
 8005012:	bfbb      	ittet	lt
 8005014:	425b      	neglt	r3, r3
 8005016:	f042 0202 	orrlt.w	r2, r2, #2
 800501a:	9307      	strge	r3, [sp, #28]
 800501c:	9307      	strlt	r3, [sp, #28]
 800501e:	bfb8      	it	lt
 8005020:	9204      	strlt	r2, [sp, #16]
 8005022:	7823      	ldrb	r3, [r4, #0]
 8005024:	2b2e      	cmp	r3, #46	; 0x2e
 8005026:	d10c      	bne.n	8005042 <_vfiprintf_r+0x176>
 8005028:	7863      	ldrb	r3, [r4, #1]
 800502a:	2b2a      	cmp	r3, #42	; 0x2a
 800502c:	d135      	bne.n	800509a <_vfiprintf_r+0x1ce>
 800502e:	9b03      	ldr	r3, [sp, #12]
 8005030:	3402      	adds	r4, #2
 8005032:	1d1a      	adds	r2, r3, #4
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	9203      	str	r2, [sp, #12]
 8005038:	2b00      	cmp	r3, #0
 800503a:	bfb8      	it	lt
 800503c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005040:	9305      	str	r3, [sp, #20]
 8005042:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005128 <_vfiprintf_r+0x25c>
 8005046:	2203      	movs	r2, #3
 8005048:	4650      	mov	r0, sl
 800504a:	7821      	ldrb	r1, [r4, #0]
 800504c:	f000 fcfa 	bl	8005a44 <memchr>
 8005050:	b140      	cbz	r0, 8005064 <_vfiprintf_r+0x198>
 8005052:	2340      	movs	r3, #64	; 0x40
 8005054:	eba0 000a 	sub.w	r0, r0, sl
 8005058:	fa03 f000 	lsl.w	r0, r3, r0
 800505c:	9b04      	ldr	r3, [sp, #16]
 800505e:	3401      	adds	r4, #1
 8005060:	4303      	orrs	r3, r0
 8005062:	9304      	str	r3, [sp, #16]
 8005064:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005068:	2206      	movs	r2, #6
 800506a:	482c      	ldr	r0, [pc, #176]	; (800511c <_vfiprintf_r+0x250>)
 800506c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005070:	f000 fce8 	bl	8005a44 <memchr>
 8005074:	2800      	cmp	r0, #0
 8005076:	d03f      	beq.n	80050f8 <_vfiprintf_r+0x22c>
 8005078:	4b29      	ldr	r3, [pc, #164]	; (8005120 <_vfiprintf_r+0x254>)
 800507a:	bb1b      	cbnz	r3, 80050c4 <_vfiprintf_r+0x1f8>
 800507c:	9b03      	ldr	r3, [sp, #12]
 800507e:	3307      	adds	r3, #7
 8005080:	f023 0307 	bic.w	r3, r3, #7
 8005084:	3308      	adds	r3, #8
 8005086:	9303      	str	r3, [sp, #12]
 8005088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800508a:	443b      	add	r3, r7
 800508c:	9309      	str	r3, [sp, #36]	; 0x24
 800508e:	e767      	b.n	8004f60 <_vfiprintf_r+0x94>
 8005090:	460c      	mov	r4, r1
 8005092:	2001      	movs	r0, #1
 8005094:	fb0c 3202 	mla	r2, ip, r2, r3
 8005098:	e7a5      	b.n	8004fe6 <_vfiprintf_r+0x11a>
 800509a:	2300      	movs	r3, #0
 800509c:	f04f 0c0a 	mov.w	ip, #10
 80050a0:	4619      	mov	r1, r3
 80050a2:	3401      	adds	r4, #1
 80050a4:	9305      	str	r3, [sp, #20]
 80050a6:	4620      	mov	r0, r4
 80050a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050ac:	3a30      	subs	r2, #48	; 0x30
 80050ae:	2a09      	cmp	r2, #9
 80050b0:	d903      	bls.n	80050ba <_vfiprintf_r+0x1ee>
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d0c5      	beq.n	8005042 <_vfiprintf_r+0x176>
 80050b6:	9105      	str	r1, [sp, #20]
 80050b8:	e7c3      	b.n	8005042 <_vfiprintf_r+0x176>
 80050ba:	4604      	mov	r4, r0
 80050bc:	2301      	movs	r3, #1
 80050be:	fb0c 2101 	mla	r1, ip, r1, r2
 80050c2:	e7f0      	b.n	80050a6 <_vfiprintf_r+0x1da>
 80050c4:	ab03      	add	r3, sp, #12
 80050c6:	9300      	str	r3, [sp, #0]
 80050c8:	462a      	mov	r2, r5
 80050ca:	4630      	mov	r0, r6
 80050cc:	4b15      	ldr	r3, [pc, #84]	; (8005124 <_vfiprintf_r+0x258>)
 80050ce:	a904      	add	r1, sp, #16
 80050d0:	f3af 8000 	nop.w
 80050d4:	4607      	mov	r7, r0
 80050d6:	1c78      	adds	r0, r7, #1
 80050d8:	d1d6      	bne.n	8005088 <_vfiprintf_r+0x1bc>
 80050da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80050dc:	07d9      	lsls	r1, r3, #31
 80050de:	d405      	bmi.n	80050ec <_vfiprintf_r+0x220>
 80050e0:	89ab      	ldrh	r3, [r5, #12]
 80050e2:	059a      	lsls	r2, r3, #22
 80050e4:	d402      	bmi.n	80050ec <_vfiprintf_r+0x220>
 80050e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80050e8:	f000 fc47 	bl	800597a <__retarget_lock_release_recursive>
 80050ec:	89ab      	ldrh	r3, [r5, #12]
 80050ee:	065b      	lsls	r3, r3, #25
 80050f0:	f53f af12 	bmi.w	8004f18 <_vfiprintf_r+0x4c>
 80050f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80050f6:	e711      	b.n	8004f1c <_vfiprintf_r+0x50>
 80050f8:	ab03      	add	r3, sp, #12
 80050fa:	9300      	str	r3, [sp, #0]
 80050fc:	462a      	mov	r2, r5
 80050fe:	4630      	mov	r0, r6
 8005100:	4b08      	ldr	r3, [pc, #32]	; (8005124 <_vfiprintf_r+0x258>)
 8005102:	a904      	add	r1, sp, #16
 8005104:	f000 f882 	bl	800520c <_printf_i>
 8005108:	e7e4      	b.n	80050d4 <_vfiprintf_r+0x208>
 800510a:	bf00      	nop
 800510c:	08005e30 	.word	0x08005e30
 8005110:	08005e50 	.word	0x08005e50
 8005114:	08005e10 	.word	0x08005e10
 8005118:	08005dda 	.word	0x08005dda
 800511c:	08005de4 	.word	0x08005de4
 8005120:	00000000 	.word	0x00000000
 8005124:	08004ea7 	.word	0x08004ea7
 8005128:	08005de0 	.word	0x08005de0

0800512c <_printf_common>:
 800512c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005130:	4616      	mov	r6, r2
 8005132:	4699      	mov	r9, r3
 8005134:	688a      	ldr	r2, [r1, #8]
 8005136:	690b      	ldr	r3, [r1, #16]
 8005138:	4607      	mov	r7, r0
 800513a:	4293      	cmp	r3, r2
 800513c:	bfb8      	it	lt
 800513e:	4613      	movlt	r3, r2
 8005140:	6033      	str	r3, [r6, #0]
 8005142:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005146:	460c      	mov	r4, r1
 8005148:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800514c:	b10a      	cbz	r2, 8005152 <_printf_common+0x26>
 800514e:	3301      	adds	r3, #1
 8005150:	6033      	str	r3, [r6, #0]
 8005152:	6823      	ldr	r3, [r4, #0]
 8005154:	0699      	lsls	r1, r3, #26
 8005156:	bf42      	ittt	mi
 8005158:	6833      	ldrmi	r3, [r6, #0]
 800515a:	3302      	addmi	r3, #2
 800515c:	6033      	strmi	r3, [r6, #0]
 800515e:	6825      	ldr	r5, [r4, #0]
 8005160:	f015 0506 	ands.w	r5, r5, #6
 8005164:	d106      	bne.n	8005174 <_printf_common+0x48>
 8005166:	f104 0a19 	add.w	sl, r4, #25
 800516a:	68e3      	ldr	r3, [r4, #12]
 800516c:	6832      	ldr	r2, [r6, #0]
 800516e:	1a9b      	subs	r3, r3, r2
 8005170:	42ab      	cmp	r3, r5
 8005172:	dc28      	bgt.n	80051c6 <_printf_common+0x9a>
 8005174:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005178:	1e13      	subs	r3, r2, #0
 800517a:	6822      	ldr	r2, [r4, #0]
 800517c:	bf18      	it	ne
 800517e:	2301      	movne	r3, #1
 8005180:	0692      	lsls	r2, r2, #26
 8005182:	d42d      	bmi.n	80051e0 <_printf_common+0xb4>
 8005184:	4649      	mov	r1, r9
 8005186:	4638      	mov	r0, r7
 8005188:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800518c:	47c0      	blx	r8
 800518e:	3001      	adds	r0, #1
 8005190:	d020      	beq.n	80051d4 <_printf_common+0xa8>
 8005192:	6823      	ldr	r3, [r4, #0]
 8005194:	68e5      	ldr	r5, [r4, #12]
 8005196:	f003 0306 	and.w	r3, r3, #6
 800519a:	2b04      	cmp	r3, #4
 800519c:	bf18      	it	ne
 800519e:	2500      	movne	r5, #0
 80051a0:	6832      	ldr	r2, [r6, #0]
 80051a2:	f04f 0600 	mov.w	r6, #0
 80051a6:	68a3      	ldr	r3, [r4, #8]
 80051a8:	bf08      	it	eq
 80051aa:	1aad      	subeq	r5, r5, r2
 80051ac:	6922      	ldr	r2, [r4, #16]
 80051ae:	bf08      	it	eq
 80051b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051b4:	4293      	cmp	r3, r2
 80051b6:	bfc4      	itt	gt
 80051b8:	1a9b      	subgt	r3, r3, r2
 80051ba:	18ed      	addgt	r5, r5, r3
 80051bc:	341a      	adds	r4, #26
 80051be:	42b5      	cmp	r5, r6
 80051c0:	d11a      	bne.n	80051f8 <_printf_common+0xcc>
 80051c2:	2000      	movs	r0, #0
 80051c4:	e008      	b.n	80051d8 <_printf_common+0xac>
 80051c6:	2301      	movs	r3, #1
 80051c8:	4652      	mov	r2, sl
 80051ca:	4649      	mov	r1, r9
 80051cc:	4638      	mov	r0, r7
 80051ce:	47c0      	blx	r8
 80051d0:	3001      	adds	r0, #1
 80051d2:	d103      	bne.n	80051dc <_printf_common+0xb0>
 80051d4:	f04f 30ff 	mov.w	r0, #4294967295
 80051d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051dc:	3501      	adds	r5, #1
 80051de:	e7c4      	b.n	800516a <_printf_common+0x3e>
 80051e0:	2030      	movs	r0, #48	; 0x30
 80051e2:	18e1      	adds	r1, r4, r3
 80051e4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80051e8:	1c5a      	adds	r2, r3, #1
 80051ea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80051ee:	4422      	add	r2, r4
 80051f0:	3302      	adds	r3, #2
 80051f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80051f6:	e7c5      	b.n	8005184 <_printf_common+0x58>
 80051f8:	2301      	movs	r3, #1
 80051fa:	4622      	mov	r2, r4
 80051fc:	4649      	mov	r1, r9
 80051fe:	4638      	mov	r0, r7
 8005200:	47c0      	blx	r8
 8005202:	3001      	adds	r0, #1
 8005204:	d0e6      	beq.n	80051d4 <_printf_common+0xa8>
 8005206:	3601      	adds	r6, #1
 8005208:	e7d9      	b.n	80051be <_printf_common+0x92>
	...

0800520c <_printf_i>:
 800520c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005210:	460c      	mov	r4, r1
 8005212:	7e27      	ldrb	r7, [r4, #24]
 8005214:	4691      	mov	r9, r2
 8005216:	2f78      	cmp	r7, #120	; 0x78
 8005218:	4680      	mov	r8, r0
 800521a:	469a      	mov	sl, r3
 800521c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800521e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005222:	d807      	bhi.n	8005234 <_printf_i+0x28>
 8005224:	2f62      	cmp	r7, #98	; 0x62
 8005226:	d80a      	bhi.n	800523e <_printf_i+0x32>
 8005228:	2f00      	cmp	r7, #0
 800522a:	f000 80d9 	beq.w	80053e0 <_printf_i+0x1d4>
 800522e:	2f58      	cmp	r7, #88	; 0x58
 8005230:	f000 80a4 	beq.w	800537c <_printf_i+0x170>
 8005234:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005238:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800523c:	e03a      	b.n	80052b4 <_printf_i+0xa8>
 800523e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005242:	2b15      	cmp	r3, #21
 8005244:	d8f6      	bhi.n	8005234 <_printf_i+0x28>
 8005246:	a001      	add	r0, pc, #4	; (adr r0, 800524c <_printf_i+0x40>)
 8005248:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800524c:	080052a5 	.word	0x080052a5
 8005250:	080052b9 	.word	0x080052b9
 8005254:	08005235 	.word	0x08005235
 8005258:	08005235 	.word	0x08005235
 800525c:	08005235 	.word	0x08005235
 8005260:	08005235 	.word	0x08005235
 8005264:	080052b9 	.word	0x080052b9
 8005268:	08005235 	.word	0x08005235
 800526c:	08005235 	.word	0x08005235
 8005270:	08005235 	.word	0x08005235
 8005274:	08005235 	.word	0x08005235
 8005278:	080053c7 	.word	0x080053c7
 800527c:	080052e9 	.word	0x080052e9
 8005280:	080053a9 	.word	0x080053a9
 8005284:	08005235 	.word	0x08005235
 8005288:	08005235 	.word	0x08005235
 800528c:	080053e9 	.word	0x080053e9
 8005290:	08005235 	.word	0x08005235
 8005294:	080052e9 	.word	0x080052e9
 8005298:	08005235 	.word	0x08005235
 800529c:	08005235 	.word	0x08005235
 80052a0:	080053b1 	.word	0x080053b1
 80052a4:	680b      	ldr	r3, [r1, #0]
 80052a6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80052aa:	1d1a      	adds	r2, r3, #4
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	600a      	str	r2, [r1, #0]
 80052b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052b4:	2301      	movs	r3, #1
 80052b6:	e0a4      	b.n	8005402 <_printf_i+0x1f6>
 80052b8:	6825      	ldr	r5, [r4, #0]
 80052ba:	6808      	ldr	r0, [r1, #0]
 80052bc:	062e      	lsls	r6, r5, #24
 80052be:	f100 0304 	add.w	r3, r0, #4
 80052c2:	d50a      	bpl.n	80052da <_printf_i+0xce>
 80052c4:	6805      	ldr	r5, [r0, #0]
 80052c6:	600b      	str	r3, [r1, #0]
 80052c8:	2d00      	cmp	r5, #0
 80052ca:	da03      	bge.n	80052d4 <_printf_i+0xc8>
 80052cc:	232d      	movs	r3, #45	; 0x2d
 80052ce:	426d      	negs	r5, r5
 80052d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052d4:	230a      	movs	r3, #10
 80052d6:	485e      	ldr	r0, [pc, #376]	; (8005450 <_printf_i+0x244>)
 80052d8:	e019      	b.n	800530e <_printf_i+0x102>
 80052da:	f015 0f40 	tst.w	r5, #64	; 0x40
 80052de:	6805      	ldr	r5, [r0, #0]
 80052e0:	600b      	str	r3, [r1, #0]
 80052e2:	bf18      	it	ne
 80052e4:	b22d      	sxthne	r5, r5
 80052e6:	e7ef      	b.n	80052c8 <_printf_i+0xbc>
 80052e8:	680b      	ldr	r3, [r1, #0]
 80052ea:	6825      	ldr	r5, [r4, #0]
 80052ec:	1d18      	adds	r0, r3, #4
 80052ee:	6008      	str	r0, [r1, #0]
 80052f0:	0628      	lsls	r0, r5, #24
 80052f2:	d501      	bpl.n	80052f8 <_printf_i+0xec>
 80052f4:	681d      	ldr	r5, [r3, #0]
 80052f6:	e002      	b.n	80052fe <_printf_i+0xf2>
 80052f8:	0669      	lsls	r1, r5, #25
 80052fa:	d5fb      	bpl.n	80052f4 <_printf_i+0xe8>
 80052fc:	881d      	ldrh	r5, [r3, #0]
 80052fe:	2f6f      	cmp	r7, #111	; 0x6f
 8005300:	bf0c      	ite	eq
 8005302:	2308      	moveq	r3, #8
 8005304:	230a      	movne	r3, #10
 8005306:	4852      	ldr	r0, [pc, #328]	; (8005450 <_printf_i+0x244>)
 8005308:	2100      	movs	r1, #0
 800530a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800530e:	6866      	ldr	r6, [r4, #4]
 8005310:	2e00      	cmp	r6, #0
 8005312:	bfa8      	it	ge
 8005314:	6821      	ldrge	r1, [r4, #0]
 8005316:	60a6      	str	r6, [r4, #8]
 8005318:	bfa4      	itt	ge
 800531a:	f021 0104 	bicge.w	r1, r1, #4
 800531e:	6021      	strge	r1, [r4, #0]
 8005320:	b90d      	cbnz	r5, 8005326 <_printf_i+0x11a>
 8005322:	2e00      	cmp	r6, #0
 8005324:	d04d      	beq.n	80053c2 <_printf_i+0x1b6>
 8005326:	4616      	mov	r6, r2
 8005328:	fbb5 f1f3 	udiv	r1, r5, r3
 800532c:	fb03 5711 	mls	r7, r3, r1, r5
 8005330:	5dc7      	ldrb	r7, [r0, r7]
 8005332:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005336:	462f      	mov	r7, r5
 8005338:	42bb      	cmp	r3, r7
 800533a:	460d      	mov	r5, r1
 800533c:	d9f4      	bls.n	8005328 <_printf_i+0x11c>
 800533e:	2b08      	cmp	r3, #8
 8005340:	d10b      	bne.n	800535a <_printf_i+0x14e>
 8005342:	6823      	ldr	r3, [r4, #0]
 8005344:	07df      	lsls	r7, r3, #31
 8005346:	d508      	bpl.n	800535a <_printf_i+0x14e>
 8005348:	6923      	ldr	r3, [r4, #16]
 800534a:	6861      	ldr	r1, [r4, #4]
 800534c:	4299      	cmp	r1, r3
 800534e:	bfde      	ittt	le
 8005350:	2330      	movle	r3, #48	; 0x30
 8005352:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005356:	f106 36ff 	addle.w	r6, r6, #4294967295
 800535a:	1b92      	subs	r2, r2, r6
 800535c:	6122      	str	r2, [r4, #16]
 800535e:	464b      	mov	r3, r9
 8005360:	4621      	mov	r1, r4
 8005362:	4640      	mov	r0, r8
 8005364:	f8cd a000 	str.w	sl, [sp]
 8005368:	aa03      	add	r2, sp, #12
 800536a:	f7ff fedf 	bl	800512c <_printf_common>
 800536e:	3001      	adds	r0, #1
 8005370:	d14c      	bne.n	800540c <_printf_i+0x200>
 8005372:	f04f 30ff 	mov.w	r0, #4294967295
 8005376:	b004      	add	sp, #16
 8005378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800537c:	4834      	ldr	r0, [pc, #208]	; (8005450 <_printf_i+0x244>)
 800537e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005382:	680e      	ldr	r6, [r1, #0]
 8005384:	6823      	ldr	r3, [r4, #0]
 8005386:	f856 5b04 	ldr.w	r5, [r6], #4
 800538a:	061f      	lsls	r7, r3, #24
 800538c:	600e      	str	r6, [r1, #0]
 800538e:	d514      	bpl.n	80053ba <_printf_i+0x1ae>
 8005390:	07d9      	lsls	r1, r3, #31
 8005392:	bf44      	itt	mi
 8005394:	f043 0320 	orrmi.w	r3, r3, #32
 8005398:	6023      	strmi	r3, [r4, #0]
 800539a:	b91d      	cbnz	r5, 80053a4 <_printf_i+0x198>
 800539c:	6823      	ldr	r3, [r4, #0]
 800539e:	f023 0320 	bic.w	r3, r3, #32
 80053a2:	6023      	str	r3, [r4, #0]
 80053a4:	2310      	movs	r3, #16
 80053a6:	e7af      	b.n	8005308 <_printf_i+0xfc>
 80053a8:	6823      	ldr	r3, [r4, #0]
 80053aa:	f043 0320 	orr.w	r3, r3, #32
 80053ae:	6023      	str	r3, [r4, #0]
 80053b0:	2378      	movs	r3, #120	; 0x78
 80053b2:	4828      	ldr	r0, [pc, #160]	; (8005454 <_printf_i+0x248>)
 80053b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80053b8:	e7e3      	b.n	8005382 <_printf_i+0x176>
 80053ba:	065e      	lsls	r6, r3, #25
 80053bc:	bf48      	it	mi
 80053be:	b2ad      	uxthmi	r5, r5
 80053c0:	e7e6      	b.n	8005390 <_printf_i+0x184>
 80053c2:	4616      	mov	r6, r2
 80053c4:	e7bb      	b.n	800533e <_printf_i+0x132>
 80053c6:	680b      	ldr	r3, [r1, #0]
 80053c8:	6826      	ldr	r6, [r4, #0]
 80053ca:	1d1d      	adds	r5, r3, #4
 80053cc:	6960      	ldr	r0, [r4, #20]
 80053ce:	600d      	str	r5, [r1, #0]
 80053d0:	0635      	lsls	r5, r6, #24
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	d501      	bpl.n	80053da <_printf_i+0x1ce>
 80053d6:	6018      	str	r0, [r3, #0]
 80053d8:	e002      	b.n	80053e0 <_printf_i+0x1d4>
 80053da:	0671      	lsls	r1, r6, #25
 80053dc:	d5fb      	bpl.n	80053d6 <_printf_i+0x1ca>
 80053de:	8018      	strh	r0, [r3, #0]
 80053e0:	2300      	movs	r3, #0
 80053e2:	4616      	mov	r6, r2
 80053e4:	6123      	str	r3, [r4, #16]
 80053e6:	e7ba      	b.n	800535e <_printf_i+0x152>
 80053e8:	680b      	ldr	r3, [r1, #0]
 80053ea:	1d1a      	adds	r2, r3, #4
 80053ec:	600a      	str	r2, [r1, #0]
 80053ee:	681e      	ldr	r6, [r3, #0]
 80053f0:	2100      	movs	r1, #0
 80053f2:	4630      	mov	r0, r6
 80053f4:	6862      	ldr	r2, [r4, #4]
 80053f6:	f000 fb25 	bl	8005a44 <memchr>
 80053fa:	b108      	cbz	r0, 8005400 <_printf_i+0x1f4>
 80053fc:	1b80      	subs	r0, r0, r6
 80053fe:	6060      	str	r0, [r4, #4]
 8005400:	6863      	ldr	r3, [r4, #4]
 8005402:	6123      	str	r3, [r4, #16]
 8005404:	2300      	movs	r3, #0
 8005406:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800540a:	e7a8      	b.n	800535e <_printf_i+0x152>
 800540c:	4632      	mov	r2, r6
 800540e:	4649      	mov	r1, r9
 8005410:	4640      	mov	r0, r8
 8005412:	6923      	ldr	r3, [r4, #16]
 8005414:	47d0      	blx	sl
 8005416:	3001      	adds	r0, #1
 8005418:	d0ab      	beq.n	8005372 <_printf_i+0x166>
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	079b      	lsls	r3, r3, #30
 800541e:	d413      	bmi.n	8005448 <_printf_i+0x23c>
 8005420:	68e0      	ldr	r0, [r4, #12]
 8005422:	9b03      	ldr	r3, [sp, #12]
 8005424:	4298      	cmp	r0, r3
 8005426:	bfb8      	it	lt
 8005428:	4618      	movlt	r0, r3
 800542a:	e7a4      	b.n	8005376 <_printf_i+0x16a>
 800542c:	2301      	movs	r3, #1
 800542e:	4632      	mov	r2, r6
 8005430:	4649      	mov	r1, r9
 8005432:	4640      	mov	r0, r8
 8005434:	47d0      	blx	sl
 8005436:	3001      	adds	r0, #1
 8005438:	d09b      	beq.n	8005372 <_printf_i+0x166>
 800543a:	3501      	adds	r5, #1
 800543c:	68e3      	ldr	r3, [r4, #12]
 800543e:	9903      	ldr	r1, [sp, #12]
 8005440:	1a5b      	subs	r3, r3, r1
 8005442:	42ab      	cmp	r3, r5
 8005444:	dcf2      	bgt.n	800542c <_printf_i+0x220>
 8005446:	e7eb      	b.n	8005420 <_printf_i+0x214>
 8005448:	2500      	movs	r5, #0
 800544a:	f104 0619 	add.w	r6, r4, #25
 800544e:	e7f5      	b.n	800543c <_printf_i+0x230>
 8005450:	08005deb 	.word	0x08005deb
 8005454:	08005dfc 	.word	0x08005dfc

08005458 <_sbrk_r>:
 8005458:	b538      	push	{r3, r4, r5, lr}
 800545a:	2300      	movs	r3, #0
 800545c:	4d05      	ldr	r5, [pc, #20]	; (8005474 <_sbrk_r+0x1c>)
 800545e:	4604      	mov	r4, r0
 8005460:	4608      	mov	r0, r1
 8005462:	602b      	str	r3, [r5, #0]
 8005464:	f7fd f988 	bl	8002778 <_sbrk>
 8005468:	1c43      	adds	r3, r0, #1
 800546a:	d102      	bne.n	8005472 <_sbrk_r+0x1a>
 800546c:	682b      	ldr	r3, [r5, #0]
 800546e:	b103      	cbz	r3, 8005472 <_sbrk_r+0x1a>
 8005470:	6023      	str	r3, [r4, #0]
 8005472:	bd38      	pop	{r3, r4, r5, pc}
 8005474:	200002d8 	.word	0x200002d8

08005478 <__swbuf_r>:
 8005478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800547a:	460e      	mov	r6, r1
 800547c:	4614      	mov	r4, r2
 800547e:	4605      	mov	r5, r0
 8005480:	b118      	cbz	r0, 800548a <__swbuf_r+0x12>
 8005482:	6983      	ldr	r3, [r0, #24]
 8005484:	b90b      	cbnz	r3, 800548a <__swbuf_r+0x12>
 8005486:	f000 f9d9 	bl	800583c <__sinit>
 800548a:	4b21      	ldr	r3, [pc, #132]	; (8005510 <__swbuf_r+0x98>)
 800548c:	429c      	cmp	r4, r3
 800548e:	d12b      	bne.n	80054e8 <__swbuf_r+0x70>
 8005490:	686c      	ldr	r4, [r5, #4]
 8005492:	69a3      	ldr	r3, [r4, #24]
 8005494:	60a3      	str	r3, [r4, #8]
 8005496:	89a3      	ldrh	r3, [r4, #12]
 8005498:	071a      	lsls	r2, r3, #28
 800549a:	d52f      	bpl.n	80054fc <__swbuf_r+0x84>
 800549c:	6923      	ldr	r3, [r4, #16]
 800549e:	b36b      	cbz	r3, 80054fc <__swbuf_r+0x84>
 80054a0:	6923      	ldr	r3, [r4, #16]
 80054a2:	6820      	ldr	r0, [r4, #0]
 80054a4:	b2f6      	uxtb	r6, r6
 80054a6:	1ac0      	subs	r0, r0, r3
 80054a8:	6963      	ldr	r3, [r4, #20]
 80054aa:	4637      	mov	r7, r6
 80054ac:	4283      	cmp	r3, r0
 80054ae:	dc04      	bgt.n	80054ba <__swbuf_r+0x42>
 80054b0:	4621      	mov	r1, r4
 80054b2:	4628      	mov	r0, r5
 80054b4:	f000 f92e 	bl	8005714 <_fflush_r>
 80054b8:	bb30      	cbnz	r0, 8005508 <__swbuf_r+0x90>
 80054ba:	68a3      	ldr	r3, [r4, #8]
 80054bc:	3001      	adds	r0, #1
 80054be:	3b01      	subs	r3, #1
 80054c0:	60a3      	str	r3, [r4, #8]
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	1c5a      	adds	r2, r3, #1
 80054c6:	6022      	str	r2, [r4, #0]
 80054c8:	701e      	strb	r6, [r3, #0]
 80054ca:	6963      	ldr	r3, [r4, #20]
 80054cc:	4283      	cmp	r3, r0
 80054ce:	d004      	beq.n	80054da <__swbuf_r+0x62>
 80054d0:	89a3      	ldrh	r3, [r4, #12]
 80054d2:	07db      	lsls	r3, r3, #31
 80054d4:	d506      	bpl.n	80054e4 <__swbuf_r+0x6c>
 80054d6:	2e0a      	cmp	r6, #10
 80054d8:	d104      	bne.n	80054e4 <__swbuf_r+0x6c>
 80054da:	4621      	mov	r1, r4
 80054dc:	4628      	mov	r0, r5
 80054de:	f000 f919 	bl	8005714 <_fflush_r>
 80054e2:	b988      	cbnz	r0, 8005508 <__swbuf_r+0x90>
 80054e4:	4638      	mov	r0, r7
 80054e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054e8:	4b0a      	ldr	r3, [pc, #40]	; (8005514 <__swbuf_r+0x9c>)
 80054ea:	429c      	cmp	r4, r3
 80054ec:	d101      	bne.n	80054f2 <__swbuf_r+0x7a>
 80054ee:	68ac      	ldr	r4, [r5, #8]
 80054f0:	e7cf      	b.n	8005492 <__swbuf_r+0x1a>
 80054f2:	4b09      	ldr	r3, [pc, #36]	; (8005518 <__swbuf_r+0xa0>)
 80054f4:	429c      	cmp	r4, r3
 80054f6:	bf08      	it	eq
 80054f8:	68ec      	ldreq	r4, [r5, #12]
 80054fa:	e7ca      	b.n	8005492 <__swbuf_r+0x1a>
 80054fc:	4621      	mov	r1, r4
 80054fe:	4628      	mov	r0, r5
 8005500:	f000 f80c 	bl	800551c <__swsetup_r>
 8005504:	2800      	cmp	r0, #0
 8005506:	d0cb      	beq.n	80054a0 <__swbuf_r+0x28>
 8005508:	f04f 37ff 	mov.w	r7, #4294967295
 800550c:	e7ea      	b.n	80054e4 <__swbuf_r+0x6c>
 800550e:	bf00      	nop
 8005510:	08005e30 	.word	0x08005e30
 8005514:	08005e50 	.word	0x08005e50
 8005518:	08005e10 	.word	0x08005e10

0800551c <__swsetup_r>:
 800551c:	4b32      	ldr	r3, [pc, #200]	; (80055e8 <__swsetup_r+0xcc>)
 800551e:	b570      	push	{r4, r5, r6, lr}
 8005520:	681d      	ldr	r5, [r3, #0]
 8005522:	4606      	mov	r6, r0
 8005524:	460c      	mov	r4, r1
 8005526:	b125      	cbz	r5, 8005532 <__swsetup_r+0x16>
 8005528:	69ab      	ldr	r3, [r5, #24]
 800552a:	b913      	cbnz	r3, 8005532 <__swsetup_r+0x16>
 800552c:	4628      	mov	r0, r5
 800552e:	f000 f985 	bl	800583c <__sinit>
 8005532:	4b2e      	ldr	r3, [pc, #184]	; (80055ec <__swsetup_r+0xd0>)
 8005534:	429c      	cmp	r4, r3
 8005536:	d10f      	bne.n	8005558 <__swsetup_r+0x3c>
 8005538:	686c      	ldr	r4, [r5, #4]
 800553a:	89a3      	ldrh	r3, [r4, #12]
 800553c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005540:	0719      	lsls	r1, r3, #28
 8005542:	d42c      	bmi.n	800559e <__swsetup_r+0x82>
 8005544:	06dd      	lsls	r5, r3, #27
 8005546:	d411      	bmi.n	800556c <__swsetup_r+0x50>
 8005548:	2309      	movs	r3, #9
 800554a:	6033      	str	r3, [r6, #0]
 800554c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005550:	f04f 30ff 	mov.w	r0, #4294967295
 8005554:	81a3      	strh	r3, [r4, #12]
 8005556:	e03e      	b.n	80055d6 <__swsetup_r+0xba>
 8005558:	4b25      	ldr	r3, [pc, #148]	; (80055f0 <__swsetup_r+0xd4>)
 800555a:	429c      	cmp	r4, r3
 800555c:	d101      	bne.n	8005562 <__swsetup_r+0x46>
 800555e:	68ac      	ldr	r4, [r5, #8]
 8005560:	e7eb      	b.n	800553a <__swsetup_r+0x1e>
 8005562:	4b24      	ldr	r3, [pc, #144]	; (80055f4 <__swsetup_r+0xd8>)
 8005564:	429c      	cmp	r4, r3
 8005566:	bf08      	it	eq
 8005568:	68ec      	ldreq	r4, [r5, #12]
 800556a:	e7e6      	b.n	800553a <__swsetup_r+0x1e>
 800556c:	0758      	lsls	r0, r3, #29
 800556e:	d512      	bpl.n	8005596 <__swsetup_r+0x7a>
 8005570:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005572:	b141      	cbz	r1, 8005586 <__swsetup_r+0x6a>
 8005574:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005578:	4299      	cmp	r1, r3
 800557a:	d002      	beq.n	8005582 <__swsetup_r+0x66>
 800557c:	4630      	mov	r0, r6
 800557e:	f7ff fbd7 	bl	8004d30 <_free_r>
 8005582:	2300      	movs	r3, #0
 8005584:	6363      	str	r3, [r4, #52]	; 0x34
 8005586:	89a3      	ldrh	r3, [r4, #12]
 8005588:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800558c:	81a3      	strh	r3, [r4, #12]
 800558e:	2300      	movs	r3, #0
 8005590:	6063      	str	r3, [r4, #4]
 8005592:	6923      	ldr	r3, [r4, #16]
 8005594:	6023      	str	r3, [r4, #0]
 8005596:	89a3      	ldrh	r3, [r4, #12]
 8005598:	f043 0308 	orr.w	r3, r3, #8
 800559c:	81a3      	strh	r3, [r4, #12]
 800559e:	6923      	ldr	r3, [r4, #16]
 80055a0:	b94b      	cbnz	r3, 80055b6 <__swsetup_r+0x9a>
 80055a2:	89a3      	ldrh	r3, [r4, #12]
 80055a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80055a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055ac:	d003      	beq.n	80055b6 <__swsetup_r+0x9a>
 80055ae:	4621      	mov	r1, r4
 80055b0:	4630      	mov	r0, r6
 80055b2:	f000 fa07 	bl	80059c4 <__smakebuf_r>
 80055b6:	89a0      	ldrh	r0, [r4, #12]
 80055b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80055bc:	f010 0301 	ands.w	r3, r0, #1
 80055c0:	d00a      	beq.n	80055d8 <__swsetup_r+0xbc>
 80055c2:	2300      	movs	r3, #0
 80055c4:	60a3      	str	r3, [r4, #8]
 80055c6:	6963      	ldr	r3, [r4, #20]
 80055c8:	425b      	negs	r3, r3
 80055ca:	61a3      	str	r3, [r4, #24]
 80055cc:	6923      	ldr	r3, [r4, #16]
 80055ce:	b943      	cbnz	r3, 80055e2 <__swsetup_r+0xc6>
 80055d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80055d4:	d1ba      	bne.n	800554c <__swsetup_r+0x30>
 80055d6:	bd70      	pop	{r4, r5, r6, pc}
 80055d8:	0781      	lsls	r1, r0, #30
 80055da:	bf58      	it	pl
 80055dc:	6963      	ldrpl	r3, [r4, #20]
 80055de:	60a3      	str	r3, [r4, #8]
 80055e0:	e7f4      	b.n	80055cc <__swsetup_r+0xb0>
 80055e2:	2000      	movs	r0, #0
 80055e4:	e7f7      	b.n	80055d6 <__swsetup_r+0xba>
 80055e6:	bf00      	nop
 80055e8:	2000001c 	.word	0x2000001c
 80055ec:	08005e30 	.word	0x08005e30
 80055f0:	08005e50 	.word	0x08005e50
 80055f4:	08005e10 	.word	0x08005e10

080055f8 <abort>:
 80055f8:	2006      	movs	r0, #6
 80055fa:	b508      	push	{r3, lr}
 80055fc:	f000 fa64 	bl	8005ac8 <raise>
 8005600:	2001      	movs	r0, #1
 8005602:	f7fd f845 	bl	8002690 <_exit>
	...

08005608 <__sflush_r>:
 8005608:	898a      	ldrh	r2, [r1, #12]
 800560a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800560e:	4605      	mov	r5, r0
 8005610:	0710      	lsls	r0, r2, #28
 8005612:	460c      	mov	r4, r1
 8005614:	d458      	bmi.n	80056c8 <__sflush_r+0xc0>
 8005616:	684b      	ldr	r3, [r1, #4]
 8005618:	2b00      	cmp	r3, #0
 800561a:	dc05      	bgt.n	8005628 <__sflush_r+0x20>
 800561c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800561e:	2b00      	cmp	r3, #0
 8005620:	dc02      	bgt.n	8005628 <__sflush_r+0x20>
 8005622:	2000      	movs	r0, #0
 8005624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005628:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800562a:	2e00      	cmp	r6, #0
 800562c:	d0f9      	beq.n	8005622 <__sflush_r+0x1a>
 800562e:	2300      	movs	r3, #0
 8005630:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005634:	682f      	ldr	r7, [r5, #0]
 8005636:	602b      	str	r3, [r5, #0]
 8005638:	d032      	beq.n	80056a0 <__sflush_r+0x98>
 800563a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800563c:	89a3      	ldrh	r3, [r4, #12]
 800563e:	075a      	lsls	r2, r3, #29
 8005640:	d505      	bpl.n	800564e <__sflush_r+0x46>
 8005642:	6863      	ldr	r3, [r4, #4]
 8005644:	1ac0      	subs	r0, r0, r3
 8005646:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005648:	b10b      	cbz	r3, 800564e <__sflush_r+0x46>
 800564a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800564c:	1ac0      	subs	r0, r0, r3
 800564e:	2300      	movs	r3, #0
 8005650:	4602      	mov	r2, r0
 8005652:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005654:	4628      	mov	r0, r5
 8005656:	6a21      	ldr	r1, [r4, #32]
 8005658:	47b0      	blx	r6
 800565a:	1c43      	adds	r3, r0, #1
 800565c:	89a3      	ldrh	r3, [r4, #12]
 800565e:	d106      	bne.n	800566e <__sflush_r+0x66>
 8005660:	6829      	ldr	r1, [r5, #0]
 8005662:	291d      	cmp	r1, #29
 8005664:	d82c      	bhi.n	80056c0 <__sflush_r+0xb8>
 8005666:	4a2a      	ldr	r2, [pc, #168]	; (8005710 <__sflush_r+0x108>)
 8005668:	40ca      	lsrs	r2, r1
 800566a:	07d6      	lsls	r6, r2, #31
 800566c:	d528      	bpl.n	80056c0 <__sflush_r+0xb8>
 800566e:	2200      	movs	r2, #0
 8005670:	6062      	str	r2, [r4, #4]
 8005672:	6922      	ldr	r2, [r4, #16]
 8005674:	04d9      	lsls	r1, r3, #19
 8005676:	6022      	str	r2, [r4, #0]
 8005678:	d504      	bpl.n	8005684 <__sflush_r+0x7c>
 800567a:	1c42      	adds	r2, r0, #1
 800567c:	d101      	bne.n	8005682 <__sflush_r+0x7a>
 800567e:	682b      	ldr	r3, [r5, #0]
 8005680:	b903      	cbnz	r3, 8005684 <__sflush_r+0x7c>
 8005682:	6560      	str	r0, [r4, #84]	; 0x54
 8005684:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005686:	602f      	str	r7, [r5, #0]
 8005688:	2900      	cmp	r1, #0
 800568a:	d0ca      	beq.n	8005622 <__sflush_r+0x1a>
 800568c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005690:	4299      	cmp	r1, r3
 8005692:	d002      	beq.n	800569a <__sflush_r+0x92>
 8005694:	4628      	mov	r0, r5
 8005696:	f7ff fb4b 	bl	8004d30 <_free_r>
 800569a:	2000      	movs	r0, #0
 800569c:	6360      	str	r0, [r4, #52]	; 0x34
 800569e:	e7c1      	b.n	8005624 <__sflush_r+0x1c>
 80056a0:	6a21      	ldr	r1, [r4, #32]
 80056a2:	2301      	movs	r3, #1
 80056a4:	4628      	mov	r0, r5
 80056a6:	47b0      	blx	r6
 80056a8:	1c41      	adds	r1, r0, #1
 80056aa:	d1c7      	bne.n	800563c <__sflush_r+0x34>
 80056ac:	682b      	ldr	r3, [r5, #0]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d0c4      	beq.n	800563c <__sflush_r+0x34>
 80056b2:	2b1d      	cmp	r3, #29
 80056b4:	d001      	beq.n	80056ba <__sflush_r+0xb2>
 80056b6:	2b16      	cmp	r3, #22
 80056b8:	d101      	bne.n	80056be <__sflush_r+0xb6>
 80056ba:	602f      	str	r7, [r5, #0]
 80056bc:	e7b1      	b.n	8005622 <__sflush_r+0x1a>
 80056be:	89a3      	ldrh	r3, [r4, #12]
 80056c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056c4:	81a3      	strh	r3, [r4, #12]
 80056c6:	e7ad      	b.n	8005624 <__sflush_r+0x1c>
 80056c8:	690f      	ldr	r7, [r1, #16]
 80056ca:	2f00      	cmp	r7, #0
 80056cc:	d0a9      	beq.n	8005622 <__sflush_r+0x1a>
 80056ce:	0793      	lsls	r3, r2, #30
 80056d0:	bf18      	it	ne
 80056d2:	2300      	movne	r3, #0
 80056d4:	680e      	ldr	r6, [r1, #0]
 80056d6:	bf08      	it	eq
 80056d8:	694b      	ldreq	r3, [r1, #20]
 80056da:	eba6 0807 	sub.w	r8, r6, r7
 80056de:	600f      	str	r7, [r1, #0]
 80056e0:	608b      	str	r3, [r1, #8]
 80056e2:	f1b8 0f00 	cmp.w	r8, #0
 80056e6:	dd9c      	ble.n	8005622 <__sflush_r+0x1a>
 80056e8:	4643      	mov	r3, r8
 80056ea:	463a      	mov	r2, r7
 80056ec:	4628      	mov	r0, r5
 80056ee:	6a21      	ldr	r1, [r4, #32]
 80056f0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80056f2:	47b0      	blx	r6
 80056f4:	2800      	cmp	r0, #0
 80056f6:	dc06      	bgt.n	8005706 <__sflush_r+0xfe>
 80056f8:	89a3      	ldrh	r3, [r4, #12]
 80056fa:	f04f 30ff 	mov.w	r0, #4294967295
 80056fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005702:	81a3      	strh	r3, [r4, #12]
 8005704:	e78e      	b.n	8005624 <__sflush_r+0x1c>
 8005706:	4407      	add	r7, r0
 8005708:	eba8 0800 	sub.w	r8, r8, r0
 800570c:	e7e9      	b.n	80056e2 <__sflush_r+0xda>
 800570e:	bf00      	nop
 8005710:	20400001 	.word	0x20400001

08005714 <_fflush_r>:
 8005714:	b538      	push	{r3, r4, r5, lr}
 8005716:	690b      	ldr	r3, [r1, #16]
 8005718:	4605      	mov	r5, r0
 800571a:	460c      	mov	r4, r1
 800571c:	b913      	cbnz	r3, 8005724 <_fflush_r+0x10>
 800571e:	2500      	movs	r5, #0
 8005720:	4628      	mov	r0, r5
 8005722:	bd38      	pop	{r3, r4, r5, pc}
 8005724:	b118      	cbz	r0, 800572e <_fflush_r+0x1a>
 8005726:	6983      	ldr	r3, [r0, #24]
 8005728:	b90b      	cbnz	r3, 800572e <_fflush_r+0x1a>
 800572a:	f000 f887 	bl	800583c <__sinit>
 800572e:	4b14      	ldr	r3, [pc, #80]	; (8005780 <_fflush_r+0x6c>)
 8005730:	429c      	cmp	r4, r3
 8005732:	d11b      	bne.n	800576c <_fflush_r+0x58>
 8005734:	686c      	ldr	r4, [r5, #4]
 8005736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d0ef      	beq.n	800571e <_fflush_r+0xa>
 800573e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005740:	07d0      	lsls	r0, r2, #31
 8005742:	d404      	bmi.n	800574e <_fflush_r+0x3a>
 8005744:	0599      	lsls	r1, r3, #22
 8005746:	d402      	bmi.n	800574e <_fflush_r+0x3a>
 8005748:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800574a:	f000 f915 	bl	8005978 <__retarget_lock_acquire_recursive>
 800574e:	4628      	mov	r0, r5
 8005750:	4621      	mov	r1, r4
 8005752:	f7ff ff59 	bl	8005608 <__sflush_r>
 8005756:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005758:	4605      	mov	r5, r0
 800575a:	07da      	lsls	r2, r3, #31
 800575c:	d4e0      	bmi.n	8005720 <_fflush_r+0xc>
 800575e:	89a3      	ldrh	r3, [r4, #12]
 8005760:	059b      	lsls	r3, r3, #22
 8005762:	d4dd      	bmi.n	8005720 <_fflush_r+0xc>
 8005764:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005766:	f000 f908 	bl	800597a <__retarget_lock_release_recursive>
 800576a:	e7d9      	b.n	8005720 <_fflush_r+0xc>
 800576c:	4b05      	ldr	r3, [pc, #20]	; (8005784 <_fflush_r+0x70>)
 800576e:	429c      	cmp	r4, r3
 8005770:	d101      	bne.n	8005776 <_fflush_r+0x62>
 8005772:	68ac      	ldr	r4, [r5, #8]
 8005774:	e7df      	b.n	8005736 <_fflush_r+0x22>
 8005776:	4b04      	ldr	r3, [pc, #16]	; (8005788 <_fflush_r+0x74>)
 8005778:	429c      	cmp	r4, r3
 800577a:	bf08      	it	eq
 800577c:	68ec      	ldreq	r4, [r5, #12]
 800577e:	e7da      	b.n	8005736 <_fflush_r+0x22>
 8005780:	08005e30 	.word	0x08005e30
 8005784:	08005e50 	.word	0x08005e50
 8005788:	08005e10 	.word	0x08005e10

0800578c <std>:
 800578c:	2300      	movs	r3, #0
 800578e:	b510      	push	{r4, lr}
 8005790:	4604      	mov	r4, r0
 8005792:	e9c0 3300 	strd	r3, r3, [r0]
 8005796:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800579a:	6083      	str	r3, [r0, #8]
 800579c:	8181      	strh	r1, [r0, #12]
 800579e:	6643      	str	r3, [r0, #100]	; 0x64
 80057a0:	81c2      	strh	r2, [r0, #14]
 80057a2:	6183      	str	r3, [r0, #24]
 80057a4:	4619      	mov	r1, r3
 80057a6:	2208      	movs	r2, #8
 80057a8:	305c      	adds	r0, #92	; 0x5c
 80057aa:	f7ff fa41 	bl	8004c30 <memset>
 80057ae:	4b05      	ldr	r3, [pc, #20]	; (80057c4 <std+0x38>)
 80057b0:	6224      	str	r4, [r4, #32]
 80057b2:	6263      	str	r3, [r4, #36]	; 0x24
 80057b4:	4b04      	ldr	r3, [pc, #16]	; (80057c8 <std+0x3c>)
 80057b6:	62a3      	str	r3, [r4, #40]	; 0x28
 80057b8:	4b04      	ldr	r3, [pc, #16]	; (80057cc <std+0x40>)
 80057ba:	62e3      	str	r3, [r4, #44]	; 0x2c
 80057bc:	4b04      	ldr	r3, [pc, #16]	; (80057d0 <std+0x44>)
 80057be:	6323      	str	r3, [r4, #48]	; 0x30
 80057c0:	bd10      	pop	{r4, pc}
 80057c2:	bf00      	nop
 80057c4:	08005b01 	.word	0x08005b01
 80057c8:	08005b23 	.word	0x08005b23
 80057cc:	08005b5b 	.word	0x08005b5b
 80057d0:	08005b7f 	.word	0x08005b7f

080057d4 <_cleanup_r>:
 80057d4:	4901      	ldr	r1, [pc, #4]	; (80057dc <_cleanup_r+0x8>)
 80057d6:	f000 b8af 	b.w	8005938 <_fwalk_reent>
 80057da:	bf00      	nop
 80057dc:	08005715 	.word	0x08005715

080057e0 <__sfmoreglue>:
 80057e0:	b570      	push	{r4, r5, r6, lr}
 80057e2:	2568      	movs	r5, #104	; 0x68
 80057e4:	1e4a      	subs	r2, r1, #1
 80057e6:	4355      	muls	r5, r2
 80057e8:	460e      	mov	r6, r1
 80057ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80057ee:	f7ff faeb 	bl	8004dc8 <_malloc_r>
 80057f2:	4604      	mov	r4, r0
 80057f4:	b140      	cbz	r0, 8005808 <__sfmoreglue+0x28>
 80057f6:	2100      	movs	r1, #0
 80057f8:	e9c0 1600 	strd	r1, r6, [r0]
 80057fc:	300c      	adds	r0, #12
 80057fe:	60a0      	str	r0, [r4, #8]
 8005800:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005804:	f7ff fa14 	bl	8004c30 <memset>
 8005808:	4620      	mov	r0, r4
 800580a:	bd70      	pop	{r4, r5, r6, pc}

0800580c <__sfp_lock_acquire>:
 800580c:	4801      	ldr	r0, [pc, #4]	; (8005814 <__sfp_lock_acquire+0x8>)
 800580e:	f000 b8b3 	b.w	8005978 <__retarget_lock_acquire_recursive>
 8005812:	bf00      	nop
 8005814:	200002d4 	.word	0x200002d4

08005818 <__sfp_lock_release>:
 8005818:	4801      	ldr	r0, [pc, #4]	; (8005820 <__sfp_lock_release+0x8>)
 800581a:	f000 b8ae 	b.w	800597a <__retarget_lock_release_recursive>
 800581e:	bf00      	nop
 8005820:	200002d4 	.word	0x200002d4

08005824 <__sinit_lock_acquire>:
 8005824:	4801      	ldr	r0, [pc, #4]	; (800582c <__sinit_lock_acquire+0x8>)
 8005826:	f000 b8a7 	b.w	8005978 <__retarget_lock_acquire_recursive>
 800582a:	bf00      	nop
 800582c:	200002cf 	.word	0x200002cf

08005830 <__sinit_lock_release>:
 8005830:	4801      	ldr	r0, [pc, #4]	; (8005838 <__sinit_lock_release+0x8>)
 8005832:	f000 b8a2 	b.w	800597a <__retarget_lock_release_recursive>
 8005836:	bf00      	nop
 8005838:	200002cf 	.word	0x200002cf

0800583c <__sinit>:
 800583c:	b510      	push	{r4, lr}
 800583e:	4604      	mov	r4, r0
 8005840:	f7ff fff0 	bl	8005824 <__sinit_lock_acquire>
 8005844:	69a3      	ldr	r3, [r4, #24]
 8005846:	b11b      	cbz	r3, 8005850 <__sinit+0x14>
 8005848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800584c:	f7ff bff0 	b.w	8005830 <__sinit_lock_release>
 8005850:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005854:	6523      	str	r3, [r4, #80]	; 0x50
 8005856:	4b13      	ldr	r3, [pc, #76]	; (80058a4 <__sinit+0x68>)
 8005858:	4a13      	ldr	r2, [pc, #76]	; (80058a8 <__sinit+0x6c>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	62a2      	str	r2, [r4, #40]	; 0x28
 800585e:	42a3      	cmp	r3, r4
 8005860:	bf08      	it	eq
 8005862:	2301      	moveq	r3, #1
 8005864:	4620      	mov	r0, r4
 8005866:	bf08      	it	eq
 8005868:	61a3      	streq	r3, [r4, #24]
 800586a:	f000 f81f 	bl	80058ac <__sfp>
 800586e:	6060      	str	r0, [r4, #4]
 8005870:	4620      	mov	r0, r4
 8005872:	f000 f81b 	bl	80058ac <__sfp>
 8005876:	60a0      	str	r0, [r4, #8]
 8005878:	4620      	mov	r0, r4
 800587a:	f000 f817 	bl	80058ac <__sfp>
 800587e:	2200      	movs	r2, #0
 8005880:	2104      	movs	r1, #4
 8005882:	60e0      	str	r0, [r4, #12]
 8005884:	6860      	ldr	r0, [r4, #4]
 8005886:	f7ff ff81 	bl	800578c <std>
 800588a:	2201      	movs	r2, #1
 800588c:	2109      	movs	r1, #9
 800588e:	68a0      	ldr	r0, [r4, #8]
 8005890:	f7ff ff7c 	bl	800578c <std>
 8005894:	2202      	movs	r2, #2
 8005896:	2112      	movs	r1, #18
 8005898:	68e0      	ldr	r0, [r4, #12]
 800589a:	f7ff ff77 	bl	800578c <std>
 800589e:	2301      	movs	r3, #1
 80058a0:	61a3      	str	r3, [r4, #24]
 80058a2:	e7d1      	b.n	8005848 <__sinit+0xc>
 80058a4:	08005d24 	.word	0x08005d24
 80058a8:	080057d5 	.word	0x080057d5

080058ac <__sfp>:
 80058ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ae:	4607      	mov	r7, r0
 80058b0:	f7ff ffac 	bl	800580c <__sfp_lock_acquire>
 80058b4:	4b1e      	ldr	r3, [pc, #120]	; (8005930 <__sfp+0x84>)
 80058b6:	681e      	ldr	r6, [r3, #0]
 80058b8:	69b3      	ldr	r3, [r6, #24]
 80058ba:	b913      	cbnz	r3, 80058c2 <__sfp+0x16>
 80058bc:	4630      	mov	r0, r6
 80058be:	f7ff ffbd 	bl	800583c <__sinit>
 80058c2:	3648      	adds	r6, #72	; 0x48
 80058c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80058c8:	3b01      	subs	r3, #1
 80058ca:	d503      	bpl.n	80058d4 <__sfp+0x28>
 80058cc:	6833      	ldr	r3, [r6, #0]
 80058ce:	b30b      	cbz	r3, 8005914 <__sfp+0x68>
 80058d0:	6836      	ldr	r6, [r6, #0]
 80058d2:	e7f7      	b.n	80058c4 <__sfp+0x18>
 80058d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80058d8:	b9d5      	cbnz	r5, 8005910 <__sfp+0x64>
 80058da:	4b16      	ldr	r3, [pc, #88]	; (8005934 <__sfp+0x88>)
 80058dc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80058e0:	60e3      	str	r3, [r4, #12]
 80058e2:	6665      	str	r5, [r4, #100]	; 0x64
 80058e4:	f000 f847 	bl	8005976 <__retarget_lock_init_recursive>
 80058e8:	f7ff ff96 	bl	8005818 <__sfp_lock_release>
 80058ec:	2208      	movs	r2, #8
 80058ee:	4629      	mov	r1, r5
 80058f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80058f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80058f8:	6025      	str	r5, [r4, #0]
 80058fa:	61a5      	str	r5, [r4, #24]
 80058fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005900:	f7ff f996 	bl	8004c30 <memset>
 8005904:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005908:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800590c:	4620      	mov	r0, r4
 800590e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005910:	3468      	adds	r4, #104	; 0x68
 8005912:	e7d9      	b.n	80058c8 <__sfp+0x1c>
 8005914:	2104      	movs	r1, #4
 8005916:	4638      	mov	r0, r7
 8005918:	f7ff ff62 	bl	80057e0 <__sfmoreglue>
 800591c:	4604      	mov	r4, r0
 800591e:	6030      	str	r0, [r6, #0]
 8005920:	2800      	cmp	r0, #0
 8005922:	d1d5      	bne.n	80058d0 <__sfp+0x24>
 8005924:	f7ff ff78 	bl	8005818 <__sfp_lock_release>
 8005928:	230c      	movs	r3, #12
 800592a:	603b      	str	r3, [r7, #0]
 800592c:	e7ee      	b.n	800590c <__sfp+0x60>
 800592e:	bf00      	nop
 8005930:	08005d24 	.word	0x08005d24
 8005934:	ffff0001 	.word	0xffff0001

08005938 <_fwalk_reent>:
 8005938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800593c:	4606      	mov	r6, r0
 800593e:	4688      	mov	r8, r1
 8005940:	2700      	movs	r7, #0
 8005942:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005946:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800594a:	f1b9 0901 	subs.w	r9, r9, #1
 800594e:	d505      	bpl.n	800595c <_fwalk_reent+0x24>
 8005950:	6824      	ldr	r4, [r4, #0]
 8005952:	2c00      	cmp	r4, #0
 8005954:	d1f7      	bne.n	8005946 <_fwalk_reent+0xe>
 8005956:	4638      	mov	r0, r7
 8005958:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800595c:	89ab      	ldrh	r3, [r5, #12]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d907      	bls.n	8005972 <_fwalk_reent+0x3a>
 8005962:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005966:	3301      	adds	r3, #1
 8005968:	d003      	beq.n	8005972 <_fwalk_reent+0x3a>
 800596a:	4629      	mov	r1, r5
 800596c:	4630      	mov	r0, r6
 800596e:	47c0      	blx	r8
 8005970:	4307      	orrs	r7, r0
 8005972:	3568      	adds	r5, #104	; 0x68
 8005974:	e7e9      	b.n	800594a <_fwalk_reent+0x12>

08005976 <__retarget_lock_init_recursive>:
 8005976:	4770      	bx	lr

08005978 <__retarget_lock_acquire_recursive>:
 8005978:	4770      	bx	lr

0800597a <__retarget_lock_release_recursive>:
 800597a:	4770      	bx	lr

0800597c <__swhatbuf_r>:
 800597c:	b570      	push	{r4, r5, r6, lr}
 800597e:	460e      	mov	r6, r1
 8005980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005984:	4614      	mov	r4, r2
 8005986:	2900      	cmp	r1, #0
 8005988:	461d      	mov	r5, r3
 800598a:	b096      	sub	sp, #88	; 0x58
 800598c:	da07      	bge.n	800599e <__swhatbuf_r+0x22>
 800598e:	2300      	movs	r3, #0
 8005990:	602b      	str	r3, [r5, #0]
 8005992:	89b3      	ldrh	r3, [r6, #12]
 8005994:	061a      	lsls	r2, r3, #24
 8005996:	d410      	bmi.n	80059ba <__swhatbuf_r+0x3e>
 8005998:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800599c:	e00e      	b.n	80059bc <__swhatbuf_r+0x40>
 800599e:	466a      	mov	r2, sp
 80059a0:	f000 f914 	bl	8005bcc <_fstat_r>
 80059a4:	2800      	cmp	r0, #0
 80059a6:	dbf2      	blt.n	800598e <__swhatbuf_r+0x12>
 80059a8:	9a01      	ldr	r2, [sp, #4]
 80059aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80059ae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80059b2:	425a      	negs	r2, r3
 80059b4:	415a      	adcs	r2, r3
 80059b6:	602a      	str	r2, [r5, #0]
 80059b8:	e7ee      	b.n	8005998 <__swhatbuf_r+0x1c>
 80059ba:	2340      	movs	r3, #64	; 0x40
 80059bc:	2000      	movs	r0, #0
 80059be:	6023      	str	r3, [r4, #0]
 80059c0:	b016      	add	sp, #88	; 0x58
 80059c2:	bd70      	pop	{r4, r5, r6, pc}

080059c4 <__smakebuf_r>:
 80059c4:	898b      	ldrh	r3, [r1, #12]
 80059c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80059c8:	079d      	lsls	r5, r3, #30
 80059ca:	4606      	mov	r6, r0
 80059cc:	460c      	mov	r4, r1
 80059ce:	d507      	bpl.n	80059e0 <__smakebuf_r+0x1c>
 80059d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80059d4:	6023      	str	r3, [r4, #0]
 80059d6:	6123      	str	r3, [r4, #16]
 80059d8:	2301      	movs	r3, #1
 80059da:	6163      	str	r3, [r4, #20]
 80059dc:	b002      	add	sp, #8
 80059de:	bd70      	pop	{r4, r5, r6, pc}
 80059e0:	466a      	mov	r2, sp
 80059e2:	ab01      	add	r3, sp, #4
 80059e4:	f7ff ffca 	bl	800597c <__swhatbuf_r>
 80059e8:	9900      	ldr	r1, [sp, #0]
 80059ea:	4605      	mov	r5, r0
 80059ec:	4630      	mov	r0, r6
 80059ee:	f7ff f9eb 	bl	8004dc8 <_malloc_r>
 80059f2:	b948      	cbnz	r0, 8005a08 <__smakebuf_r+0x44>
 80059f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059f8:	059a      	lsls	r2, r3, #22
 80059fa:	d4ef      	bmi.n	80059dc <__smakebuf_r+0x18>
 80059fc:	f023 0303 	bic.w	r3, r3, #3
 8005a00:	f043 0302 	orr.w	r3, r3, #2
 8005a04:	81a3      	strh	r3, [r4, #12]
 8005a06:	e7e3      	b.n	80059d0 <__smakebuf_r+0xc>
 8005a08:	4b0d      	ldr	r3, [pc, #52]	; (8005a40 <__smakebuf_r+0x7c>)
 8005a0a:	62b3      	str	r3, [r6, #40]	; 0x28
 8005a0c:	89a3      	ldrh	r3, [r4, #12]
 8005a0e:	6020      	str	r0, [r4, #0]
 8005a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a14:	81a3      	strh	r3, [r4, #12]
 8005a16:	9b00      	ldr	r3, [sp, #0]
 8005a18:	6120      	str	r0, [r4, #16]
 8005a1a:	6163      	str	r3, [r4, #20]
 8005a1c:	9b01      	ldr	r3, [sp, #4]
 8005a1e:	b15b      	cbz	r3, 8005a38 <__smakebuf_r+0x74>
 8005a20:	4630      	mov	r0, r6
 8005a22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a26:	f000 f8e3 	bl	8005bf0 <_isatty_r>
 8005a2a:	b128      	cbz	r0, 8005a38 <__smakebuf_r+0x74>
 8005a2c:	89a3      	ldrh	r3, [r4, #12]
 8005a2e:	f023 0303 	bic.w	r3, r3, #3
 8005a32:	f043 0301 	orr.w	r3, r3, #1
 8005a36:	81a3      	strh	r3, [r4, #12]
 8005a38:	89a0      	ldrh	r0, [r4, #12]
 8005a3a:	4305      	orrs	r5, r0
 8005a3c:	81a5      	strh	r5, [r4, #12]
 8005a3e:	e7cd      	b.n	80059dc <__smakebuf_r+0x18>
 8005a40:	080057d5 	.word	0x080057d5

08005a44 <memchr>:
 8005a44:	4603      	mov	r3, r0
 8005a46:	b510      	push	{r4, lr}
 8005a48:	b2c9      	uxtb	r1, r1
 8005a4a:	4402      	add	r2, r0
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	4618      	mov	r0, r3
 8005a50:	d101      	bne.n	8005a56 <memchr+0x12>
 8005a52:	2000      	movs	r0, #0
 8005a54:	e003      	b.n	8005a5e <memchr+0x1a>
 8005a56:	7804      	ldrb	r4, [r0, #0]
 8005a58:	3301      	adds	r3, #1
 8005a5a:	428c      	cmp	r4, r1
 8005a5c:	d1f6      	bne.n	8005a4c <memchr+0x8>
 8005a5e:	bd10      	pop	{r4, pc}

08005a60 <__malloc_lock>:
 8005a60:	4801      	ldr	r0, [pc, #4]	; (8005a68 <__malloc_lock+0x8>)
 8005a62:	f7ff bf89 	b.w	8005978 <__retarget_lock_acquire_recursive>
 8005a66:	bf00      	nop
 8005a68:	200002d0 	.word	0x200002d0

08005a6c <__malloc_unlock>:
 8005a6c:	4801      	ldr	r0, [pc, #4]	; (8005a74 <__malloc_unlock+0x8>)
 8005a6e:	f7ff bf84 	b.w	800597a <__retarget_lock_release_recursive>
 8005a72:	bf00      	nop
 8005a74:	200002d0 	.word	0x200002d0

08005a78 <_raise_r>:
 8005a78:	291f      	cmp	r1, #31
 8005a7a:	b538      	push	{r3, r4, r5, lr}
 8005a7c:	4604      	mov	r4, r0
 8005a7e:	460d      	mov	r5, r1
 8005a80:	d904      	bls.n	8005a8c <_raise_r+0x14>
 8005a82:	2316      	movs	r3, #22
 8005a84:	6003      	str	r3, [r0, #0]
 8005a86:	f04f 30ff 	mov.w	r0, #4294967295
 8005a8a:	bd38      	pop	{r3, r4, r5, pc}
 8005a8c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005a8e:	b112      	cbz	r2, 8005a96 <_raise_r+0x1e>
 8005a90:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005a94:	b94b      	cbnz	r3, 8005aaa <_raise_r+0x32>
 8005a96:	4620      	mov	r0, r4
 8005a98:	f000 f830 	bl	8005afc <_getpid_r>
 8005a9c:	462a      	mov	r2, r5
 8005a9e:	4601      	mov	r1, r0
 8005aa0:	4620      	mov	r0, r4
 8005aa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005aa6:	f000 b817 	b.w	8005ad8 <_kill_r>
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d00a      	beq.n	8005ac4 <_raise_r+0x4c>
 8005aae:	1c59      	adds	r1, r3, #1
 8005ab0:	d103      	bne.n	8005aba <_raise_r+0x42>
 8005ab2:	2316      	movs	r3, #22
 8005ab4:	6003      	str	r3, [r0, #0]
 8005ab6:	2001      	movs	r0, #1
 8005ab8:	e7e7      	b.n	8005a8a <_raise_r+0x12>
 8005aba:	2400      	movs	r4, #0
 8005abc:	4628      	mov	r0, r5
 8005abe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005ac2:	4798      	blx	r3
 8005ac4:	2000      	movs	r0, #0
 8005ac6:	e7e0      	b.n	8005a8a <_raise_r+0x12>

08005ac8 <raise>:
 8005ac8:	4b02      	ldr	r3, [pc, #8]	; (8005ad4 <raise+0xc>)
 8005aca:	4601      	mov	r1, r0
 8005acc:	6818      	ldr	r0, [r3, #0]
 8005ace:	f7ff bfd3 	b.w	8005a78 <_raise_r>
 8005ad2:	bf00      	nop
 8005ad4:	2000001c 	.word	0x2000001c

08005ad8 <_kill_r>:
 8005ad8:	b538      	push	{r3, r4, r5, lr}
 8005ada:	2300      	movs	r3, #0
 8005adc:	4d06      	ldr	r5, [pc, #24]	; (8005af8 <_kill_r+0x20>)
 8005ade:	4604      	mov	r4, r0
 8005ae0:	4608      	mov	r0, r1
 8005ae2:	4611      	mov	r1, r2
 8005ae4:	602b      	str	r3, [r5, #0]
 8005ae6:	f7fc fdc3 	bl	8002670 <_kill>
 8005aea:	1c43      	adds	r3, r0, #1
 8005aec:	d102      	bne.n	8005af4 <_kill_r+0x1c>
 8005aee:	682b      	ldr	r3, [r5, #0]
 8005af0:	b103      	cbz	r3, 8005af4 <_kill_r+0x1c>
 8005af2:	6023      	str	r3, [r4, #0]
 8005af4:	bd38      	pop	{r3, r4, r5, pc}
 8005af6:	bf00      	nop
 8005af8:	200002d8 	.word	0x200002d8

08005afc <_getpid_r>:
 8005afc:	f7fc bdb1 	b.w	8002662 <_getpid>

08005b00 <__sread>:
 8005b00:	b510      	push	{r4, lr}
 8005b02:	460c      	mov	r4, r1
 8005b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b08:	f000 f894 	bl	8005c34 <_read_r>
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	bfab      	itete	ge
 8005b10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005b12:	89a3      	ldrhlt	r3, [r4, #12]
 8005b14:	181b      	addge	r3, r3, r0
 8005b16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005b1a:	bfac      	ite	ge
 8005b1c:	6563      	strge	r3, [r4, #84]	; 0x54
 8005b1e:	81a3      	strhlt	r3, [r4, #12]
 8005b20:	bd10      	pop	{r4, pc}

08005b22 <__swrite>:
 8005b22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b26:	461f      	mov	r7, r3
 8005b28:	898b      	ldrh	r3, [r1, #12]
 8005b2a:	4605      	mov	r5, r0
 8005b2c:	05db      	lsls	r3, r3, #23
 8005b2e:	460c      	mov	r4, r1
 8005b30:	4616      	mov	r6, r2
 8005b32:	d505      	bpl.n	8005b40 <__swrite+0x1e>
 8005b34:	2302      	movs	r3, #2
 8005b36:	2200      	movs	r2, #0
 8005b38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b3c:	f000 f868 	bl	8005c10 <_lseek_r>
 8005b40:	89a3      	ldrh	r3, [r4, #12]
 8005b42:	4632      	mov	r2, r6
 8005b44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b48:	81a3      	strh	r3, [r4, #12]
 8005b4a:	4628      	mov	r0, r5
 8005b4c:	463b      	mov	r3, r7
 8005b4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b56:	f000 b817 	b.w	8005b88 <_write_r>

08005b5a <__sseek>:
 8005b5a:	b510      	push	{r4, lr}
 8005b5c:	460c      	mov	r4, r1
 8005b5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b62:	f000 f855 	bl	8005c10 <_lseek_r>
 8005b66:	1c43      	adds	r3, r0, #1
 8005b68:	89a3      	ldrh	r3, [r4, #12]
 8005b6a:	bf15      	itete	ne
 8005b6c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005b6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005b72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005b76:	81a3      	strheq	r3, [r4, #12]
 8005b78:	bf18      	it	ne
 8005b7a:	81a3      	strhne	r3, [r4, #12]
 8005b7c:	bd10      	pop	{r4, pc}

08005b7e <__sclose>:
 8005b7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b82:	f000 b813 	b.w	8005bac <_close_r>
	...

08005b88 <_write_r>:
 8005b88:	b538      	push	{r3, r4, r5, lr}
 8005b8a:	4604      	mov	r4, r0
 8005b8c:	4608      	mov	r0, r1
 8005b8e:	4611      	mov	r1, r2
 8005b90:	2200      	movs	r2, #0
 8005b92:	4d05      	ldr	r5, [pc, #20]	; (8005ba8 <_write_r+0x20>)
 8005b94:	602a      	str	r2, [r5, #0]
 8005b96:	461a      	mov	r2, r3
 8005b98:	f7fc fda1 	bl	80026de <_write>
 8005b9c:	1c43      	adds	r3, r0, #1
 8005b9e:	d102      	bne.n	8005ba6 <_write_r+0x1e>
 8005ba0:	682b      	ldr	r3, [r5, #0]
 8005ba2:	b103      	cbz	r3, 8005ba6 <_write_r+0x1e>
 8005ba4:	6023      	str	r3, [r4, #0]
 8005ba6:	bd38      	pop	{r3, r4, r5, pc}
 8005ba8:	200002d8 	.word	0x200002d8

08005bac <_close_r>:
 8005bac:	b538      	push	{r3, r4, r5, lr}
 8005bae:	2300      	movs	r3, #0
 8005bb0:	4d05      	ldr	r5, [pc, #20]	; (8005bc8 <_close_r+0x1c>)
 8005bb2:	4604      	mov	r4, r0
 8005bb4:	4608      	mov	r0, r1
 8005bb6:	602b      	str	r3, [r5, #0]
 8005bb8:	f7fc fdad 	bl	8002716 <_close>
 8005bbc:	1c43      	adds	r3, r0, #1
 8005bbe:	d102      	bne.n	8005bc6 <_close_r+0x1a>
 8005bc0:	682b      	ldr	r3, [r5, #0]
 8005bc2:	b103      	cbz	r3, 8005bc6 <_close_r+0x1a>
 8005bc4:	6023      	str	r3, [r4, #0]
 8005bc6:	bd38      	pop	{r3, r4, r5, pc}
 8005bc8:	200002d8 	.word	0x200002d8

08005bcc <_fstat_r>:
 8005bcc:	b538      	push	{r3, r4, r5, lr}
 8005bce:	2300      	movs	r3, #0
 8005bd0:	4d06      	ldr	r5, [pc, #24]	; (8005bec <_fstat_r+0x20>)
 8005bd2:	4604      	mov	r4, r0
 8005bd4:	4608      	mov	r0, r1
 8005bd6:	4611      	mov	r1, r2
 8005bd8:	602b      	str	r3, [r5, #0]
 8005bda:	f7fc fda7 	bl	800272c <_fstat>
 8005bde:	1c43      	adds	r3, r0, #1
 8005be0:	d102      	bne.n	8005be8 <_fstat_r+0x1c>
 8005be2:	682b      	ldr	r3, [r5, #0]
 8005be4:	b103      	cbz	r3, 8005be8 <_fstat_r+0x1c>
 8005be6:	6023      	str	r3, [r4, #0]
 8005be8:	bd38      	pop	{r3, r4, r5, pc}
 8005bea:	bf00      	nop
 8005bec:	200002d8 	.word	0x200002d8

08005bf0 <_isatty_r>:
 8005bf0:	b538      	push	{r3, r4, r5, lr}
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	4d05      	ldr	r5, [pc, #20]	; (8005c0c <_isatty_r+0x1c>)
 8005bf6:	4604      	mov	r4, r0
 8005bf8:	4608      	mov	r0, r1
 8005bfa:	602b      	str	r3, [r5, #0]
 8005bfc:	f7fc fda5 	bl	800274a <_isatty>
 8005c00:	1c43      	adds	r3, r0, #1
 8005c02:	d102      	bne.n	8005c0a <_isatty_r+0x1a>
 8005c04:	682b      	ldr	r3, [r5, #0]
 8005c06:	b103      	cbz	r3, 8005c0a <_isatty_r+0x1a>
 8005c08:	6023      	str	r3, [r4, #0]
 8005c0a:	bd38      	pop	{r3, r4, r5, pc}
 8005c0c:	200002d8 	.word	0x200002d8

08005c10 <_lseek_r>:
 8005c10:	b538      	push	{r3, r4, r5, lr}
 8005c12:	4604      	mov	r4, r0
 8005c14:	4608      	mov	r0, r1
 8005c16:	4611      	mov	r1, r2
 8005c18:	2200      	movs	r2, #0
 8005c1a:	4d05      	ldr	r5, [pc, #20]	; (8005c30 <_lseek_r+0x20>)
 8005c1c:	602a      	str	r2, [r5, #0]
 8005c1e:	461a      	mov	r2, r3
 8005c20:	f7fc fd9d 	bl	800275e <_lseek>
 8005c24:	1c43      	adds	r3, r0, #1
 8005c26:	d102      	bne.n	8005c2e <_lseek_r+0x1e>
 8005c28:	682b      	ldr	r3, [r5, #0]
 8005c2a:	b103      	cbz	r3, 8005c2e <_lseek_r+0x1e>
 8005c2c:	6023      	str	r3, [r4, #0]
 8005c2e:	bd38      	pop	{r3, r4, r5, pc}
 8005c30:	200002d8 	.word	0x200002d8

08005c34 <_read_r>:
 8005c34:	b538      	push	{r3, r4, r5, lr}
 8005c36:	4604      	mov	r4, r0
 8005c38:	4608      	mov	r0, r1
 8005c3a:	4611      	mov	r1, r2
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	4d05      	ldr	r5, [pc, #20]	; (8005c54 <_read_r+0x20>)
 8005c40:	602a      	str	r2, [r5, #0]
 8005c42:	461a      	mov	r2, r3
 8005c44:	f7fc fd2e 	bl	80026a4 <_read>
 8005c48:	1c43      	adds	r3, r0, #1
 8005c4a:	d102      	bne.n	8005c52 <_read_r+0x1e>
 8005c4c:	682b      	ldr	r3, [r5, #0]
 8005c4e:	b103      	cbz	r3, 8005c52 <_read_r+0x1e>
 8005c50:	6023      	str	r3, [r4, #0]
 8005c52:	bd38      	pop	{r3, r4, r5, pc}
 8005c54:	200002d8 	.word	0x200002d8

08005c58 <_init>:
 8005c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c5a:	bf00      	nop
 8005c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c5e:	bc08      	pop	{r3}
 8005c60:	469e      	mov	lr, r3
 8005c62:	4770      	bx	lr

08005c64 <_fini>:
 8005c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c66:	bf00      	nop
 8005c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c6a:	bc08      	pop	{r3}
 8005c6c:	469e      	mov	lr, r3
 8005c6e:	4770      	bx	lr
