$date
	Wed Jul 17 14:07:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top_module_tb $end
$var wire 1 ! Out $end
$var reg 1 " A $end
$scope module uut $end
$var wire 1 " in_1 $end
$var wire 1 ! out_1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
1!
$end
#20
0!
0"
#40
