Renesas Optimizing Linker (W3.05.00 )             07-Nov-2023 19:46:37

*** Options ***

-subcommand=Linkerrx23e_a_coremark.tmp
-MAKEUD="E:\e2s_workspace\rx23e_a_coremark\HardwareDebug/rx23e_a_coremark_l.ud" 
-noprelink 
-input=".\src/coremark\core_list_join.obj"
-input=".\src/coremark\core_main.obj"
-input=".\src/coremark\core_matrix.obj"
-input=".\src/coremark\core_portme.obj"
-input=".\src/coremark\core_state.obj"
-input=".\src/coremark\core_util.obj"
-input=".\src\rx23e_a_coremark.obj"
-input=".\src/smc_gen/Config_PORT\Config_PORT.obj"
-input=".\src/smc_gen/Config_PORT\Config_PORT_user.obj"
-input=".\src/smc_gen/Config_SCI1\Config_SCI1.obj"
-input=".\src/smc_gen/Config_SCI1\Config_SCI1_user.obj"
-input=".\src/smc_gen/Config_TMR0_TMR1\Config_TMR0_TMR1.obj"
-input=".\src/smc_gen/Config_TMR0_TMR1\Config_TMR0_TMR1_user.obj"
-input=".\src/smc_gen/general\r_cg_hardware_setup.obj"
-input=".\src/smc_gen/general\r_smc_cgc.obj"
-input=".\src/smc_gen/general\r_smc_cgc_user.obj"
-input=".\src/smc_gen/general\r_smc_interrupt.obj"
-input=".\src/smc_gen/r_bsp/board/generic_rx23e-a\hwsetup.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\dbsct.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\lowlvl.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\lowsrc.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\mcu_locks.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\r_bsp_common.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\r_bsp_cpu.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\r_bsp_interrupts.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\r_bsp_locking.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\r_bsp_mcu_startup.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\r_bsp_software_interrupt.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\r_rx_intrinsic_functions.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\resetprg.obj"
-input=".\src/smc_gen/r_bsp/mcu/all\sbrk.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx23e-a\mcu_clocks.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx23e-a\mcu_init.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx23e-a\mcu_interrupts.obj"
-input=".\src/smc_gen/r_bsp/mcu/rx23e-a\vecttbl.obj"
-input=".\src/smc_gen/r_pincfg\Pin.obj"
-library=".\rx23e_a_coremark.lib"
-start=SU,SI,B_1,R_1,B_2,R_2,B,R/04,PResetPRG,C_1,C_2,C,C$*,D*,W*,L,P/0FFFC0000,EXCEPTVECT/0FFFFFF80,RESETVECT/0FFFFFFFC
-output="rx23e_a_coremark.abs" 
-form=absolute 
-nomessage 
-vect=_undefined_interrupt_source_isr 
-list 
-nooptimize 
-rom=D=R,D_1=R_1,D_2=R_2 
-cpu=RAM=00000000-00007fff,FIX=00080000-00083fff,FIX=00086000-00087fff,FIX=00088000-0008dfff,FIX=00090000-0009ffff,FIX=000a0000-000bffff,FIX=000c0000-000fffff,ROM=00100000-00101fff,FIX=007fc000-007fc4ff,FIX=007ffc00-007fffff,ROM=fffc0000-ffffffff 
-nologo

*** Error information ***

*** Mapping List ***

SECTION                            START      END         SIZE   ALIGN
SU
                                  00000004  00001003      1000   4
SI
                                  00001004  00001403       400   4
B_1
                                  00001404  0000142c        29   1
R_1
                                  0000142d  0000147d        51   1
B_2
                                  0000147e  00001489         c   2
R_2
                                  0000148a  000014a7        1e   2
B
                                  000014a8  00001a1f       578   4
R
                                  00001a20  00001cdf       2c0   4
PResetPRG
                                  fffc0000  fffc0063        64   1
C_1
                                  fffc0064  fffc013a        d7   1
C_2
                                  fffc013c  fffc0345       20a   2
C
                                  fffc0348  fffc03ef        a8   4
C$DSEC
                                  fffc03f0  fffc0413        24   4
C$BSEC
                                  fffc0414  fffc042b        18   4
C$VECT
                                  fffc042c  fffc082b       400   4
D
                                  fffc082c  fffc0aeb       2c0   4
D_2
                                  fffc0aec  fffc0b09        1e   2
D_1
                                  fffc0b0a  fffc0b5a        51   1
W
                                  fffc0b5c  fffc0b5c         0   4
W_1
                                  fffc0b5c  fffc0b6b        10   1
W_2
                                  fffc0b6c  fffc0b6c         0   2
L
                                  fffc0b6c  fffc119c       631   4
P
                                  fffc119d  fffc4901      3765   1
EXCEPTVECT
                                  ffffff80  fffffffb        7c   4
RESETVECT
                                  fffffffc  ffffffff         4   4
