+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      1024x1024x1024
MPI ranks:  128
Grids: (4, 4, 8)  (1, 8, 16)  (8, 1, 16)  (8, 16, 1)  (4, 4, 8)  
Time per run: 1.26447 (s)
Performance:  127.374 GFlops/s
Memory usage: 256MB/rank
Tolerance:    0.0005
Max error:    2.08989e-06

Application 28483649 resources: utime ~1817s, stime ~916s, Rss ~499028, inblocks ~210558, outblocks ~48
