

================================================================
== Vitis HLS Report for 'streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:40:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.063 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       35|       36|  0.700 us|  0.720 us|   34|   34|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_231_1  |       35|       35|         3|          1|          1|    34|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     154|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|     192|      96|    -|
|Multiplexer      |        -|     -|       -|     161|    -|
|Register         |        -|     -|     210|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     402|     411|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                     Module                                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |control_delayline_Array_4_U  |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_s_control_delayline_Array_4  |        0|  64|  32|    0|     1|   32|     1|           32|
    |delayline_Array_18_U         |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_s_delayline_Array_18         |        0|  64|  32|    0|     1|   45|     1|           45|
    |delayline_Array_17_U         |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_s_delayline_Array_18         |        0|  64|  32|    0|     1|   45|     1|           45|
    +-----------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                               |        0| 192|  96|    0|     3|  122|     3|          122|
    +-----------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln870_fu_285_p2                       |         +|   0|  0|  12|           5|           1|
    |t_fu_215_p2                               |         +|   0|  0|  13|           6|           1|
    |and_ln297_fu_469_p2                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0          |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2          |       and|   0|  0|   2|           1|           1|
    |ap_condition_199                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_84                           |       and|   0|  0|   2|           1|           1|
    |fifo_has_next_sample_nbreadreq_fu_108_p3  |       and|   0|  0|   2|           1|           0|
    |icmp_ln231_fu_309_p2                      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln256_fu_291_p2                      |      icmp|   0|  0|   9|           5|           2|
    |ap_block_pp0_stage0_01001                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                           |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op71_write_state4            |        or|   0|  0|   2|           1|           1|
    |select_ln68_3_fu_383_p3                   |    select|   0|  0|  21|           1|          22|
    |select_ln68_4_fu_391_p3                   |    select|   0|  0|   2|           1|           1|
    |select_ln68_fu_375_p3                     |    select|   0|  0|  21|           1|          22|
    |select_ln79_3_fu_411_p3                   |    select|   0|  0|  21|           1|          22|
    |select_ln79_4_fu_419_p3                   |    select|   0|  0|   2|           1|           1|
    |select_ln79_fu_403_p3                     |    select|   0|  0|  21|           1|          22|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    |xor_ln251_fu_269_p2                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0| 154|          39|         112|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                    Name                                    | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                   |  14|          3|    1|          3|
    |ap_done                                                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                     |   9|          2|    1|          2|
    |ap_phi_mux_t17_phi_fu_148_p6                                                |  14|          3|    6|         18|
    |ap_phi_reg_pp0_iter1_arrayidx_0_01_load_0_i365_reg_158                      |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_arrayidx_0_11_load_0_i364_reg_169                      |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_204  |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_193  |  14|          3|   22|         66|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_180            |  14|          3|    1|          3|
    |casted_output_blk_n                                                         |   9|          2|    1|          2|
    |real_start                                                                  |   9|          2|    1|          2|
    |t17_reg_144                                                                 |   9|          2|    6|         12|
    |temp_blk_n                                                                  |   9|          2|    1|          2|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                       | 161|         35|  108|        312|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln297_reg_555                                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                                   |   2|   0|    2|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_arrayidx_0_01_load_0_i365_reg_158                      |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_arrayidx_0_11_load_0_i364_reg_169                      |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_204  |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_193  |  22|   0|   22|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_180            |   1|   0|    1|          0|
    |control_bits_V_4                                                            |   1|   0|    1|          0|
    |control_count_V_4                                                           |   1|   0|    1|          0|
    |delay_line_stall_4                                                          |   1|   0|    1|          0|
    |delay_line_stall_4_load_reg_507                                             |   1|   0|    1|          0|
    |delay_line_stall_4_load_reg_507_pp0_iter1_reg                               |   1|   0|    1|          0|
    |fifo_has_next_sample_reg_498                                                |   1|   0|    1|          0|
    |fifo_has_next_sample_reg_498_pp0_iter1_reg                                  |   1|   0|    1|          0|
    |icmp_ln231_reg_531                                                          |   1|   0|    1|          0|
    |icmp_ln231_reg_531_pp0_iter1_reg                                            |   1|   0|    1|          0|
    |lshr_ln130_5_reg_550                                                        |  22|   0|   22|          0|
    |sample_in_read_count_V_4                                                    |   5|   0|    5|          0|
    |select_ln79_3_reg_540                                                       |  22|   0|   22|          0|
    |select_ln79_reg_535                                                         |  22|   0|   22|          0|
    |start_once_reg                                                              |   1|   0|    1|          0|
    |t17_reg_144                                                                 |   6|   0|    6|          0|
    |t_reg_502                                                                   |   6|   0|    6|          0|
    |trunc_ln130_reg_545                                                         |  22|   0|   22|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 210|   0|  210|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >|  return value|
|casted_output_dout     |   in|  128|     ap_fifo|                                               casted_output|       pointer|
|casted_output_empty_n  |   in|    1|     ap_fifo|                                               casted_output|       pointer|
|casted_output_read     |  out|    1|     ap_fifo|                                               casted_output|       pointer|
|temp_din               |  out|  128|     ap_fifo|                                                        temp|       pointer|
|temp_full_n            |   in|    1|     ap_fifo|                                                        temp|       pointer|
|temp_write             |  out|    1|     ap_fifo|                                                        temp|       pointer|
+-----------------------+-----+-----+------------+------------------------------------------------------------+--------------+

