<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li><li class="navelem"><a class="el" href="dir_a2721e2966d02b967b3f5a8b3a5c50ec.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86MCTargetDesc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86MCTargetDesc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86MCTargetDesc.h - X86 Target Descriptions -------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file provides X86 specific target descriptions.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_X86_MCTARGETDESC_X86MCTARGETDESC_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_X86_MCTARGETDESC_X86MCTARGETDESC_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegister_8h.html">llvm/MC/MCRegister.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCStreamer_8h.html">llvm/MC/MCStreamer.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2DataTypes_8h.html">llvm/Support/DataTypes.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">class </span>MCAsmBackend;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>MCCodeEmitter;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MCContext;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>MCInstrInfo;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>MCObjectTargetWriter;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>MCObjectWriter;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>MCRegisterInfo;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>MCSubtargetInfo;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>MCRelocationInfo;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>MCTargetOptions;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>Target;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>Triple;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>StringRef;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>raw_ostream;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>raw_pwrite_stream;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/// Flavour of dwarf regnumbers</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1DWARFFlavour.html">   40</a></span>&#160;<span class="comment"></span><span class="keyword">namespace </span>DWARFFlavour {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">enum</span> {</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a47a98b5535026debf4229e5cdbfbaaf1">   42</a></span>&#160;    <a class="code" href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a47a98b5535026debf4229e5cdbfbaaf1">X86_64</a> = 0, <a class="code" href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a529ca38d33e9ba250143e21df7effe94">X86_32_DarwinEH</a> = 1, <a class="code" href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a62d2f8cbc59370b03dc64f223493d3f3">X86_32_Generic</a> = 2</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  };</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;}</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">///  Native X86 register numbers</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1N86.html">   48</a></span>&#160;<span class="comment"></span><span class="keyword">namespace </span>N86 {</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keyword">enum</span> {</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">   50</a></span>&#160;    <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">EAX</a> = 0, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">ECX</a> = 1, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">EDX</a> = 2, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8">EBX</a> = 3, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">ESP</a> = 4, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a85b6ab9236a61c8ddb3dd0928a8795c6">EBP</a> = 5, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">ESI</a> = 6, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">EDI</a> = 7</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  };</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;}</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">namespace </span>X86_MC {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;std::string <a class="code" href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">ParseX86Triple</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">getDwarfRegFlavour</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, <span class="keywordtype">bool</span> isEH);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">initLLVMToSEHAndCVRegMapping</a>(<a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/// Returns true if this instruction has a LOCK prefix.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a5c25db35754b1e2c9df08e429b0b9a7d">hasLockPrefix</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/// Create a X86 MCSubtargetInfo instance. This is exposed so Asm parser, etc.</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/// do not need to go through TargetRegistry.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *<a class="code" href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">createX86MCSubtargetInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                          <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<a class="code" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> *<a class="code" href="namespacellvm.html#a97331bfc44f8175f0eb93e9d8a0673c6">createX86MCCodeEmitter</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                      <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<a class="code" href="classllvm_1_1MCAsmBackend.html">MCAsmBackend</a> *<a class="code" href="namespacellvm.html#ae35ef2e57b2c31572d967cb78484ffaa">createX86_32AsmBackend</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCTargetOptions.html">MCTargetOptions</a> &amp;Options);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<a class="code" href="classllvm_1_1MCAsmBackend.html">MCAsmBackend</a> *<a class="code" href="namespacellvm.html#a306674e8951ad0f9c77cda2f70219ab9">createX86_64AsmBackend</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;T,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCTargetOptions.html">MCTargetOptions</a> &amp;Options);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/// Implements X86-only directives for assembly emission.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MCTargetStreamer.html">MCTargetStreamer</a> *<a class="code" href="namespacellvm.html#aabbf68ffda7c1a7e440e0003605fea2f">createX86AsmTargetStreamer</a>(<a class="code" href="classllvm_1_1MCStreamer.html">MCStreamer</a> &amp;S,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                             <a class="code" href="classllvm_1_1formatted__raw__ostream.html">formatted_raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                             <a class="code" href="classllvm_1_1MCInstPrinter.html">MCInstPrinter</a> *InstPrint,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                             <span class="keywordtype">bool</span> isVerboseAsm);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/// Implements X86-only directives for object files.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MCTargetStreamer.html">MCTargetStreamer</a> *<a class="code" href="namespacellvm.html#a8aebf4951ed1ef49d92509da757c2d6d">createX86ObjectTargetStreamer</a>(<a class="code" href="classllvm_1_1MCStreamer.html">MCStreamer</a> &amp;OS,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/// Construct an X86 Windows COFF machine code streamer which will generate</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/// PE/COFF format object files.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/// Takes ownership of \p AB and \p CE.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MCStreamer.html">MCStreamer</a> *<a class="code" href="namespacellvm.html#a71184a623a8ace5441b7403a23214b82">createX86WinCOFFStreamer</a>(<a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                     std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp;AB,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                     std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp;OW,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                     std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp;CE,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                     <span class="keywordtype">bool</span> RelaxAll,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                     <span class="keywordtype">bool</span> IncrementalLinkerCompatible);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/// Construct an X86 Mach-O object writer.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span>std::unique_ptr&lt;MCObjectTargetWriter&gt;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<a class="code" href="namespacellvm.html#aa8a8b20f4994dde24ebfec833804982e">createX86MachObjectWriter</a>(<span class="keywordtype">bool</span> Is64Bit, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1MachO.html#af2acbc063e449084ba33f738a700ce47">CPUType</a>, <a class="code" href="classuint32__t.html">uint32_t</a> CPUSubtype);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/// Construct an X86 ELF object writer.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span>std::unique_ptr&lt;MCObjectTargetWriter&gt;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<a class="code" href="namespacellvm.html#acb451d6d9cdcbf17e68e77abdf013ba5">createX86ELFObjectWriter</a>(<span class="keywordtype">bool</span> IsELF64, uint8_t OSABI, <a class="code" href="classuint16__t.html">uint16_t</a> EMachine);<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/// Construct an X86 Win COFF object writer.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span>std::unique_ptr&lt;MCObjectTargetWriter&gt;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<a class="code" href="namespacellvm.html#a31429fcdd046d803b847ff5a5c35c846">createX86WinCOFFObjectWriter</a>(<span class="keywordtype">bool</span> Is64Bit);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/// Returns the sub or super register of a specific X86 register.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/// e.g. getX86SubSuperRegister(X86::EAX, 16) returns X86::AX.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/// Aborts on error.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a>, <span class="keywordtype">unsigned</span>, <span class="keywordtype">bool</span> <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>=<span class="keyword">false</span>);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/// Returns the sub or super register of a specific X86 register.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/// Like getX86SubSuperRegister() but returns 0 on error.</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm.html#a185b58acbe68a44757e2afd08b5be0e2">getX86SubSuperRegisterOrZero</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a>, <span class="keywordtype">unsigned</span>,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                        <span class="keywordtype">bool</span> <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a> = <span class="keyword">false</span>);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;} <span class="comment">// End llvm namespace</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// Defines symbolic names for X86 registers.  This defines a mapping from</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// register name to register number.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#a08a185753458ada847ed2d41b47ac1d1">  132</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_ENUM</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#include &quot;X86GenRegisterInfo.inc&quot;</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// Defines symbolic names for the X86 instructions.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#a2433e9e503264e8ca019761dad9d06d1">  137</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_ENUM</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#a30d75935b44738c70f8b1cff3165755a">  138</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_MC_HELPER_DECLS</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#ae8e5d5d8b20c7c3550c60ac4a04e3c64">  141</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_ENUM</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#include &quot;X86GenSubtargetInfo.inc&quot;</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a85b6ab9236a61c8ddb3dd0928a8795c6"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a85b6ab9236a61c8ddb3dd0928a8795c6">llvm::N86::EBP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="MCRegister_8h_html"><div class="ttname"><a href="MCRegister_8h.html">MCRegister.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a185b58acbe68a44757e2afd08b5be0e2"><div class="ttname"><a href="namespacellvm.html#a185b58acbe68a44757e2afd08b5be0e2">llvm::getX86SubSuperRegisterOrZero</a></div><div class="ttdeci">MCRegister getX86SubSuperRegisterOrZero(MCRegister, unsigned, bool High=false)</div><div class="ttdoc">Returns the sub or super register of a specific X86 register. </div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00599">X86MCTargetDesc.cpp:599</a></div></div>
<div class="ttc" id="classllvm_1_1formatted__raw__ostream_html"><div class="ttname"><a href="classllvm_1_1formatted__raw__ostream.html">llvm::formatted_raw_ostream</a></div><div class="ttdoc">formatted_raw_ostream - A raw_ostream that wraps another one and keeps track of line and column posit...</div><div class="ttdef"><b>Definition:</b> <a href="FormattedStream_8h_source.html#l00026">FormattedStream.h:26</a></div></div>
<div class="ttc" id="namespacellvm_html_a8aebf4951ed1ef49d92509da757c2d6d"><div class="ttname"><a href="namespacellvm.html#a8aebf4951ed1ef49d92509da757c2d6d">llvm::createX86ObjectTargetStreamer</a></div><div class="ttdeci">MCTargetStreamer * createX86ObjectTargetStreamer(MCStreamer &amp;OS, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">Implements X86-only directives for object files. </div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFTargetStreamer_8cpp_source.html#l00455">X86WinCOFFTargetStreamer.cpp:455</a></div></div>
<div class="ttc" id="classllvm_1_1MCTargetStreamer_html"><div class="ttname"><a href="classllvm_1_1MCTargetStreamer.html">llvm::MCTargetStreamer</a></div><div class="ttdoc">Target specific streamer interface. </div><div class="ttdef"><b>Definition:</b> <a href="MCStreamer_8h_source.html#l00091">MCStreamer.h:91</a></div></div>
<div class="ttc" id="namespacellvm_html_aa8a8b20f4994dde24ebfec833804982e"><div class="ttname"><a href="namespacellvm.html#aa8a8b20f4994dde24ebfec833804982e">llvm::createX86MachObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createX86MachObjectWriter(bool Is64Bit, uint32_t CPUType, uint32_t CPUSubtype)</div><div class="ttdoc">Construct an X86 Mach-O object writer. </div><div class="ttdef"><b>Definition:</b> <a href="X86MachObjectWriter_8cpp_source.html#l00600">X86MachObjectWriter.cpp:600</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">llvm::N86::EDI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">llvm::N86::EAX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_af79bf5c9f731c8f0d5f1995637adba47"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">llvm::X86_MC::getDwarfRegFlavour</a></div><div class="ttdeci">unsigned getDwarfRegFlavour(const Triple &amp;TT, bool isEH)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00061">X86MCTargetDesc.cpp:61</a></div></div>
<div class="ttc" id="namespacellvm_html_aa1a3b6c7c059c3c04403fb1b207620d3"><div class="ttname"><a href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">llvm::getX86SubSuperRegister</a></div><div class="ttdeci">MCRegister getX86SubSuperRegister(MCRegister, unsigned, bool High=false)</div><div class="ttdoc">Returns the sub or super register of a specific X86 register. </div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00772">X86MCTargetDesc.cpp:772</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a7df34dbf636f2fbbb00f2b86eccdb1eb"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a></div><div class="ttdeci">uint64_t High</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1MachO_html_af2acbc063e449084ba33f738a700ce47"><div class="ttname"><a href="namespacellvm_1_1MachO.html#af2acbc063e449084ba33f738a700ce47">llvm::MachO::CPUType</a></div><div class="ttdeci">CPUType</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2MachO_8h_source.html#l01415">MachO.h:1415</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_ac799d914344a144a68709ea5dc541439"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">llvm::X86_MC::ParseX86Triple</a></div><div class="ttdeci">std::string ParseX86Triple(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00049">X86MCTargetDesc.cpp:49</a></div></div>
<div class="ttc" id="MCStreamer_8h_html"><div class="ttname"><a href="MCStreamer_8h.html">MCStreamer.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">llvm::N86::EDX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="namespacellvm_html_ae35ef2e57b2c31572d967cb78484ffaa"><div class="ttname"><a href="namespacellvm.html#ae35ef2e57b2c31572d967cb78484ffaa">llvm::createX86_32AsmBackend</a></div><div class="ttdeci">MCAsmBackend * createX86_32AsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition:</b> <a href="X86AsmBackend_8cpp_source.html#l01160">X86AsmBackend.cpp:1160</a></div></div>
<div class="ttc" id="namespacellvm_html_a97331bfc44f8175f0eb93e9d8a0673c6"><div class="ttname"><a href="namespacellvm.html#a97331bfc44f8175f0eb93e9d8a0673c6">llvm::createX86MCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createX86MCCodeEmitter(const MCInstrInfo &amp;MCII, const MCRegisterInfo &amp;MRI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l01783">X86MCCodeEmitter.cpp:1783</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">llvm::N86::ECX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="namespacellvm_html_a306674e8951ad0f9c77cda2f70219ab9"><div class="ttname"><a href="namespacellvm.html#a306674e8951ad0f9c77cda2f70219ab9">llvm::createX86_64AsmBackend</a></div><div class="ttdeci">MCAsmBackend * createX86_64AsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition:</b> <a href="X86AsmBackend_8cpp_source.html#l01179">X86AsmBackend.cpp:1179</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">llvm::N86::ESI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="namespacellvm_html_acb451d6d9cdcbf17e68e77abdf013ba5"><div class="ttname"><a href="namespacellvm.html#acb451d6d9cdcbf17e68e77abdf013ba5">llvm::createX86ELFObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createX86ELFObjectWriter(bool IsELF64, uint8_t OSABI, uint16_t EMachine)</div><div class="ttdoc">Construct an X86 ELF object writer. </div><div class="ttdef"><b>Definition:</b> <a href="X86ELFObjectWriter_8cpp_source.html#l00332">X86ELFObjectWriter.cpp:332</a></div></div>
<div class="ttc" id="namespacellvm_html_a31429fcdd046d803b847ff5a5c35c846"><div class="ttname"><a href="namespacellvm.html#a31429fcdd046d803b847ff5a5c35c846">llvm::createX86WinCOFFObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createX86WinCOFFObjectWriter(bool Is64Bit)</div><div class="ttdoc">Construct an X86 Win COFF object writer. </div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFObjectWriter_8cpp_source.html#l00111">X86WinCOFFObjectWriter.cpp:111</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MCStreamer_html"><div class="ttname"><a href="classllvm_1_1MCStreamer.html">llvm::MCStreamer</a></div><div class="ttdoc">Streaming machine code generation interface. </div><div class="ttdef"><b>Definition:</b> <a href="MCStreamer_8h_source.html#l00197">MCStreamer.h:197</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a3037fe2787fbbc55d78cbf8ba4768dc8">llvm::N86::EBX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MCCodeEmitter_html"><div class="ttname"><a href="classllvm_1_1MCCodeEmitter.html">llvm::MCCodeEmitter</a></div><div class="ttdoc">MCCodeEmitter - Generic instruction encoding interface. </div><div class="ttdef"><b>Definition:</b> <a href="MCCodeEmitter_8h_source.html#l00021">MCCodeEmitter.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_a71184a623a8ace5441b7403a23214b82"><div class="ttname"><a href="namespacellvm.html#a71184a623a8ace5441b7403a23214b82">llvm::createX86WinCOFFStreamer</a></div><div class="ttdeci">MCStreamer * createX86WinCOFFStreamer(MCContext &amp;C, std::unique_ptr&lt; MCAsmBackend &gt; &amp;&amp;AB, std::unique_ptr&lt; MCObjectWriter &gt; &amp;&amp;OW, std::unique_ptr&lt; MCCodeEmitter &gt; &amp;&amp;CE, bool RelaxAll, bool IncrementalLinkerCompatible)</div><div class="ttdoc">Construct an X86 Windows COFF machine code streamer which will generate PE/COFF format object files...</div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFStreamer_8cpp_source.html#l00063">X86WinCOFFStreamer.cpp:63</a></div></div>
<div class="ttc" id="namespacellvm_html_aabbf68ffda7c1a7e440e0003605fea2f"><div class="ttname"><a href="namespacellvm.html#aabbf68ffda7c1a7e440e0003605fea2f">llvm::createX86AsmTargetStreamer</a></div><div class="ttdeci">MCTargetStreamer * createX86AsmTargetStreamer(MCStreamer &amp;S, formatted_raw_ostream &amp;OS, MCInstPrinter *InstPrint, bool isVerboseAsm)</div><div class="ttdoc">Implements X86-only directives for assembly emission. </div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFTargetStreamer_8cpp_source.html#l00445">X86WinCOFFTargetStreamer.cpp:445</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="namespacellvm_1_1DWARFFlavour_html_ad6240a055514ad28405777bd3239a621a529ca38d33e9ba250143e21df7effe94"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a529ca38d33e9ba250143e21df7effe94">llvm::DWARFFlavour::X86_32_DarwinEH</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00042">X86MCTargetDesc.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_ae5725b4767b5ffa093fcf5c21fc2bb27"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">llvm::X86_MC::createX86MCSubtargetInfo</a></div><div class="ttdeci">MCSubtargetInfo * createX86MCSubtargetInfo(const Triple &amp;TT, StringRef CPU, StringRef FS)</div><div class="ttdoc">Create a X86 MCSubtargetInfo instance. </div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00290">X86MCTargetDesc.cpp:290</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a85bf92f849a9d2d11f112747b93cb2ae"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">llvm::X86_MC::initLLVMToSEHAndCVRegMapping</a></div><div class="ttdeci">void initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00077">X86MCTargetDesc.cpp:77</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00157">X86.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="Support_2DataTypes_8h_html"><div class="ttname"><a href="Support_2DataTypes_8h.html">DataTypes.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1DWARFFlavour_html_ad6240a055514ad28405777bd3239a621a47a98b5535026debf4229e5cdbfbaaf1"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a47a98b5535026debf4229e5cdbfbaaf1">llvm::DWARFFlavour::X86_64</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00042">X86MCTargetDesc.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstPrinter_html"><div class="ttname"><a href="classllvm_1_1MCInstPrinter.html">llvm::MCInstPrinter</a></div><div class="ttdoc">This is an instance of a target assembly language printer that converts an MCInst to valid target ass...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstPrinter_8h_source.html#l00042">MCInstPrinter.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">llvm::N86::ESP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1DWARFFlavour_html_ad6240a055514ad28405777bd3239a621a62d2f8cbc59370b03dc64f223493d3f3"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#ad6240a055514ad28405777bd3239a621a62d2f8cbc59370b03dc64f223493d3f3">llvm::DWARFFlavour::X86_32_Generic</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00042">X86MCTargetDesc.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a5c25db35754b1e2c9df08e429b0b9a7d"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a5c25db35754b1e2c9df08e429b0b9a7d">llvm::X86_MC::hasLockPrefix</a></div><div class="ttdeci">bool hasLockPrefix(const MCInst &amp;MI)</div><div class="ttdoc">Returns true if this instruction has a LOCK prefix. </div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00073">X86MCTargetDesc.cpp:73</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmBackend_html"><div class="ttname"><a href="classllvm_1_1MCAsmBackend.html">llvm::MCAsmBackend</a></div><div class="ttdoc">Generic interface to target specific assembler backends. </div><div class="ttdef"><b>Definition:</b> <a href="MCAsmBackend_8h_source.html#l00038">MCAsmBackend.h:38</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MCTargetOptions_html"><div class="ttname"><a href="classllvm_1_1MCTargetOptions.html">llvm::MCTargetOptions</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetOptions_8h_source.html#l00034">MCTargetOptions.h:34</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:13:01 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
