chipselect	,	V_39
hisi_spi_nor_op_reg	,	F_16
FMC_OP_READ_DATA_EN	,	V_46
OP_CFG_DUMMY_NUM	,	F_28
ENOMEM	,	V_85
prepare	,	V_87
"Unable to set dma mask\n"	,	L_10
hisi_spi_nor_read_reg	,	F_20
read_buf	,	V_69
dma_addr_t	,	T_4
write_reg	,	V_90
num_chip	,	V_95
start_off	,	V_49
FMC_OP_WRITE	,	V_78
FMC_INT_CLR	,	V_41
len	,	V_35
dev	,	V_74
dma_buffer	,	V_73
FMC_WAIT_TIMEOUT	,	V_7
hisi_spi_nor_write_reg	,	F_22
lock	,	V_30
dmam_alloc_coherent	,	F_56
"DMA read timeout\n"	,	L_1
addr_width	,	V_56
write	,	V_92
hisi_spi_nor_write	,	F_35
write_buf	,	V_77
clk	,	V_31
"reg"	,	L_3
read_reg	,	V_89
SPI_NOR_ADDR_MODE_3BYTES	,	V_58
memcpy_fromio	,	F_21
hisi_spi_nor_unprep	,	F_14
SPI_NOR_FAST	,	V_17
FMC_DATA_NUM_CNT	,	F_18
loff_t	,	T_3
FMC_CFG_OP_MODE_MASK	,	V_53
fail	,	V_97
read_mode	,	V_8
full_name	,	V_86
SPI_NOR_QUAD	,	V_14
mutex_destroy	,	F_58
"spi-max-frequency"	,	L_5
OP_CTRL_DMA_OP_READY	,	V_64
GFP_KERNEL	,	V_84
device	,	V_81
mtd_device_unregister	,	F_44
FMC_INT_OP_DONE	,	V_6
trans	,	V_72
OP_CTRL_RD_OPCODE	,	F_30
unprepare	,	V_88
wait_op_finish	,	F_1
FMC_OP_CFG	,	V_40
ssize_t	,	T_6
spi_nor_set_flash_node	,	F_38
program_opcode	,	V_66
mutex_init	,	F_57
flash_read	,	V_9
device_node	,	V_79
get_if_type	,	F_3
FMC_DMA_LEN	,	V_61
out	,	V_33
mutex_unlock	,	F_13
optype	,	V_36
of_property_read_u32	,	F_39
TIMING_CFG_TCSS	,	F_6
FMC_CMD_CMD1	,	F_17
hisi_spi_nor_register	,	F_36
mtd_info	,	V_82
hifmc_iftype	,	V_10
CS_HOLD_TIME	,	V_19
FMC_OP_READ	,	V_62
FMC_INT	,	V_5
TIMING_CFG_TCSH	,	F_5
FMC_ADDRL	,	V_59
clk_prepare_enable	,	F_12
memcpy_toio	,	F_23
"DMA write timeout\n"	,	L_2
erase	,	V_93
devm_ioremap_resource	,	F_50
u8	,	T_2
i	,	V_96
clkrate	,	V_32
FMC_DMA_LEN_SET	,	F_26
HIFMC_MAX_CHIP_NUM	,	V_98
buf	,	V_45
FMC_OP	,	V_44
hisi_spi_nor_read	,	F_32
FMC_OP_CMD1_EN	,	V_42
read_dummy	,	V_63
mutex_lock	,	F_10
"There's no spi-max-frequency property for %s\n"	,	L_6
IF_TYPE_STD	,	V_18
to	,	V_76
platform_device	,	V_99
dma_set_mask_and_coherent	,	F_54
OP_CFG_MEM_IF_TYPE	,	F_27
for_each_available_child_of_node	,	F_46
iobase	,	V_47
FMC_CMD	,	V_37
FMC_DATA_NUM	,	V_38
IF_TYPE_DUAL	,	V_13
FMC_SPI_TIMING_CFG	,	V_22
size_t	,	T_5
opcode	,	V_34
mtd_device_register	,	F_42
hifmc_host	,	V_1
pdev	,	V_100
u32	,	T_1
reg	,	V_3
hisi_spi_nor_dma_transfer	,	F_24
hifmc_priv	,	V_27
FMC_CFG_OP_MODE_NORMAL	,	V_55
host	,	V_2
from	,	V_68
priv	,	V_28
buffer	,	V_75
mtd	,	V_83
ret	,	V_29
res	,	V_102
CS_SETUP_TIME	,	V_20
read	,	V_91
"memory"	,	L_9
offset	,	V_70
OP_CTRL_RW_OP	,	F_29
resource	,	V_101
FMC_DMA_SADDR_D0	,	V_60
FMC_OP_WRITE_DATA_EN	,	V_48
SPI_NOR_ADDR_MODE_MASK	,	V_54
PTR_ERR	,	F_52
"Flash device number exceeds the maximum chipselect number\n"	,	L_7
spi_nor_scan	,	F_41
ops	,	V_26
OP_CFG_FM_CS	,	F_19
hisi_spi_nor_probe	,	F_47
name	,	V_94
CS_DESELECT_TIME	,	V_21
op_type	,	V_51
hisi_spi_nor_register_all	,	F_45
clk_set_rate	,	F_11
platform_set_drvdata	,	F_48
devm_kzalloc	,	F_37
SPI_NOR_NORMAL	,	V_16
spi_nor	,	V_23
np	,	V_80
platform_get_drvdata	,	F_60
SPI_NOR_DUAL	,	V_12
IF_TYPE_QUAD	,	V_15
hisi_spi_nor_remove	,	F_59
readl_poll_timeout	,	F_2
"control"	,	L_8
FMC_OP_REG_OP_START	,	V_43
HIFMC_DMA_MAX_LEN	,	V_71
dev_err	,	F_40
nor	,	V_24
OP_CTRL_WR_OPCODE	,	F_31
FMC_CFG	,	V_52
FMC_OP_DMA	,	V_67
TIMING_CFG_TSHSL	,	F_7
regbase	,	V_4
hisi_spi_nor_prep	,	F_9
IORESOURCE_MEM	,	V_103
dma_buf	,	V_50
hisi_spi_nor_unregister_all	,	F_43
readl	,	F_25
devm_clk_get	,	F_53
writel	,	F_8
platform_get_resource_byname	,	F_49
clk_disable_unprepare	,	F_15
dev_warn	,	F_34
DMA_BIT_MASK	,	F_55
"There's no reg property for %s\n"	,	L_4
read_opcode	,	V_65
u_char	,	T_7
if_type	,	V_11
SPI_NOR_ADDR_MODE_4BYTES	,	V_57
min_t	,	F_33
spi_nor_ops	,	V_25
hisi_spi_nor_init	,	F_4
IS_ERR	,	F_51
