-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_vsd_and_park\hdlsrc\VSD_and_Park_transformation_6Phase\parallel_8_sim_vsd_and_park_src_Compare_To_Constant.vhd
-- Created: 2022-11-16 09:17:42
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_sim_vsd_and_park_src_Compare_To_Constant
-- Source Path: VSD_and_Park_transformation_6Phase/vsd_and_park_tra1/Compare To Constant
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_sim_vsd_and_park_src_Compare_To_Constant IS
  PORT( u                                 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
        y                                 :   OUT   std_logic
        );
END parallel_8_sim_vsd_and_park_src_Compare_To_Constant;


ARCHITECTURE rtl OF parallel_8_sim_vsd_and_park_src_Compare_To_Constant IS

  -- Signals
  SIGNAL u_signed                         : signed(23 DOWNTO 0);  -- sfix24_En20
  SIGNAL Constant_out1                    : signed(23 DOWNTO 0);  -- sfix24_En20
  SIGNAL Compare_relop1                   : std_logic;

BEGIN
  u_signed <= signed(u);

  Constant_out1 <= to_signed(16#6487ED#, 24);

  
  Compare_relop1 <= '1' WHEN u_signed >= Constant_out1 ELSE
      '0';

  y <= Compare_relop1;

END rtl;

