$date
	Mon Feb 13 10:54:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module RESDMAC_tb $end
$var wire 1 ! BGACK_IO_ $end
$var wire 32 " DATA_IO [31:0] $end
$var wire 32 # DATA_o [31:0] $end
$var wire 8 $ PD_PORT [7:0] $end
$var wire 1 % R_W_IO $end
$var wire 1 & R_W_o $end
$var wire 1 ' SIZ1 $end
$var wire 1 ( _AS_IO $end
$var wire 1 ) _AS_o $end
$var wire 1 * _BR $end
$var wire 2 + _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 - _DS_o $end
$var wire 1 . _INT $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 1 _LED_DMA $end
$var wire 1 2 _IOW $end
$var wire 1 3 _IOR $end
$var wire 1 4 _DMAEN $end
$var wire 1 5 _DACK $end
$var wire 1 6 _CSS $end
$var wire 1 7 PDATA_OE_ $end
$var wire 1 8 OWN_ $end
$var wire 1 9 DATA_OE_ $end
$var parameter 32 : CLK_FREQ $end
$var real 1 ; PERIOD $end
$var reg 32 < ADDR [31:0] $end
$var reg 32 = DATA_i [31:0] $end
$var reg 1 > INTA $end
$var reg 1 ? R_W_i $end
$var reg 1 @ SCLK $end
$var reg 1 A _AS_i $end
$var reg 1 B _BERR $end
$var reg 1 C _BG $end
$var reg 1 D _CS $end
$var reg 1 E _DREQ $end
$var reg 1 F _DS_i $end
$var reg 1 G _RST $end
$var reg 1 H _STERM $end
$scope module uut $end
$var wire 5 I ADDR [6:2] $end
$var wire 1 J BnDS_O_ $end
$var wire 32 K DATA [31:0] $end
$var wire 32 L DATA_IO [31:0] $end
$var wire 1 9 DATA_OE_ $end
$var wire 1 M DREQ_ $end
$var wire 1 N DSK0_IN_ $end
$var wire 1 O DSK1_IN_ $end
$var wire 32 P ID [31:0] $end
$var wire 1 Q INCNI $end
$var wire 1 R INCNO $end
$var wire 1 > INTA $end
$var wire 1 8 OWN_ $end
$var wire 1 7 PDATA_OE_ $end
$var wire 8 S PD_PORT [7:0] $end
$var wire 1 T R_W $end
$var wire 1 % R_W_IO $end
$var wire 1 @ SCLK $end
$var wire 1 ' SIZ1 $end
$var wire 1 U _AS $end
$var wire 1 ( _AS_IO $end
$var wire 1 V _BERR $end
$var wire 1 C _BG $end
$var wire 1 W _BGACK_I $end
$var wire 1 ! _BGACK_IO $end
$var wire 1 * _BR $end
$var wire 1 D _CS $end
$var wire 1 6 _CSS $end
$var wire 1 5 _DACK $end
$var wire 1 4 _DMAEN $end
$var wire 1 X _DREQ $end
$var wire 1 Y _DS $end
$var wire 2 Z _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 . _INT $end
$var wire 1 3 _IOR $end
$var wire 1 2 _IOW $end
$var wire 1 1 _LED_DMA $end
$var wire 1 G _RST $end
$var wire 1 [ _STERM $end
$var wire 1 \ nR_W $end
$var wire 1 ] n_AS $end
$var wire 1 ^ n_DS $end
$var wire 1 _ nCLK $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 ` WE $end
$var wire 1 a WDREGREQ $end
$var wire 1 b STOPFLUSH $end
$var wire 1 c SIZE1_CPUSM $end
$var wire 1 d SCSI_CS $end
$var wire 1 e S2F $end
$var wire 1 f S2CPU $end
$var wire 1 g RIFIFO_o $end
$var wire 1 h REG_DSK_ $end
$var wire 1 i RE $end
$var wire 1 j RDFIFO_o $end
$var wire 1 k QnCPUCLK $end
$var wire 1 l PRESET $end
$var wire 1 m PLLW $end
$var wire 1 n PLLLOCKED $end
$var wire 1 o PLHW $end
$var wire 1 p PDS $end
$var wire 1 q PAS $end
$var wire 32 r OD [31:0] $end
$var wire 32 s MOD [31:0] $end
$var wire 32 t MID [31:0] $end
$var wire 1 u LS2CPU $end
$var wire 1 v LBYTE_ $end
$var wire 1 w INCNO_SCSI $end
$var wire 1 x INCNO_CPU $end
$var wire 1 y INCNI_SCSI $end
$var wire 1 z INCNI_CPU $end
$var wire 1 { INCFIFO $end
$var wire 1 | INCBO $end
$var wire 1 } H_0C $end
$var wire 1 ~ FLUSHFIFO $end
$var wire 1 !" FIFOFULL $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 #" F2S $end
$var wire 1 $" F2CPUL $end
$var wire 1 %" F2CPUH $end
$var wire 1 &" DMAENA $end
$var wire 1 '" DMADIR $end
$var wire 1 (" DIEL $end
$var wire 1 )" DIEH $end
$var wire 1 *" DECFIFO $end
$var wire 1 +" DACK_o $end
$var wire 1 ," CPUSM_BGACK $end
$var wire 1 -" CPU2S $end
$var wire 1 ." CLK200 $end
$var wire 1 /" BRIDGEOUT $end
$var wire 1 0" BRIDGEIN $end
$var wire 1 1" BREQ $end
$var wire 1 2" BOEQ3 $end
$var wire 1 3" BOEQ0 $end
$var wire 1 4" BO1 $end
$var wire 1 5" BO0 $end
$var wire 1 6" BCLK $end
$var wire 1 7" BBCLK $end
$var wire 1 8" ACR_WR $end
$var wire 1 9" A3 $end
$var wire 1 :" A1 $end
$var reg 1 ;" AS_O_ $end
$var reg 1 <" DS_O_ $end
$var reg 1 =" LHW $end
$var reg 1 >" LLW $end
$scope module int_fifo $end
$var wire 32 ?" ID [31:0] $end
$var wire 1 Q INCNI $end
$var wire 1 R INCNO $end
$var wire 1 =" LHWORD $end
$var wire 1 >" LLWORD $end
$var wire 1 @" MID25 $end
$var wire 32 A" OD [31:0] $end
$var wire 1 G RST_FIFO_ $end
$var wire 3 B" WRITE_PTR [2:0] $end
$var wire 1 C" UUWS $end
$var wire 1 D" UMWS $end
$var wire 3 E" READ_PTR [2:0] $end
$var wire 1 F" LMWS $end
$var wire 1 G" LLWS $end
$var wire 1 v LBYTE_ $end
$var wire 1 { INCFIFO $end
$var wire 1 | INCBO $end
$var wire 1 } H_0C $end
$var wire 1 !" FIFOFULL $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 *" DECFIFO $end
$var wire 2 H" BYTE_PTR [1:0] $end
$var wire 1 2" BOEQ3 $end
$var wire 1 3" BOEQ0 $end
$var wire 1 4" BO1 $end
$var wire 1 5" BO0 $end
$var wire 1 8" ACR_WR $end
$scope module u_byte_ptr $end
$var wire 1 I" BO1_CLK $end
$var wire 1 @" MID25 $end
$var wire 1 G RST_FIFO_ $end
$var wire 2 J" PTR [1:0] $end
$var wire 1 K" MUXZ $end
$var wire 1 | INCBO $end
$var wire 1 } H_0C $end
$var wire 1 8" ACR_WR $end
$var reg 1 L" BO0 $end
$var reg 1 M" BO1 $end
$upscope $end
$scope module u_full_empty_ctr $end
$var wire 1 G RST_FIFO_ $end
$var wire 1 N" clk $end
$var wire 1 { INCFIFO $end
$var wire 1 *" DECFIFO $end
$var reg 3 O" COUNT [2:0] $end
$var reg 1 "" FIFOEMPTY $end
$var reg 1 !" FIFOFULL $end
$upscope $end
$scope module u_next_in_cntr $end
$var wire 1 Q CLK $end
$var wire 1 G RST_FIFO_ $end
$var reg 3 P" COUNT [2:0] $end
$upscope $end
$scope module u_next_out_cntr $end
$var wire 1 R CLK $end
$var wire 1 G RST_FIFO_ $end
$var reg 3 Q" COUNT [2:0] $end
$upscope $end
$scope module u_write_strobes $end
$var wire 1 =" LHWORD $end
$var wire 1 >" LLWORD $end
$var wire 1 G" LLWS $end
$var wire 1 F" LMWS $end
$var wire 2 R" PTR [1:0] $end
$var wire 1 D" UMWS $end
$var wire 1 C" UUWS $end
$var wire 1 v LBYTE_ $end
$var wire 1 S" BO1 $end
$var wire 1 T" BO0 $end
$upscope $end
$upscope $end
$scope module u_CPU_SM $end
$var wire 1 U AS_ $end
$var wire 1 W BGACK_I_ $end
$var wire 1 3" BOEQ0 $end
$var wire 1 2" BOEQ3 $end
$var wire 1 U" CYCLEDONE $end
$var wire 1 V" DSACK $end
$var wire 1 N DSACK0_ $end
$var wire 1 O DSACK1_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 W" LASTWORD $end
$var wire 1 X" RDFIFO_ $end
$var wire 1 Y" RIFIFO_ $end
$var wire 1 Z" STERM_ $end
$var wire 1 C aBGRANT_ $end
$var wire 1 [" aCYCLEDONE_ $end
$var wire 1 M aDREQ_ $end
$var wire 1 G aRESET_ $end
$var wire 1 \" iDSACK $end
$var wire 1 [ iSTERM_ $end
$var wire 1 ] nAS_ $end
$var wire 1 ]" nDSACK $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 _" nSTOPFLUSH_d $end
$var wire 1 `" nINCNI_d $end
$var wire 63 a" nE [62:0] $end
$var wire 1 _ nCLK $end
$var wire 1 b" nBRIDGEIN_d $end
$var wire 1 c" nBREQ_d $end
$var wire 1 d" cpudff5_d $end
$var wire 1 e" cpudff4_d $end
$var wire 1 f" cpudff3_d $end
$var wire 1 g" cpudff2_d $end
$var wire 1 h" cpudff1_d $end
$var wire 1 ~ aFLUSHFIFO $end
$var wire 1 &" aDMAENA $end
$var wire 1 i" SIZE1_d $end
$var wire 1 j" PLLW_d $end
$var wire 1 k" PLHW_d $end
$var wire 1 l" PDS_d $end
$var wire 1 m" PAS_d $end
$var wire 5 n" NEXT_STATE [4:0] $end
$var wire 1 o" INCNO_d $end
$var wire 1 p" INCFIFO_d $end
$var wire 1 q" F2CPUL_d $end
$var wire 1 r" F2CPUH_d $end
$var wire 63 s" E [62:0] $end
$var wire 1 '" DMADIR $end
$var wire 1 t" DIEL_d $end
$var wire 1 u" DIEH_d $end
$var wire 1 v" DECFIFO_d $end
$var wire 1 w" BRIDGEOUT_d $end
$var wire 1 x" BGACK_d $end
$var wire 1 6" BCLK $end
$var wire 1 7" BBCLK $end
$var wire 1 :" A1 $end
$var reg 1 ," BGACK $end
$var reg 1 y" BGRANT_ $end
$var reg 1 1" BREQ $end
$var reg 1 0" BRIDGEIN $end
$var reg 1 /" BRIDGEOUT $end
$var reg 1 z" CCRESET_ $end
$var reg 1 *" DECFIFO $end
$var reg 1 )" DIEH $end
$var reg 1 (" DIEL $end
$var reg 1 {" DMAENA $end
$var reg 1 |" DREQ_ $end
$var reg 2 }" DSACK_LATCHED_ [1:0] $end
$var reg 1 %" F2CPUH $end
$var reg 1 $" F2CPUL $end
$var reg 1 ~" FLUSHFIFO $end
$var reg 1 { INCFIFO $end
$var reg 1 z INCNI $end
$var reg 1 x INCNO $end
$var reg 1 q PAS $end
$var reg 1 p PDS $end
$var reg 1 o PLHW $end
$var reg 1 m PLLW $end
$var reg 1 c SIZE1 $end
$var reg 5 !# STATE [4:0] $end
$var reg 1 b STOPFLUSH $end
$var reg 1 "# nCYCLEDONE $end
$scope module u_CPU_SM_inputs $end
$var wire 1 y" BGRANT_ $end
$var wire 1 2" BOEQ3 $end
$var wire 1 U" CYCLEDONE $end
$var wire 1 {" DMAENA $end
$var wire 1 |" DREQ_ $end
$var wire 1 N DSACK0_ $end
$var wire 1 O DSACK1_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 ~" FLUSHFIFO $end
$var wire 1 W" LASTWORD $end
$var wire 5 ## STATE [4:0] $end
$var wire 1 $# nA1 $end
$var wire 1 %# nBGRANT_ $end
$var wire 1 &# nBOEQ3 $end
$var wire 1 '# nCYCLEDONE $end
$var wire 1 (# nDMADIR $end
$var wire 1 )# nDMAENA $end
$var wire 1 *# nDREQ_ $end
$var wire 1 +# nDSACK0_ $end
$var wire 1 ,# nDSACK1_ $end
$var wire 1 -# nFIFOEMPTY $end
$var wire 1 .# nFIFOFULL $end
$var wire 1 /# nLASTWORD $end
$var wire 63 0# nE [62:0] $end
$var wire 63 1# E [62:0] $end
$var wire 1 '" DMADIR $end
$var wire 1 :" A1 $end
$upscope $end
$scope module u_CPU_SM_outputs $end
$var wire 1 2# AA $end
$var wire 1 3# BB $end
$var wire 1 4# BGACK_W $end
$var wire 1 5# BGACK_X $end
$var wire 1 x" BGACK_d $end
$var wire 1 y" BGRANT_ $end
$var wire 1 6# BRIDGEOUT_X $end
$var wire 1 7# BRIDGEOUT_Y $end
$var wire 1 8# BRIDGEOUT_Z $end
$var wire 1 w" BRIDGEOUT_d $end
$var wire 1 9# CC $end
$var wire 1 U" CYCLEDONE $end
$var wire 1 :# DD $end
$var wire 1 v" DECFIFO_d $end
$var wire 1 ;# DIEH_X $end
$var wire 1 <# DIEH_Y $end
$var wire 1 =# DIEH_Z $end
$var wire 1 u" DIEH_d $end
$var wire 1 ># DIEL_X $end
$var wire 1 ?# DIEL_Y $end
$var wire 1 @# DIEL_Z $end
$var wire 1 t" DIEL_d $end
$var wire 1 V" DSACK $end
$var wire 63 A# E [62:0] $end
$var wire 1 B# EE $end
$var wire 1 C# F2CPUH_X $end
$var wire 1 D# F2CPUH_Y $end
$var wire 1 E# F2CPUH_Z $end
$var wire 1 r" F2CPUH_d $end
$var wire 1 F# F2CPUL_X $end
$var wire 1 G# F2CPUL_Y $end
$var wire 1 H# F2CPUL_Z $end
$var wire 1 q" F2CPUL_d $end
$var wire 1 I# FF $end
$var wire 1 p" INCFIFO_d $end
$var wire 1 o" INCNO_d $end
$var wire 1 J# PAS_X $end
$var wire 1 K# PAS_Y $end
$var wire 1 m" PAS_d $end
$var wire 1 L# PDS_X $end
$var wire 1 M# PDS_Y $end
$var wire 1 l" PDS_d $end
$var wire 1 k" PLHW_d $end
$var wire 1 N# PLLW_X $end
$var wire 1 O# PLLW_Y $end
$var wire 1 j" PLLW_d $end
$var wire 1 X" RDFIFO_ $end
$var wire 1 Y" RIFIFO_ $end
$var wire 1 P# S2ORS8 $end
$var wire 1 Q# SIZE1_X $end
$var wire 1 R# SIZE1_Y $end
$var wire 1 S# SIZE1_Z $end
$var wire 1 i" SIZE1_d $end
$var wire 5 T# STATE [4:0] $end
$var wire 1 Z" STERM_ $end
$var wire 1 c" nBREQ_d $end
$var wire 1 b" nBRIDGEIN_d $end
$var wire 1 ]" nDSACK $end
$var wire 63 U# nE [62:0] $end
$var wire 1 `" nINCNI_d $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 _" nSTOPFLUSH_d $end
$upscope $end
$scope module u_cpudff1 $end
$var wire 1 V" DSACK $end
$var wire 63 V# E [62:0] $end
$var wire 1 Z" STERM_ $end
$var wire 1 h" cpudff1_d $end
$var wire 1 ]" nDSACK $end
$var wire 63 W# nE [62:0] $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 X# p1a $end
$var wire 1 Y# p1b $end
$var wire 1 Z# p1c $end
$upscope $end
$scope module u_cpudff2 $end
$var wire 1 V" DSACK $end
$var wire 63 [# E [62:0] $end
$var wire 1 Z" STERM_ $end
$var wire 1 g" cpudff2_d $end
$var wire 1 ]" nDSACK $end
$var wire 63 \# nE [62:0] $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 ]# p2a $end
$var wire 1 ^# p2b $end
$var wire 1 _# p2c $end
$upscope $end
$scope module u_cpudff3 $end
$var wire 1 V" DSACK $end
$var wire 63 `# E [62:0] $end
$var wire 1 Z" STERM_ $end
$var wire 1 f" cpudff3_d $end
$var wire 1 ]" nDSACK $end
$var wire 63 a# nE [62:0] $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 b# p3a $end
$var wire 1 c# p3b $end
$var wire 1 d# p3c $end
$upscope $end
$scope module u_cpudff4 $end
$var wire 1 V" DSACK $end
$var wire 63 e# E [62:0] $end
$var wire 1 Z" STERM_ $end
$var wire 1 e" cpudff4_d $end
$var wire 1 ]" nDSACK $end
$var wire 63 f# nE [62:0] $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 g# p4a $end
$var wire 1 h# p4b $end
$var wire 1 i# p4c $end
$upscope $end
$scope module u_cpudff5 $end
$var wire 1 V" DSACK $end
$var wire 63 j# E [62:0] $end
$var wire 1 Z" STERM_ $end
$var wire 1 d" cpudff5_d $end
$var wire 1 ]" nDSACK $end
$var wire 63 k# nE [62:0] $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 l# p5a $end
$var wire 1 m# p5b $end
$var wire 1 n# p5c $end
$upscope $end
$upscope $end
$scope module u_PLL $end
$var wire 1 7" BBCLK $end
$var wire 1 6" BCLK $end
$var wire 1 @ CPUCLK_I $end
$var wire 1 ." Clk200 $end
$var wire 1 k QnCPUCLK $end
$var wire 1 o# c4 $end
$var wire 1 p# c6 $end
$var wire 1 q# c8 $end
$var wire 1 _ nCLK $end
$var wire 1 r# rst $end
$var reg 1 s# c1 $end
$var reg 1 t# c2 $end
$var reg 1 u# c3 $end
$var reg 1 v# c5 $end
$var reg 1 w# c7 $end
$var reg 1 n locked $end
$upscope $end
$scope module u_SCSI_SM $end
$var wire 1 7" BBCLK $end
$var wire 1 6" BCLK $end
$var wire 1 2" BOEQ3 $end
$var wire 1 *" DECFIFO $end
$var wire 1 M DREQ_ $end
$var wire 1 x# DSACK_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 { INCFIFO $end
$var wire 1 v LBYTE_ $end
$var wire 1 u LS2CPU $end
$var wire 1 y# RDRST_ $end
$var wire 1 G RESET_ $end
$var wire 1 z# RIRST_ $end
$var wire 1 T RW $end
$var wire 1 ] nAS_ $end
$var wire 1 _ nCLK $end
$var wire 1 {# WE $end
$var wire 1 |# SET_DSACK $end
$var wire 1 }# SCSI_CS $end
$var wire 1 ~# S2F $end
$var wire 1 !$ S2CPU $end
$var wire 1 "$ RE $end
$var wire 5 #$ NEXT_STATE [4:0] $end
$var wire 1 $$ INCNO $end
$var wire 1 %$ INCNI $end
$var wire 1 &$ INCBO $end
$var wire 1 '$ F2S $end
$var wire 28 ($ E [27:0] $end
$var wire 1 '" DMADIR $end
$var wire 1 )$ DACK $end
$var wire 1 a CPUREQ $end
$var wire 1 *$ CPU2S $end
$var reg 1 +$ CCPUREQ $end
$var reg 1 ,$ CDREQ_ $end
$var reg 1 -$ CDSACK_ $end
$var reg 1 -" CPU2S_o $end
$var reg 1 .$ CRESET_ $end
$var reg 1 +" DACK_o $end
$var reg 1 #" F2S_o $end
$var reg 1 | INCBO_o $end
$var reg 1 y INCNI_o $end
$var reg 1 w INCNO_o $end
$var reg 1 /$ RDFIFO_d $end
$var reg 1 j RDFIFO_o $end
$var reg 1 i RE_o $end
$var reg 1 0$ RIFIFO_d $end
$var reg 1 g RIFIFO_o $end
$var reg 1 f S2CPU_o $end
$var reg 1 e S2F_o $end
$var reg 1 d SCSI_CS_o $end
$var reg 5 1$ STATE [4:0] $end
$var reg 1 ` WE_o $end
$var reg 1 2$ nLS2CPU $end
$scope module u_scsi_sm_inputs $end
$var wire 1 2" BOEQ3 $end
$var wire 1 +$ CCPUREQ $end
$var wire 1 ,$ CDREQ_ $end
$var wire 1 -$ CDSACK_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 j RDFIFO_o $end
$var wire 1 g RIFIFO_o $end
$var wire 1 T RW $end
$var wire 5 3$ STATE [4:0] $end
$var wire 1 4$ nCCPUREQ $end
$var wire 1 5$ nCDREQ_ $end
$var wire 1 6$ nCDSACK_ $end
$var wire 1 7$ nDMADIR $end
$var wire 1 8$ nFIFOEMPTY $end
$var wire 1 9$ nFIFOFULL $end
$var wire 1 :$ nRW $end
$var wire 1 ;$ nscsidff1_q $end
$var wire 1 <$ nscsidff2_q $end
$var wire 1 =$ nscsidff3_q $end
$var wire 1 >$ nscsidff4_q $end
$var wire 1 ?$ nscsidff5_q $end
$var wire 1 @$ scsidff5_q $end
$var wire 1 A$ scsidff4_q $end
$var wire 1 B$ scsidff3_q $end
$var wire 1 C$ scsidff2_q $end
$var wire 1 D$ scsidff1_q $end
$var wire 28 E$ E [27:0] $end
$var wire 1 '" DMADIR $end
$upscope $end
$scope module u_scsi_sm_outputs $end
$var wire 1 *$ CPU2S $end
$var wire 1 )$ DACK $end
$var wire 28 F$ E [27:0] $end
$var wire 1 '$ F2S $end
$var wire 1 &$ INCBO $end
$var wire 1 %$ INCNI $end
$var wire 1 $$ INCNO $end
$var wire 1 "$ RE $end
$var wire 1 !$ S2CPU $end
$var wire 1 ~# S2F $end
$var wire 1 }# SCSI_CS $end
$var wire 1 |# SET_DSACK $end
$var wire 1 {# WE $end
$var wire 5 G$ NEXT_STATE [4:0] $end
$upscope $end
$upscope $end
$scope module u_datapath $end
$var wire 1 9" A3 $end
$var wire 1 5" BO0 $end
$var wire 1 4" BO1 $end
$var wire 1 0" BRIDGEIN $end
$var wire 1 /" BRIDGEOUT $end
$var wire 1 J BnDS_O_ $end
$var wire 1 -" CPU2S $end
$var wire 32 H$ DATA_IO [31:0] $end
$var wire 1 )" DIEH $end
$var wire 1 (" DIEL $end
$var wire 1 I$ DOEH_ $end
$var wire 1 J$ DOEL_ $end
$var wire 1 %" F2CPUH $end
$var wire 1 $" F2CPUL $end
$var wire 1 #" F2S $end
$var wire 32 K$ ID [31:0] $end
$var wire 1 u LS2CPU $end
$var wire 32 L$ OD [31:0] $end
$var wire 1 q PAS $end
$var wire 8 M$ PD [7:0] $end
$var wire 1 T RW $end
$var wire 1 f S2CPU $end
$var wire 1 e S2F $end
$var wire 1 N$ bBRIDGEIN $end
$var wire 1 O$ bDIEH $end
$var wire 1 P$ bDIEL $end
$var wire 1 Q$ nDMAC_ $end
$var wire 1 ^ nDS_ $end
$var wire 1 R$ nOWN_ $end
$var wire 32 S$ MOD_TX [31:0] $end
$var wire 32 T$ MOD_SCSI [31:0] $end
$var wire 32 U$ MOD [31:0] $end
$var wire 32 V$ MID [31:0] $end
$var wire 1 '" DMADIR $end
$scope module u_datapath_input $end
$var wire 1 J BnDS_O_ $end
$var wire 32 W$ DATA [31:0] $end
$var wire 32 X$ ID [31:0] $end
$var wire 32 Y$ MID [31:0] $end
$var wire 1 N$ bBRIDGEIN $end
$var wire 1 O$ bDIEH $end
$var wire 1 P$ bDIEL $end
$var wire 16 Z$ UPPDER_OUTPUT_DATA [15:0] $end
$var wire 16 [$ UPPDER_INTPUT_DATA [15:0] $end
$var wire 16 \$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 ]$ LOWER_INPUT_DATA [15:0] $end
$var reg 16 ^$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_output $end
$var wire 1 /" BRIDGEOUT $end
$var wire 32 _$ DATA [31:0] $end
$var wire 1 I$ DOEH_ $end
$var wire 1 J$ DOEL_ $end
$var wire 1 %" F2CPUH $end
$var wire 1 $" F2CPUL $end
$var wire 1 `$ LOD1_F2CPU $end
$var wire 1 a$ LOD2_F2CPU $end
$var wire 32 b$ MOD [31:0] $end
$var wire 32 c$ OD [31:0] $end
$var wire 1 q PAS $end
$var wire 1 f S2CPU $end
$var wire 16 d$ UPPER_OUTPUT_DATA [15:0] $end
$var wire 16 e$ UPPER_INPUT_DATA [15:0] $end
$var wire 16 f$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 g$ LOWER_INPUT_DATA [15:0] $end
$var reg 16 h$ LD_LATCH [15:0] $end
$var reg 16 i$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_scsi $end
$var wire 1 9" A3 $end
$var wire 1 5" BO0 $end
$var wire 1 4" BO1 $end
$var wire 1 -" CPU2S $end
$var wire 1 #" F2S $end
$var wire 32 j$ ID [31:0] $end
$var wire 1 u LS2CPU $end
$var wire 32 k$ OD [31:0] $end
$var wire 1 f S2CPU $end
$var wire 1 e S2F $end
$var wire 8 l$ SCSI_DATA [7:0] $end
$var wire 1 m$ SCSI_IN $end
$var wire 1 n$ SCSI_OUT $end
$var wire 8 o$ SCSI_DATA_TX [7:0] $end
$var wire 8 p$ SCSI_DATA_RX [7:0] $end
$var wire 32 q$ MOD [31:0] $end
$var wire 1 r$ F2S_UUD $end
$var wire 1 s$ F2S_UMD $end
$var wire 1 t$ F2S_LMD $end
$var wire 1 u$ F2S_LLD $end
$var reg 8 v$ SCSI_DATA_LATCHED [7:0] $end
$scope module u_datapath_24dec $end
$var wire 1 5" A $end
$var wire 1 4" B $end
$var wire 1 #" G $end
$var wire 1 r$ Z0 $end
$var wire 1 s$ Z1 $end
$var wire 1 t$ Z2 $end
$var wire 1 u$ Z3 $end
$upscope $end
$scope module u_datapath_8b_MUX $end
$var wire 8 w$ A [7:0] $end
$var wire 8 x$ B [7:0] $end
$var wire 8 y$ C [7:0] $end
$var wire 8 z$ D [7:0] $end
$var wire 8 {$ E [7:0] $end
$var wire 8 |$ F [7:0] $end
$var wire 6 }$ S [5:0] $end
$var reg 8 ~$ Z [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_registers $end
$var wire 8 !% ADDR [7:0] $end
$var wire 1 U AS_ $end
$var wire 1 "% CLR_FLUSHFIFO $end
$var wire 1 D DMAC_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 > INTA_I $end
$var wire 1 . INT_O_ $end
$var wire 32 #% MID [31:0] $end
$var wire 32 $% MOD [31:0] $end
$var wire 1 G RST_ $end
$var wire 1 T RW $end
$var wire 1 b STOPFLUSH $end
$var wire 1 _ nCPUCLK $end
$var wire 1 } h_0C $end
$var wire 1 %% WTC_RD_ $end
$var wire 32 &% WTC [31:0] $end
$var wire 1 a WDREGREQ $end
$var wire 1 '% ST_DMA $end
$var wire 1 (% SP_DMA $end
$var wire 1 h REG_DSK_ $end
$var wire 1 l PRESET $end
$var wire 1 )% ISTR_RD_ $end
$var wire 9 *% ISTR_O [8:0] $end
$var wire 32 +% ISTR [31:0] $end
$var wire 1 ,% INTENA $end
$var wire 1 -% FLUSH_ $end
$var wire 1 &" DMAENA $end
$var wire 1 '" DMADIR $end
$var wire 1 .% CONTR_WR $end
$var wire 1 /% CONTR_RD_ $end
$var wire 9 0% CNTR_O [8:0] $end
$var wire 32 1% CNTR [31:0] $end
$var wire 1 2% CLR_INT $end
$var wire 1 8" ACR_WR $end
$var reg 1 :" A1 $end
$var reg 1 ~ FLUSHFIFO $end
$scope module u_addr_decoder $end
$var wire 1 8" ACR_WR $end
$var wire 8 3% ADDR [7:0] $end
$var wire 1 4% ADDR_VALID $end
$var wire 1 U AS_ $end
$var wire 1 2% CLR_INT $end
$var wire 1 /% CONTR_RD_ $end
$var wire 1 .% CONTR_WR $end
$var wire 1 D DMAC_ $end
$var wire 1 -% FLUSH_ $end
$var wire 1 )% ISTR_RD_ $end
$var wire 1 T RW $end
$var wire 1 (% SP_DMA $end
$var wire 1 '% ST_DMA $end
$var wire 1 a WDREGREQ $end
$var wire 1 %% WTC_RD_ $end
$var wire 1 5% h_04 $end
$var wire 1 6% h_08 $end
$var wire 1 } h_0C $end
$var wire 1 7% h_10 $end
$var wire 1 8% h_14 $end
$var wire 1 9% h_18 $end
$var wire 1 :% h_1C $end
$var wire 1 ;% h_3C $end
$var wire 1 '" DMADIR $end
$upscope $end
$scope module u_registers_cntr $end
$var wire 1 <% CLR_DMAENA $end
$var wire 1 .% CONTR_WR $end
$var wire 9 =% MID [8:0] $end
$var wire 1 G RESET_ $end
$var wire 1 (% SP_DMA $end
$var wire 1 '% ST_DMA $end
$var wire 9 >% CNTR_O [8:0] $end
$var reg 1 '" DMADIR $end
$var reg 1 &" DMAENA $end
$var reg 1 ,% INTENA $end
$var reg 1 l PRESET $end
$upscope $end
$scope module u_registers_istr $end
$var wire 1 2% CLR_INT $end
$var wire 1 ?% CLR_INT_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 @% INT $end
$var wire 1 > INTA_I $end
$var wire 1 ,% INTENA $end
$var wire 1 . INT_O_ $end
$var wire 1 )% ISTR_RD_ $end
$var wire 1 G RESET_ $end
$var wire 9 A% ISTR_O [8:0] $end
$var reg 1 B% E_INT $end
$var reg 1 C% FE $end
$var reg 1 D% FF $end
$var reg 1 E% INTS $end
$var reg 1 F% INT_F $end
$var reg 1 G% INT_P $end
$upscope $end
$scope module u_registers_term $end
$var wire 1 U AS_ $end
$var wire 1 H% CYCLE_ACTIVE $end
$var wire 1 I% CYCLE_END $end
$var wire 1 D DMAC_ $end
$var wire 1 a WDREGREQ $end
$var wire 1 } h_0C $end
$var wire 1 _ nCPUCLK $end
$var wire 1 J% CYCLE_TERM $end
$var reg 1 h REG_DSK_ $end
$var reg 3 K% TERM_COUNTER [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task wait_n_clk $end
$var integer 32 L% i [31:0] $end
$upscope $end
$scope task wait_n_clko $end
$var integer 32 M% i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
r40 ;
b1011111010111100001000000 :
$end
#0
$dumpvars
bx M%
b1 L%
bx K%
xJ%
xI%
0H%
xG%
xF%
xE%
xD%
xC%
xB%
b0xxxx00xx A%
0@%
1?%
bx000x0xx0 >%
bx =%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
b1111100 3%
02%
bz 1%
bx000x0xx0 0%
1/%
0.%
1-%
x,%
bz +%
b0xxxx00xx *%
1)%
0(%
0'%
bz &%
1%%
bz $%
bx #%
x"%
b1111100 !%
bz ~$
b0xxxxx }$
bx |$
bx {$
bx z$
bx y$
bx x$
bx w$
bx v$
xu$
xt$
xs$
xr$
bxzzzzzzzzxxxxxxxxzzzzzzzz q$
bx p$
bz o$
xn$
xm$
b11111111 l$
bx k$
bx j$
bx i$
bx h$
bx g$
bx f$
bx e$
bx d$
bx c$
bxzzzzzzzzxxxxxxxxzzzzzzzz b$
xa$
x`$
bx _$
bx ^$
bx ]$
bx \$
bx [$
bx Z$
bx Y$
bx X$
bx W$
bx V$
bz U$
bxzzzzzzzzxxxxxxxxzzzzzzzz T$
bxzzzzzzzzxxxxxxxxzzzzzzzz S$
xR$
0Q$
xP$
xO$
xN$
b11111111 M$
bx L$
bx K$
xJ$
xI$
bx H$
bx G$
bx F$
bx E$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
bx 3$
x2$
bx 1$
x0$
x/$
1.$
x-$
x,$
x+$
x*$
x)$
bx ($
x'$
x&$
x%$
x$$
bx #$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
xn#
1m#
xl#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx k#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx j#
xi#
1h#
xg#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx f#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx e#
xd#
1c#
xb#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx a#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx `#
x_#
1^#
x]#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx \#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx [#
xZ#
1Y#
xX#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx W#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx V#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx U#
bx T#
xS#
1R#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
1G#
xF#
xE#
1D#
xC#
xB#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx A#
x@#
1?#
x>#
x=#
1<#
x;#
1:#
x9#
x8#
17#
x6#
x5#
x4#
x3#
12#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 1#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
bx ##
x"#
bx !#
x~"
b11 }"
x|"
x{"
1z"
xy"
xx"
xw"
xv"
xu"
xt"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx s"
xr"
xq"
xp"
xo"
bx n"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx a"
x`"
x_"
0^"
1]"
0\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
bx R"
bx Q"
bx P"
bx O"
xN"
xM"
xL"
xK"
bx J"
xI"
bx H"
xG"
xF"
bx E"
xD"
xC"
bx B"
bx A"
x@"
bx ?"
x>"
x="
x<"
x;"
x:"
19"
08"
07"
06"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
0."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
0}
x|
x{
xz
xy
xx
xw
xv
xu
bx t
bz s
bx r
xq
xp
xo
xn
xm
xl
1k
xj
xi
xh
xg
xf
xe
xd
xc
xb
0a
x`
1_
x^
x]
x\
1[
bx Z
xY
1X
xW
1V
xU
xT
b11111111 S
xR
xQ
bx P
xO
xN
1M
bx L
bx K
xJ
b11111 I
1H
1G
1F
1E
1D
1C
1B
1A
0@
1?
0>
bz =
b11111111111111111111111111111111 <
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
1.
x-
x,
bx +
x*
x)
x(
x'
x&
x%
b11111111 $
bx #
bx "
x!
$end
#50
0o"
19#
0V"
1Z"
#200
0v"
0$$
0%$
bx11111111 =%
bx11111111 ]$
bx11111111 [$
bx11111111xxxxxxxx11111111 #
bx11111111xxxxxxxx11111111 K
bx11111111xxxxxxxx11111111 t
bx11111111xxxxxxxx11111111 V$
bx11111111xxxxxxxx11111111 Y$
bx11111111xxxxxxxx11111111 #%
bx11111111xxxxxxxx11111111 "
bx11111111xxxxxxxx11111111 L
bx11111111xxxxxxxx11111111 H$
bx11111111xxxxxxxx11111111 W$
bx11111111xxxxxxxx11111111 _$
1B#
1I#
bx00000 ($
bx00000 E$
bx00000 F$
1/#
0s$
1K"
0t$
b0xx000 }$
0u$
1I$
1J$
0W"
10
1X"
1Y"
0S"
04"
0T"
1&#
05"
1.#
19$
0-#
08$
1$#
17$
1(#
0j
0g
0~
0F%
0E%
0B%
0G%
0&"
0n
13"
0M"
02"
b0 H"
b0 J"
b0 R"
0L"
0!"
1""
b0 O"
b0 B"
b0 P"
b0 E"
b0 Q"
0:"
0l
0,%
b0 0%
b0 >%
0'"
0D%
b1 *%
b1 A%
1C%
0y#
0z#
0"%
0?%
1."
1q#
1<%
1p#
1r#
1o#
0k
b1 M%
0G
1@
#225
0."
0q#
0_
1w#
1s#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 a"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 0#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 U#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 W#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 \#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 a#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 f#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 k#
#250
1."
1q#
0p#
1v#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 s"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 1#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 A#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 V#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 [#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 `#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 e#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 j#
#275
0."
0q#
0w#
#300
0R
0x
0*"
00$
0/$
0w
0y
1."
1q#
1p#
0o#
16"
1t#
#325
0."
0q#
1w#
#350
bx0x00000 ($
bx0x00000 E$
bx0x00000 F$
04#
0*#
1)#
0%#
05$
14$
0~"
1|"
0{"
1y"
1,$
0+$
1."
1q#
0p#
0v#
17"
1u#
#375
0."
0q#
0w#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 a"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 0#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 U#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 W#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 \#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 a#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 f#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 k#
#400
1."
1q#
1p#
1o#
1k
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 s"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 1#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 A#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 V#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 [#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 `#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 e#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 j#
0@
#425
0}#
0)$
0{#
0"$
0'$
0!$
0*$
b10000 #$
b10000 G$
0&$
0~#
0|#
0x"
19
1;$
1<$
1=$
1>$
b100000 ($
b100000 E$
b100000 F$
1?$
05#
1&
1%
1)
1(
1-
1,
1W
1!
1/
0R$
1'#
0D$
0C$
0B$
0A$
0@$
06$
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 a"
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 0#
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 U#
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 W#
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 \#
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 a#
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 f#
bxzxxxxzxzxxzxzxxzxxz1xzx1x111xxxxx1xxxx1xxxxx1x1111x11x111111 k#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 s"
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 1#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 A#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 V#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 [#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 `#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 e#
bxzxxxxzxz00zxz0xz0xzxxz0xx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 j#
0P#
0'
0Q
0N"
bxzzzzzzzz f$
bxzzzzzzzz d$
bz Z$
1*
14
11
18
0U"
b0 1$
b0 3$
1-$
b0 !#
b0 ##
b0 T#
0b
0c
0m
0o
0z
0{
0$"
0%"
0("
0O$
0)"
0/"
0N$
00"
01"
0p
0`$
0a$
0q
0,"
1"#
x]"
x\"
bx }"
0.$
0z"
0."
0q#
1_
1w#
0s#
#450
1]"
0\"
1."
1q#
1x#
1u
0p#
b11 }"
02$
1v#
1O#
1=#
1@#
1i#
1n#
1_"
16#
0\
0]
0^
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 a"
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 0#
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 U#
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 W#
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 \#
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 a#
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 f#
bxzxxxxz1zxxz1zx1zx1z11zx1x111111111111x1111111111111111111111 k#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 s"
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 1#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 A#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 V#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 [#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 `#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 e#
b0z0000zxz00zxz0xz0xzxxz0x00x0xxxxx0xxx00xxxxx0x0000x00x000000 j#
#475
0["
0+#
0,#
1N
1O
b11 +
b11 Z
0."
0q#
1h
0J%
b0 K%
0w#
0e"
0h"
0g"
1Z#
1g#
0d"
0l"
0m"
0u"
1_#
b0 n"
0f"
1i"
1S#
1K#
1M#
0q"
1J#
0j"
0r"
1d#
1l#
1]#
1;#
1b#
1X#
1H#
0w"
0Q#
1N#
1F#
0t"
1c"
1C#
1E#
0p"
0k"
18#
1L#
1b"
1>#
1`"
13#
0I%
0:$
1T
1U
1Y
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 s"
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 1#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 A#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 V#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 [#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 `#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 e#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 j#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 a"
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 0#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 U#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 W#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 \#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 a#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 f#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 k#
#500
1."
1q#
1p#
0o#
06"
0t#
#525
0."
0q#
1w#
#550
1."
1q#
0p#
0v#
07"
0u#
#575
0."
0q#
0w#
#600
1."
1q#
1p#
1o#
0k
1@
#610
1y#
1z#
1"%
1?%
0<%
0r#
b11 M%
1G
#625
0."
0q#
0_
1w#
1s#
#650
1."
1q#
0p#
1v#
#675
0."
0q#
0w#
#700
bz d$
bz f$
bz |$
12
bz {$
b111111111 =%
1@"
b1111111111111111 ]$
b1111111111111111 [$
bz p$
13
1v
17
bz \$
b11111111 $
b11111111 S
b11111111 M$
b11111111 l$
16
bz P
bz ?"
bz K$
bz X$
bz j$
bz S$
bz b$
b11111111111111111111111111111111 #
b11111111111111111111111111111111 K
b11111111111111111111111111111111 t
b11111111111111111111111111111111 V$
b11111111111111111111111111111111 Y$
b11111111111111111111111111111111 #%
b11111111111111111111111111111111 "
b11111111111111111111111111111111 L
b11111111111111111111111111111111 H$
b11111111111111111111111111111111 W$
b11111111111111111111111111111111 _$
0m$
bz T$
bz q$
0I"
0r$
15
0P$
0n$
b0 }$
1n
0`
0d
0e
0f
0i
0|
0#"
0+"
0-"
1."
1q#
1p#
0o#
16"
1t#
#725
0."
0q#
1w#
#750
1."
1q#
0p#
0v#
17"
1u#
#775
0."
0q#
0w#
#800
bz z$
bz e$
bz y$
bz x$
bz g$
bz w$
bz r
bz A"
bz L$
bz c$
bz k$
0C"
0D"
0F"
0G"
0="
0>"
1<"
1;"
1."
1q#
1p#
1o#
1k
0@
#825
1z"
1.$
0."
0q#
1_
1w#
0s#
#850
1."
1q#
0p#
1v#
0J
#875
0."
0q#
0w#
#900
1."
1q#
1p#
0o#
06"
0t#
#925
0."
0q#
1w#
#950
1."
1q#
0p#
0v#
07"
0u#
#975
0."
0q#
0w#
#1000
1."
1q#
1p#
1o#
0k
1@
#1025
0."
0q#
0_
1w#
1s#
#1050
1."
1q#
0p#
1v#
#1075
0."
0q#
0w#
#1100
0?$
1@$
1c
b10000 1$
b10000 3$
1."
1q#
1p#
0o#
16"
1t#
#1125
0."
0q#
1w#
#1150
0'#
1U"
0"#
1."
1q#
0p#
0v#
17"
1u#
#1175
0."
0q#
0w#
#1200
1."
1q#
1p#
1o#
1k
0@
#1225
0."
0q#
1_
1w#
0s#
#1250
1."
1q#
0p#
1v#
#1275
0."
0q#
0w#
#1300
1."
1q#
1p#
0o#
06"
0t#
#1325
0."
0q#
1w#
#1350
1."
1q#
0p#
0v#
07"
0u#
#1375
0."
0q#
0w#
#1400
1."
1q#
1p#
1o#
0k
1@
#1425
0."
0q#
0_
1w#
1s#
#1450
1."
1q#
0p#
1v#
#1475
0."
0q#
0w#
#1500
1."
1q#
1p#
0o#
16"
1t#
#1525
0."
0q#
1w#
#1550
1."
1q#
0p#
0v#
17"
1u#
#1575
0."
0q#
0w#
#1600
1."
1q#
1p#
1o#
1k
0@
#1625
0."
0q#
1_
1w#
0s#
#1650
1."
1q#
0p#
1v#
#1675
0."
0q#
0w#
#1700
1."
1q#
1p#
0o#
06"
0t#
#1725
0."
0q#
1w#
#1750
1."
1q#
0p#
0v#
07"
0u#
#1775
0."
0q#
0w#
#1800
1."
1q#
1p#
1o#
0k
1@
#1810
1Q$
0D
09"
b1000000 !%
b1000000 3%
b10000 I
b110111010000000001000000 <
b1 M%
#1825
0."
0q#
0_
1w#
1s#
#1850
1."
1q#
0p#
1v#
#1875
0."
0q#
0w#
#1900
1."
1q#
1p#
0o#
16"
1t#
#1925
0."
0q#
1w#
#1950
1."
1q#
0p#
0v#
17"
1u#
#1975
0."
0q#
0w#
#2000
1."
1q#
1p#
1o#
1k
0@
#2025
0."
0q#
1_
1w#
0s#
#2050
1."
1q#
0p#
1v#
#2075
0."
0q#
0w#
#2100
1."
1q#
1p#
0o#
06"
0t#
#2125
0."
0q#
1w#
#2150
1."
1q#
0p#
0v#
07"
0u#
#2175
0."
0q#
0w#
#2200
1."
1q#
1p#
1o#
0k
1@
#2210
0)
0(
0A
#2225
0."
0q#
0_
1w#
1s#
#2235
1]
#2250
1."
1q#
0p#
1v#
#2260
1["
00
09
1a
14%
1H%
0I%
0U
#2275
0."
0q#
0w#
#2300
1."
1q#
1p#
0o#
16"
1t#
#2325
0."
0q#
1w#
#2350
b1000 #$
b1000 G$
b1000000 ($
b1000000 E$
b1000000 F$
1'#
0U"
04$
1"#
1+$
1."
1q#
0p#
0v#
17"
1u#
#2375
0."
0q#
0w#
#2400
1."
1q#
1p#
1o#
1k
0@
#2425
b1 K%
0."
0q#
1_
1w#
0s#
#2450
1."
1q#
0p#
1v#
#2475
0."
0q#
0w#
#2500
1."
1q#
1p#
0o#
06"
0t#
#2525
0."
0q#
1w#
#2550
1."
1q#
0p#
0v#
07"
0u#
#2575
0."
0q#
0w#
#2600
1."
1q#
1p#
1o#
0k
1@
#2610
0-
0,
b101 M%
0F
#2625
0."
0q#
0_
1w#
1s#
#2635
0I$
0J$
1^
#2650
1."
1q#
0p#
1v#
#2660
0Y
#2675
0."
0q#
0w#
#2700
b1010 #$
b1010 G$
1}#
1"$
1!$
b1000000000000 ($
b1000000000000 E$
b1000000000000 F$
0>$
1?$
1A$
0@$
b1000 1$
b1000 3$
1."
1q#
1p#
0o#
16"
1t#
#2725
0."
0q#
1w#
#2750
1."
1q#
0p#
0v#
17"
1u#
#2775
0."
0q#
0w#
#2800
1."
1q#
1p#
1o#
1k
0@
#2825
b10 K%
0."
0q#
1_
1w#
0s#
#2850
1."
1q#
0p#
1v#
#2875
0."
0q#
0w#
#2900
1."
1q#
1p#
0o#
06"
0t#
#2925
0."
0q#
1w#
#2950
1."
1q#
0p#
0v#
07"
0u#
#2975
0."
0q#
0w#
#3000
1."
1q#
1p#
1o#
0k
1@
#3025
0."
0q#
0_
1w#
1s#
#3050
1."
1q#
0p#
1v#
#3075
0."
0q#
0w#
#3100
b0 v$
b11110 #$
b11110 G$
b1000000000000001000000000000 ($
b1000000000000001000000000000 E$
b1000000000000001000000000000 F$
b0zzzzzzzz d$
b0zzzzzzzz f$
b11111111 =%
0@"
b11111111 ]$
b11111111 [$
0<$
b111111110000000011111111 #
b111111110000000011111111 K
b111111110000000011111111 t
b111111110000000011111111 V$
b111111110000000011111111 Y$
b111111110000000011111111 #%
b111111110000000011111111 "
b111111110000000011111111 L
b111111110000000011111111 H$
b111111110000000011111111 W$
b111111110000000011111111 _$
b11111111 p$
03
1C$
06
b0zzzzzzzz00000000zzzzzzzz S$
b0zzzzzzzz00000000zzzzzzzz b$
1m$
b0zzzzzzzz00000000zzzzzzzz T$
b0zzzzzzzz00000000zzzzzzzz q$
b1010 1$
b1010 3$
1d
1f
1i
1."
1q#
1p#
0o#
16"
1t#
#3125
0."
0q#
1w#
#3150
1."
1q#
0p#
0v#
17"
1u#
#3175
0."
0q#
0w#
#3200
1."
1q#
1p#
1o#
1k
0@
#3225
b11 K%
0."
0q#
1_
1w#
0s#
#3250
1."
1q#
0p#
1v#
#3275
0."
0q#
0w#
#3300
1."
1q#
1p#
0o#
06"
0t#
#3325
0."
0q#
1w#
#3350
1."
1q#
0p#
0v#
07"
0u#
#3375
0."
0q#
0w#
#3400
1."
1q#
1p#
1o#
0k
1@
#3425
0."
0q#
0_
1w#
1s#
#3450
1."
1q#
0p#
1v#
#3475
0."
0q#
0w#
#3500
1!$
0*$
0{#
b11 #$
b11 G$
0=$
b100000000000000000 ($
b100000000000000000 E$
b100000000000000000 F$
0?$
1B$
1@$
b11110 1$
b11110 3$
1."
1q#
1p#
0o#
16"
1t#
#3525
0."
0q#
1w#
#3550
1."
1q#
0p#
0v#
17"
1u#
#3575
0."
0q#
0w#
#3600
1."
1q#
1p#
1o#
1k
0@
#3625
1J%
b100 K%
0."
0q#
1_
1w#
0s#
#3650
1."
1q#
0p#
1v#
#3675
0."
0q#
0w#
#3700
1."
1q#
1p#
0o#
06"
0t#
#3725
0."
0q#
1w#
#3750
1."
1q#
0p#
0v#
07"
0u#
#3775
0."
0q#
0w#
#3800
1."
1q#
1p#
1o#
0k
1@
#3825
0."
0q#
0_
1w#
1s#
#3850
1."
1q#
0p#
1v#
#3875
0."
0q#
0w#
#3900
0)$
0{#
0'$
b10011 #$
b10011 G$
0;$
1=$
1>$
b100000000000000000000000000 ($
b100000000000000000000000000 E$
b100000000000000000000000000 F$
1?$
1D$
0B$
0A$
0@$
b11 1$
b11 3$
1."
1q#
1p#
0o#
16"
1t#
#3925
0."
0q#
1w#
#3950
1."
1q#
0p#
0v#
17"
1u#
#3975
0."
0q#
0w#
#4000
1."
1q#
1p#
1o#
1k
0@
#4025
0J%
b101 K%
0."
0q#
1_
1w#
0s#
#4050
1."
1q#
0p#
1v#
#4075
0."
0q#
0w#
#4100
1."
1q#
1p#
0o#
06"
0t#
#4125
0."
0q#
1w#
#4150
1."
1q#
0p#
0v#
07"
0u#
#4175
0."
0q#
0w#
#4200
1."
1q#
1p#
1o#
0k
1@
#4225
0."
0q#
0_
1w#
1s#
#4250
1."
1q#
0p#
1v#
#4275
0."
0q#
0w#
#4300
b11111111zzzzzzzz d$
b11111111zzzzzzzz f$
b111111111 =%
1@"
b1111111111111111 ]$
b1111111111111111 [$
b11111111111111111111111111111111 #
b11111111111111111111111111111111 K
b11111111111111111111111111111111 t
b11111111111111111111111111111111 V$
b11111111111111111111111111111111 Y$
b11111111111111111111111111111111 #%
b11111111111111111111111111111111 "
b11111111111111111111111111111111 L
b11111111111111111111111111111111 H$
b11111111111111111111111111111111 W$
b11111111111111111111111111111111 _$
b11111111zzzzzzzz11111111zzzzzzzz S$
b11111111zzzzzzzz11111111zzzzzzzz b$
b11111111zzzzzzzz11111111zzzzzzzz T$
b11111111zzzzzzzz11111111zzzzzzzz q$
b11111111 v$
1+#
1,#
0N
0O
b0 +
b0 Z
0x#
0u
12$
b1001 #$
b1001 G$
1|#
b10000000000000000000000000 ($
b10000000000000000000000000 E$
b10000000000000000000000000 F$
0?$
1@$
b10011 1$
b10011 3$
1."
1q#
1p#
0o#
16"
1t#
#4325
0."
0q#
1w#
#4350
16$
0-$
1."
1q#
0p#
0v#
17"
1u#
#4375
0."
0q#
0w#
#4400
1."
1q#
1p#
1o#
1k
0@
#4425
0]"
1\"
b0 }"
b110 K%
0."
0q#
1_
1w#
0s#
#4450
1."
1q#
0p#
1v#
#4475
0."
0q#
0w#
1V"
#4500
1."
1q#
1p#
0o#
06"
0t#
#4525
0."
0q#
1w#
#4550
1."
1q#
0p#
0v#
07"
0u#
#4575
0."
0q#
0w#
#4600
1-
1,
1)
1(
1F
1A
1."
1q#
1p#
1o#
0k
1@
#4610
b10 M%
#4625
0+#
0,#
1N
1O
1]"
0\"
b11 +
b11 Z
1x#
1u
0."
0q#
0_
b11 }"
02$
1w#
1s#
1I$
1J$
0^
0]
#4650
1."
1q#
0p#
b0 K%
1v#
0["
10
19
0a
04%
0H%
1Y
1U
#4675
0."
0q#
0w#
0V"
#4700
0"$
0}#
1!$
b11001 #$
b11001 G$
0|#
1<$
0>$
b100010000000000000000000 ($
b100010000000000000000000 E$
b100010000000000000000000 F$
1?$
0C$
1A$
0@$
b1001 1$
b1001 3$
1."
1q#
1p#
0o#
16"
1t#
#4725
0."
0q#
1w#
#4750
b100000000000000000000000 ($
b100000000000000000000000 E$
b100000000000000000000000 F$
0'#
1U"
06$
14$
0"#
1-$
0+$
1."
1q#
0p#
0v#
17"
1u#
#4775
0."
0q#
0w#
#4800
1."
1q#
1p#
1o#
1k
0@
#4825
0."
0q#
1_
1w#
0s#
#4850
1."
1q#
0p#
1v#
#4875
0."
0q#
0w#
#4900
1."
1q#
1p#
0o#
06"
0t#
#4925
0."
0q#
1w#
#4950
1."
1q#
0p#
0v#
07"
0u#
#4975
0."
0q#
0w#
#5000
1."
1q#
1p#
1o#
0k
1@
#5025
0."
0q#
0_
1w#
1s#
#5050
1."
1q#
0p#
1v#
#5075
0."
0q#
0w#
#5100
0!$
b0 #$
b0 G$
b0 ($
b0 E$
b0 F$
0?$
13
1@$
16
b11001 1$
b11001 3$
0d
0i
1."
1q#
1p#
0o#
16"
1t#
#5125
0."
0q#
1w#
#5150
1."
1q#
0p#
0v#
17"
1u#
#5175
0."
0q#
0w#
#5200
1."
1q#
1p#
1o#
1k
0@
#5225
0."
0q#
1_
1w#
0s#
#5250
1."
1q#
0p#
1v#
#5275
0."
0q#
0w#
#5300
1."
1q#
1p#
0o#
06"
0t#
#5325
0."
0q#
1w#
#5350
1."
1q#
0p#
0v#
07"
0u#
#5375
0."
0q#
0w#
#5400
1."
1q#
1p#
1o#
0k
1@
#5410
0Q$
1D
19"
b1111100 !%
b1111100 3%
b11111 I
b11111111111111111111111111111111 <
#5425
0."
0q#
0_
1w#
1s#
#5450
1."
1q#
0p#
1v#
#5475
0."
0q#
0w#
#5500
b10000 #$
b10000 G$
bz d$
b100000 ($
b100000 E$
b100000 F$
bz f$
1;$
1>$
1?$
bz p$
0D$
0A$
0@$
bz S$
bz b$
b11111111111111111111111111111111 "
b11111111111111111111111111111111 L
b11111111111111111111111111111111 H$
b11111111111111111111111111111111 W$
b11111111111111111111111111111111 _$
0m$
bz T$
bz q$
b0 1$
b0 3$
0f
1."
1q#
1p#
0o#
16"
1t#
#5525
0."
0q#
1w#
#5550
1."
1q#
0p#
0v#
17"
1u#
#5575
0."
0q#
0w#
#5600
1."
1q#
1p#
1o#
1k
0@
#5625
0."
0q#
1_
1w#
0s#
#5650
1."
1q#
0p#
1v#
#5675
0."
0q#
0w#
#5700
1."
1q#
1p#
0o#
06"
0t#
#5725
0."
0q#
1w#
#5750
1."
1q#
0p#
0v#
07"
0u#
#5775
0."
0q#
0w#
#5800
1."
1q#
1p#
1o#
0k
1@
#5825
0."
0q#
0_
1w#
1s#
#5850
1."
1q#
0p#
1v#
#5875
0."
0q#
0w#
#5900
0?$
1@$
b10000 1$
b10000 3$
1."
1q#
1p#
0o#
16"
1t#
#5925
0."
0q#
1w#
#5950
1."
1q#
0p#
0v#
17"
1u#
#5975
0."
0q#
0w#
#6000
1."
1q#
1p#
1o#
1k
0@
#6025
0."
0q#
1_
1w#
0s#
#6050
1."
1q#
0p#
1v#
#6075
0."
0q#
0w#
#6100
1."
1q#
1p#
0o#
06"
0t#
#6125
0."
0q#
1w#
#6150
1."
1q#
0p#
0v#
07"
0u#
#6175
0."
0q#
0w#
#6200
1."
1q#
1p#
1o#
0k
1@
#6210
