// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// 19 bit val == const(4e1fb) equality comparator.  Latency 2.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_eqc19h4e1fbt2 #(
    parameter SIM_EMULATE = 1'b0
) (
    input clk,
    input [18:0] din,
    output dout
);

wire [3:0] leaf;

alt_ehipc3_fm_eqc5h1bt1 cmp0 (
    .clk(clk),
    .din(din[4:0]),
    .dout(leaf[0])
);
defparam cmp0 .SIM_EMULATE = SIM_EMULATE;

alt_ehipc3_fm_eqc5h0ft1 cmp1 (
    .clk(clk),
    .din(din[9:5]),
    .dout(leaf[1])
);
defparam cmp1 .SIM_EMULATE = SIM_EMULATE;

alt_ehipc3_fm_eqc5h18t1 cmp2 (
    .clk(clk),
    .din(din[14:10]),
    .dout(leaf[2])
);
defparam cmp2 .SIM_EMULATE = SIM_EMULATE;

alt_ehipc3_fm_eqc4h9t1 cmp3 (
    .clk(clk),
    .din(din[18:15]),
    .dout(leaf[3])
);
defparam cmp3 .SIM_EMULATE = SIM_EMULATE;

alt_ehipc3_fm_and4t1 c4 (
    .clk(clk),
    .din(leaf),
    .dout(dout)
);
defparam c4 .SIM_EMULATE = SIM_EMULATE;

endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "iNcmQeM5R+2wXyQcrIvK9Aed2O3DNv4QGFTpmcaGURS3nf96+gCegtWg50e6rleWE64VT4+790Ghs95mog/VHoEYybDIGn5EoWfqpEPzBOW06ogVsMbRm79acU6L09a0INNw7swJhWgHQdzl07TrCbOuFN5j/YV4soVomm30RbpyPicKqaC/jMGdl00awWTRKYI/LlUWB2031x5qz4fwVbhj6DvZKYVLlQLmylj6M7tmxrM9/troSGOs2UES14ovUqs+hQY32DHHC7wY3k9zvhJtypffHUwfWQslh7oqVvljR1z5/6WrjV2rzx+YZSQaqI5hKB0u+hRM5tCbRNg6jsxJTiutiAUeotTgPRbeAAn7AnZUrLzCzLjNcbUHd4/12D95Aj0L20wvnbQ6iH4cBWHT2htNIUxHbQvZYC69pL8FjAD3OMdMfNxG7DoKKVYnkQ3a/uIxAOue+jvXDzvru5rr5xHke6FKut5OWqvhaKSHeX2zuzAGwJwaK4Qz113LSB5vmf78DxweIW87Pl+HO18CVB/IshgD9WgJLPtOGuBykjrZeL4I+nl3nXYcjiI736wrkT/gL9VFdXmX8fT2A/1qNv43fGO2jVFgSztvu3vHr/bUg+YH9pYdLVAz7SZ2skyDVLMTQ8KPlCZnA+fcfJGrWAS1iZe1nC3RPQisy/mA9TPegtl1HKkod2l+eaaXtkQAaIfQS+TrAmSGIbbXepJ6OoDkCBMJhaBv79CvsCBPGk0PBwHQRx3suCRu6qp0zrV2P65SWgdVKUbPj8Xx/Se2x1oq6AEmXKOr+B4Ryyhut7r4FXPYgXrGjc132ysmwfkkIH1QMzmZ8/XdDCxFLaHI06oF7dtzinFVOypzrSrHrtkoI440SNAdaAbh5ljUJD8EsmgWOKKMafVp0aQ/pVE7LDbG7J/dO+ptqKYeEGVK19A70LTapcHOAfEUYhsXPkmACisR6DOrFPfUyFSYfjbBz800ii8vY9WK3JVzGCrU0ZVliLgPv52zLfPTTXe2"
`endif