{"files":[{"patch":"@@ -261,159 +261,159 @@\n-  reg_def VSR0   (SOC, SOC, Op_VecX, 0, VMRegImpl::Bad());\n-  reg_def VSR0_H (SOC, SOC, Op_VecX, 0, VMRegImpl::Bad());\n-  reg_def VSR0_J (SOC, SOC, Op_VecX, 0, VMRegImpl::Bad());\n-  reg_def VSR0_K (SOC, SOC, Op_VecX, 0, VMRegImpl::Bad());\n-\n-  reg_def VSR1   (SOC, SOC, Op_VecX, 1, VMRegImpl::Bad());\n-  reg_def VSR1_H (SOC, SOC, Op_VecX, 1, VMRegImpl::Bad());\n-  reg_def VSR1_J (SOC, SOC, Op_VecX, 1, VMRegImpl::Bad());\n-  reg_def VSR1_K (SOC, SOC, Op_VecX, 1, VMRegImpl::Bad());\n-\n-  reg_def VSR2   (SOC, SOC, Op_VecX, 2, VMRegImpl::Bad());\n-  reg_def VSR2_H (SOC, SOC, Op_VecX, 2, VMRegImpl::Bad());\n-  reg_def VSR2_J (SOC, SOC, Op_VecX, 2, VMRegImpl::Bad());\n-  reg_def VSR2_K (SOC, SOC, Op_VecX, 2, VMRegImpl::Bad());\n-\n-  reg_def VSR3   (SOC, SOC, Op_VecX, 3, VMRegImpl::Bad());\n-  reg_def VSR3_H (SOC, SOC, Op_VecX, 3, VMRegImpl::Bad());\n-  reg_def VSR3_J (SOC, SOC, Op_VecX, 3, VMRegImpl::Bad());\n-  reg_def VSR3_K (SOC, SOC, Op_VecX, 3, VMRegImpl::Bad());\n-\n-  reg_def VSR4   (SOC, SOC, Op_VecX, 4, VMRegImpl::Bad());\n-  reg_def VSR4_H (SOC, SOC, Op_VecX, 4, VMRegImpl::Bad());\n-  reg_def VSR4_J (SOC, SOC, Op_VecX, 4, VMRegImpl::Bad());\n-  reg_def VSR4_K (SOC, SOC, Op_VecX, 4, VMRegImpl::Bad());\n-\n-  reg_def VSR5   (SOC, SOC, Op_VecX, 5, VMRegImpl::Bad());\n-  reg_def VSR5_H (SOC, SOC, Op_VecX, 5, VMRegImpl::Bad());\n-  reg_def VSR5_J (SOC, SOC, Op_VecX, 5, VMRegImpl::Bad());\n-  reg_def VSR5_K (SOC, SOC, Op_VecX, 5, VMRegImpl::Bad());\n-\n-  reg_def VSR6   (SOC, SOC, Op_VecX, 6, VMRegImpl::Bad());\n-  reg_def VSR6_H (SOC, SOC, Op_VecX, 6, VMRegImpl::Bad());\n-  reg_def VSR6_J (SOC, SOC, Op_VecX, 6, VMRegImpl::Bad());\n-  reg_def VSR6_K (SOC, SOC, Op_VecX, 6, VMRegImpl::Bad());\n-\n-  reg_def VSR7   (SOC, SOC, Op_VecX, 7, VMRegImpl::Bad());\n-  reg_def VSR7_H (SOC, SOC, Op_VecX, 7, VMRegImpl::Bad());\n-  reg_def VSR7_J (SOC, SOC, Op_VecX, 7, VMRegImpl::Bad());\n-  reg_def VSR7_K (SOC, SOC, Op_VecX, 7, VMRegImpl::Bad());\n-\n-  reg_def VSR8   (SOC, SOC, Op_VecX, 8, VMRegImpl::Bad());\n-  reg_def VSR8_H (SOC, SOC, Op_VecX, 8, VMRegImpl::Bad());\n-  reg_def VSR8_J (SOC, SOC, Op_VecX, 8, VMRegImpl::Bad());\n-  reg_def VSR8_K (SOC, SOC, Op_VecX, 8, VMRegImpl::Bad());\n-\n-  reg_def VSR9   (SOC, SOC, Op_VecX, 9, VMRegImpl::Bad());\n-  reg_def VSR9_H (SOC, SOC, Op_VecX, 9, VMRegImpl::Bad());\n-  reg_def VSR9_J (SOC, SOC, Op_VecX, 9, VMRegImpl::Bad());\n-  reg_def VSR9_K (SOC, SOC, Op_VecX, 9, VMRegImpl::Bad());\n-\n-  reg_def VSR10  (SOC, SOC, Op_VecX, 10, VMRegImpl::Bad());\n-  reg_def VSR10_H(SOC, SOC, Op_VecX, 10, VMRegImpl::Bad());\n-  reg_def VSR10_J(SOC, SOC, Op_VecX, 10, VMRegImpl::Bad());\n-  reg_def VSR10_K(SOC, SOC, Op_VecX, 10, VMRegImpl::Bad());\n-\n-  reg_def VSR11  (SOC, SOC, Op_VecX, 11, VMRegImpl::Bad());\n-  reg_def VSR11_H(SOC, SOC, Op_VecX, 11, VMRegImpl::Bad());\n-  reg_def VSR11_J(SOC, SOC, Op_VecX, 11, VMRegImpl::Bad());\n-  reg_def VSR11_K(SOC, SOC, Op_VecX, 11, VMRegImpl::Bad());\n-\n-  reg_def VSR12  (SOC, SOC, Op_VecX, 12, VMRegImpl::Bad());\n-  reg_def VSR12_H(SOC, SOC, Op_VecX, 12, VMRegImpl::Bad());\n-  reg_def VSR12_J(SOC, SOC, Op_VecX, 12, VMRegImpl::Bad());\n-  reg_def VSR12_K(SOC, SOC, Op_VecX, 12, VMRegImpl::Bad());\n-\n-  reg_def VSR13  (SOC, SOC, Op_VecX, 13, VMRegImpl::Bad());\n-  reg_def VSR13_H(SOC, SOC, Op_VecX, 13, VMRegImpl::Bad());\n-  reg_def VSR13_J(SOC, SOC, Op_VecX, 13, VMRegImpl::Bad());\n-  reg_def VSR13_K(SOC, SOC, Op_VecX, 13, VMRegImpl::Bad());\n-\n-  reg_def VSR14  (SOC, SOC, Op_VecX, 14, VMRegImpl::Bad());\n-  reg_def VSR14_H(SOC, SOC, Op_VecX, 14, VMRegImpl::Bad());\n-  reg_def VSR14_J(SOC, SOC, Op_VecX, 14, VMRegImpl::Bad());\n-  reg_def VSR14_K(SOC, SOC, Op_VecX, 14, VMRegImpl::Bad());\n-\n-  reg_def VSR15  (SOC, SOC, Op_VecX, 15, VMRegImpl::Bad());\n-  reg_def VSR15_H(SOC, SOC, Op_VecX, 15, VMRegImpl::Bad());\n-  reg_def VSR15_J(SOC, SOC, Op_VecX, 15, VMRegImpl::Bad());\n-  reg_def VSR15_K(SOC, SOC, Op_VecX, 15, VMRegImpl::Bad());\n-\n-  reg_def VSR16  (SOC, SOC, Op_VecX, 16, VMRegImpl::Bad());\n-  reg_def VSR16_H(SOC, SOC, Op_VecX, 16, VMRegImpl::Bad());\n-  reg_def VSR16_J(SOC, SOC, Op_VecX, 16, VMRegImpl::Bad());\n-  reg_def VSR16_K(SOC, SOC, Op_VecX, 16, VMRegImpl::Bad());\n-\n-  reg_def VSR17  (SOC, SOC, Op_VecX, 17, VMRegImpl::Bad());\n-  reg_def VSR17_H(SOC, SOC, Op_VecX, 17, VMRegImpl::Bad());\n-  reg_def VSR17_J(SOC, SOC, Op_VecX, 17, VMRegImpl::Bad());\n-  reg_def VSR17_K(SOC, SOC, Op_VecX, 17, VMRegImpl::Bad());\n-\n-  reg_def VSR18  (SOC, SOC, Op_VecX, 18, VMRegImpl::Bad());\n-  reg_def VSR18_H(SOC, SOC, Op_VecX, 18, VMRegImpl::Bad());\n-  reg_def VSR18_J(SOC, SOC, Op_VecX, 18, VMRegImpl::Bad());\n-  reg_def VSR18_K(SOC, SOC, Op_VecX, 18, VMRegImpl::Bad());\n-\n-  reg_def VSR19  (SOC, SOC, Op_VecX, 19, VMRegImpl::Bad());\n-  reg_def VSR19_H(SOC, SOC, Op_VecX, 19, VMRegImpl::Bad());\n-  reg_def VSR19_J(SOC, SOC, Op_VecX, 19, VMRegImpl::Bad());\n-  reg_def VSR19_K(SOC, SOC, Op_VecX, 19, VMRegImpl::Bad());\n-\n-  reg_def VSR20  (SOC, SOC, Op_VecX, 20, VMRegImpl::Bad());\n-  reg_def VSR20_H(SOC, SOC, Op_VecX, 20, VMRegImpl::Bad());\n-  reg_def VSR20_J(SOC, SOC, Op_VecX, 20, VMRegImpl::Bad());\n-  reg_def VSR20_K(SOC, SOC, Op_VecX, 20, VMRegImpl::Bad());\n-\n-  reg_def VSR21  (SOC, SOC, Op_VecX, 21, VMRegImpl::Bad());\n-  reg_def VSR21_H(SOC, SOC, Op_VecX, 21, VMRegImpl::Bad());\n-  reg_def VSR21_J(SOC, SOC, Op_VecX, 21, VMRegImpl::Bad());\n-  reg_def VSR21_K(SOC, SOC, Op_VecX, 21, VMRegImpl::Bad());\n-\n-  reg_def VSR22  (SOC, SOC, Op_VecX, 22, VMRegImpl::Bad());\n-  reg_def VSR22_H(SOC, SOC, Op_VecX, 22, VMRegImpl::Bad());\n-  reg_def VSR22_J(SOC, SOC, Op_VecX, 22, VMRegImpl::Bad());\n-  reg_def VSR22_K(SOC, SOC, Op_VecX, 22, VMRegImpl::Bad());\n-\n-  reg_def VSR23  (SOC, SOC, Op_VecX, 23, VMRegImpl::Bad());\n-  reg_def VSR23_H(SOC, SOC, Op_VecX, 23, VMRegImpl::Bad());\n-  reg_def VSR23_J(SOC, SOC, Op_VecX, 23, VMRegImpl::Bad());\n-  reg_def VSR23_K(SOC, SOC, Op_VecX, 23, VMRegImpl::Bad());\n-\n-  reg_def VSR24  (SOC, SOC, Op_VecX, 24, VMRegImpl::Bad());\n-  reg_def VSR24_H(SOC, SOC, Op_VecX, 24, VMRegImpl::Bad());\n-  reg_def VSR24_J(SOC, SOC, Op_VecX, 24, VMRegImpl::Bad());\n-  reg_def VSR24_K(SOC, SOC, Op_VecX, 24, VMRegImpl::Bad());\n-\n-  reg_def VSR25  (SOC, SOC, Op_VecX, 25, VMRegImpl::Bad());\n-  reg_def VSR25_H(SOC, SOC, Op_VecX, 25, VMRegImpl::Bad());\n-  reg_def VSR25_J(SOC, SOC, Op_VecX, 25, VMRegImpl::Bad());\n-  reg_def VSR25_K(SOC, SOC, Op_VecX, 25, VMRegImpl::Bad());\n-\n-  reg_def VSR26  (SOC, SOC, Op_VecX, 26, VMRegImpl::Bad());\n-  reg_def VSR26_H(SOC, SOC, Op_VecX, 26, VMRegImpl::Bad());\n-  reg_def VSR26_J(SOC, SOC, Op_VecX, 26, VMRegImpl::Bad());\n-  reg_def VSR26_K(SOC, SOC, Op_VecX, 26, VMRegImpl::Bad());\n-\n-  reg_def VSR27  (SOC, SOC, Op_VecX, 27, VMRegImpl::Bad());\n-  reg_def VSR27_H(SOC, SOC, Op_VecX, 27, VMRegImpl::Bad());\n-  reg_def VSR27_J(SOC, SOC, Op_VecX, 27, VMRegImpl::Bad());\n-  reg_def VSR27_K(SOC, SOC, Op_VecX, 27, VMRegImpl::Bad());\n-\n-  reg_def VSR28  (SOC, SOC, Op_VecX, 28, VMRegImpl::Bad());\n-  reg_def VSR28_H(SOC, SOC, Op_VecX, 28, VMRegImpl::Bad());\n-  reg_def VSR28_J(SOC, SOC, Op_VecX, 28, VMRegImpl::Bad());\n-  reg_def VSR28_K(SOC, SOC, Op_VecX, 28, VMRegImpl::Bad());\n-\n-  reg_def VSR29  (SOC, SOC, Op_VecX, 29, VMRegImpl::Bad());\n-  reg_def VSR29_H(SOC, SOC, Op_VecX, 29, VMRegImpl::Bad());\n-  reg_def VSR29_J(SOC, SOC, Op_VecX, 29, VMRegImpl::Bad());\n-  reg_def VSR29_K(SOC, SOC, Op_VecX, 29, VMRegImpl::Bad());\n-\n-  reg_def VSR30  (SOC, SOC, Op_VecX, 30, VMRegImpl::Bad());\n-  reg_def VSR30_H(SOC, SOC, Op_VecX, 30, VMRegImpl::Bad());\n-  reg_def VSR30_J(SOC, SOC, Op_VecX, 30, VMRegImpl::Bad());\n-  reg_def VSR30_K(SOC, SOC, Op_VecX, 30, VMRegImpl::Bad());\n-\n-  reg_def VSR31  (SOC, SOC, Op_VecX, 31, VMRegImpl::Bad());\n-  reg_def VSR31_H(SOC, SOC, Op_VecX, 31, VMRegImpl::Bad());\n-  reg_def VSR31_J(SOC, SOC, Op_VecX, 31, VMRegImpl::Bad());\n-  reg_def VSR31_K(SOC, SOC, Op_VecX, 31, VMRegImpl::Bad());\n+  reg_def VSR0   (SOC, SOC, Op_RegF, 0, VMRegImpl::Bad());\n+  reg_def VSR0_H (SOC, SOC, Op_RegF, 0, VMRegImpl::Bad());\n+  reg_def VSR0_J (SOC, SOC, Op_RegF, 0, VMRegImpl::Bad());\n+  reg_def VSR0_K (SOC, SOC, Op_RegF, 0, VMRegImpl::Bad());\n+\n+  reg_def VSR1   (SOC, SOC, Op_RegF, 1, VMRegImpl::Bad());\n+  reg_def VSR1_H (SOC, SOC, Op_RegF, 1, VMRegImpl::Bad());\n+  reg_def VSR1_J (SOC, SOC, Op_RegF, 1, VMRegImpl::Bad());\n+  reg_def VSR1_K (SOC, SOC, Op_RegF, 1, VMRegImpl::Bad());\n+\n+  reg_def VSR2   (SOC, SOC, Op_RegF, 2, VMRegImpl::Bad());\n+  reg_def VSR2_H (SOC, SOC, Op_RegF, 2, VMRegImpl::Bad());\n+  reg_def VSR2_J (SOC, SOC, Op_RegF, 2, VMRegImpl::Bad());\n+  reg_def VSR2_K (SOC, SOC, Op_RegF, 2, VMRegImpl::Bad());\n+\n+  reg_def VSR3   (SOC, SOC, Op_RegF, 3, VMRegImpl::Bad());\n+  reg_def VSR3_H (SOC, SOC, Op_RegF, 3, VMRegImpl::Bad());\n+  reg_def VSR3_J (SOC, SOC, Op_RegF, 3, VMRegImpl::Bad());\n+  reg_def VSR3_K (SOC, SOC, Op_RegF, 3, VMRegImpl::Bad());\n+\n+  reg_def VSR4   (SOC, SOC, Op_RegF, 4, VMRegImpl::Bad());\n+  reg_def VSR4_H (SOC, SOC, Op_RegF, 4, VMRegImpl::Bad());\n+  reg_def VSR4_J (SOC, SOC, Op_RegF, 4, VMRegImpl::Bad());\n+  reg_def VSR4_K (SOC, SOC, Op_RegF, 4, VMRegImpl::Bad());\n+\n+  reg_def VSR5   (SOC, SOC, Op_RegF, 5, VMRegImpl::Bad());\n+  reg_def VSR5_H (SOC, SOC, Op_RegF, 5, VMRegImpl::Bad());\n+  reg_def VSR5_J (SOC, SOC, Op_RegF, 5, VMRegImpl::Bad());\n+  reg_def VSR5_K (SOC, SOC, Op_RegF, 5, VMRegImpl::Bad());\n+\n+  reg_def VSR6   (SOC, SOC, Op_RegF, 6, VMRegImpl::Bad());\n+  reg_def VSR6_H (SOC, SOC, Op_RegF, 6, VMRegImpl::Bad());\n+  reg_def VSR6_J (SOC, SOC, Op_RegF, 6, VMRegImpl::Bad());\n+  reg_def VSR6_K (SOC, SOC, Op_RegF, 6, VMRegImpl::Bad());\n+\n+  reg_def VSR7   (SOC, SOC, Op_RegF, 7, VMRegImpl::Bad());\n+  reg_def VSR7_H (SOC, SOC, Op_RegF, 7, VMRegImpl::Bad());\n+  reg_def VSR7_J (SOC, SOC, Op_RegF, 7, VMRegImpl::Bad());\n+  reg_def VSR7_K (SOC, SOC, Op_RegF, 7, VMRegImpl::Bad());\n+\n+  reg_def VSR8   (SOC, SOC, Op_RegF, 8, VMRegImpl::Bad());\n+  reg_def VSR8_H (SOC, SOC, Op_RegF, 8, VMRegImpl::Bad());\n+  reg_def VSR8_J (SOC, SOC, Op_RegF, 8, VMRegImpl::Bad());\n+  reg_def VSR8_K (SOC, SOC, Op_RegF, 8, VMRegImpl::Bad());\n+\n+  reg_def VSR9   (SOC, SOC, Op_RegF, 9, VMRegImpl::Bad());\n+  reg_def VSR9_H (SOC, SOC, Op_RegF, 9, VMRegImpl::Bad());\n+  reg_def VSR9_J (SOC, SOC, Op_RegF, 9, VMRegImpl::Bad());\n+  reg_def VSR9_K (SOC, SOC, Op_RegF, 9, VMRegImpl::Bad());\n+\n+  reg_def VSR10  (SOC, SOC, Op_RegF, 10, VMRegImpl::Bad());\n+  reg_def VSR10_H(SOC, SOC, Op_RegF, 10, VMRegImpl::Bad());\n+  reg_def VSR10_J(SOC, SOC, Op_RegF, 10, VMRegImpl::Bad());\n+  reg_def VSR10_K(SOC, SOC, Op_RegF, 10, VMRegImpl::Bad());\n+\n+  reg_def VSR11  (SOC, SOC, Op_RegF, 11, VMRegImpl::Bad());\n+  reg_def VSR11_H(SOC, SOC, Op_RegF, 11, VMRegImpl::Bad());\n+  reg_def VSR11_J(SOC, SOC, Op_RegF, 11, VMRegImpl::Bad());\n+  reg_def VSR11_K(SOC, SOC, Op_RegF, 11, VMRegImpl::Bad());\n+\n+  reg_def VSR12  (SOC, SOC, Op_RegF, 12, VMRegImpl::Bad());\n+  reg_def VSR12_H(SOC, SOC, Op_RegF, 12, VMRegImpl::Bad());\n+  reg_def VSR12_J(SOC, SOC, Op_RegF, 12, VMRegImpl::Bad());\n+  reg_def VSR12_K(SOC, SOC, Op_RegF, 12, VMRegImpl::Bad());\n+\n+  reg_def VSR13  (SOC, SOC, Op_RegF, 13, VMRegImpl::Bad());\n+  reg_def VSR13_H(SOC, SOC, Op_RegF, 13, VMRegImpl::Bad());\n+  reg_def VSR13_J(SOC, SOC, Op_RegF, 13, VMRegImpl::Bad());\n+  reg_def VSR13_K(SOC, SOC, Op_RegF, 13, VMRegImpl::Bad());\n+\n+  reg_def VSR14  (SOC, SOC, Op_RegF, 14, VMRegImpl::Bad());\n+  reg_def VSR14_H(SOC, SOC, Op_RegF, 14, VMRegImpl::Bad());\n+  reg_def VSR14_J(SOC, SOC, Op_RegF, 14, VMRegImpl::Bad());\n+  reg_def VSR14_K(SOC, SOC, Op_RegF, 14, VMRegImpl::Bad());\n+\n+  reg_def VSR15  (SOC, SOC, Op_RegF, 15, VMRegImpl::Bad());\n+  reg_def VSR15_H(SOC, SOC, Op_RegF, 15, VMRegImpl::Bad());\n+  reg_def VSR15_J(SOC, SOC, Op_RegF, 15, VMRegImpl::Bad());\n+  reg_def VSR15_K(SOC, SOC, Op_RegF, 15, VMRegImpl::Bad());\n+\n+  reg_def VSR16  (SOC, SOC, Op_RegF, 16, VMRegImpl::Bad());\n+  reg_def VSR16_H(SOC, SOC, Op_RegF, 16, VMRegImpl::Bad());\n+  reg_def VSR16_J(SOC, SOC, Op_RegF, 16, VMRegImpl::Bad());\n+  reg_def VSR16_K(SOC, SOC, Op_RegF, 16, VMRegImpl::Bad());\n+\n+  reg_def VSR17  (SOC, SOC, Op_RegF, 17, VMRegImpl::Bad());\n+  reg_def VSR17_H(SOC, SOC, Op_RegF, 17, VMRegImpl::Bad());\n+  reg_def VSR17_J(SOC, SOC, Op_RegF, 17, VMRegImpl::Bad());\n+  reg_def VSR17_K(SOC, SOC, Op_RegF, 17, VMRegImpl::Bad());\n+\n+  reg_def VSR18  (SOC, SOC, Op_RegF, 18, VMRegImpl::Bad());\n+  reg_def VSR18_H(SOC, SOC, Op_RegF, 18, VMRegImpl::Bad());\n+  reg_def VSR18_J(SOC, SOC, Op_RegF, 18, VMRegImpl::Bad());\n+  reg_def VSR18_K(SOC, SOC, Op_RegF, 18, VMRegImpl::Bad());\n+\n+  reg_def VSR19  (SOC, SOC, Op_RegF, 19, VMRegImpl::Bad());\n+  reg_def VSR19_H(SOC, SOC, Op_RegF, 19, VMRegImpl::Bad());\n+  reg_def VSR19_J(SOC, SOC, Op_RegF, 19, VMRegImpl::Bad());\n+  reg_def VSR19_K(SOC, SOC, Op_RegF, 19, VMRegImpl::Bad());\n+\n+  reg_def VSR20  (SOC, SOC, Op_RegF, 20, VMRegImpl::Bad());\n+  reg_def VSR20_H(SOC, SOC, Op_RegF, 20, VMRegImpl::Bad());\n+  reg_def VSR20_J(SOC, SOC, Op_RegF, 20, VMRegImpl::Bad());\n+  reg_def VSR20_K(SOC, SOC, Op_RegF, 20, VMRegImpl::Bad());\n+\n+  reg_def VSR21  (SOC, SOC, Op_RegF, 21, VMRegImpl::Bad());\n+  reg_def VSR21_H(SOC, SOC, Op_RegF, 21, VMRegImpl::Bad());\n+  reg_def VSR21_J(SOC, SOC, Op_RegF, 21, VMRegImpl::Bad());\n+  reg_def VSR21_K(SOC, SOC, Op_RegF, 21, VMRegImpl::Bad());\n+\n+  reg_def VSR22  (SOC, SOC, Op_RegF, 22, VMRegImpl::Bad());\n+  reg_def VSR22_H(SOC, SOC, Op_RegF, 22, VMRegImpl::Bad());\n+  reg_def VSR22_J(SOC, SOC, Op_RegF, 22, VMRegImpl::Bad());\n+  reg_def VSR22_K(SOC, SOC, Op_RegF, 22, VMRegImpl::Bad());\n+\n+  reg_def VSR23  (SOC, SOC, Op_RegF, 23, VMRegImpl::Bad());\n+  reg_def VSR23_H(SOC, SOC, Op_RegF, 23, VMRegImpl::Bad());\n+  reg_def VSR23_J(SOC, SOC, Op_RegF, 23, VMRegImpl::Bad());\n+  reg_def VSR23_K(SOC, SOC, Op_RegF, 23, VMRegImpl::Bad());\n+\n+  reg_def VSR24  (SOC, SOC, Op_RegF, 24, VMRegImpl::Bad());\n+  reg_def VSR24_H(SOC, SOC, Op_RegF, 24, VMRegImpl::Bad());\n+  reg_def VSR24_J(SOC, SOC, Op_RegF, 24, VMRegImpl::Bad());\n+  reg_def VSR24_K(SOC, SOC, Op_RegF, 24, VMRegImpl::Bad());\n+\n+  reg_def VSR25  (SOC, SOC, Op_RegF, 25, VMRegImpl::Bad());\n+  reg_def VSR25_H(SOC, SOC, Op_RegF, 25, VMRegImpl::Bad());\n+  reg_def VSR25_J(SOC, SOC, Op_RegF, 25, VMRegImpl::Bad());\n+  reg_def VSR25_K(SOC, SOC, Op_RegF, 25, VMRegImpl::Bad());\n+\n+  reg_def VSR26  (SOC, SOC, Op_RegF, 26, VMRegImpl::Bad());\n+  reg_def VSR26_H(SOC, SOC, Op_RegF, 26, VMRegImpl::Bad());\n+  reg_def VSR26_J(SOC, SOC, Op_RegF, 26, VMRegImpl::Bad());\n+  reg_def VSR26_K(SOC, SOC, Op_RegF, 26, VMRegImpl::Bad());\n+\n+  reg_def VSR27  (SOC, SOC, Op_RegF, 27, VMRegImpl::Bad());\n+  reg_def VSR27_H(SOC, SOC, Op_RegF, 27, VMRegImpl::Bad());\n+  reg_def VSR27_J(SOC, SOC, Op_RegF, 27, VMRegImpl::Bad());\n+  reg_def VSR27_K(SOC, SOC, Op_RegF, 27, VMRegImpl::Bad());\n+\n+  reg_def VSR28  (SOC, SOC, Op_RegF, 28, VMRegImpl::Bad());\n+  reg_def VSR28_H(SOC, SOC, Op_RegF, 28, VMRegImpl::Bad());\n+  reg_def VSR28_J(SOC, SOC, Op_RegF, 28, VMRegImpl::Bad());\n+  reg_def VSR28_K(SOC, SOC, Op_RegF, 28, VMRegImpl::Bad());\n+\n+  reg_def VSR29  (SOC, SOC, Op_RegF, 29, VMRegImpl::Bad());\n+  reg_def VSR29_H(SOC, SOC, Op_RegF, 29, VMRegImpl::Bad());\n+  reg_def VSR29_J(SOC, SOC, Op_RegF, 29, VMRegImpl::Bad());\n+  reg_def VSR29_K(SOC, SOC, Op_RegF, 29, VMRegImpl::Bad());\n+\n+  reg_def VSR30  (SOC, SOC, Op_RegF, 30, VMRegImpl::Bad());\n+  reg_def VSR30_H(SOC, SOC, Op_RegF, 30, VMRegImpl::Bad());\n+  reg_def VSR30_J(SOC, SOC, Op_RegF, 30, VMRegImpl::Bad());\n+  reg_def VSR30_K(SOC, SOC, Op_RegF, 30, VMRegImpl::Bad());\n+\n+  reg_def VSR31  (SOC, SOC, Op_RegF, 31, VMRegImpl::Bad());\n+  reg_def VSR31_H(SOC, SOC, Op_RegF, 31, VMRegImpl::Bad());\n+  reg_def VSR31_J(SOC, SOC, Op_RegF, 31, VMRegImpl::Bad());\n+  reg_def VSR31_K(SOC, SOC, Op_RegF, 31, VMRegImpl::Bad());\n@@ -422,159 +422,159 @@\n-  reg_def VSR32  (SOC, SOC, Op_VecX, 32, VSR32->as_VMReg()         );\n-  reg_def VSR32_H(SOC, SOC, Op_VecX, 32, VSR32->as_VMReg()->next() );\n-  reg_def VSR32_J(SOC, SOC, Op_VecX, 32, VSR32->as_VMReg()->next(2));\n-  reg_def VSR32_K(SOC, SOC, Op_VecX, 32, VSR32->as_VMReg()->next(3));\n-\n-  reg_def VSR33  (SOC, SOC, Op_VecX, 33, VSR33->as_VMReg()         );\n-  reg_def VSR33_H(SOC, SOC, Op_VecX, 33, VSR33->as_VMReg()->next() );\n-  reg_def VSR33_J(SOC, SOC, Op_VecX, 33, VSR33->as_VMReg()->next(2));\n-  reg_def VSR33_K(SOC, SOC, Op_VecX, 33, VSR33->as_VMReg()->next(3));\n-\n-  reg_def VSR34  (SOC, SOC, Op_VecX, 34, VSR34->as_VMReg()         );\n-  reg_def VSR34_H(SOC, SOC, Op_VecX, 34, VSR34->as_VMReg()->next() );\n-  reg_def VSR34_J(SOC, SOC, Op_VecX, 34, VSR34->as_VMReg()->next(2));\n-  reg_def VSR34_K(SOC, SOC, Op_VecX, 34, VSR34->as_VMReg()->next(3));\n-\n-  reg_def VSR35  (SOC, SOC, Op_VecX, 35, VSR35->as_VMReg()         );\n-  reg_def VSR35_H(SOC, SOC, Op_VecX, 35, VSR35->as_VMReg()->next() );\n-  reg_def VSR35_J(SOC, SOC, Op_VecX, 35, VSR35->as_VMReg()->next(2));\n-  reg_def VSR35_K(SOC, SOC, Op_VecX, 35, VSR35->as_VMReg()->next(3));\n-\n-  reg_def VSR36  (SOC, SOC, Op_VecX, 36, VSR36->as_VMReg()         );\n-  reg_def VSR36_H(SOC, SOC, Op_VecX, 36, VSR36->as_VMReg()->next() );\n-  reg_def VSR36_J(SOC, SOC, Op_VecX, 36, VSR36->as_VMReg()->next(2));\n-  reg_def VSR36_K(SOC, SOC, Op_VecX, 36, VSR36->as_VMReg()->next(3));\n-\n-  reg_def VSR37  (SOC, SOC, Op_VecX, 37, VSR37->as_VMReg()         );\n-  reg_def VSR37_H(SOC, SOC, Op_VecX, 37, VSR37->as_VMReg()->next() );\n-  reg_def VSR37_J(SOC, SOC, Op_VecX, 37, VSR37->as_VMReg()->next(2));\n-  reg_def VSR37_K(SOC, SOC, Op_VecX, 37, VSR37->as_VMReg()->next(3));\n-\n-  reg_def VSR38  (SOC, SOC, Op_VecX, 38, VSR38->as_VMReg()         );\n-  reg_def VSR38_H(SOC, SOC, Op_VecX, 38, VSR38->as_VMReg()->next() );\n-  reg_def VSR38_J(SOC, SOC, Op_VecX, 38, VSR38->as_VMReg()->next(2));\n-  reg_def VSR38_K(SOC, SOC, Op_VecX, 38, VSR38->as_VMReg()->next(3));\n-\n-  reg_def VSR39  (SOC, SOC, Op_VecX, 39, VSR39->as_VMReg()         );\n-  reg_def VSR39_H(SOC, SOC, Op_VecX, 39, VSR39->as_VMReg()->next() );\n-  reg_def VSR39_J(SOC, SOC, Op_VecX, 39, VSR39->as_VMReg()->next(2));\n-  reg_def VSR39_K(SOC, SOC, Op_VecX, 39, VSR39->as_VMReg()->next(3));\n-\n-  reg_def VSR40  (SOC, SOC, Op_VecX, 40, VSR40->as_VMReg()         );\n-  reg_def VSR40_H(SOC, SOC, Op_VecX, 40, VSR40->as_VMReg()->next() );\n-  reg_def VSR40_J(SOC, SOC, Op_VecX, 40, VSR40->as_VMReg()->next(2));\n-  reg_def VSR40_K(SOC, SOC, Op_VecX, 40, VSR40->as_VMReg()->next(3));\n-\n-  reg_def VSR41  (SOC, SOC, Op_VecX, 41, VSR41->as_VMReg()         );\n-  reg_def VSR41_H(SOC, SOC, Op_VecX, 41, VSR41->as_VMReg()->next() );\n-  reg_def VSR41_J(SOC, SOC, Op_VecX, 41, VSR41->as_VMReg()->next(2));\n-  reg_def VSR41_K(SOC, SOC, Op_VecX, 41, VSR41->as_VMReg()->next(3));\n-\n-  reg_def VSR42  (SOC, SOC, Op_VecX, 42, VSR42->as_VMReg()         );\n-  reg_def VSR42_H(SOC, SOC, Op_VecX, 42, VSR42->as_VMReg()->next() );\n-  reg_def VSR42_J(SOC, SOC, Op_VecX, 42, VSR42->as_VMReg()->next(2));\n-  reg_def VSR42_K(SOC, SOC, Op_VecX, 42, VSR42->as_VMReg()->next(3));\n-\n-  reg_def VSR43  (SOC, SOC, Op_VecX, 43, VSR43->as_VMReg()         );\n-  reg_def VSR43_H(SOC, SOC, Op_VecX, 43, VSR43->as_VMReg()->next() );\n-  reg_def VSR43_J(SOC, SOC, Op_VecX, 43, VSR43->as_VMReg()->next(2));\n-  reg_def VSR43_K(SOC, SOC, Op_VecX, 43, VSR43->as_VMReg()->next(3));\n-\n-  reg_def VSR44  (SOC, SOC, Op_VecX, 44, VSR44->as_VMReg()         );\n-  reg_def VSR44_H(SOC, SOC, Op_VecX, 44, VSR44->as_VMReg()->next() );\n-  reg_def VSR44_J(SOC, SOC, Op_VecX, 44, VSR44->as_VMReg()->next(2));\n-  reg_def VSR44_K(SOC, SOC, Op_VecX, 44, VSR44->as_VMReg()->next(3));\n-\n-  reg_def VSR45  (SOC, SOC, Op_VecX, 45, VSR45->as_VMReg()         );\n-  reg_def VSR45_H(SOC, SOC, Op_VecX, 45, VSR45->as_VMReg()->next() );\n-  reg_def VSR45_J(SOC, SOC, Op_VecX, 45, VSR45->as_VMReg()->next(2));\n-  reg_def VSR45_K(SOC, SOC, Op_VecX, 45, VSR45->as_VMReg()->next(3));\n-\n-  reg_def VSR46  (SOC, SOC, Op_VecX, 46, VSR46->as_VMReg()         );\n-  reg_def VSR46_H(SOC, SOC, Op_VecX, 46, VSR46->as_VMReg()->next() );\n-  reg_def VSR46_J(SOC, SOC, Op_VecX, 46, VSR46->as_VMReg()->next(2));\n-  reg_def VSR46_K(SOC, SOC, Op_VecX, 46, VSR46->as_VMReg()->next(3));\n-\n-  reg_def VSR47  (SOC, SOC, Op_VecX, 47, VSR47->as_VMReg()         );\n-  reg_def VSR47_H(SOC, SOC, Op_VecX, 47, VSR47->as_VMReg()->next() );\n-  reg_def VSR47_J(SOC, SOC, Op_VecX, 47, VSR47->as_VMReg()->next(2));\n-  reg_def VSR47_K(SOC, SOC, Op_VecX, 47, VSR47->as_VMReg()->next(3));\n-\n-  reg_def VSR48  (SOC, SOC, Op_VecX, 48, VSR48->as_VMReg()         );\n-  reg_def VSR48_H(SOC, SOC, Op_VecX, 48, VSR48->as_VMReg()->next() );\n-  reg_def VSR48_J(SOC, SOC, Op_VecX, 48, VSR48->as_VMReg()->next(2));\n-  reg_def VSR48_K(SOC, SOC, Op_VecX, 48, VSR48->as_VMReg()->next(3));\n-\n-  reg_def VSR49  (SOC, SOC, Op_VecX, 49, VSR49->as_VMReg()         );\n-  reg_def VSR49_H(SOC, SOC, Op_VecX, 49, VSR49->as_VMReg()->next() );\n-  reg_def VSR49_J(SOC, SOC, Op_VecX, 49, VSR49->as_VMReg()->next(2));\n-  reg_def VSR49_K(SOC, SOC, Op_VecX, 49, VSR49->as_VMReg()->next(3));\n-\n-  reg_def VSR50  (SOC, SOC, Op_VecX, 50, VSR50->as_VMReg()         );\n-  reg_def VSR50_H(SOC, SOC, Op_VecX, 50, VSR50->as_VMReg()->next() );\n-  reg_def VSR50_J(SOC, SOC, Op_VecX, 50, VSR50->as_VMReg()->next(2));\n-  reg_def VSR50_K(SOC, SOC, Op_VecX, 50, VSR50->as_VMReg()->next(3));\n-\n-  reg_def VSR51  (SOC, SOC, Op_VecX, 51, VSR51->as_VMReg()         );\n-  reg_def VSR51_H(SOC, SOC, Op_VecX, 51, VSR51->as_VMReg()->next() );\n-  reg_def VSR51_J(SOC, SOC, Op_VecX, 51, VSR51->as_VMReg()->next(2));\n-  reg_def VSR51_K(SOC, SOC, Op_VecX, 51, VSR51->as_VMReg()->next(3));\n-\n-  reg_def VSR52  (SOC, SOE, Op_VecX, 52, VSR52->as_VMReg()         );\n-  reg_def VSR52_H(SOC, SOE, Op_VecX, 52, VSR52->as_VMReg()->next() );\n-  reg_def VSR52_J(SOC, SOE, Op_VecX, 52, VSR52->as_VMReg()->next(2));\n-  reg_def VSR52_K(SOC, SOE, Op_VecX, 52, VSR52->as_VMReg()->next(3));\n-\n-  reg_def VSR53  (SOC, SOE, Op_VecX, 53, VSR53->as_VMReg()         );\n-  reg_def VSR53_H(SOC, SOE, Op_VecX, 53, VSR53->as_VMReg()->next() );\n-  reg_def VSR53_J(SOC, SOE, Op_VecX, 53, VSR53->as_VMReg()->next(2));\n-  reg_def VSR53_K(SOC, SOE, Op_VecX, 53, VSR53->as_VMReg()->next(3));\n-\n-  reg_def VSR54  (SOC, SOE, Op_VecX, 54, VSR54->as_VMReg()         );\n-  reg_def VSR54_H(SOC, SOE, Op_VecX, 54, VSR54->as_VMReg()->next() );\n-  reg_def VSR54_J(SOC, SOE, Op_VecX, 54, VSR54->as_VMReg()->next(2));\n-  reg_def VSR54_K(SOC, SOE, Op_VecX, 54, VSR54->as_VMReg()->next(3));\n-\n-  reg_def VSR55  (SOC, SOE, Op_VecX, 55, VSR55->as_VMReg()         );\n-  reg_def VSR55_H(SOC, SOE, Op_VecX, 55, VSR55->as_VMReg()->next() );\n-  reg_def VSR55_J(SOC, SOE, Op_VecX, 55, VSR55->as_VMReg()->next(2));\n-  reg_def VSR55_K(SOC, SOE, Op_VecX, 55, VSR55->as_VMReg()->next(3));\n-\n-  reg_def VSR56  (SOC, SOE, Op_VecX, 56, VSR56->as_VMReg()         );\n-  reg_def VSR56_H(SOC, SOE, Op_VecX, 56, VSR56->as_VMReg()->next() );\n-  reg_def VSR56_J(SOC, SOE, Op_VecX, 56, VSR56->as_VMReg()->next(2));\n-  reg_def VSR56_K(SOC, SOE, Op_VecX, 56, VSR56->as_VMReg()->next(3));\n-\n-  reg_def VSR57  (SOC, SOE, Op_VecX, 57, VSR57->as_VMReg()         );\n-  reg_def VSR57_H(SOC, SOE, Op_VecX, 57, VSR57->as_VMReg()->next() );\n-  reg_def VSR57_J(SOC, SOE, Op_VecX, 57, VSR57->as_VMReg()->next(2));\n-  reg_def VSR57_K(SOC, SOE, Op_VecX, 57, VSR57->as_VMReg()->next(3));\n-\n-  reg_def VSR58  (SOC, SOE, Op_VecX, 58, VSR58->as_VMReg()         );\n-  reg_def VSR58_H(SOC, SOE, Op_VecX, 58, VSR58->as_VMReg()->next() );\n-  reg_def VSR58_J(SOC, SOE, Op_VecX, 58, VSR58->as_VMReg()->next(2));\n-  reg_def VSR58_K(SOC, SOE, Op_VecX, 58, VSR58->as_VMReg()->next(3));\n-\n-  reg_def VSR59  (SOC, SOE, Op_VecX, 59, VSR59->as_VMReg()         );\n-  reg_def VSR59_H(SOC, SOE, Op_VecX, 59, VSR59->as_VMReg()->next() );\n-  reg_def VSR59_J(SOC, SOE, Op_VecX, 59, VSR59->as_VMReg()->next(2));\n-  reg_def VSR59_K(SOC, SOE, Op_VecX, 59, VSR59->as_VMReg()->next(3));\n-\n-  reg_def VSR60  (SOC, SOE, Op_VecX, 60, VSR60->as_VMReg()         );\n-  reg_def VSR60_H(SOC, SOE, Op_VecX, 60, VSR60->as_VMReg()->next() );\n-  reg_def VSR60_J(SOC, SOE, Op_VecX, 60, VSR60->as_VMReg()->next(2));\n-  reg_def VSR60_K(SOC, SOE, Op_VecX, 60, VSR60->as_VMReg()->next(3));\n-\n-  reg_def VSR61  (SOC, SOE, Op_VecX, 61, VSR61->as_VMReg()         );\n-  reg_def VSR61_H(SOC, SOE, Op_VecX, 61, VSR61->as_VMReg()->next() );\n-  reg_def VSR61_J(SOC, SOE, Op_VecX, 61, VSR61->as_VMReg()->next(2));\n-  reg_def VSR61_K(SOC, SOE, Op_VecX, 61, VSR61->as_VMReg()->next(3));\n-\n-  reg_def VSR62  (SOC, SOE, Op_VecX, 62, VSR62->as_VMReg()         );\n-  reg_def VSR62_H(SOC, SOE, Op_VecX, 62, VSR62->as_VMReg()->next() );\n-  reg_def VSR62_J(SOC, SOE, Op_VecX, 62, VSR62->as_VMReg()->next(2));\n-  reg_def VSR62_K(SOC, SOE, Op_VecX, 62, VSR62->as_VMReg()->next(3));\n-\n-  reg_def VSR63  (SOC, SOE, Op_VecX, 63, VSR63->as_VMReg()         );\n-  reg_def VSR63_H(SOC, SOE, Op_VecX, 63, VSR63->as_VMReg()->next() );\n-  reg_def VSR63_J(SOC, SOE, Op_VecX, 63, VSR63->as_VMReg()->next(2));\n-  reg_def VSR63_K(SOC, SOE, Op_VecX, 63, VSR63->as_VMReg()->next(3));\n+  reg_def VSR32  (SOC, SOC, Op_RegF, 32, VSR32->as_VMReg()         );\n+  reg_def VSR32_H(SOC, SOC, Op_RegF, 32, VSR32->as_VMReg()->next() );\n+  reg_def VSR32_J(SOC, SOC, Op_RegF, 32, VSR32->as_VMReg()->next(2));\n+  reg_def VSR32_K(SOC, SOC, Op_RegF, 32, VSR32->as_VMReg()->next(3));\n+\n+  reg_def VSR33  (SOC, SOC, Op_RegF, 33, VSR33->as_VMReg()         );\n+  reg_def VSR33_H(SOC, SOC, Op_RegF, 33, VSR33->as_VMReg()->next() );\n+  reg_def VSR33_J(SOC, SOC, Op_RegF, 33, VSR33->as_VMReg()->next(2));\n+  reg_def VSR33_K(SOC, SOC, Op_RegF, 33, VSR33->as_VMReg()->next(3));\n+\n+  reg_def VSR34  (SOC, SOC, Op_RegF, 34, VSR34->as_VMReg()         );\n+  reg_def VSR34_H(SOC, SOC, Op_RegF, 34, VSR34->as_VMReg()->next() );\n+  reg_def VSR34_J(SOC, SOC, Op_RegF, 34, VSR34->as_VMReg()->next(2));\n+  reg_def VSR34_K(SOC, SOC, Op_RegF, 34, VSR34->as_VMReg()->next(3));\n+\n+  reg_def VSR35  (SOC, SOC, Op_RegF, 35, VSR35->as_VMReg()         );\n+  reg_def VSR35_H(SOC, SOC, Op_RegF, 35, VSR35->as_VMReg()->next() );\n+  reg_def VSR35_J(SOC, SOC, Op_RegF, 35, VSR35->as_VMReg()->next(2));\n+  reg_def VSR35_K(SOC, SOC, Op_RegF, 35, VSR35->as_VMReg()->next(3));\n+\n+  reg_def VSR36  (SOC, SOC, Op_RegF, 36, VSR36->as_VMReg()         );\n+  reg_def VSR36_H(SOC, SOC, Op_RegF, 36, VSR36->as_VMReg()->next() );\n+  reg_def VSR36_J(SOC, SOC, Op_RegF, 36, VSR36->as_VMReg()->next(2));\n+  reg_def VSR36_K(SOC, SOC, Op_RegF, 36, VSR36->as_VMReg()->next(3));\n+\n+  reg_def VSR37  (SOC, SOC, Op_RegF, 37, VSR37->as_VMReg()         );\n+  reg_def VSR37_H(SOC, SOC, Op_RegF, 37, VSR37->as_VMReg()->next() );\n+  reg_def VSR37_J(SOC, SOC, Op_RegF, 37, VSR37->as_VMReg()->next(2));\n+  reg_def VSR37_K(SOC, SOC, Op_RegF, 37, VSR37->as_VMReg()->next(3));\n+\n+  reg_def VSR38  (SOC, SOC, Op_RegF, 38, VSR38->as_VMReg()         );\n+  reg_def VSR38_H(SOC, SOC, Op_RegF, 38, VSR38->as_VMReg()->next() );\n+  reg_def VSR38_J(SOC, SOC, Op_RegF, 38, VSR38->as_VMReg()->next(2));\n+  reg_def VSR38_K(SOC, SOC, Op_RegF, 38, VSR38->as_VMReg()->next(3));\n+\n+  reg_def VSR39  (SOC, SOC, Op_RegF, 39, VSR39->as_VMReg()         );\n+  reg_def VSR39_H(SOC, SOC, Op_RegF, 39, VSR39->as_VMReg()->next() );\n+  reg_def VSR39_J(SOC, SOC, Op_RegF, 39, VSR39->as_VMReg()->next(2));\n+  reg_def VSR39_K(SOC, SOC, Op_RegF, 39, VSR39->as_VMReg()->next(3));\n+\n+  reg_def VSR40  (SOC, SOC, Op_RegF, 40, VSR40->as_VMReg()         );\n+  reg_def VSR40_H(SOC, SOC, Op_RegF, 40, VSR40->as_VMReg()->next() );\n+  reg_def VSR40_J(SOC, SOC, Op_RegF, 40, VSR40->as_VMReg()->next(2));\n+  reg_def VSR40_K(SOC, SOC, Op_RegF, 40, VSR40->as_VMReg()->next(3));\n+\n+  reg_def VSR41  (SOC, SOC, Op_RegF, 41, VSR41->as_VMReg()         );\n+  reg_def VSR41_H(SOC, SOC, Op_RegF, 41, VSR41->as_VMReg()->next() );\n+  reg_def VSR41_J(SOC, SOC, Op_RegF, 41, VSR41->as_VMReg()->next(2));\n+  reg_def VSR41_K(SOC, SOC, Op_RegF, 41, VSR41->as_VMReg()->next(3));\n+\n+  reg_def VSR42  (SOC, SOC, Op_RegF, 42, VSR42->as_VMReg()         );\n+  reg_def VSR42_H(SOC, SOC, Op_RegF, 42, VSR42->as_VMReg()->next() );\n+  reg_def VSR42_J(SOC, SOC, Op_RegF, 42, VSR42->as_VMReg()->next(2));\n+  reg_def VSR42_K(SOC, SOC, Op_RegF, 42, VSR42->as_VMReg()->next(3));\n+\n+  reg_def VSR43  (SOC, SOC, Op_RegF, 43, VSR43->as_VMReg()         );\n+  reg_def VSR43_H(SOC, SOC, Op_RegF, 43, VSR43->as_VMReg()->next() );\n+  reg_def VSR43_J(SOC, SOC, Op_RegF, 43, VSR43->as_VMReg()->next(2));\n+  reg_def VSR43_K(SOC, SOC, Op_RegF, 43, VSR43->as_VMReg()->next(3));\n+\n+  reg_def VSR44  (SOC, SOC, Op_RegF, 44, VSR44->as_VMReg()         );\n+  reg_def VSR44_H(SOC, SOC, Op_RegF, 44, VSR44->as_VMReg()->next() );\n+  reg_def VSR44_J(SOC, SOC, Op_RegF, 44, VSR44->as_VMReg()->next(2));\n+  reg_def VSR44_K(SOC, SOC, Op_RegF, 44, VSR44->as_VMReg()->next(3));\n+\n+  reg_def VSR45  (SOC, SOC, Op_RegF, 45, VSR45->as_VMReg()         );\n+  reg_def VSR45_H(SOC, SOC, Op_RegF, 45, VSR45->as_VMReg()->next() );\n+  reg_def VSR45_J(SOC, SOC, Op_RegF, 45, VSR45->as_VMReg()->next(2));\n+  reg_def VSR45_K(SOC, SOC, Op_RegF, 45, VSR45->as_VMReg()->next(3));\n+\n+  reg_def VSR46  (SOC, SOC, Op_RegF, 46, VSR46->as_VMReg()         );\n+  reg_def VSR46_H(SOC, SOC, Op_RegF, 46, VSR46->as_VMReg()->next() );\n+  reg_def VSR46_J(SOC, SOC, Op_RegF, 46, VSR46->as_VMReg()->next(2));\n+  reg_def VSR46_K(SOC, SOC, Op_RegF, 46, VSR46->as_VMReg()->next(3));\n+\n+  reg_def VSR47  (SOC, SOC, Op_RegF, 47, VSR47->as_VMReg()         );\n+  reg_def VSR47_H(SOC, SOC, Op_RegF, 47, VSR47->as_VMReg()->next() );\n+  reg_def VSR47_J(SOC, SOC, Op_RegF, 47, VSR47->as_VMReg()->next(2));\n+  reg_def VSR47_K(SOC, SOC, Op_RegF, 47, VSR47->as_VMReg()->next(3));\n+\n+  reg_def VSR48  (SOC, SOC, Op_RegF, 48, VSR48->as_VMReg()         );\n+  reg_def VSR48_H(SOC, SOC, Op_RegF, 48, VSR48->as_VMReg()->next() );\n+  reg_def VSR48_J(SOC, SOC, Op_RegF, 48, VSR48->as_VMReg()->next(2));\n+  reg_def VSR48_K(SOC, SOC, Op_RegF, 48, VSR48->as_VMReg()->next(3));\n+\n+  reg_def VSR49  (SOC, SOC, Op_RegF, 49, VSR49->as_VMReg()         );\n+  reg_def VSR49_H(SOC, SOC, Op_RegF, 49, VSR49->as_VMReg()->next() );\n+  reg_def VSR49_J(SOC, SOC, Op_RegF, 49, VSR49->as_VMReg()->next(2));\n+  reg_def VSR49_K(SOC, SOC, Op_RegF, 49, VSR49->as_VMReg()->next(3));\n+\n+  reg_def VSR50  (SOC, SOC, Op_RegF, 50, VSR50->as_VMReg()         );\n+  reg_def VSR50_H(SOC, SOC, Op_RegF, 50, VSR50->as_VMReg()->next() );\n+  reg_def VSR50_J(SOC, SOC, Op_RegF, 50, VSR50->as_VMReg()->next(2));\n+  reg_def VSR50_K(SOC, SOC, Op_RegF, 50, VSR50->as_VMReg()->next(3));\n+\n+  reg_def VSR51  (SOC, SOC, Op_RegF, 51, VSR51->as_VMReg()         );\n+  reg_def VSR51_H(SOC, SOC, Op_RegF, 51, VSR51->as_VMReg()->next() );\n+  reg_def VSR51_J(SOC, SOC, Op_RegF, 51, VSR51->as_VMReg()->next(2));\n+  reg_def VSR51_K(SOC, SOC, Op_RegF, 51, VSR51->as_VMReg()->next(3));\n+\n+  reg_def VSR52  (SOC, SOE, Op_RegF, 52, VSR52->as_VMReg()         );\n+  reg_def VSR52_H(SOC, SOE, Op_RegF, 52, VSR52->as_VMReg()->next() );\n+  reg_def VSR52_J(SOC, SOE, Op_RegF, 52, VSR52->as_VMReg()->next(2));\n+  reg_def VSR52_K(SOC, SOE, Op_RegF, 52, VSR52->as_VMReg()->next(3));\n+\n+  reg_def VSR53  (SOC, SOE, Op_RegF, 53, VSR53->as_VMReg()         );\n+  reg_def VSR53_H(SOC, SOE, Op_RegF, 53, VSR53->as_VMReg()->next() );\n+  reg_def VSR53_J(SOC, SOE, Op_RegF, 53, VSR53->as_VMReg()->next(2));\n+  reg_def VSR53_K(SOC, SOE, Op_RegF, 53, VSR53->as_VMReg()->next(3));\n+\n+  reg_def VSR54  (SOC, SOE, Op_RegF, 54, VSR54->as_VMReg()         );\n+  reg_def VSR54_H(SOC, SOE, Op_RegF, 54, VSR54->as_VMReg()->next() );\n+  reg_def VSR54_J(SOC, SOE, Op_RegF, 54, VSR54->as_VMReg()->next(2));\n+  reg_def VSR54_K(SOC, SOE, Op_RegF, 54, VSR54->as_VMReg()->next(3));\n+\n+  reg_def VSR55  (SOC, SOE, Op_RegF, 55, VSR55->as_VMReg()         );\n+  reg_def VSR55_H(SOC, SOE, Op_RegF, 55, VSR55->as_VMReg()->next() );\n+  reg_def VSR55_J(SOC, SOE, Op_RegF, 55, VSR55->as_VMReg()->next(2));\n+  reg_def VSR55_K(SOC, SOE, Op_RegF, 55, VSR55->as_VMReg()->next(3));\n+\n+  reg_def VSR56  (SOC, SOE, Op_RegF, 56, VSR56->as_VMReg()         );\n+  reg_def VSR56_H(SOC, SOE, Op_RegF, 56, VSR56->as_VMReg()->next() );\n+  reg_def VSR56_J(SOC, SOE, Op_RegF, 56, VSR56->as_VMReg()->next(2));\n+  reg_def VSR56_K(SOC, SOE, Op_RegF, 56, VSR56->as_VMReg()->next(3));\n+\n+  reg_def VSR57  (SOC, SOE, Op_RegF, 57, VSR57->as_VMReg()         );\n+  reg_def VSR57_H(SOC, SOE, Op_RegF, 57, VSR57->as_VMReg()->next() );\n+  reg_def VSR57_J(SOC, SOE, Op_RegF, 57, VSR57->as_VMReg()->next(2));\n+  reg_def VSR57_K(SOC, SOE, Op_RegF, 57, VSR57->as_VMReg()->next(3));\n+\n+  reg_def VSR58  (SOC, SOE, Op_RegF, 58, VSR58->as_VMReg()         );\n+  reg_def VSR58_H(SOC, SOE, Op_RegF, 58, VSR58->as_VMReg()->next() );\n+  reg_def VSR58_J(SOC, SOE, Op_RegF, 58, VSR58->as_VMReg()->next(2));\n+  reg_def VSR58_K(SOC, SOE, Op_RegF, 58, VSR58->as_VMReg()->next(3));\n+\n+  reg_def VSR59  (SOC, SOE, Op_RegF, 59, VSR59->as_VMReg()         );\n+  reg_def VSR59_H(SOC, SOE, Op_RegF, 59, VSR59->as_VMReg()->next() );\n+  reg_def VSR59_J(SOC, SOE, Op_RegF, 59, VSR59->as_VMReg()->next(2));\n+  reg_def VSR59_K(SOC, SOE, Op_RegF, 59, VSR59->as_VMReg()->next(3));\n+\n+  reg_def VSR60  (SOC, SOE, Op_RegF, 60, VSR60->as_VMReg()         );\n+  reg_def VSR60_H(SOC, SOE, Op_RegF, 60, VSR60->as_VMReg()->next() );\n+  reg_def VSR60_J(SOC, SOE, Op_RegF, 60, VSR60->as_VMReg()->next(2));\n+  reg_def VSR60_K(SOC, SOE, Op_RegF, 60, VSR60->as_VMReg()->next(3));\n+\n+  reg_def VSR61  (SOC, SOE, Op_RegF, 61, VSR61->as_VMReg()         );\n+  reg_def VSR61_H(SOC, SOE, Op_RegF, 61, VSR61->as_VMReg()->next() );\n+  reg_def VSR61_J(SOC, SOE, Op_RegF, 61, VSR61->as_VMReg()->next(2));\n+  reg_def VSR61_K(SOC, SOE, Op_RegF, 61, VSR61->as_VMReg()->next(3));\n+\n+  reg_def VSR62  (SOC, SOE, Op_RegF, 62, VSR62->as_VMReg()         );\n+  reg_def VSR62_H(SOC, SOE, Op_RegF, 62, VSR62->as_VMReg()->next() );\n+  reg_def VSR62_J(SOC, SOE, Op_RegF, 62, VSR62->as_VMReg()->next(2));\n+  reg_def VSR62_K(SOC, SOE, Op_RegF, 62, VSR62->as_VMReg()->next(3));\n+\n+  reg_def VSR63  (SOC, SOE, Op_RegF, 63, VSR63->as_VMReg()         );\n+  reg_def VSR63_H(SOC, SOE, Op_RegF, 63, VSR63->as_VMReg()->next() );\n+  reg_def VSR63_J(SOC, SOE, Op_RegF, 63, VSR63->as_VMReg()->next(2));\n+  reg_def VSR63_K(SOC, SOE, Op_RegF, 63, VSR63->as_VMReg()->next(3));\n","filename":"src\/hotspot\/cpu\/ppc\/ppc.ad","additions":318,"deletions":318,"binary":false,"changes":636,"status":"modified"}]}