;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Top : 
  module ALU : 
    input clock : Clock
    input reset : Reset
    output io : {flip input_A : UInt<8>, flip input_B : UInt<8>, flip input_carry : UInt<1>, flip calc_type : UInt<8>, output_C : UInt<8>, flag : UInt<8>}
    
    wire parity2_tbl : UInt<1>[4] @[ALU.scala 32:28]
    parity2_tbl[0] <= UInt<1>("h01") @[ALU.scala 32:28]
    parity2_tbl[1] <= UInt<1>("h00") @[ALU.scala 32:28]
    parity2_tbl[2] <= UInt<1>("h00") @[ALU.scala 32:28]
    parity2_tbl[3] <= UInt<1>("h01") @[ALU.scala 32:28]
    io.output_C <= UInt<1>("h00") @[ALU.scala 52:15]
    reg io_flag_REG : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[ALU.scala 54:21]
    io.flag <= io_flag_REG @[ALU.scala 54:11]
    wire S : UInt<1>
    S <= UInt<1>("h01")
    wire Z : UInt<1>
    Z <= UInt<1>("h01")
    wire H : UInt<1>
    H <= UInt<1>("h01")
    wire PV : UInt<1>
    PV <= UInt<1>("h01")
    wire X : UInt<1>
    X <= UInt<1>("h01")
    wire N : UInt<1>
    N <= UInt<1>("h01")
    wire C : UInt<1>
    C <= UInt<1>("h01")
    wire temp : UInt<16>
    temp <= UInt<16>("h00")
    wire temps : SInt<16>
    temps <= asSInt(UInt<16>("h00"))
    wire temph : UInt<8>
    temph <= UInt<8>("h00")
    wire parity : UInt<8>
    parity <= UInt<8>("h00")
    node _T = bits(io.calc_type, 7, 4) @[ALU.scala 72:22]
    node _T_1 = eq(UInt<4>("h08"), _T) @[Conditional.scala 37:30]
    when _T_1 : @[Conditional.scala 40:58]
      node _temp_T = cat(UInt<1>("h00"), io.input_A) @[Cat.scala 30:58]
      node _temp_T_1 = cat(UInt<1>("h00"), io.input_B) @[Cat.scala 30:58]
      node _temp_T_2 = add(_temp_T, _temp_T_1) @[ALU.scala 74:43]
      node _temp_T_3 = tail(_temp_T_2, 1) @[ALU.scala 74:43]
      node _temp_T_4 = bits(io.calc_type, 3, 3) @[ALU.scala 74:86]
      node _temp_T_5 = and(_temp_T_4, io.input_carry) @[ALU.scala 74:90]
      node _temp_T_6 = add(_temp_T_3, _temp_T_5) @[ALU.scala 74:71]
      node _temp_T_7 = tail(_temp_T_6, 1) @[ALU.scala 74:71]
      temp <= _temp_T_7 @[ALU.scala 74:14]
      node _temph_T = bits(io.input_A, 3, 0) @[ALU.scala 75:40]
      node _temph_T_1 = add(UInt<16>("h00"), _temph_T) @[ALU.scala 75:28]
      node _temph_T_2 = tail(_temph_T_1, 1) @[ALU.scala 75:28]
      node _temph_T_3 = bits(io.input_B, 3, 0) @[ALU.scala 75:58]
      node _temph_T_4 = add(_temph_T_2, _temph_T_3) @[ALU.scala 75:46]
      node _temph_T_5 = tail(_temph_T_4, 1) @[ALU.scala 75:46]
      node _temph_T_6 = bits(io.calc_type, 3, 3) @[ALU.scala 75:79]
      node _temph_T_7 = and(_temph_T_6, io.input_carry) @[ALU.scala 75:83]
      node _temph_T_8 = add(_temph_T_5, _temph_T_7) @[ALU.scala 75:64]
      node _temph_T_9 = tail(_temph_T_8, 1) @[ALU.scala 75:64]
      temph <= _temph_T_9 @[ALU.scala 75:15]
      node _H_T = bits(temph, 4, 4) @[ALU.scala 76:19]
      H <= _H_T @[ALU.scala 76:11]
      node _PV_T = bits(io.input_A, 7, 7) @[ALU.scala 77:27]
      node _PV_T_1 = bits(io.input_B, 7, 7) @[ALU.scala 77:43]
      node _PV_T_2 = xor(_PV_T, _PV_T_1) @[ALU.scala 77:31]
      node _PV_T_3 = not(_PV_T_2) @[ALU.scala 77:15]
      node _PV_T_4 = bits(io.input_A, 7, 7) @[ALU.scala 77:61]
      node _PV_T_5 = bits(temp, 7, 7) @[ALU.scala 77:71]
      node _PV_T_6 = xor(_PV_T_4, _PV_T_5) @[ALU.scala 77:65]
      node _PV_T_7 = and(_PV_T_3, _PV_T_6) @[ALU.scala 77:48]
      PV <= _PV_T_7 @[ALU.scala 77:12]
      N <= UInt<1>("h00") @[ALU.scala 78:11]
      node _C_T = bits(temp, 8, 8) @[ALU.scala 79:18]
      C <= _C_T @[ALU.scala 79:11]
      io.output_C <= temp @[ALU.scala 80:21]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_2 = eq(UInt<4>("h09"), _T) @[Conditional.scala 37:30]
      when _T_2 : @[Conditional.scala 39:67]
        node _temp_T_8 = cat(UInt<1>("h00"), io.input_A) @[Cat.scala 30:58]
        node _temp_T_9 = cat(UInt<1>("h00"), io.input_B) @[Cat.scala 30:58]
        node _temp_T_10 = sub(_temp_T_8, _temp_T_9) @[ALU.scala 83:41]
        node _temp_T_11 = tail(_temp_T_10, 1) @[ALU.scala 83:41]
        node _temp_T_12 = bits(io.calc_type, 3, 3) @[ALU.scala 83:84]
        node _temp_T_13 = and(_temp_T_12, io.input_carry) @[ALU.scala 83:88]
        node _temp_T_14 = sub(_temp_T_11, _temp_T_13) @[ALU.scala 83:69]
        node _temp_T_15 = tail(_temp_T_14, 1) @[ALU.scala 83:69]
        temp <= _temp_T_15 @[ALU.scala 83:12]
        node _temph_T_10 = bits(io.input_A, 3, 0) @[ALU.scala 84:38]
        node _temph_T_11 = add(UInt<16>("h00"), _temph_T_10) @[ALU.scala 84:26]
        node _temph_T_12 = tail(_temph_T_11, 1) @[ALU.scala 84:26]
        node _temph_T_13 = bits(io.input_B, 3, 0) @[ALU.scala 84:56]
        node _temph_T_14 = sub(_temph_T_12, _temph_T_13) @[ALU.scala 84:44]
        node _temph_T_15 = tail(_temph_T_14, 1) @[ALU.scala 84:44]
        node _temph_T_16 = bits(io.calc_type, 3, 3) @[ALU.scala 84:77]
        node _temph_T_17 = and(_temph_T_16, io.input_carry) @[ALU.scala 84:81]
        node _temph_T_18 = sub(_temph_T_15, _temph_T_17) @[ALU.scala 84:62]
        node _temph_T_19 = tail(_temph_T_18, 1) @[ALU.scala 84:62]
        temph <= _temph_T_19 @[ALU.scala 84:13]
        node _H_T_1 = bits(temph, 4, 4) @[ALU.scala 85:17]
        H <= _H_T_1 @[ALU.scala 85:9]
        node _PV_T_8 = bits(io.input_A, 7, 7) @[ALU.scala 86:24]
        node _PV_T_9 = bits(io.input_B, 7, 7) @[ALU.scala 86:40]
        node _PV_T_10 = xor(_PV_T_8, _PV_T_9) @[ALU.scala 86:28]
        node _PV_T_11 = bits(io.input_A, 7, 7) @[ALU.scala 86:58]
        node _PV_T_12 = bits(temp, 7, 7) @[ALU.scala 86:68]
        node _PV_T_13 = xor(_PV_T_11, _PV_T_12) @[ALU.scala 86:62]
        node _PV_T_14 = and(_PV_T_10, _PV_T_13) @[ALU.scala 86:45]
        PV <= _PV_T_14 @[ALU.scala 86:10]
        N <= UInt<1>("h01") @[ALU.scala 87:9]
        node _C_T_1 = bits(temp, 8, 8) @[ALU.scala 88:16]
        C <= _C_T_1 @[ALU.scala 88:9]
        io.output_C <= temp @[ALU.scala 89:19]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_3 = eq(UInt<4>("h0a"), _T) @[Conditional.scala 37:30]
        when _T_3 : @[Conditional.scala 39:67]
          node _temp_T_16 = bits(io.calc_type, 3, 3) @[ALU.scala 92:31]
          node _temp_T_17 = xor(io.input_A, io.input_B) @[ALU.scala 92:47]
          node _temp_T_18 = and(io.input_A, io.input_B) @[ALU.scala 92:73]
          node _temp_T_19 = mux(_temp_T_16, _temp_T_17, _temp_T_18) @[ALU.scala 92:18]
          temp <= _temp_T_19 @[ALU.scala 92:12]
          H <= UInt<1>("h01") @[ALU.scala 93:9]
          node _PV_T_15 = bits(temp, 7, 6) @[ALU.scala 35:39]
          node _PV_T_16 = bits(temp, 5, 4) @[ALU.scala 35:63]
          node _PV_T_17 = cat(parity2_tbl[_PV_T_15], parity2_tbl[_PV_T_16]) @[Cat.scala 30:58]
          node _PV_T_18 = bits(temp, 3, 2) @[ALU.scala 36:39]
          node _PV_T_19 = bits(temp, 1, 0) @[ALU.scala 36:63]
          node _PV_T_20 = cat(parity2_tbl[_PV_T_18], parity2_tbl[_PV_T_19]) @[Cat.scala 30:58]
          node _PV_T_21 = cat(parity2_tbl[_PV_T_17], parity2_tbl[_PV_T_20]) @[Cat.scala 30:58]
          PV <= parity2_tbl[_PV_T_21] @[ALU.scala 94:10]
          N <= UInt<1>("h00") @[ALU.scala 95:9]
          C <= UInt<1>("h00") @[ALU.scala 96:9]
          io.output_C <= temp @[ALU.scala 97:19]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_4 = eq(UInt<4>("h0b"), _T) @[Conditional.scala 37:30]
          when _T_4 : @[Conditional.scala 39:67]
            node _T_5 = eq(UInt<8>("h0b0"), io.calc_type) @[Conditional.scala 37:30]
            when _T_5 : @[Conditional.scala 40:58]
              node _temp_T_20 = or(io.input_A, io.input_B) @[ALU.scala 102:30]
              temp <= _temp_T_20 @[ALU.scala 102:16]
              H <= UInt<1>("h01") @[ALU.scala 103:13]
              node _PV_T_22 = bits(temp, 7, 6) @[ALU.scala 35:39]
              node _PV_T_23 = bits(temp, 5, 4) @[ALU.scala 35:63]
              node _PV_T_24 = cat(parity2_tbl[_PV_T_22], parity2_tbl[_PV_T_23]) @[Cat.scala 30:58]
              node _PV_T_25 = bits(temp, 3, 2) @[ALU.scala 36:39]
              node _PV_T_26 = bits(temp, 1, 0) @[ALU.scala 36:63]
              node _PV_T_27 = cat(parity2_tbl[_PV_T_25], parity2_tbl[_PV_T_26]) @[Cat.scala 30:58]
              node _PV_T_28 = cat(parity2_tbl[_PV_T_24], parity2_tbl[_PV_T_27]) @[Cat.scala 30:58]
              PV <= parity2_tbl[_PV_T_28] @[ALU.scala 104:14]
              N <= UInt<1>("h00") @[ALU.scala 105:13]
              C <= UInt<1>("h00") @[ALU.scala 106:13]
              io.output_C <= temp @[ALU.scala 107:23]
              skip @[Conditional.scala 40:58]
            else : @[Conditional.scala 39:67]
              node _T_6 = eq(UInt<8>("h0b8"), io.calc_type) @[Conditional.scala 37:30]
              when _T_6 : @[Conditional.scala 39:67]
                node _temp_T_21 = cat(UInt<1>("h00"), io.input_A) @[Cat.scala 30:58]
                node _temp_T_22 = cat(UInt<1>("h00"), io.input_B) @[Cat.scala 30:58]
                node _temp_T_23 = sub(_temp_T_21, _temp_T_22) @[ALU.scala 110:45]
                node _temp_T_24 = tail(_temp_T_23, 1) @[ALU.scala 110:45]
                temp <= _temp_T_24 @[ALU.scala 110:16]
                node _temph_T_20 = bits(io.input_A, 3, 0) @[ALU.scala 111:42]
                node _temph_T_21 = add(UInt<16>("h00"), _temph_T_20) @[ALU.scala 111:30]
                node _temph_T_22 = tail(_temph_T_21, 1) @[ALU.scala 111:30]
                node _temph_T_23 = bits(io.input_B, 3, 0) @[ALU.scala 111:60]
                node _temph_T_24 = sub(_temph_T_22, _temph_T_23) @[ALU.scala 111:48]
                node _temph_T_25 = tail(_temph_T_24, 1) @[ALU.scala 111:48]
                temph <= _temph_T_25 @[ALU.scala 111:17]
                node _H_T_2 = bits(temph, 4, 4) @[ALU.scala 112:21]
                H <= _H_T_2 @[ALU.scala 112:13]
                node _PV_T_29 = bits(io.input_A, 7, 7) @[ALU.scala 113:27]
                node _PV_T_30 = bits(io.input_B, 7, 7) @[ALU.scala 113:43]
                node _PV_T_31 = or(_PV_T_29, _PV_T_30) @[ALU.scala 113:31]
                node _PV_T_32 = bits(temp, 7, 7) @[ALU.scala 113:52]
                node _PV_T_33 = xor(_PV_T_31, _PV_T_32) @[ALU.scala 113:47]
                PV <= _PV_T_33 @[ALU.scala 113:14]
                N <= UInt<1>("h01") @[ALU.scala 114:13]
                node _C_T_2 = bits(temp, 8, 8) @[ALU.scala 115:20]
                C <= _C_T_2 @[ALU.scala 115:13]
                io.output_C <= io.input_A @[ALU.scala 116:23]
                skip @[Conditional.scala 39:67]
            skip @[Conditional.scala 39:67]
    node _S_T = bits(temp, 7, 7) @[ALU.scala 122:12]
    S <= _S_T @[ALU.scala 122:5]
    node _Z_T = bits(temp, 7, 0) @[ALU.scala 123:13]
    node _Z_T_1 = eq(_Z_T, UInt<8>("h00")) @[ALU.scala 123:19]
    Z <= _Z_T_1 @[ALU.scala 123:5]
    node io_flag_lo_lo = cat(N, C) @[Cat.scala 30:58]
    node io_flag_lo_hi = cat(X, PV) @[Cat.scala 30:58]
    node io_flag_lo = cat(io_flag_lo_hi, io_flag_lo_lo) @[Cat.scala 30:58]
    node io_flag_hi_lo = cat(X, H) @[Cat.scala 30:58]
    node io_flag_hi_hi = cat(S, Z) @[Cat.scala 30:58]
    node io_flag_hi = cat(io_flag_hi_hi, io_flag_hi_lo) @[Cat.scala 30:58]
    node _io_flag_T = cat(io_flag_hi, io_flag_lo) @[Cat.scala 30:58]
    io.flag <= _io_flag_T @[ALU.scala 125:11]
    
  module ALU16 : 
    input clock : Clock
    input reset : Reset
    output io : {flip input_register : UInt<16>, flip offset : SInt<8>, output : UInt<16>}
    
    node _io_output_T = cvt(io.input_register) @[ALU.scala 14:39]
    node _io_output_T_1 = add(_io_output_T, io.offset) @[ALU.scala 14:42]
    node _io_output_T_2 = tail(_io_output_T_1, 1) @[ALU.scala 14:42]
    node _io_output_T_3 = asSInt(_io_output_T_2) @[ALU.scala 14:42]
    node _io_output_T_4 = bits(_io_output_T_3, 15, 0) @[ALU.scala 14:54]
    io.output <= _io_output_T_4 @[ALU.scala 14:13]
    
  module Core : 
    input clock : Clock
    input reset : Reset
    output io : {flip bus : {flip addr : UInt<16>, data : UInt<8>, flip data1 : UInt<8>, flip RD_ : UInt<1>, flip WR_ : UInt<1>, flip MREQ_ : UInt<1>, flip IORQ_ : UInt<1>, flip M1_ : UInt<1>, flip RFSH_ : UInt<1>}, exit : UInt<1>}
    
    reg reset_hold : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[Core.scala 34:27]
    node _T = asUInt(reset) @[Core.scala 36:26]
    node _T_1 = eq(_T, UInt<1>("h00")) @[Core.scala 772:30]
    reg REG : UInt<1>, clock @[Core.scala 772:43]
    REG <= _T @[Core.scala 772:43]
    node _T_2 = and(_T_1, REG) @[Core.scala 772:33]
    when _T_2 : @[Core.scala 36:35]
      reset_hold <= UInt<1>("h00") @[Core.scala 37:16]
      skip @[Core.scala 36:35]
    reg F : UInt<8>, clock with : (reset => (reset, UInt<8>("h0ff"))) @[Core.scala 41:18]
    node _S_flag_T = bits(F, 7, 7) @[Core.scala 42:29]
    wire S_flag : UInt<1>
    S_flag <= _S_flag_T
    node _Z_flag_T = bits(F, 6, 6) @[Core.scala 43:29]
    wire Z_flag : UInt<1>
    Z_flag <= _Z_flag_T
    node _H_flag_T = bits(F, 4, 4) @[Core.scala 44:29]
    wire H_flag : UInt<1>
    H_flag <= _H_flag_T
    node _PV_flag_T = bits(F, 2, 2) @[Core.scala 45:30]
    wire PV_flag : UInt<1>
    PV_flag <= _PV_flag_T
    node _N_flag_T = bits(F, 1, 1) @[Core.scala 46:29]
    wire N_flag : UInt<1>
    N_flag <= _N_flag_T
    node _C_flag_T = bits(F, 0, 0) @[Core.scala 47:29]
    wire C_flag : UInt<1>
    C_flag <= _C_flag_T
    reg R : UInt<8>, clock with : (reset => (reset, UInt<8>("h028"))) @[Core.scala 49:18]
    reg I : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Core.scala 50:18]
    inst alu of ALU @[Core.scala 52:19]
    alu.clock <= clock
    alu.reset <= reset
    inst alu16 of ALU16 @[Core.scala 53:21]
    alu16.clock <= clock
    alu16.reset <= reset
    alu16.io.input_register <= UInt<1>("h00") @[Core.scala 55:27]
    alu16.io.offset <= asSInt(UInt<1>("h00")) @[Core.scala 56:19]
    reg PC_next : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 58:24]
    reg in_refresh : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 59:27]
    reg machine_state : UInt<3>, clock with : (reset => (reset, UInt<3>("h01"))) @[Core.scala 67:30]
    reg machine_state_next : UInt<3>, clock with : (reset => (reset, UInt<3>("h01"))) @[Core.scala 68:35]
    reg IFF : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 71:20]
    reg mem_refer_addr : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 73:31]
    io.bus.data1 <= UInt<1>("h00") @[Core.scala 77:16]
    io.bus.IORQ_ <= UInt<1>("h01") @[Core.scala 78:16]
    cmem regfiles_front : UInt<8>[8] @[Core.scala 90:27]
    cmem regfiles_back : UInt<8>[8] @[Core.scala 91:26]
    infer mport A_MPORT = regfiles_front[UInt<3>("h07")], clock @[Core.scala 93:37]
    wire A : UInt
    A <= A_MPORT
    infer mport B_MPORT = regfiles_front[UInt<3>("h00")], clock @[Core.scala 94:37]
    wire B : UInt
    B <= B_MPORT
    infer mport C_MPORT = regfiles_front[UInt<3>("h01")], clock @[Core.scala 95:37]
    wire C : UInt
    C <= C_MPORT
    infer mport D_MPORT = regfiles_front[UInt<3>("h02")], clock @[Core.scala 96:37]
    wire D : UInt
    D <= D_MPORT
    infer mport E_MPORT = regfiles_front[UInt<3>("h03")], clock @[Core.scala 97:37]
    wire E : UInt
    E <= E_MPORT
    infer mport H_MPORT = regfiles_front[UInt<3>("h04")], clock @[Core.scala 98:37]
    wire H : UInt
    H <= H_MPORT
    infer mport L_MPORT = regfiles_front[UInt<3>("h05")], clock @[Core.scala 99:37]
    wire L : UInt
    L <= L_MPORT
    infer mport A_prime_MPORT = regfiles_back[UInt<3>("h07")], clock @[Core.scala 101:42]
    wire A_prime : UInt
    A_prime <= A_prime_MPORT
    infer mport B_prime_MPORT = regfiles_back[UInt<3>("h00")], clock @[Core.scala 102:43]
    wire B_prime : UInt
    B_prime <= B_prime_MPORT
    infer mport C_prime_MPORT = regfiles_back[UInt<3>("h01")], clock @[Core.scala 103:43]
    wire C_prime : UInt
    C_prime <= C_prime_MPORT
    infer mport D_prime_MPORT = regfiles_back[UInt<3>("h02")], clock @[Core.scala 104:43]
    wire D_prime : UInt
    D_prime <= D_prime_MPORT
    infer mport E_prime_MPORT = regfiles_back[UInt<3>("h03")], clock @[Core.scala 105:43]
    wire E_prime : UInt
    E_prime <= E_prime_MPORT
    infer mport H_prime_MPORT = regfiles_back[UInt<3>("h04")], clock @[Core.scala 106:43]
    wire H_prime : UInt
    H_prime <= H_prime_MPORT
    infer mport L_prime_MPORT = regfiles_back[UInt<3>("h05")], clock @[Core.scala 107:43]
    wire L_prime : UInt
    L_prime <= L_prime_MPORT
    reg PC : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 110:19]
    reg IX : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 111:19]
    reg IY : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 112:19]
    reg SP : UInt<16>, clock with : (reset => (reset, UInt<16>("h0ffff"))) @[Core.scala 113:19]
    cmem opcodes : UInt<8>[4] @[Core.scala 724:20]
    reg opcode_index : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Core.scala 725:29]
    reg to_be_read : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Core.scala 727:27]
    io.bus.addr <= PC @[Core.scala 756:15]
    io.bus.RD_ <= UInt<1>("h01") @[Core.scala 757:14]
    io.bus.WR_ <= UInt<1>("h01") @[Core.scala 758:14]
    io.bus.MREQ_ <= UInt<1>("h01") @[Core.scala 759:16]
    io.bus.M1_ <= UInt<1>("h01") @[Core.scala 762:14]
    io.bus.RFSH_ <= UInt<1>("h01") @[Core.scala 763:16]
    alu.io.input_A <= UInt<1>("h00") @[Core.scala 765:18]
    alu.io.input_B <= UInt<1>("h00") @[Core.scala 766:18]
    alu.io.calc_type <= UInt<1>("h00") @[Core.scala 767:20]
    alu.io.input_carry <= UInt<1>("h00") @[Core.scala 768:22]
    reg m1_t_cycle : UInt<8>, clock with : (reset => (reset, UInt<8>("h01"))) @[Core.scala 770:27]
    reg dummy_cycle : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 775:28]
    node _T_3 = eq(reset_hold, UInt<1>("h00")) @[Core.scala 777:8]
    when _T_3 : @[Core.scala 777:21]
      node _T_4 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
      when _T_4 : @[Conditional.scala 40:58]
        node _T_5 = lt(m1_t_cycle, UInt<3>("h04")) @[Core.scala 783:25]
        when _T_5 : @[Core.scala 783:32]
          node _m1_t_cycle_T = add(m1_t_cycle, UInt<1>("h01")) @[Core.scala 784:36]
          node _m1_t_cycle_T_1 = tail(_m1_t_cycle_T, 1) @[Core.scala 784:36]
          m1_t_cycle <= _m1_t_cycle_T_1 @[Core.scala 784:22]
          skip @[Core.scala 783:32]
        else : @[Core.scala 785:11]
          m1_t_cycle <= UInt<1>("h01") @[Core.scala 786:22]
          node R_hi = bits(R, 7, 7) @[Core.scala 787:21]
          node _R_T = bits(R, 6, 0) @[Core.scala 787:28]
          node _R_T_1 = add(_R_T, UInt<1>("h01")) @[Core.scala 787:34]
          node _R_T_2 = tail(_R_T_1, 1) @[Core.scala 787:34]
          node R_lo = and(_R_T_2, UInt<7>("h07f")) @[Core.scala 787:40]
          node _R_T_3 = cat(R_hi, R_lo) @[Cat.scala 30:58]
          R <= _R_T_3 @[Core.scala 787:13]
          skip @[Core.scala 785:11]
        node _T_6 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 790:25]
        when _T_6 : @[Core.scala 790:34]
          io.bus.addr <= PC_next @[Core.scala 792:23]
          io.bus.MREQ_ <= UInt<1>("h01") @[Core.scala 793:24]
          io.bus.M1_ <= UInt<1>("h00") @[Core.scala 794:22]
          io.bus.RFSH_ <= UInt<1>("h01") @[Core.scala 795:24]
          node _T_7 = asUInt(clock) @[Core.scala 796:34]
          node _T_8 = bits(_T_7, 0, 0) @[Core.scala 796:34]
          node _T_9 = eq(_T_8, UInt<1>("h00")) @[Core.scala 772:30]
          reg REG_1 : UInt<1>, clock @[Core.scala 772:43]
          REG_1 <= _T_8 @[Core.scala 772:43]
          node _T_10 = and(_T_9, REG_1) @[Core.scala 772:33]
          when _T_10 : @[Core.scala 796:43]
            io.bus.MREQ_ <= UInt<1>("h00") @[Core.scala 797:26]
            io.bus.RD_ <= UInt<1>("h00") @[Core.scala 798:24]
            skip @[Core.scala 796:43]
          node _T_11 = bits(opcode_index, 1, 0) @[Core.scala 800:18]
          infer mport MPORT = opcodes[_T_11], clock @[Core.scala 800:18]
          MPORT <= io.bus.data @[Core.scala 800:33]
          skip @[Core.scala 790:34]
        else : @[Core.scala 801:41]
          node _T_12 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 801:32]
          when _T_12 : @[Core.scala 801:41]
            io.bus.addr <= PC_next @[Core.scala 802:23]
            node _PC_next_T = add(PC_next, UInt<1>("h01")) @[Core.scala 803:30]
            node _PC_next_T_1 = tail(_PC_next_T, 1) @[Core.scala 803:30]
            PC_next <= _PC_next_T_1 @[Core.scala 803:19]
            io.bus.MREQ_ <= UInt<1>("h00") @[Core.scala 804:24]
            io.bus.M1_ <= UInt<1>("h00") @[Core.scala 805:22]
            io.bus.RFSH_ <= UInt<1>("h01") @[Core.scala 806:24]
            io.bus.RD_ <= UInt<1>("h00") @[Core.scala 807:22]
            infer mport MPORT_1 = opcodes[UInt<1>("h00")], clock @[Core.scala 729:46]
            infer mport MPORT_2 = opcodes[UInt<1>("h01")], clock @[Core.scala 729:73]
            node _T_13 = asUInt(reset) @[Core.scala 729:11]
            node _T_14 = eq(_T_13, UInt<1>("h00")) @[Core.scala 729:11]
            when _T_14 : @[Core.scala 729:11]
              printf(clock, UInt<1>(1), "----decode %x %x\n", MPORT_1, MPORT_2) @[Core.scala 729:11]
              skip @[Core.scala 729:11]
            infer mport MPORT_3 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:18]
            node _T_15 = and(MPORT_3, UInt<8>("h0ff")) @[Core.scala 730:22]
            node _T_16 = eq(UInt<1>("h00"), _T_15) @[Core.scala 730:22]
            when _T_16 : @[Core.scala 730:47]
              node _T_17 = asUInt(reset) @[Core.scala 730:54]
              node _T_18 = eq(_T_17, UInt<1>("h00")) @[Core.scala 730:54]
              when _T_18 : @[Core.scala 730:54]
                printf(clock, UInt<1>(1), "NOP\n") @[Core.scala 730:54]
                skip @[Core.scala 730:54]
              infer mport MPORT_4 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:76]
              machine_state_next <= UInt<3>("h01") @[Core.scala 479:24]
              opcode_index <= UInt<1>("h00") @[Core.scala 480:18]
              skip @[Core.scala 730:47]
            else : @[Core.scala 731:52]
              infer mport MPORT_5 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:23]
              node _T_19 = and(MPORT_5, UInt<8>("h0f7")) @[Core.scala 731:27]
              node _T_20 = eq(UInt<8>("h0d3"), _T_19) @[Core.scala 731:27]
              when _T_20 : @[Core.scala 731:52]
                node _T_21 = asUInt(reset) @[Core.scala 731:59]
                node _T_22 = eq(_T_21, UInt<1>("h00")) @[Core.scala 731:59]
                when _T_22 : @[Core.scala 731:59]
                  printf(clock, UInt<1>(1), "inout\n") @[Core.scala 731:59]
                  skip @[Core.scala 731:59]
                infer mport MPORT_6 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:86]
                node _T_23 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                when _T_23 : @[Conditional.scala 40:58]
                  node _T_24 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 551:24]
                  when _T_24 : @[Core.scala 551:32]
                    machine_state_next <= UInt<3>("h02") @[Core.scala 552:30]
                    node _mem_refer_addr_T = add(PC_next, UInt<1>("h01")) @[Core.scala 553:37]
                    node _mem_refer_addr_T_1 = tail(_mem_refer_addr_T, 1) @[Core.scala 553:37]
                    mem_refer_addr <= _mem_refer_addr_T_1 @[Core.scala 553:26]
                    node _opcode_index_T = add(opcode_index, UInt<1>("h01")) @[Core.scala 554:40]
                    node _opcode_index_T_1 = tail(_opcode_index_T, 1) @[Core.scala 554:40]
                    opcode_index <= _opcode_index_T_1 @[Core.scala 554:24]
                    skip @[Core.scala 551:32]
                  skip @[Conditional.scala 40:58]
                else : @[Conditional.scala 39:67]
                  node _T_25 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                  when _T_25 : @[Conditional.scala 39:67]
                    node _T_26 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 558:24]
                    when _T_26 : @[Core.scala 558:32]
                      machine_state_next <= UInt<3>("h05") @[Core.scala 559:30]
                      infer mport mem_refer_addr_lo = opcodes[UInt<1>("h01")], clock @[Core.scala 560:43]
                      node _mem_refer_addr_T_2 = cat(A, mem_refer_addr_lo) @[Cat.scala 30:58]
                      mem_refer_addr <= _mem_refer_addr_T_2 @[Core.scala 560:26]
                      node _PC_next_T_2 = add(PC_next, UInt<1>("h01")) @[Core.scala 561:30]
                      node _PC_next_T_3 = tail(_PC_next_T_2, 1) @[Core.scala 561:30]
                      PC_next <= _PC_next_T_3 @[Core.scala 561:19]
                      skip @[Core.scala 558:32]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_27 = eq(UInt<3>("h05"), machine_state) @[Conditional.scala 37:30]
                    when _T_27 : @[Conditional.scala 39:67]
                      io.bus.addr <= mem_refer_addr @[Core.scala 565:21]
                      node _T_28 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                      when _T_28 : @[Conditional.scala 40:58]
                        node _T_29 = asUInt(clock) @[Core.scala 573:42]
                        node _T_30 = bits(_T_29, 0, 0) @[Core.scala 573:42]
                        node _T_31 = eq(_T_30, UInt<1>("h00")) @[Core.scala 772:30]
                        reg REG_2 : UInt<1>, clock @[Core.scala 772:43]
                        REG_2 <= _T_30 @[Core.scala 772:43]
                        node _T_32 = and(_T_31, REG_2) @[Core.scala 772:33]
                        when _T_32 : @[Core.scala 573:47]
                          infer mport MPORT_7 = opcodes[UInt<1>("h00")], clock @[Core.scala 574:27]
                          node _T_33 = bits(MPORT_7, 3, 3) @[Core.scala 574:30]
                          node _T_34 = eq(_T_33, UInt<1>("h00")) @[Core.scala 574:33]
                          when _T_34 : @[Core.scala 574:41]
                            io.bus.data1 <= A @[Core.scala 575:30]
                            skip @[Core.scala 574:41]
                          skip @[Core.scala 573:47]
                        skip @[Conditional.scala 40:58]
                      else : @[Conditional.scala 39:67]
                        node _T_35 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                        when _T_35 : @[Conditional.scala 39:67]
                          infer mport MPORT_8 = opcodes[UInt<1>("h00")], clock @[Core.scala 580:25]
                          node _T_36 = bits(MPORT_8, 3, 3) @[Core.scala 580:28]
                          node _T_37 = eq(_T_36, UInt<1>("h00")) @[Core.scala 580:31]
                          when _T_37 : @[Core.scala 580:39]
                            io.bus.data1 <= A @[Core.scala 581:28]
                            skip @[Core.scala 580:39]
                          node _T_38 = asUInt(clock) @[Core.scala 583:42]
                          node _T_39 = bits(_T_38, 0, 0) @[Core.scala 583:42]
                          node _T_40 = eq(_T_39, UInt<1>("h00")) @[Core.scala 772:30]
                          reg REG_3 : UInt<1>, clock @[Core.scala 772:43]
                          REG_3 <= _T_39 @[Core.scala 772:43]
                          node _T_41 = and(_T_40, REG_3) @[Core.scala 772:33]
                          when _T_41 : @[Core.scala 583:47]
                            io.bus.IORQ_ <= UInt<1>("h00") @[Core.scala 584:28]
                            infer mport MPORT_9 = opcodes[UInt<1>("h00")], clock @[Core.scala 585:27]
                            node _T_42 = bits(MPORT_9, 3, 3) @[Core.scala 585:30]
                            node _T_43 = eq(_T_42, UInt<1>("h01")) @[Core.scala 585:33]
                            when _T_43 : @[Core.scala 585:41]
                              io.bus.RD_ <= UInt<1>("h00") @[Core.scala 586:28]
                              skip @[Core.scala 585:41]
                            else : @[Core.scala 587:17]
                              io.bus.WR_ <= UInt<1>("h00") @[Core.scala 588:28]
                              skip @[Core.scala 587:17]
                            skip @[Core.scala 583:47]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_44 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_44 : @[Conditional.scala 39:67]
                            infer mport MPORT_10 = opcodes[UInt<1>("h00")], clock @[Core.scala 593:25]
                            node _T_45 = bits(MPORT_10, 3, 3) @[Core.scala 593:28]
                            node _T_46 = eq(_T_45, UInt<1>("h00")) @[Core.scala 593:31]
                            when _T_46 : @[Core.scala 593:39]
                              io.bus.data1 <= A @[Core.scala 594:28]
                              skip @[Core.scala 593:39]
                            machine_state_next <= UInt<3>("h01") @[Core.scala 596:32]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_47 = eq(UInt<3>("h04"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_47 : @[Conditional.scala 39:67]
                              infer mport MPORT_11 = opcodes[UInt<1>("h00")], clock @[Core.scala 599:25]
                              node _T_48 = bits(MPORT_11, 3, 3) @[Core.scala 599:28]
                              node _T_49 = eq(_T_48, UInt<1>("h00")) @[Core.scala 599:31]
                              when _T_49 : @[Core.scala 599:39]
                                io.bus.data1 <= A @[Core.scala 600:28]
                                skip @[Core.scala 599:39]
                              node _T_50 = asUInt(clock) @[Core.scala 602:43]
                              node _T_51 = bits(_T_50, 0, 0) @[Core.scala 602:43]
                              node _T_52 = eq(_T_51, UInt<1>("h00")) @[Core.scala 772:30]
                              reg REG_4 : UInt<1>, clock @[Core.scala 772:43]
                              REG_4 <= _T_51 @[Core.scala 772:43]
                              node _T_53 = and(_T_52, REG_4) @[Core.scala 772:33]
                              when _T_53 : @[Core.scala 602:48]
                                io.bus.IORQ_ <= UInt<1>("h01") @[Core.scala 603:28]
                                infer mport MPORT_12 = opcodes[UInt<1>("h00")], clock @[Core.scala 604:27]
                                node _T_54 = bits(MPORT_12, 3, 3) @[Core.scala 604:30]
                                node _T_55 = eq(_T_54, UInt<1>("h01")) @[Core.scala 604:33]
                                when _T_55 : @[Core.scala 604:41]
                                  io.bus.RD_ <= UInt<1>("h01") @[Core.scala 605:28]
                                  skip @[Core.scala 604:41]
                                else : @[Core.scala 606:17]
                                  io.bus.WR_ <= UInt<1>("h01") @[Core.scala 607:28]
                                  skip @[Core.scala 606:17]
                                skip @[Core.scala 602:48]
                              opcode_index <= UInt<1>("h00") @[Core.scala 610:26]
                              skip @[Conditional.scala 39:67]
                      skip @[Conditional.scala 39:67]
                skip @[Core.scala 731:52]
              else : @[Core.scala 732:52]
                infer mport MPORT_13 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:23]
                node _T_56 = and(MPORT_13, UInt<8>("h0f7")) @[Core.scala 732:27]
                node _T_57 = eq(UInt<8>("h0f3"), _T_56) @[Core.scala 732:27]
                when _T_57 : @[Core.scala 732:52]
                  node _T_58 = asUInt(reset) @[Core.scala 732:59]
                  node _T_59 = eq(_T_58, UInt<1>("h00")) @[Core.scala 732:59]
                  when _T_59 : @[Core.scala 732:59]
                    printf(clock, UInt<1>(1), "DI/EI\n") @[Core.scala 732:59]
                    skip @[Core.scala 732:59]
                  infer mport MPORT_14 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:83]
                  infer mport IFF_MPORT = opcodes[UInt<1>("h00")], clock @[Core.scala 484:19]
                  node _IFF_T = bits(IFF_MPORT, 3, 3) @[Core.scala 484:22]
                  IFF <= _IFF_T @[Core.scala 484:9]
                  skip @[Core.scala 732:52]
                else : @[Core.scala 733:90]
                  infer mport MPORT_15 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:23]
                  node _T_60 = and(MPORT_15, UInt<8>("h0ff")) @[Core.scala 733:27]
                  node _T_61 = eq(UInt<8>("h0cd"), _T_60) @[Core.scala 733:27]
                  infer mport MPORT_16 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:61]
                  node _T_62 = and(MPORT_16, UInt<8>("h0c7")) @[Core.scala 733:65]
                  node _T_63 = eq(UInt<8>("h0c4"), _T_62) @[Core.scala 733:65]
                  node _T_64 = or(_T_61, _T_63) @[Core.scala 733:51]
                  when _T_64 : @[Core.scala 733:90]
                    node _T_65 = asUInt(reset) @[Core.scala 733:97]
                    node _T_66 = eq(_T_65, UInt<1>("h00")) @[Core.scala 733:97]
                    when _T_66 : @[Core.scala 733:97]
                      printf(clock, UInt<1>(1), "CALL\n") @[Core.scala 733:97]
                      skip @[Core.scala 733:97]
                    infer mport MPORT_17 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:121]
                    node _T_67 = asUInt(reset) @[Core.scala 621:9]
                    node _T_68 = eq(_T_67, UInt<1>("h00")) @[Core.scala 621:9]
                    when _T_68 : @[Core.scala 621:9]
                      printf(clock, UInt<1>(1), "machine_state %d\n", machine_state) @[Core.scala 621:9]
                      skip @[Core.scala 621:9]
                    infer mport op_MPORT = opcodes[UInt<1>("h00")], clock @[Core.scala 623:35]
                    node op_hi = bits(op_MPORT, 0, 0) @[Core.scala 623:38]
                    infer mport op_MPORT_1 = opcodes[UInt<1>("h00")], clock @[Core.scala 623:50]
                    node op_lo = bits(op_MPORT_1, 5, 3) @[Core.scala 623:53]
                    node _op_T = cat(op_hi, op_lo) @[Cat.scala 30:58]
                    wire op : UInt
                    op <= _op_T
                    node _cond_T = eq(op, UInt<4>("h09")) @[Core.scala 626:11]
                    node _cond_T_1 = eq(op, UInt<1>("h00")) @[Core.scala 627:11]
                    node _cond_T_2 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 627:35]
                    node _cond_T_3 = and(_cond_T_1, _cond_T_2) @[Core.scala 627:25]
                    node _cond_T_4 = eq(op, UInt<1>("h01")) @[Core.scala 628:11]
                    node _cond_T_5 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 628:35]
                    node _cond_T_6 = and(_cond_T_4, _cond_T_5) @[Core.scala 628:25]
                    node _cond_T_7 = eq(op, UInt<2>("h02")) @[Core.scala 629:11]
                    node _cond_T_8 = eq(C_flag, UInt<1>("h00")) @[Core.scala 629:35]
                    node _cond_T_9 = and(_cond_T_7, _cond_T_8) @[Core.scala 629:25]
                    node _cond_T_10 = eq(op, UInt<2>("h03")) @[Core.scala 630:11]
                    node _cond_T_11 = eq(C_flag, UInt<1>("h01")) @[Core.scala 630:35]
                    node _cond_T_12 = and(_cond_T_10, _cond_T_11) @[Core.scala 630:25]
                    node _cond_T_13 = eq(op, UInt<3>("h04")) @[Core.scala 631:11]
                    node _cond_T_14 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 631:35]
                    node _cond_T_15 = and(_cond_T_13, _cond_T_14) @[Core.scala 631:25]
                    node _cond_T_16 = eq(op, UInt<3>("h05")) @[Core.scala 632:11]
                    node _cond_T_17 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 632:35]
                    node _cond_T_18 = and(_cond_T_16, _cond_T_17) @[Core.scala 632:25]
                    node _cond_T_19 = eq(op, UInt<3>("h06")) @[Core.scala 633:11]
                    node _cond_T_20 = eq(S_flag, UInt<1>("h00")) @[Core.scala 633:35]
                    node _cond_T_21 = and(_cond_T_19, _cond_T_20) @[Core.scala 633:25]
                    node _cond_T_22 = eq(op, UInt<3>("h07")) @[Core.scala 634:11]
                    node _cond_T_23 = eq(S_flag, UInt<1>("h01")) @[Core.scala 634:35]
                    node _cond_T_24 = and(_cond_T_22, _cond_T_23) @[Core.scala 634:25]
                    node _cond_T_25 = mux(_cond_T_24, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                    node _cond_T_26 = mux(_cond_T_21, UInt<1>("h01"), _cond_T_25) @[Mux.scala 98:16]
                    node _cond_T_27 = mux(_cond_T_18, UInt<1>("h01"), _cond_T_26) @[Mux.scala 98:16]
                    node _cond_T_28 = mux(_cond_T_15, UInt<1>("h01"), _cond_T_27) @[Mux.scala 98:16]
                    node _cond_T_29 = mux(_cond_T_12, UInt<1>("h01"), _cond_T_28) @[Mux.scala 98:16]
                    node _cond_T_30 = mux(_cond_T_9, UInt<1>("h01"), _cond_T_29) @[Mux.scala 98:16]
                    node _cond_T_31 = mux(_cond_T_6, UInt<1>("h01"), _cond_T_30) @[Mux.scala 98:16]
                    node _cond_T_32 = mux(_cond_T_3, UInt<1>("h01"), _cond_T_31) @[Mux.scala 98:16]
                    node cond = mux(_cond_T, UInt<1>("h01"), _cond_T_32) @[Mux.scala 98:16]
                    node _T_69 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                    when _T_69 : @[Conditional.scala 40:58]
                      node _T_70 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                      when _T_70 : @[Conditional.scala 40:58]
                        node _PC_next_T_4 = add(PC_next, UInt<1>("h01")) @[Core.scala 642:30]
                        node _PC_next_T_5 = tail(_PC_next_T_4, 1) @[Core.scala 642:30]
                        PC_next <= _PC_next_T_5 @[Core.scala 642:19]
                        skip @[Conditional.scala 40:58]
                      else : @[Conditional.scala 39:67]
                        node _T_71 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                        when _T_71 : @[Conditional.scala 39:67]
                          machine_state_next <= UInt<3>("h02") @[Core.scala 646:30]
                          node _mem_refer_addr_T_3 = add(PC_next, UInt<1>("h01")) @[Core.scala 648:37]
                          node _mem_refer_addr_T_4 = tail(_mem_refer_addr_T_3, 1) @[Core.scala 648:37]
                          mem_refer_addr <= _mem_refer_addr_T_4 @[Core.scala 648:26]
                          node _opcode_index_T_2 = add(opcode_index, UInt<1>("h01")) @[Core.scala 649:40]
                          node _opcode_index_T_3 = tail(_opcode_index_T_2, 1) @[Core.scala 649:40]
                          opcode_index <= _opcode_index_T_3 @[Core.scala 649:24]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_72 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_72 : @[Conditional.scala 39:67]
                            skip @[Conditional.scala 39:67]
                      skip @[Conditional.scala 40:58]
                    else : @[Conditional.scala 39:67]
                      node _T_73 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                      when _T_73 : @[Conditional.scala 39:67]
                        node _T_74 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                        when _T_74 : @[Conditional.scala 40:58]
                          node _mem_refer_addr_T_5 = add(PC_next, UInt<1>("h01")) @[Core.scala 666:37]
                          node _mem_refer_addr_T_6 = tail(_mem_refer_addr_T_5, 1) @[Core.scala 666:37]
                          mem_refer_addr <= _mem_refer_addr_T_6 @[Core.scala 666:26]
                          node _PC_next_T_6 = add(PC_next, UInt<1>("h01")) @[Core.scala 667:34]
                          node _PC_next_T_7 = tail(_PC_next_T_6, 1) @[Core.scala 667:34]
                          PC_next <= _PC_next_T_7 @[Core.scala 667:23]
                          node _opcode_index_T_4 = add(opcode_index, UInt<1>("h01")) @[Core.scala 668:40]
                          node _opcode_index_T_5 = tail(_opcode_index_T_4, 1) @[Core.scala 668:40]
                          opcode_index <= _opcode_index_T_5 @[Core.scala 668:24]
                          node _T_75 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 669:28]
                          when _T_75 : @[Core.scala 669:36]
                            node _T_76 = eq(cond, UInt<1>("h01")) @[Core.scala 670:23]
                            when _T_76 : @[Core.scala 670:32]
                              machine_state_next <= UInt<3>("h04") @[Core.scala 671:34]
                              skip @[Core.scala 670:32]
                            else : @[Core.scala 672:26]
                              machine_state_next <= UInt<3>("h01") @[Core.scala 673:34]
                              opcode_index <= UInt<1>("h00") @[Core.scala 674:28]
                              skip @[Core.scala 672:26]
                            dummy_cycle <= UInt<1>("h01") @[Core.scala 677:25]
                            skip @[Core.scala 669:36]
                          skip @[Conditional.scala 40:58]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_77 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                        when _T_77 : @[Conditional.scala 39:67]
                          alu16.io.input_register <= SP @[Core.scala 688:31]
                          node _T_78 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_78 : @[Conditional.scala 40:58]
                            machine_state_next <= UInt<3>("h03") @[Core.scala 691:30]
                            skip @[Conditional.scala 40:58]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_79 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                          when _T_79 : @[Conditional.scala 39:67]
                            alu16.io.input_register <= SP @[Core.scala 696:31]
                            mem_refer_addr <= alu16.io.output @[Core.scala 697:29]
                            node _T_80 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 698:22]
                            when _T_80 : @[Core.scala 698:30]
                              node _T_81 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                              when _T_81 : @[Conditional.scala 40:58]
                                alu16.io.input_register <= SP @[Core.scala 701:31]
                                alu16.io.offset <= asSInt(UInt<1>("h00")) @[Core.scala 702:23]
                                mem_refer_addr <= alu16.io.output @[Core.scala 703:29]
                                node _opcode_index_T_6 = add(opcode_index, UInt<1>("h01")) @[Core.scala 704:42]
                                node _opcode_index_T_7 = tail(_opcode_index_T_6, 1) @[Core.scala 704:42]
                                opcode_index <= _opcode_index_T_7 @[Core.scala 704:26]
                                node _io_bus_data1_T = bits(PC, 15, 8) @[Core.scala 706:30]
                                io.bus.data1 <= _io_bus_data1_T @[Core.scala 706:25]
                                skip @[Conditional.scala 40:58]
                              else : @[Conditional.scala 39:67]
                                node _T_82 = eq(UInt<3>("h04"), opcode_index) @[Conditional.scala 37:30]
                                when _T_82 : @[Conditional.scala 39:67]
                                  alu16.io.input_register <= SP @[Core.scala 709:31]
                                  alu16.io.offset <= asSInt(UInt<1>("h01")) @[Core.scala 711:30]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 712:32]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 713:26]
                                  node _io_bus_data1_T_1 = bits(PC, 7, 0) @[Core.scala 714:30]
                                  io.bus.data1 <= _io_bus_data1_T_1 @[Core.scala 714:25]
                                  SP <= alu16.io.output @[Core.scala 715:16]
                                  infer mport PC_next_hi = opcodes[UInt<2>("h02")], clock @[Core.scala 716:35]
                                  infer mport PC_next_lo = opcodes[UInt<1>("h01")], clock @[Core.scala 716:46]
                                  node _PC_next_T_8 = cat(PC_next_hi, PC_next_lo) @[Cat.scala 30:58]
                                  PC_next <= _PC_next_T_8 @[Core.scala 716:21]
                                  skip @[Conditional.scala 39:67]
                              skip @[Core.scala 698:30]
                            skip @[Conditional.scala 39:67]
                    skip @[Core.scala 733:90]
                  else : @[Core.scala 734:52]
                    infer mport MPORT_18 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:23]
                    node _T_83 = and(MPORT_18, UInt<8>("h0c6")) @[Core.scala 734:27]
                    node _T_84 = eq(UInt<8>("h0c0"), _T_83) @[Core.scala 734:27]
                    when _T_84 : @[Core.scala 734:52]
                      node _T_85 = asUInt(reset) @[Core.scala 734:59]
                      node _T_86 = eq(_T_85, UInt<1>("h00")) @[Core.scala 734:59]
                      when _T_86 : @[Core.scala 734:59]
                        printf(clock, UInt<1>(1), "RET\n") @[Core.scala 734:59]
                        skip @[Core.scala 734:59]
                      infer mport MPORT_19 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:81]
                      infer mport op_MPORT_2 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:37]
                      node op_hi_1 = bits(op_MPORT_2, 0, 0) @[Core.scala 492:40]
                      infer mport op_MPORT_3 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:52]
                      node op_lo_1 = bits(op_MPORT_3, 5, 3) @[Core.scala 492:55]
                      node _op_T_1 = cat(op_hi_1, op_lo_1) @[Cat.scala 30:58]
                      wire op_1 : UInt
                      op_1 <= _op_T_1
                      node _cond_T_33 = eq(op_1, UInt<4>("h09")) @[Core.scala 495:13]
                      node _cond_T_34 = eq(op_1, UInt<1>("h00")) @[Core.scala 496:13]
                      node _cond_T_35 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 496:37]
                      node _cond_T_36 = and(_cond_T_34, _cond_T_35) @[Core.scala 496:27]
                      node _cond_T_37 = eq(op_1, UInt<1>("h01")) @[Core.scala 497:13]
                      node _cond_T_38 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 497:37]
                      node _cond_T_39 = and(_cond_T_37, _cond_T_38) @[Core.scala 497:27]
                      node _cond_T_40 = eq(op_1, UInt<2>("h02")) @[Core.scala 498:13]
                      node _cond_T_41 = eq(C_flag, UInt<1>("h00")) @[Core.scala 498:37]
                      node _cond_T_42 = and(_cond_T_40, _cond_T_41) @[Core.scala 498:27]
                      node _cond_T_43 = eq(op_1, UInt<2>("h03")) @[Core.scala 499:13]
                      node _cond_T_44 = eq(C_flag, UInt<1>("h01")) @[Core.scala 499:37]
                      node _cond_T_45 = and(_cond_T_43, _cond_T_44) @[Core.scala 499:27]
                      node _cond_T_46 = eq(op_1, UInt<3>("h04")) @[Core.scala 500:13]
                      node _cond_T_47 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 500:37]
                      node _cond_T_48 = and(_cond_T_46, _cond_T_47) @[Core.scala 500:27]
                      node _cond_T_49 = eq(op_1, UInt<3>("h05")) @[Core.scala 501:13]
                      node _cond_T_50 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 501:37]
                      node _cond_T_51 = and(_cond_T_49, _cond_T_50) @[Core.scala 501:27]
                      node _cond_T_52 = eq(op_1, UInt<3>("h06")) @[Core.scala 502:13]
                      node _cond_T_53 = eq(S_flag, UInt<1>("h00")) @[Core.scala 502:37]
                      node _cond_T_54 = and(_cond_T_52, _cond_T_53) @[Core.scala 502:27]
                      node _cond_T_55 = eq(op_1, UInt<3>("h07")) @[Core.scala 503:13]
                      node _cond_T_56 = eq(S_flag, UInt<1>("h01")) @[Core.scala 503:37]
                      node _cond_T_57 = and(_cond_T_55, _cond_T_56) @[Core.scala 503:27]
                      node _cond_T_58 = mux(_cond_T_57, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                      node _cond_T_59 = mux(_cond_T_54, UInt<1>("h01"), _cond_T_58) @[Mux.scala 98:16]
                      node _cond_T_60 = mux(_cond_T_51, UInt<1>("h01"), _cond_T_59) @[Mux.scala 98:16]
                      node _cond_T_61 = mux(_cond_T_48, UInt<1>("h01"), _cond_T_60) @[Mux.scala 98:16]
                      node _cond_T_62 = mux(_cond_T_45, UInt<1>("h01"), _cond_T_61) @[Mux.scala 98:16]
                      node _cond_T_63 = mux(_cond_T_42, UInt<1>("h01"), _cond_T_62) @[Mux.scala 98:16]
                      node _cond_T_64 = mux(_cond_T_39, UInt<1>("h01"), _cond_T_63) @[Mux.scala 98:16]
                      node _cond_T_65 = mux(_cond_T_36, UInt<1>("h01"), _cond_T_64) @[Mux.scala 98:16]
                      node cond_1 = mux(_cond_T_33, UInt<1>("h01"), _cond_T_65) @[Mux.scala 98:16]
                      node _T_87 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                      when _T_87 : @[Conditional.scala 40:58]
                        node _T_88 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                        when _T_88 : @[Conditional.scala 40:58]
                          node _T_89 = eq(op_1, UInt<4>("h09")) @[Core.scala 511:20]
                          when _T_89 : @[Core.scala 511:34]
                            machine_state_next <= UInt<3>("h02") @[Core.scala 512:34]
                            skip @[Core.scala 511:34]
                          else : @[Core.scala 513:15]
                            machine_state_next <= UInt<3>("h04") @[Core.scala 514:34]
                            skip @[Core.scala 513:15]
                          dummy_cycle <= UInt<1>("h01") @[Core.scala 516:25]
                          mem_refer_addr <= SP @[Core.scala 517:28]
                          node _opcode_index_T_8 = add(opcode_index, UInt<1>("h01")) @[Core.scala 518:42]
                          node _opcode_index_T_9 = tail(_opcode_index_T_8, 1) @[Core.scala 518:42]
                          opcode_index <= _opcode_index_T_9 @[Core.scala 518:26]
                          skip @[Conditional.scala 40:58]
                        skip @[Conditional.scala 40:58]
                      else : @[Conditional.scala 39:67]
                        node _T_90 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                        when _T_90 : @[Conditional.scala 39:67]
                          node _T_91 = eq(cond_1, UInt<1>("h01")) @[Core.scala 523:18]
                          when _T_91 : @[Core.scala 523:26]
                            machine_state_next <= UInt<3>("h02") @[Core.scala 524:30]
                            skip @[Core.scala 523:26]
                          else : @[Core.scala 525:11]
                            machine_state_next <= UInt<3>("h01") @[Core.scala 526:30]
                            opcode_index <= UInt<1>("h00") @[Core.scala 527:24]
                            skip @[Core.scala 525:11]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_92 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                          when _T_92 : @[Conditional.scala 39:67]
                            node _T_93 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_93 : @[Conditional.scala 40:58]
                              node _SP_T = add(SP, UInt<1>("h01")) @[Core.scala 534:22]
                              node _SP_T_1 = tail(_SP_T, 1) @[Core.scala 534:22]
                              SP <= _SP_T_1 @[Core.scala 534:16]
                              node _opcode_index_T_10 = add(opcode_index, UInt<1>("h01")) @[Core.scala 535:42]
                              node _opcode_index_T_11 = tail(_opcode_index_T_10, 1) @[Core.scala 535:42]
                              opcode_index <= _opcode_index_T_11 @[Core.scala 535:26]
                              node _mem_refer_addr_T_7 = add(SP, UInt<1>("h01")) @[Core.scala 536:34]
                              node _mem_refer_addr_T_8 = tail(_mem_refer_addr_T_7, 1) @[Core.scala 536:34]
                              mem_refer_addr <= _mem_refer_addr_T_8 @[Core.scala 536:28]
                              node _T_94 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 537:30]
                              when _T_94 : @[Core.scala 537:38]
                                infer mport PC_next_hi_1 = opcodes[UInt<1>("h01")], clock @[Core.scala 538:37]
                                node _PC_next_T_9 = cat(PC_next_hi_1, io.bus.data) @[Cat.scala 30:58]
                                PC_next <= _PC_next_T_9 @[Core.scala 538:23]
                                opcode_index <= UInt<1>("h00") @[Core.scala 539:28]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 540:34]
                                skip @[Core.scala 537:38]
                              skip @[Conditional.scala 40:58]
                            skip @[Conditional.scala 39:67]
                      skip @[Core.scala 734:52]
                    else : @[Core.scala 735:52]
                      infer mport MPORT_20 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:23]
                      node _T_95 = and(MPORT_20, UInt<8>("h0c7")) @[Core.scala 735:27]
                      node _T_96 = eq(UInt<2>("h03"), _T_95) @[Core.scala 735:27]
                      when _T_96 : @[Core.scala 735:52]
                        node _T_97 = asUInt(reset) @[Core.scala 735:59]
                        node _T_98 = eq(_T_97, UInt<1>("h00")) @[Core.scala 735:59]
                        when _T_98 : @[Core.scala 735:59]
                          printf(clock, UInt<1>(1), "inc/dec16\n") @[Core.scala 735:59]
                          skip @[Core.scala 735:59]
                        infer mport MPORT_21 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:94]
                        node _register_T = bits(MPORT_21, 5, 4) @[Core.scala 175:51]
                        node _register_T_1 = bits(MPORT_21, 5, 4) @[Core.scala 177:19]
                        node _register_T_2 = eq(_register_T_1, UInt<1>("h00")) @[Core.scala 177:25]
                        infer mport register_hi = regfiles_front[UInt<3>("h00")], clock @[Core.scala 177:57]
                        infer mport register_lo = regfiles_front[UInt<3>("h01")], clock @[Core.scala 177:79]
                        node _register_T_3 = cat(register_hi, register_lo) @[Cat.scala 30:58]
                        node _register_T_4 = bits(MPORT_21, 5, 4) @[Core.scala 178:19]
                        node _register_T_5 = eq(_register_T_4, UInt<1>("h01")) @[Core.scala 178:25]
                        infer mport register_hi_1 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 178:57]
                        infer mport register_lo_1 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 178:79]
                        node _register_T_6 = cat(register_hi_1, register_lo_1) @[Cat.scala 30:58]
                        node _register_T_7 = bits(MPORT_21, 5, 4) @[Core.scala 179:19]
                        node _register_T_8 = eq(_register_T_7, UInt<2>("h02")) @[Core.scala 179:25]
                        infer mport register_hi_2 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 179:57]
                        infer mport register_lo_2 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 179:79]
                        node _register_T_9 = cat(register_hi_2, register_lo_2) @[Cat.scala 30:58]
                        node _register_T_10 = bits(MPORT_21, 5, 4) @[Core.scala 180:19]
                        node _register_T_11 = eq(_register_T_10, UInt<2>("h03")) @[Core.scala 180:25]
                        node _register_T_12 = mux(_register_T_11, SP, _register_T) @[Mux.scala 98:16]
                        node _register_T_13 = mux(_register_T_8, _register_T_9, _register_T_12) @[Mux.scala 98:16]
                        node _register_T_14 = mux(_register_T_5, _register_T_6, _register_T_13) @[Mux.scala 98:16]
                        node _register_T_15 = mux(_register_T_2, _register_T_3, _register_T_14) @[Mux.scala 98:16]
                        wire register : UInt
                        register <= _register_T_15
                        reg input : UInt, clock with : (reset => (reset, register)) @[Core.scala 183:24]
                        wire output : UInt
                        output <= register
                        reg result : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 185:25]
                        reg oooo : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 186:23]
                        alu16.io.input_register <= input @[Core.scala 188:29]
                        node _alu16_io_offset_T = bits(MPORT_21, 3, 3) @[Core.scala 189:39]
                        node _alu16_io_offset_T_1 = eq(_alu16_io_offset_T, UInt<1>("h00")) @[Core.scala 189:43]
                        node _alu16_io_offset_T_2 = mux(_alu16_io_offset_T_1, asSInt(UInt<2>("h01")), asSInt(UInt<1>("h01"))) @[Core.scala 189:27]
                        alu16.io.offset <= _alu16_io_offset_T_2 @[Core.scala 189:21]
                        node _T_99 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                        when _T_99 : @[Conditional.scala 40:58]
                          input <= register @[Core.scala 192:15]
                          machine_state_next <= UInt<3>("h04") @[Core.scala 193:28]
                          alu16.io.input_register <= input @[Core.scala 194:33]
                          dummy_cycle <= UInt<2>("h02") @[Core.scala 195:21]
                          node _T_100 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 196:24]
                          when _T_100 : @[Core.scala 196:32]
                            skip @[Core.scala 196:32]
                          else : @[Core.scala 197:39]
                            node _T_101 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 197:31]
                            when _T_101 : @[Core.scala 197:39]
                              skip @[Core.scala 197:39]
                            else : @[Core.scala 198:22]
                              input <= register @[Core.scala 199:17]
                              skip @[Core.scala 198:22]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_102 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                          when _T_102 : @[Conditional.scala 39:67]
                            node _T_103 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_103 : @[Conditional.scala 40:58]
                              node _T_104 = bits(MPORT_21, 5, 4) @[Core.scala 209:31]
                              node _T_105 = eq(UInt<1>("h00"), _T_104) @[Conditional.scala 37:30]
                              when _T_105 : @[Conditional.scala 40:58]
                                infer mport MPORT_22 = regfiles_front[UInt<3>("h00")], clock @[Core.scala 211:31]
                                node _T_106 = bits(alu16.io.output, 15, 8) @[Core.scala 211:56]
                                MPORT_22 <= _T_106 @[Core.scala 211:38]
                                infer mport MPORT_23 = regfiles_front[UInt<3>("h01")], clock @[Core.scala 212:31]
                                node _T_107 = bits(alu16.io.output, 7, 0) @[Core.scala 212:56]
                                MPORT_23 <= _T_107 @[Core.scala 212:38]
                                skip @[Conditional.scala 40:58]
                              else : @[Conditional.scala 39:67]
                                node _T_108 = eq(UInt<1>("h01"), _T_104) @[Conditional.scala 37:30]
                                when _T_108 : @[Conditional.scala 39:67]
                                  infer mport MPORT_24 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 215:31]
                                  node _T_109 = bits(alu16.io.output, 15, 8) @[Core.scala 215:56]
                                  MPORT_24 <= _T_109 @[Core.scala 215:38]
                                  infer mport MPORT_25 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 216:31]
                                  node _T_110 = bits(alu16.io.output, 7, 0) @[Core.scala 216:56]
                                  MPORT_25 <= _T_110 @[Core.scala 216:38]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_111 = eq(UInt<2>("h02"), _T_104) @[Conditional.scala 37:30]
                                  when _T_111 : @[Conditional.scala 39:67]
                                    infer mport MPORT_26 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 219:31]
                                    node _T_112 = bits(alu16.io.output, 15, 8) @[Core.scala 219:56]
                                    MPORT_26 <= _T_112 @[Core.scala 219:38]
                                    infer mport MPORT_27 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 220:31]
                                    node _T_113 = bits(alu16.io.output, 7, 0) @[Core.scala 220:56]
                                    MPORT_27 <= _T_113 @[Core.scala 220:38]
                                    skip @[Conditional.scala 39:67]
                                  else : @[Conditional.scala 39:67]
                                    node _T_114 = eq(UInt<2>("h03"), _T_104) @[Conditional.scala 37:30]
                                    when _T_114 : @[Conditional.scala 39:67]
                                      SP <= alu16.io.output @[Core.scala 223:20]
                                      skip @[Conditional.scala 39:67]
                              machine_state_next <= UInt<3>("h01") @[Core.scala 227:32]
                              opcode_index <= UInt<1>("h00") @[Core.scala 228:26]
                              output <= result @[Core.scala 229:20]
                              skip @[Conditional.scala 40:58]
                            else : @[Conditional.scala 39:67]
                              node _T_115 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_115 : @[Conditional.scala 39:67]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 232:32]
                                opcode_index <= UInt<1>("h00") @[Core.scala 233:26]
                                skip @[Conditional.scala 39:67]
                            skip @[Conditional.scala 39:67]
                        skip @[Core.scala 735:52]
                      else : @[Core.scala 736:52]
                        infer mport MPORT_28 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:23]
                        node _T_116 = and(MPORT_28, UInt<8>("h0c6")) @[Core.scala 736:27]
                        node _T_117 = eq(UInt<3>("h04"), _T_116) @[Core.scala 736:27]
                        when _T_117 : @[Core.scala 736:52]
                          node _T_118 = asUInt(reset) @[Core.scala 736:59]
                          node _T_119 = eq(_T_118, UInt<1>("h00")) @[Core.scala 736:59]
                          when _T_119 : @[Core.scala 736:59]
                            printf(clock, UInt<1>(1), "inc/dec\n") @[Core.scala 736:59]
                            skip @[Core.scala 736:59]
                          infer mport MPORT_29 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:89]
                          alu.io.input_B <= UInt<1>("h01") @[Core.scala 241:20]
                          alu.io.input_carry <= UInt<1>("h00") @[Core.scala 242:24]
                          infer mport alu_io_calc_type_MPORT = opcodes[UInt<1>("h00")], clock @[Core.scala 243:36]
                          node _alu_io_calc_type_T = bits(alu_io_calc_type_MPORT, 0, 0) @[Core.scala 243:39]
                          node _alu_io_calc_type_T_1 = mux(_alu_io_calc_type_T, UInt<8>("h090"), UInt<8>("h080")) @[Core.scala 243:28]
                          alu.io.calc_type <= _alu_io_calc_type_T_1 @[Core.scala 243:22]
                          node _T_120 = and(MPORT_29, UInt<8>("h0fe")) @[Core.scala 244:22]
                          node _T_121 = eq(UInt<6>("h034"), _T_120) @[Core.scala 244:22]
                          when _T_121 : @[Core.scala 244:47]
                            reg temp : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 245:25]
                            infer mport alu_io_input_A_MPORT = opcodes[UInt<1>("h01")], clock @[Core.scala 247:32]
                            alu.io.input_A <= alu_io_input_A_MPORT @[Core.scala 247:22]
                            node _T_122 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                            when _T_122 : @[Conditional.scala 40:58]
                              machine_state_next <= UInt<3>("h02") @[Core.scala 250:30]
                              node _mem_refer_addr_T_9 = cat(H, L) @[Cat.scala 30:58]
                              mem_refer_addr <= _mem_refer_addr_T_9 @[Core.scala 251:26]
                              opcode_index <= UInt<1>("h01") @[Core.scala 252:24]
                              skip @[Conditional.scala 40:58]
                            else : @[Conditional.scala 39:67]
                              node _T_123 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                              when _T_123 : @[Conditional.scala 39:67]
                                machine_state_next <= UInt<3>("h04") @[Core.scala 256:30]
                                node _T_124 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 262:26]
                                when _T_124 : @[Core.scala 262:34]
                                  temp <= alu.io.output_C @[Core.scala 263:18]
                                  skip @[Core.scala 262:34]
                                dummy_cycle <= UInt<1>("h01") @[Core.scala 266:23]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_125 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                when _T_125 : @[Conditional.scala 39:67]
                                  node _T_126 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 269:27]
                                  when _T_126 : @[Core.scala 269:36]
                                    machine_state_next <= UInt<3>("h03") @[Core.scala 270:32]
                                    skip @[Core.scala 269:36]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_127 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                  when _T_127 : @[Conditional.scala 39:67]
                                    machine_state_next <= UInt<3>("h01") @[Core.scala 274:30]
                                    node _T_128 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 275:27]
                                    when _T_128 : @[Core.scala 275:36]
                                      io.bus.data1 <= temp @[Core.scala 276:26]
                                      mem_refer_addr <= PC_next @[Core.scala 277:28]
                                      opcode_index <= UInt<1>("h00") @[Core.scala 278:26]
                                      skip @[Core.scala 275:36]
                                    skip @[Conditional.scala 39:67]
                            skip @[Core.scala 244:47]
                          else : @[Core.scala 282:54]
                            node _T_129 = and(MPORT_29, UInt<8>("h0c6")) @[Core.scala 282:29]
                            node _T_130 = eq(UInt<3>("h04"), _T_129) @[Core.scala 282:29]
                            when _T_130 : @[Core.scala 282:54]
                              infer mport alu_io_input_A_MPORT_1 = opcodes[UInt<1>("h00")], clock @[Core.scala 283:47]
                              node _alu_io_input_A_T = bits(alu_io_input_A_MPORT_1, 5, 3) @[Core.scala 283:50]
                              infer mport alu_io_input_A_MPORT_2 = regfiles_front[_alu_io_input_A_T], clock @[Core.scala 283:39]
                              alu.io.input_A <= alu_io_input_A_MPORT_2 @[Core.scala 283:22]
                              node _T_131 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 285:22]
                              when _T_131 : @[Core.scala 285:30]
                                infer mport MPORT_30 = opcodes[UInt<1>("h00")], clock @[Core.scala 286:31]
                                node _T_132 = bits(MPORT_30, 5, 3) @[Core.scala 286:34]
                                infer mport MPORT_31 = regfiles_front[_T_132], clock @[Core.scala 286:23]
                                MPORT_31 <= alu.io.output_C @[Core.scala 286:41]
                                skip @[Core.scala 285:30]
                              skip @[Core.scala 282:54]
                          skip @[Core.scala 736:52]
                        else : @[Core.scala 737:52]
                          infer mport MPORT_32 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:23]
                          node _T_133 = and(MPORT_32, UInt<8>("h0ff")) @[Core.scala 737:27]
                          node _T_134 = eq(UInt<7>("h076"), _T_133) @[Core.scala 737:27]
                          when _T_134 : @[Core.scala 737:52]
                            node _T_135 = asUInt(reset) @[Core.scala 737:59]
                            node _T_136 = eq(_T_135, UInt<1>("h00")) @[Core.scala 737:59]
                            when _T_136 : @[Core.scala 737:59]
                              printf(clock, UInt<1>(1), "HALT\n") @[Core.scala 737:59]
                              skip @[Core.scala 737:59]
                            infer mport MPORT_33 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:83]
                            machine_state_next <= UInt<3>("h01") @[Core.scala 472:24]
                            opcode_index <= UInt<1>("h00") @[Core.scala 473:18]
                            mem_refer_addr <= PC @[Core.scala 474:20]
                            PC_next <= PC_next @[Core.scala 475:13]
                            skip @[Core.scala 737:52]
                          else : @[Core.scala 738:52]
                            infer mport MPORT_34 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:23]
                            node _T_137 = and(MPORT_34, UInt<8>("h0f8")) @[Core.scala 738:27]
                            node _T_138 = eq(UInt<7>("h070"), _T_137) @[Core.scala 738:27]
                            when _T_138 : @[Core.scala 738:52]
                              node _T_139 = asUInt(reset) @[Core.scala 738:59]
                              node _T_140 = eq(_T_139, UInt<1>("h00")) @[Core.scala 738:59]
                              when _T_140 : @[Core.scala 738:59]
                                printf(clock, UInt<1>(1), "LD (HL),r\n") @[Core.scala 738:59]
                                skip @[Core.scala 738:59]
                              infer mport MPORT_35 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:92]
                              node _T_141 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                              when _T_141 : @[Conditional.scala 40:58]
                                node _T_142 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 396:24]
                                when _T_142 : @[Core.scala 396:32]
                                  machine_state_next <= UInt<3>("h03") @[Core.scala 397:30]
                                  opcode_index <= UInt<1>("h01") @[Core.scala 398:24]
                                  node _mem_refer_addr_T_10 = cat(H, L) @[Cat.scala 30:58]
                                  mem_refer_addr <= _mem_refer_addr_T_10 @[Core.scala 399:26]
                                  skip @[Core.scala 396:32]
                                skip @[Conditional.scala 40:58]
                              else : @[Conditional.scala 39:67]
                                node _T_143 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                when _T_143 : @[Conditional.scala 39:67]
                                  infer mport io_bus_data1_MPORT = opcodes[UInt<1>("h00")], clock @[Core.scala 404:47]
                                  node _io_bus_data1_T_2 = bits(io_bus_data1_MPORT, 2, 0) @[Core.scala 404:50]
                                  infer mport io_bus_data1_MPORT_1 = regfiles_front[_io_bus_data1_T_2], clock @[Core.scala 404:39]
                                  io.bus.data1 <= io_bus_data1_MPORT_1 @[Core.scala 404:22]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 405:28]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 406:22]
                                  skip @[Conditional.scala 39:67]
                              skip @[Core.scala 738:52]
                            else : @[Core.scala 739:52]
                              infer mport MPORT_36 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:23]
                              node _T_144 = and(MPORT_36, UInt<8>("h0c0")) @[Core.scala 739:27]
                              node _T_145 = eq(UInt<7>("h040"), _T_144) @[Core.scala 739:27]
                              when _T_145 : @[Core.scala 739:52]
                                node _T_146 = asUInt(reset) @[Core.scala 739:59]
                                node _T_147 = eq(_T_146, UInt<1>("h00")) @[Core.scala 739:59]
                                when _T_147 : @[Core.scala 739:59]
                                  printf(clock, UInt<1>(1), "LD r1,r2\n") @[Core.scala 739:59]
                                  skip @[Core.scala 739:59]
                                infer mport MPORT_37 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:94]
                                wire op_2 : UInt<2> @[Core.scala 293:18]
                                node _op_T_2 = bits(MPORT_37, 7, 6) @[Core.scala 294:22]
                                op_2 <= _op_T_2 @[Core.scala 294:8]
                                wire dst_reg : UInt<3> @[Core.scala 295:23]
                                node _dst_reg_T = bits(MPORT_37, 5, 3) @[Core.scala 296:27]
                                dst_reg <= _dst_reg_T @[Core.scala 296:13]
                                wire src_reg : UInt<3> @[Core.scala 297:23]
                                node _src_reg_T = bits(MPORT_37, 2, 0) @[Core.scala 298:27]
                                src_reg <= _src_reg_T @[Core.scala 298:13]
                                node _T_148 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                when _T_148 : @[Conditional.scala 40:58]
                                  node _T_149 = eq(src_reg, UInt<3>("h06")) @[Core.scala 302:22]
                                  when _T_149 : @[Core.scala 302:36]
                                    machine_state_next <= UInt<3>("h02") @[Core.scala 303:30]
                                    infer mport mem_refer_addr_hi = regfiles_front[UInt<3>("h04")], clock @[Core.scala 304:47]
                                    infer mport mem_refer_addr_lo_1 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 304:69]
                                    node _mem_refer_addr_T_11 = cat(mem_refer_addr_hi, mem_refer_addr_lo_1) @[Cat.scala 30:58]
                                    mem_refer_addr <= _mem_refer_addr_T_11 @[Core.scala 304:26]
                                    opcode_index <= UInt<1>("h01") @[Core.scala 305:24]
                                    skip @[Core.scala 302:36]
                                  else : @[Core.scala 306:21]
                                    infer mport MPORT_38 = regfiles_front[dst_reg], clock @[Core.scala 307:25]
                                    infer mport MPORT_39 = regfiles_front[src_reg], clock @[Core.scala 307:52]
                                    MPORT_38 <= MPORT_39 @[Core.scala 307:35]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 308:24]
                                    skip @[Core.scala 306:21]
                                  node _T_150 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 310:24]
                                  when _T_150 : @[Core.scala 310:32]
                                    skip @[Core.scala 310:32]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_151 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                  when _T_151 : @[Conditional.scala 39:67]
                                    node _T_152 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 316:24]
                                    when _T_152 : @[Core.scala 316:32]
                                      infer mport MPORT_40 = regfiles_front[dst_reg], clock @[Core.scala 317:25]
                                      MPORT_40 <= io.bus.data @[Core.scala 317:35]
                                      machine_state_next <= UInt<3>("h01") @[Core.scala 318:30]
                                      opcode_index <= UInt<1>("h00") @[Core.scala 319:24]
                                      skip @[Core.scala 316:32]
                                    skip @[Conditional.scala 39:67]
                                skip @[Core.scala 739:52]
                              else : @[Core.scala 740:52]
                                infer mport MPORT_41 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:23]
                                node _T_153 = and(MPORT_41, UInt<8>("h087")) @[Core.scala 740:27]
                                node _T_154 = eq(UInt<3>("h06"), _T_153) @[Core.scala 740:27]
                                when _T_154 : @[Core.scala 740:52]
                                  node _T_155 = asUInt(reset) @[Core.scala 740:59]
                                  node _T_156 = eq(_T_155, UInt<1>("h00")) @[Core.scala 740:59]
                                  when _T_156 : @[Core.scala 740:59]
                                    printf(clock, UInt<1>(1), "LD r,n_(hl)\n") @[Core.scala 740:59]
                                    skip @[Core.scala 740:59]
                                  infer mport MPORT_42 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:92]
                                  node _T_157 = asUInt(reset) @[Core.scala 326:11]
                                  node _T_158 = eq(_T_157, UInt<1>("h00")) @[Core.scala 326:11]
                                  when _T_158 : @[Core.scala 326:11]
                                    printf(clock, UInt<1>(1), "ld_a_n%d\n", MPORT_42) @[Core.scala 326:11]
                                    skip @[Core.scala 326:11]
                                  node _T_159 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                  when _T_159 : @[Conditional.scala 40:58]
                                    node _T_160 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 329:25]
                                    when _T_160 : @[Core.scala 329:34]
                                      skip @[Core.scala 329:34]
                                    else : @[Core.scala 331:41]
                                      node _T_161 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 331:32]
                                      when _T_161 : @[Core.scala 331:41]
                                        opcode_index <= UInt<1>("h01") @[Core.scala 332:24]
                                        machine_state_next <= UInt<3>("h02") @[Core.scala 333:30]
                                        infer mport MPORT_43 = opcodes[UInt<1>("h00")], clock @[Core.scala 334:23]
                                        node _T_162 = bits(MPORT_43, 6, 6) @[Core.scala 334:26]
                                        node _T_163 = eq(_T_162, UInt<1>("h00")) @[Core.scala 334:29]
                                        when _T_163 : @[Core.scala 334:37]
                                          mem_refer_addr <= PC_next @[Core.scala 335:28]
                                          skip @[Core.scala 334:37]
                                        else : @[Core.scala 336:13]
                                          node _mem_refer_addr_T_12 = cat(H, L) @[Cat.scala 30:58]
                                          mem_refer_addr <= _mem_refer_addr_T_12 @[Core.scala 337:28]
                                          skip @[Core.scala 336:13]
                                        skip @[Core.scala 331:41]
                                    skip @[Conditional.scala 40:58]
                                  else : @[Conditional.scala 39:67]
                                    node _T_164 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                    when _T_164 : @[Conditional.scala 39:67]
                                      machine_state_next <= UInt<3>("h01") @[Core.scala 342:28]
                                      opcode_index <= UInt<1>("h00") @[Core.scala 343:22]
                                      infer mport MPORT_44 = opcodes[UInt<1>("h00")], clock @[Core.scala 344:31]
                                      node _T_165 = bits(MPORT_44, 5, 3) @[Core.scala 344:34]
                                      infer mport MPORT_45 = regfiles_front[_T_165], clock @[Core.scala 344:23]
                                      infer mport MPORT_46 = opcodes[UInt<1>("h01")], clock @[Core.scala 344:51]
                                      MPORT_45 <= MPORT_46 @[Core.scala 344:41]
                                      node _PC_next_T_10 = add(PC_next, UInt<1>("h01")) @[Core.scala 345:28]
                                      node _PC_next_T_11 = tail(_PC_next_T_10, 1) @[Core.scala 345:28]
                                      PC_next <= _PC_next_T_11 @[Core.scala 345:17]
                                      skip @[Conditional.scala 39:67]
                                  skip @[Core.scala 740:52]
                                else : @[Core.scala 741:52]
                                  infer mport MPORT_47 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:23]
                                  node _T_166 = and(MPORT_47, UInt<8>("h0c8")) @[Core.scala 741:27]
                                  node _T_167 = eq(UInt<8>("h080"), _T_166) @[Core.scala 741:27]
                                  when _T_167 : @[Core.scala 741:52]
                                    node _T_168 = asUInt(reset) @[Core.scala 741:59]
                                    node _T_169 = eq(_T_168, UInt<1>("h00")) @[Core.scala 741:59]
                                    when _T_169 : @[Core.scala 741:59]
                                      printf(clock, UInt<1>(1), "ADD A,r\n") @[Core.scala 741:59]
                                      skip @[Core.scala 741:59]
                                    infer mport MPORT_48 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:89]
                                    infer mport alu_io_input_A_MPORT_3 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 351:37]
                                    alu.io.input_A <= alu_io_input_A_MPORT_3 @[Core.scala 351:20]
                                    infer mport alu_io_input_B_MPORT = opcodes[UInt<1>("h00")], clock @[Core.scala 352:45]
                                    node _alu_io_input_B_T = bits(alu_io_input_B_MPORT, 2, 0) @[Core.scala 352:48]
                                    infer mport alu_io_input_B_MPORT_1 = regfiles_front[_alu_io_input_B_T], clock @[Core.scala 352:37]
                                    alu.io.input_B <= alu_io_input_B_MPORT_1 @[Core.scala 352:20]
                                    alu.io.input_carry <= C_flag @[Core.scala 353:24]
                                    node _alu_io_calc_type_T_2 = and(MPORT_48, UInt<8>("h0f8")) @[Core.scala 354:32]
                                    alu.io.calc_type <= _alu_io_calc_type_T_2 @[Core.scala 354:22]
                                    node _T_170 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                    when _T_170 : @[Conditional.scala 40:58]
                                      node _T_171 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 358:24]
                                      when _T_171 : @[Core.scala 358:32]
                                        node _T_172 = bits(MPORT_48, 7, 4) @[Core.scala 359:22]
                                        node _T_173 = eq(UInt<4>("h08"), _T_172) @[Conditional.scala 37:30]
                                        when _T_173 : @[Conditional.scala 40:58]
                                          node _T_174 = bits(MPORT_48, 2, 0) @[Core.scala 362:24]
                                          node _T_175 = eq(_T_174, UInt<3>("h06")) @[Core.scala 362:30]
                                          when _T_175 : @[Core.scala 362:42]
                                            skip @[Core.scala 362:42]
                                          skip @[Conditional.scala 40:58]
                                        else : @[Conditional.scala 39:67]
                                          node _T_176 = eq(UInt<4>("h09"), _T_172) @[Conditional.scala 37:30]
                                          when _T_176 : @[Conditional.scala 39:67]
                                            node _T_177 = bits(MPORT_48, 2, 0) @[Core.scala 368:24]
                                            node _T_178 = eq(_T_177, UInt<3>("h06")) @[Core.scala 368:30]
                                            when _T_178 : @[Core.scala 368:42]
                                              skip @[Core.scala 368:42]
                                            skip @[Conditional.scala 39:67]
                                          else : @[Conditional.scala 39:67]
                                            node _T_179 = eq(UInt<4>("h0a"), _T_172) @[Conditional.scala 37:30]
                                            when _T_179 : @[Conditional.scala 39:67]
                                              node _T_180 = bits(MPORT_48, 2, 0) @[Core.scala 374:24]
                                              node _T_181 = eq(_T_180, UInt<3>("h06")) @[Core.scala 374:30]
                                              when _T_181 : @[Core.scala 374:42]
                                                skip @[Core.scala 374:42]
                                              skip @[Conditional.scala 39:67]
                                            else : @[Conditional.scala 39:67]
                                              node _T_182 = eq(UInt<4>("h0b"), _T_172) @[Conditional.scala 37:30]
                                              when _T_182 : @[Conditional.scala 39:67]
                                                node _T_183 = bits(MPORT_48, 2, 0) @[Core.scala 380:24]
                                                node _T_184 = eq(_T_183, UInt<3>("h06")) @[Core.scala 380:30]
                                                when _T_184 : @[Core.scala 380:42]
                                                  skip @[Core.scala 380:42]
                                                skip @[Conditional.scala 39:67]
                                        infer mport MPORT_49 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 386:23]
                                        MPORT_49 <= alu.io.output_C @[Core.scala 386:30]
                                        F <= alu.io.flag @[Core.scala 387:11]
                                        skip @[Core.scala 358:32]
                                      skip @[Conditional.scala 40:58]
                                    skip @[Core.scala 741:52]
                                  else : @[Core.scala 742:90]
                                    infer mport MPORT_50 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:23]
                                    node _T_185 = and(MPORT_50, UInt<8>("h0ff")) @[Core.scala 742:27]
                                    node _T_186 = eq(UInt<8>("h0c3"), _T_185) @[Core.scala 742:27]
                                    infer mport MPORT_51 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:61]
                                    node _T_187 = and(MPORT_51, UInt<8>("h0c7")) @[Core.scala 742:65]
                                    node _T_188 = eq(UInt<8>("h0c2"), _T_187) @[Core.scala 742:65]
                                    node _T_189 = or(_T_186, _T_188) @[Core.scala 742:51]
                                    when _T_189 : @[Core.scala 742:90]
                                      node _T_190 = asUInt(reset) @[Core.scala 742:97]
                                      node _T_191 = eq(_T_190, UInt<1>("h00")) @[Core.scala 742:97]
                                      when _T_191 : @[Core.scala 742:97]
                                        printf(clock, UInt<1>(1), "JP nn") @[Core.scala 742:97]
                                        skip @[Core.scala 742:97]
                                      infer mport MPORT_52 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:118]
                                      infer mport op_MPORT_4 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:37]
                                      node op_hi_2 = bits(op_MPORT_4, 0, 0) @[Core.scala 413:40]
                                      infer mport op_MPORT_5 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:52]
                                      node op_lo_2 = bits(op_MPORT_5, 5, 3) @[Core.scala 413:55]
                                      node _op_T_3 = cat(op_hi_2, op_lo_2) @[Cat.scala 30:58]
                                      wire op_3 : UInt
                                      op_3 <= _op_T_3
                                      node _T_192 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                      when _T_192 : @[Conditional.scala 40:58]
                                        node _T_193 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                        when _T_193 : @[Conditional.scala 40:58]
                                          machine_state_next <= UInt<3>("h02") @[Core.scala 418:28]
                                          opcode_index <= UInt<1>("h01") @[Core.scala 419:22]
                                          node _mem_refer_addr_T_13 = add(PC_next, UInt<1>("h01")) @[Core.scala 421:37]
                                          node _mem_refer_addr_T_14 = tail(_mem_refer_addr_T_13, 1) @[Core.scala 421:37]
                                          mem_refer_addr <= _mem_refer_addr_T_14 @[Core.scala 421:26]
                                          skip @[Conditional.scala 40:58]
                                        skip @[Conditional.scala 40:58]
                                      else : @[Conditional.scala 39:67]
                                        node _T_194 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                        when _T_194 : @[Conditional.scala 39:67]
                                          node _T_195 = bits(opcode_index, 1, 0) @[Core.scala 426:16]
                                          infer mport MPORT_53 = opcodes[_T_195], clock @[Core.scala 426:16]
                                          MPORT_53 <= io.bus.data @[Core.scala 426:31]
                                          node _T_196 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 428:25]
                                          when _T_196 : @[Core.scala 428:34]
                                            node _mem_refer_addr_T_15 = add(PC_next, UInt<1>("h01")) @[Core.scala 429:37]
                                            node _mem_refer_addr_T_16 = tail(_mem_refer_addr_T_15, 1) @[Core.scala 429:37]
                                            mem_refer_addr <= _mem_refer_addr_T_16 @[Core.scala 429:26]
                                            node _T_197 = eq(UInt<1>("h01"), opcode_index) @[Conditional.scala 37:30]
                                            when _T_197 : @[Conditional.scala 40:58]
                                              node _opcode_index_T_12 = add(opcode_index, UInt<1>("h01")) @[Core.scala 432:44]
                                              node _opcode_index_T_13 = tail(_opcode_index_T_12, 1) @[Core.scala 432:44]
                                              opcode_index <= _opcode_index_T_13 @[Core.scala 432:28]
                                              node _PC_next_T_12 = add(PC_next, UInt<1>("h01")) @[Core.scala 433:34]
                                              node _PC_next_T_13 = tail(_PC_next_T_12, 1) @[Core.scala 433:34]
                                              PC_next <= _PC_next_T_13 @[Core.scala 433:23]
                                              skip @[Conditional.scala 40:58]
                                            else : @[Conditional.scala 39:67]
                                              node _T_198 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                              when _T_198 : @[Conditional.scala 39:67]
                                                opcode_index <= UInt<1>("h00") @[Core.scala 436:28]
                                                machine_state_next <= UInt<3>("h01") @[Core.scala 437:34]
                                                node _cond_T_66 = eq(op_3, UInt<4>("h08")) @[Core.scala 443:23]
                                                node _cond_T_67 = eq(op_3, UInt<1>("h00")) @[Core.scala 444:23]
                                                node _cond_T_68 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 444:47]
                                                node _cond_T_69 = and(_cond_T_67, _cond_T_68) @[Core.scala 444:37]
                                                node _cond_T_70 = eq(op_3, UInt<1>("h01")) @[Core.scala 445:23]
                                                node _cond_T_71 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 445:47]
                                                node _cond_T_72 = and(_cond_T_70, _cond_T_71) @[Core.scala 445:37]
                                                node _cond_T_73 = eq(op_3, UInt<2>("h02")) @[Core.scala 446:23]
                                                node _cond_T_74 = eq(C_flag, UInt<1>("h00")) @[Core.scala 446:47]
                                                node _cond_T_75 = and(_cond_T_73, _cond_T_74) @[Core.scala 446:37]
                                                node _cond_T_76 = eq(op_3, UInt<2>("h03")) @[Core.scala 447:23]
                                                node _cond_T_77 = eq(C_flag, UInt<1>("h01")) @[Core.scala 447:47]
                                                node _cond_T_78 = and(_cond_T_76, _cond_T_77) @[Core.scala 447:37]
                                                node _cond_T_79 = eq(op_3, UInt<3>("h04")) @[Core.scala 448:23]
                                                node _cond_T_80 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 448:47]
                                                node _cond_T_81 = and(_cond_T_79, _cond_T_80) @[Core.scala 448:37]
                                                node _cond_T_82 = eq(op_3, UInt<3>("h05")) @[Core.scala 449:23]
                                                node _cond_T_83 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 449:47]
                                                node _cond_T_84 = and(_cond_T_82, _cond_T_83) @[Core.scala 449:37]
                                                node _cond_T_85 = eq(op_3, UInt<3>("h06")) @[Core.scala 450:23]
                                                node _cond_T_86 = eq(S_flag, UInt<1>("h00")) @[Core.scala 450:47]
                                                node _cond_T_87 = and(_cond_T_85, _cond_T_86) @[Core.scala 450:37]
                                                node _cond_T_88 = eq(op_3, UInt<3>("h07")) @[Core.scala 451:23]
                                                node _cond_T_89 = eq(S_flag, UInt<1>("h01")) @[Core.scala 451:47]
                                                node _cond_T_90 = and(_cond_T_88, _cond_T_89) @[Core.scala 451:37]
                                                node _cond_T_91 = mux(_cond_T_90, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                                                node _cond_T_92 = mux(_cond_T_87, UInt<1>("h01"), _cond_T_91) @[Mux.scala 98:16]
                                                node _cond_T_93 = mux(_cond_T_84, UInt<1>("h01"), _cond_T_92) @[Mux.scala 98:16]
                                                node _cond_T_94 = mux(_cond_T_81, UInt<1>("h01"), _cond_T_93) @[Mux.scala 98:16]
                                                node _cond_T_95 = mux(_cond_T_78, UInt<1>("h01"), _cond_T_94) @[Mux.scala 98:16]
                                                node _cond_T_96 = mux(_cond_T_75, UInt<1>("h01"), _cond_T_95) @[Mux.scala 98:16]
                                                node _cond_T_97 = mux(_cond_T_72, UInt<1>("h01"), _cond_T_96) @[Mux.scala 98:16]
                                                node _cond_T_98 = mux(_cond_T_69, UInt<1>("h01"), _cond_T_97) @[Mux.scala 98:16]
                                                node cond_2 = mux(_cond_T_66, UInt<1>("h01"), _cond_T_98) @[Mux.scala 98:16]
                                                node _T_199 = eq(cond_2, UInt<1>("h00")) @[Core.scala 455:25]
                                                when _T_199 : @[Core.scala 455:34]
                                                  node _PC_next_T_14 = add(PC_next, UInt<1>("h01")) @[Core.scala 456:36]
                                                  node _PC_next_T_15 = tail(_PC_next_T_14, 1) @[Core.scala 456:36]
                                                  PC_next <= _PC_next_T_15 @[Core.scala 456:25]
                                                  skip @[Core.scala 455:34]
                                                else : @[Core.scala 457:28]
                                                  infer mport PC_next_hi_2 = opcodes[UInt<1>("h01")], clock @[Core.scala 458:39]
                                                  infer mport PC_next_lo_1 = opcodes[UInt<2>("h02")], clock @[Core.scala 458:50]
                                                  node _PC_next_T_16 = cat(PC_next_hi_2, PC_next_lo_1) @[Cat.scala 30:58]
                                                  PC_next <= _PC_next_T_16 @[Core.scala 458:25]
                                                  skip @[Core.scala 457:28]
                                                skip @[Conditional.scala 39:67]
                                            skip @[Core.scala 428:34]
                                          skip @[Conditional.scala 39:67]
                                      skip @[Core.scala 742:90]
                                    else : @[Core.scala 743:52]
                                      infer mport MPORT_54 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:23]
                                      node _T_200 = and(MPORT_54, UInt<8>("h0ff")) @[Core.scala 743:27]
                                      node _T_201 = eq(UInt<8>("h0dd"), _T_200) @[Core.scala 743:27]
                                      when _T_201 : @[Core.scala 743:52]
                                        node _T_202 = asUInt(reset) @[Core.scala 743:59]
                                        node _T_203 = eq(_T_202, UInt<1>("h00")) @[Core.scala 743:59]
                                        when _T_203 : @[Core.scala 743:59]
                                          printf(clock, UInt<1>(1), "DD") @[Core.scala 743:59]
                                          skip @[Core.scala 743:59]
                                        infer mport MPORT_55 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:87]
                                        node _T_204 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                        when _T_204 : @[Conditional.scala 40:58]
                                          node _T_205 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                          when _T_205 : @[Conditional.scala 40:58]
                                            node _opcode_index_T_14 = add(opcode_index, UInt<1>("h01")) @[Core.scala 126:42]
                                            node _opcode_index_T_15 = tail(_opcode_index_T_14, 1) @[Core.scala 126:42]
                                            opcode_index <= _opcode_index_T_15 @[Core.scala 126:26]
                                            skip @[Conditional.scala 40:58]
                                          else : @[Conditional.scala 39:67]
                                            node _T_206 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                                            when _T_206 : @[Conditional.scala 39:67]
                                              node _T_207 = eq(opcode_index, UInt<1>("h01")) @[Core.scala 129:30]
                                              when _T_207 : @[Core.scala 129:38]
                                                machine_state_next <= UInt<3>("h01") @[Core.scala 130:34]
                                                skip @[Core.scala 129:38]
                                              else : @[Core.scala 131:26]
                                                machine_state_next <= UInt<3>("h02") @[Core.scala 132:34]
                                                mem_refer_addr <= PC_next @[Core.scala 133:30]
                                                skip @[Core.scala 131:26]
                                              skip @[Conditional.scala 39:67]
                                          skip @[Conditional.scala 40:58]
                                        else : @[Conditional.scala 39:67]
                                          node _T_208 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                          when _T_208 : @[Conditional.scala 39:67]
                                            node _T_209 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                            when _T_209 : @[Conditional.scala 40:58]
                                              mem_refer_addr <= PC_next @[Core.scala 141:28]
                                              node _T_210 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 142:28]
                                              when _T_210 : @[Core.scala 142:36]
                                                machine_state_next <= UInt<3>("h04") @[Core.scala 143:36]
                                                dummy_cycle <= UInt<3>("h05") @[Core.scala 144:29]
                                                node _PC_next_T_17 = add(PC_next, UInt<1>("h01")) @[Core.scala 145:36]
                                                node _PC_next_T_18 = tail(_PC_next_T_17, 1) @[Core.scala 145:36]
                                                PC_next <= _PC_next_T_18 @[Core.scala 145:25]
                                                node _opcode_index_T_16 = add(opcode_index, UInt<1>("h01")) @[Core.scala 146:46]
                                                node _opcode_index_T_17 = tail(_opcode_index_T_16, 1) @[Core.scala 146:46]
                                                opcode_index <= _opcode_index_T_17 @[Core.scala 146:30]
                                                skip @[Core.scala 142:36]
                                              skip @[Conditional.scala 40:58]
                                            else : @[Conditional.scala 39:67]
                                              node _T_211 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                                              when _T_211 : @[Conditional.scala 39:67]
                                                alu16.io.input_register <= IX @[Core.scala 150:37]
                                                infer mport alu16_io_offset_MPORT = opcodes[UInt<2>("h02")], clock @[Core.scala 151:39]
                                                node _alu16_io_offset_T_3 = asSInt(alu16_io_offset_MPORT) @[Core.scala 151:49]
                                                alu16.io.offset <= _alu16_io_offset_T_3 @[Core.scala 151:29]
                                                mem_refer_addr <= alu16.io.output @[Core.scala 152:28]
                                                node _T_212 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 153:28]
                                                when _T_212 : @[Core.scala 153:36]
                                                  opcode_index <= UInt<1>("h00") @[Core.scala 154:28]
                                                  machine_state_next <= UInt<3>("h01") @[Core.scala 155:34]
                                                  infer mport MPORT_56 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 156:29]
                                                  MPORT_56 <= io.bus.data @[Core.scala 156:36]
                                                  skip @[Core.scala 153:36]
                                                skip @[Conditional.scala 39:67]
                                            skip @[Conditional.scala 39:67]
                                          else : @[Conditional.scala 39:67]
                                            node _T_213 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                            when _T_213 : @[Conditional.scala 39:67]
                                              node _T_214 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 162:24]
                                              when _T_214 : @[Core.scala 162:32]
                                                machine_state_next <= UInt<3>("h02") @[Core.scala 163:30]
                                                skip @[Core.scala 162:32]
                                              node _T_215 = eq(m1_t_cycle, UInt<3>("h04")) @[Core.scala 165:24]
                                              when _T_215 : @[Core.scala 165:32]
                                                alu16.io.input_register <= IX @[Core.scala 166:35]
                                                infer mport alu16_io_offset_MPORT_1 = opcodes[UInt<2>("h02")], clock @[Core.scala 167:37]
                                                node _alu16_io_offset_T_4 = asSInt(alu16_io_offset_MPORT_1) @[Core.scala 167:47]
                                                alu16.io.offset <= _alu16_io_offset_T_4 @[Core.scala 167:27]
                                                mem_refer_addr <= alu16.io.output @[Core.scala 168:26]
                                                skip @[Core.scala 165:32]
                                              skip @[Conditional.scala 39:67]
                                        skip @[Core.scala 743:52]
            skip @[Core.scala 801:41]
          else : @[Core.scala 809:41]
            node _T_216 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 809:32]
            when _T_216 : @[Core.scala 809:41]
              node io_bus_addr_lo = and(R, UInt<7>("h07f")) @[Core.scala 811:34]
              node _io_bus_addr_T = cat(I, io_bus_addr_lo) @[Cat.scala 30:58]
              io.bus.addr <= _io_bus_addr_T @[Core.scala 811:23]
              io.bus.MREQ_ <= UInt<1>("h01") @[Core.scala 812:24]
              io.bus.M1_ <= UInt<1>("h01") @[Core.scala 813:22]
              io.bus.RFSH_ <= UInt<1>("h00") @[Core.scala 814:24]
              node _T_217 = asUInt(clock) @[Core.scala 815:34]
              node _T_218 = bits(_T_217, 0, 0) @[Core.scala 815:34]
              node _T_219 = eq(_T_218, UInt<1>("h00")) @[Core.scala 772:30]
              reg REG_5 : UInt<1>, clock @[Core.scala 772:43]
              REG_5 <= _T_218 @[Core.scala 772:43]
              node _T_220 = and(_T_219, REG_5) @[Core.scala 772:33]
              when _T_220 : @[Core.scala 815:43]
                io.bus.MREQ_ <= UInt<1>("h00") @[Core.scala 816:26]
                skip @[Core.scala 815:43]
              PC <= PC_next @[Core.scala 818:14]
              infer mport MPORT_57 = opcodes[UInt<1>("h00")], clock @[Core.scala 729:46]
              infer mport MPORT_58 = opcodes[UInt<1>("h01")], clock @[Core.scala 729:73]
              node _T_221 = asUInt(reset) @[Core.scala 729:11]
              node _T_222 = eq(_T_221, UInt<1>("h00")) @[Core.scala 729:11]
              when _T_222 : @[Core.scala 729:11]
                printf(clock, UInt<1>(1), "----decode %x %x\n", MPORT_57, MPORT_58) @[Core.scala 729:11]
                skip @[Core.scala 729:11]
              infer mport MPORT_59 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:18]
              node _T_223 = and(MPORT_59, UInt<8>("h0ff")) @[Core.scala 730:22]
              node _T_224 = eq(UInt<1>("h00"), _T_223) @[Core.scala 730:22]
              when _T_224 : @[Core.scala 730:47]
                node _T_225 = asUInt(reset) @[Core.scala 730:54]
                node _T_226 = eq(_T_225, UInt<1>("h00")) @[Core.scala 730:54]
                when _T_226 : @[Core.scala 730:54]
                  printf(clock, UInt<1>(1), "NOP\n") @[Core.scala 730:54]
                  skip @[Core.scala 730:54]
                infer mport MPORT_60 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:76]
                machine_state_next <= UInt<3>("h01") @[Core.scala 479:24]
                opcode_index <= UInt<1>("h00") @[Core.scala 480:18]
                skip @[Core.scala 730:47]
              else : @[Core.scala 731:52]
                infer mport MPORT_61 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:23]
                node _T_227 = and(MPORT_61, UInt<8>("h0f7")) @[Core.scala 731:27]
                node _T_228 = eq(UInt<8>("h0d3"), _T_227) @[Core.scala 731:27]
                when _T_228 : @[Core.scala 731:52]
                  node _T_229 = asUInt(reset) @[Core.scala 731:59]
                  node _T_230 = eq(_T_229, UInt<1>("h00")) @[Core.scala 731:59]
                  when _T_230 : @[Core.scala 731:59]
                    printf(clock, UInt<1>(1), "inout\n") @[Core.scala 731:59]
                    skip @[Core.scala 731:59]
                  infer mport MPORT_62 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:86]
                  node _T_231 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                  when _T_231 : @[Conditional.scala 40:58]
                    node _T_232 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 551:24]
                    when _T_232 : @[Core.scala 551:32]
                      machine_state_next <= UInt<3>("h02") @[Core.scala 552:30]
                      node _mem_refer_addr_T_17 = add(PC_next, UInt<1>("h01")) @[Core.scala 553:37]
                      node _mem_refer_addr_T_18 = tail(_mem_refer_addr_T_17, 1) @[Core.scala 553:37]
                      mem_refer_addr <= _mem_refer_addr_T_18 @[Core.scala 553:26]
                      node _opcode_index_T_18 = add(opcode_index, UInt<1>("h01")) @[Core.scala 554:40]
                      node _opcode_index_T_19 = tail(_opcode_index_T_18, 1) @[Core.scala 554:40]
                      opcode_index <= _opcode_index_T_19 @[Core.scala 554:24]
                      skip @[Core.scala 551:32]
                    skip @[Conditional.scala 40:58]
                  else : @[Conditional.scala 39:67]
                    node _T_233 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                    when _T_233 : @[Conditional.scala 39:67]
                      node _T_234 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 558:24]
                      when _T_234 : @[Core.scala 558:32]
                        machine_state_next <= UInt<3>("h05") @[Core.scala 559:30]
                        infer mport mem_refer_addr_lo_2 = opcodes[UInt<1>("h01")], clock @[Core.scala 560:43]
                        node _mem_refer_addr_T_19 = cat(A, mem_refer_addr_lo_2) @[Cat.scala 30:58]
                        mem_refer_addr <= _mem_refer_addr_T_19 @[Core.scala 560:26]
                        node _PC_next_T_19 = add(PC_next, UInt<1>("h01")) @[Core.scala 561:30]
                        node _PC_next_T_20 = tail(_PC_next_T_19, 1) @[Core.scala 561:30]
                        PC_next <= _PC_next_T_20 @[Core.scala 561:19]
                        skip @[Core.scala 558:32]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_235 = eq(UInt<3>("h05"), machine_state) @[Conditional.scala 37:30]
                      when _T_235 : @[Conditional.scala 39:67]
                        io.bus.addr <= mem_refer_addr @[Core.scala 565:21]
                        node _T_236 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                        when _T_236 : @[Conditional.scala 40:58]
                          node _T_237 = asUInt(clock) @[Core.scala 573:42]
                          node _T_238 = bits(_T_237, 0, 0) @[Core.scala 573:42]
                          node _T_239 = eq(_T_238, UInt<1>("h00")) @[Core.scala 772:30]
                          reg REG_6 : UInt<1>, clock @[Core.scala 772:43]
                          REG_6 <= _T_238 @[Core.scala 772:43]
                          node _T_240 = and(_T_239, REG_6) @[Core.scala 772:33]
                          when _T_240 : @[Core.scala 573:47]
                            infer mport MPORT_63 = opcodes[UInt<1>("h00")], clock @[Core.scala 574:27]
                            node _T_241 = bits(MPORT_63, 3, 3) @[Core.scala 574:30]
                            node _T_242 = eq(_T_241, UInt<1>("h00")) @[Core.scala 574:33]
                            when _T_242 : @[Core.scala 574:41]
                              io.bus.data1 <= A @[Core.scala 575:30]
                              skip @[Core.scala 574:41]
                            skip @[Core.scala 573:47]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_243 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_243 : @[Conditional.scala 39:67]
                            infer mport MPORT_64 = opcodes[UInt<1>("h00")], clock @[Core.scala 580:25]
                            node _T_244 = bits(MPORT_64, 3, 3) @[Core.scala 580:28]
                            node _T_245 = eq(_T_244, UInt<1>("h00")) @[Core.scala 580:31]
                            when _T_245 : @[Core.scala 580:39]
                              io.bus.data1 <= A @[Core.scala 581:28]
                              skip @[Core.scala 580:39]
                            node _T_246 = asUInt(clock) @[Core.scala 583:42]
                            node _T_247 = bits(_T_246, 0, 0) @[Core.scala 583:42]
                            node _T_248 = eq(_T_247, UInt<1>("h00")) @[Core.scala 772:30]
                            reg REG_7 : UInt<1>, clock @[Core.scala 772:43]
                            REG_7 <= _T_247 @[Core.scala 772:43]
                            node _T_249 = and(_T_248, REG_7) @[Core.scala 772:33]
                            when _T_249 : @[Core.scala 583:47]
                              io.bus.IORQ_ <= UInt<1>("h00") @[Core.scala 584:28]
                              infer mport MPORT_65 = opcodes[UInt<1>("h00")], clock @[Core.scala 585:27]
                              node _T_250 = bits(MPORT_65, 3, 3) @[Core.scala 585:30]
                              node _T_251 = eq(_T_250, UInt<1>("h01")) @[Core.scala 585:33]
                              when _T_251 : @[Core.scala 585:41]
                                io.bus.RD_ <= UInt<1>("h00") @[Core.scala 586:28]
                                skip @[Core.scala 585:41]
                              else : @[Core.scala 587:17]
                                io.bus.WR_ <= UInt<1>("h00") @[Core.scala 588:28]
                                skip @[Core.scala 587:17]
                              skip @[Core.scala 583:47]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_252 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_252 : @[Conditional.scala 39:67]
                              infer mport MPORT_66 = opcodes[UInt<1>("h00")], clock @[Core.scala 593:25]
                              node _T_253 = bits(MPORT_66, 3, 3) @[Core.scala 593:28]
                              node _T_254 = eq(_T_253, UInt<1>("h00")) @[Core.scala 593:31]
                              when _T_254 : @[Core.scala 593:39]
                                io.bus.data1 <= A @[Core.scala 594:28]
                                skip @[Core.scala 593:39]
                              machine_state_next <= UInt<3>("h01") @[Core.scala 596:32]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_255 = eq(UInt<3>("h04"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_255 : @[Conditional.scala 39:67]
                                infer mport MPORT_67 = opcodes[UInt<1>("h00")], clock @[Core.scala 599:25]
                                node _T_256 = bits(MPORT_67, 3, 3) @[Core.scala 599:28]
                                node _T_257 = eq(_T_256, UInt<1>("h00")) @[Core.scala 599:31]
                                when _T_257 : @[Core.scala 599:39]
                                  io.bus.data1 <= A @[Core.scala 600:28]
                                  skip @[Core.scala 599:39]
                                node _T_258 = asUInt(clock) @[Core.scala 602:43]
                                node _T_259 = bits(_T_258, 0, 0) @[Core.scala 602:43]
                                node _T_260 = eq(_T_259, UInt<1>("h00")) @[Core.scala 772:30]
                                reg REG_8 : UInt<1>, clock @[Core.scala 772:43]
                                REG_8 <= _T_259 @[Core.scala 772:43]
                                node _T_261 = and(_T_260, REG_8) @[Core.scala 772:33]
                                when _T_261 : @[Core.scala 602:48]
                                  io.bus.IORQ_ <= UInt<1>("h01") @[Core.scala 603:28]
                                  infer mport MPORT_68 = opcodes[UInt<1>("h00")], clock @[Core.scala 604:27]
                                  node _T_262 = bits(MPORT_68, 3, 3) @[Core.scala 604:30]
                                  node _T_263 = eq(_T_262, UInt<1>("h01")) @[Core.scala 604:33]
                                  when _T_263 : @[Core.scala 604:41]
                                    io.bus.RD_ <= UInt<1>("h01") @[Core.scala 605:28]
                                    skip @[Core.scala 604:41]
                                  else : @[Core.scala 606:17]
                                    io.bus.WR_ <= UInt<1>("h01") @[Core.scala 607:28]
                                    skip @[Core.scala 606:17]
                                  skip @[Core.scala 602:48]
                                opcode_index <= UInt<1>("h00") @[Core.scala 610:26]
                                skip @[Conditional.scala 39:67]
                        skip @[Conditional.scala 39:67]
                  skip @[Core.scala 731:52]
                else : @[Core.scala 732:52]
                  infer mport MPORT_69 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:23]
                  node _T_264 = and(MPORT_69, UInt<8>("h0f7")) @[Core.scala 732:27]
                  node _T_265 = eq(UInt<8>("h0f3"), _T_264) @[Core.scala 732:27]
                  when _T_265 : @[Core.scala 732:52]
                    node _T_266 = asUInt(reset) @[Core.scala 732:59]
                    node _T_267 = eq(_T_266, UInt<1>("h00")) @[Core.scala 732:59]
                    when _T_267 : @[Core.scala 732:59]
                      printf(clock, UInt<1>(1), "DI/EI\n") @[Core.scala 732:59]
                      skip @[Core.scala 732:59]
                    infer mport MPORT_70 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:83]
                    infer mport IFF_MPORT_1 = opcodes[UInt<1>("h00")], clock @[Core.scala 484:19]
                    node _IFF_T_1 = bits(IFF_MPORT_1, 3, 3) @[Core.scala 484:22]
                    IFF <= _IFF_T_1 @[Core.scala 484:9]
                    skip @[Core.scala 732:52]
                  else : @[Core.scala 733:90]
                    infer mport MPORT_71 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:23]
                    node _T_268 = and(MPORT_71, UInt<8>("h0ff")) @[Core.scala 733:27]
                    node _T_269 = eq(UInt<8>("h0cd"), _T_268) @[Core.scala 733:27]
                    infer mport MPORT_72 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:61]
                    node _T_270 = and(MPORT_72, UInt<8>("h0c7")) @[Core.scala 733:65]
                    node _T_271 = eq(UInt<8>("h0c4"), _T_270) @[Core.scala 733:65]
                    node _T_272 = or(_T_269, _T_271) @[Core.scala 733:51]
                    when _T_272 : @[Core.scala 733:90]
                      node _T_273 = asUInt(reset) @[Core.scala 733:97]
                      node _T_274 = eq(_T_273, UInt<1>("h00")) @[Core.scala 733:97]
                      when _T_274 : @[Core.scala 733:97]
                        printf(clock, UInt<1>(1), "CALL\n") @[Core.scala 733:97]
                        skip @[Core.scala 733:97]
                      infer mport MPORT_73 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:121]
                      node _T_275 = asUInt(reset) @[Core.scala 621:9]
                      node _T_276 = eq(_T_275, UInt<1>("h00")) @[Core.scala 621:9]
                      when _T_276 : @[Core.scala 621:9]
                        printf(clock, UInt<1>(1), "machine_state %d\n", machine_state) @[Core.scala 621:9]
                        skip @[Core.scala 621:9]
                      infer mport op_MPORT_6 = opcodes[UInt<1>("h00")], clock @[Core.scala 623:35]
                      node op_hi_3 = bits(op_MPORT_6, 0, 0) @[Core.scala 623:38]
                      infer mport op_MPORT_7 = opcodes[UInt<1>("h00")], clock @[Core.scala 623:50]
                      node op_lo_3 = bits(op_MPORT_7, 5, 3) @[Core.scala 623:53]
                      node _op_T_4 = cat(op_hi_3, op_lo_3) @[Cat.scala 30:58]
                      wire op_4 : UInt
                      op_4 <= _op_T_4
                      node _cond_T_99 = eq(op_4, UInt<4>("h09")) @[Core.scala 626:11]
                      node _cond_T_100 = eq(op_4, UInt<1>("h00")) @[Core.scala 627:11]
                      node _cond_T_101 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 627:35]
                      node _cond_T_102 = and(_cond_T_100, _cond_T_101) @[Core.scala 627:25]
                      node _cond_T_103 = eq(op_4, UInt<1>("h01")) @[Core.scala 628:11]
                      node _cond_T_104 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 628:35]
                      node _cond_T_105 = and(_cond_T_103, _cond_T_104) @[Core.scala 628:25]
                      node _cond_T_106 = eq(op_4, UInt<2>("h02")) @[Core.scala 629:11]
                      node _cond_T_107 = eq(C_flag, UInt<1>("h00")) @[Core.scala 629:35]
                      node _cond_T_108 = and(_cond_T_106, _cond_T_107) @[Core.scala 629:25]
                      node _cond_T_109 = eq(op_4, UInt<2>("h03")) @[Core.scala 630:11]
                      node _cond_T_110 = eq(C_flag, UInt<1>("h01")) @[Core.scala 630:35]
                      node _cond_T_111 = and(_cond_T_109, _cond_T_110) @[Core.scala 630:25]
                      node _cond_T_112 = eq(op_4, UInt<3>("h04")) @[Core.scala 631:11]
                      node _cond_T_113 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 631:35]
                      node _cond_T_114 = and(_cond_T_112, _cond_T_113) @[Core.scala 631:25]
                      node _cond_T_115 = eq(op_4, UInt<3>("h05")) @[Core.scala 632:11]
                      node _cond_T_116 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 632:35]
                      node _cond_T_117 = and(_cond_T_115, _cond_T_116) @[Core.scala 632:25]
                      node _cond_T_118 = eq(op_4, UInt<3>("h06")) @[Core.scala 633:11]
                      node _cond_T_119 = eq(S_flag, UInt<1>("h00")) @[Core.scala 633:35]
                      node _cond_T_120 = and(_cond_T_118, _cond_T_119) @[Core.scala 633:25]
                      node _cond_T_121 = eq(op_4, UInt<3>("h07")) @[Core.scala 634:11]
                      node _cond_T_122 = eq(S_flag, UInt<1>("h01")) @[Core.scala 634:35]
                      node _cond_T_123 = and(_cond_T_121, _cond_T_122) @[Core.scala 634:25]
                      node _cond_T_124 = mux(_cond_T_123, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                      node _cond_T_125 = mux(_cond_T_120, UInt<1>("h01"), _cond_T_124) @[Mux.scala 98:16]
                      node _cond_T_126 = mux(_cond_T_117, UInt<1>("h01"), _cond_T_125) @[Mux.scala 98:16]
                      node _cond_T_127 = mux(_cond_T_114, UInt<1>("h01"), _cond_T_126) @[Mux.scala 98:16]
                      node _cond_T_128 = mux(_cond_T_111, UInt<1>("h01"), _cond_T_127) @[Mux.scala 98:16]
                      node _cond_T_129 = mux(_cond_T_108, UInt<1>("h01"), _cond_T_128) @[Mux.scala 98:16]
                      node _cond_T_130 = mux(_cond_T_105, UInt<1>("h01"), _cond_T_129) @[Mux.scala 98:16]
                      node _cond_T_131 = mux(_cond_T_102, UInt<1>("h01"), _cond_T_130) @[Mux.scala 98:16]
                      node cond_3 = mux(_cond_T_99, UInt<1>("h01"), _cond_T_131) @[Mux.scala 98:16]
                      node _T_277 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                      when _T_277 : @[Conditional.scala 40:58]
                        node _T_278 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                        when _T_278 : @[Conditional.scala 40:58]
                          node _PC_next_T_21 = add(PC_next, UInt<1>("h01")) @[Core.scala 642:30]
                          node _PC_next_T_22 = tail(_PC_next_T_21, 1) @[Core.scala 642:30]
                          PC_next <= _PC_next_T_22 @[Core.scala 642:19]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_279 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_279 : @[Conditional.scala 39:67]
                            machine_state_next <= UInt<3>("h02") @[Core.scala 646:30]
                            node _mem_refer_addr_T_20 = add(PC_next, UInt<1>("h01")) @[Core.scala 648:37]
                            node _mem_refer_addr_T_21 = tail(_mem_refer_addr_T_20, 1) @[Core.scala 648:37]
                            mem_refer_addr <= _mem_refer_addr_T_21 @[Core.scala 648:26]
                            node _opcode_index_T_20 = add(opcode_index, UInt<1>("h01")) @[Core.scala 649:40]
                            node _opcode_index_T_21 = tail(_opcode_index_T_20, 1) @[Core.scala 649:40]
                            opcode_index <= _opcode_index_T_21 @[Core.scala 649:24]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_280 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_280 : @[Conditional.scala 39:67]
                              skip @[Conditional.scala 39:67]
                        skip @[Conditional.scala 40:58]
                      else : @[Conditional.scala 39:67]
                        node _T_281 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                        when _T_281 : @[Conditional.scala 39:67]
                          node _T_282 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_282 : @[Conditional.scala 40:58]
                            node _mem_refer_addr_T_22 = add(PC_next, UInt<1>("h01")) @[Core.scala 666:37]
                            node _mem_refer_addr_T_23 = tail(_mem_refer_addr_T_22, 1) @[Core.scala 666:37]
                            mem_refer_addr <= _mem_refer_addr_T_23 @[Core.scala 666:26]
                            node _PC_next_T_23 = add(PC_next, UInt<1>("h01")) @[Core.scala 667:34]
                            node _PC_next_T_24 = tail(_PC_next_T_23, 1) @[Core.scala 667:34]
                            PC_next <= _PC_next_T_24 @[Core.scala 667:23]
                            node _opcode_index_T_22 = add(opcode_index, UInt<1>("h01")) @[Core.scala 668:40]
                            node _opcode_index_T_23 = tail(_opcode_index_T_22, 1) @[Core.scala 668:40]
                            opcode_index <= _opcode_index_T_23 @[Core.scala 668:24]
                            node _T_283 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 669:28]
                            when _T_283 : @[Core.scala 669:36]
                              node _T_284 = eq(cond_3, UInt<1>("h01")) @[Core.scala 670:23]
                              when _T_284 : @[Core.scala 670:32]
                                machine_state_next <= UInt<3>("h04") @[Core.scala 671:34]
                                skip @[Core.scala 670:32]
                              else : @[Core.scala 672:26]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 673:34]
                                opcode_index <= UInt<1>("h00") @[Core.scala 674:28]
                                skip @[Core.scala 672:26]
                              dummy_cycle <= UInt<1>("h01") @[Core.scala 677:25]
                              skip @[Core.scala 669:36]
                            skip @[Conditional.scala 40:58]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_285 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                          when _T_285 : @[Conditional.scala 39:67]
                            alu16.io.input_register <= SP @[Core.scala 688:31]
                            node _T_286 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_286 : @[Conditional.scala 40:58]
                              machine_state_next <= UInt<3>("h03") @[Core.scala 691:30]
                              skip @[Conditional.scala 40:58]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_287 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                            when _T_287 : @[Conditional.scala 39:67]
                              alu16.io.input_register <= SP @[Core.scala 696:31]
                              mem_refer_addr <= alu16.io.output @[Core.scala 697:29]
                              node _T_288 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 698:22]
                              when _T_288 : @[Core.scala 698:30]
                                node _T_289 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                                when _T_289 : @[Conditional.scala 40:58]
                                  alu16.io.input_register <= SP @[Core.scala 701:31]
                                  alu16.io.offset <= asSInt(UInt<1>("h00")) @[Core.scala 702:23]
                                  mem_refer_addr <= alu16.io.output @[Core.scala 703:29]
                                  node _opcode_index_T_24 = add(opcode_index, UInt<1>("h01")) @[Core.scala 704:42]
                                  node _opcode_index_T_25 = tail(_opcode_index_T_24, 1) @[Core.scala 704:42]
                                  opcode_index <= _opcode_index_T_25 @[Core.scala 704:26]
                                  node _io_bus_data1_T_3 = bits(PC, 15, 8) @[Core.scala 706:30]
                                  io.bus.data1 <= _io_bus_data1_T_3 @[Core.scala 706:25]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_290 = eq(UInt<3>("h04"), opcode_index) @[Conditional.scala 37:30]
                                  when _T_290 : @[Conditional.scala 39:67]
                                    alu16.io.input_register <= SP @[Core.scala 709:31]
                                    alu16.io.offset <= asSInt(UInt<1>("h01")) @[Core.scala 711:30]
                                    machine_state_next <= UInt<3>("h01") @[Core.scala 712:32]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 713:26]
                                    node _io_bus_data1_T_4 = bits(PC, 7, 0) @[Core.scala 714:30]
                                    io.bus.data1 <= _io_bus_data1_T_4 @[Core.scala 714:25]
                                    SP <= alu16.io.output @[Core.scala 715:16]
                                    infer mport PC_next_hi_3 = opcodes[UInt<2>("h02")], clock @[Core.scala 716:35]
                                    infer mport PC_next_lo_2 = opcodes[UInt<1>("h01")], clock @[Core.scala 716:46]
                                    node _PC_next_T_25 = cat(PC_next_hi_3, PC_next_lo_2) @[Cat.scala 30:58]
                                    PC_next <= _PC_next_T_25 @[Core.scala 716:21]
                                    skip @[Conditional.scala 39:67]
                                skip @[Core.scala 698:30]
                              skip @[Conditional.scala 39:67]
                      skip @[Core.scala 733:90]
                    else : @[Core.scala 734:52]
                      infer mport MPORT_74 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:23]
                      node _T_291 = and(MPORT_74, UInt<8>("h0c6")) @[Core.scala 734:27]
                      node _T_292 = eq(UInt<8>("h0c0"), _T_291) @[Core.scala 734:27]
                      when _T_292 : @[Core.scala 734:52]
                        node _T_293 = asUInt(reset) @[Core.scala 734:59]
                        node _T_294 = eq(_T_293, UInt<1>("h00")) @[Core.scala 734:59]
                        when _T_294 : @[Core.scala 734:59]
                          printf(clock, UInt<1>(1), "RET\n") @[Core.scala 734:59]
                          skip @[Core.scala 734:59]
                        infer mport MPORT_75 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:81]
                        infer mport op_MPORT_8 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:37]
                        node op_hi_4 = bits(op_MPORT_8, 0, 0) @[Core.scala 492:40]
                        infer mport op_MPORT_9 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:52]
                        node op_lo_4 = bits(op_MPORT_9, 5, 3) @[Core.scala 492:55]
                        node _op_T_5 = cat(op_hi_4, op_lo_4) @[Cat.scala 30:58]
                        wire op_5 : UInt
                        op_5 <= _op_T_5
                        node _cond_T_132 = eq(op_5, UInt<4>("h09")) @[Core.scala 495:13]
                        node _cond_T_133 = eq(op_5, UInt<1>("h00")) @[Core.scala 496:13]
                        node _cond_T_134 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 496:37]
                        node _cond_T_135 = and(_cond_T_133, _cond_T_134) @[Core.scala 496:27]
                        node _cond_T_136 = eq(op_5, UInt<1>("h01")) @[Core.scala 497:13]
                        node _cond_T_137 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 497:37]
                        node _cond_T_138 = and(_cond_T_136, _cond_T_137) @[Core.scala 497:27]
                        node _cond_T_139 = eq(op_5, UInt<2>("h02")) @[Core.scala 498:13]
                        node _cond_T_140 = eq(C_flag, UInt<1>("h00")) @[Core.scala 498:37]
                        node _cond_T_141 = and(_cond_T_139, _cond_T_140) @[Core.scala 498:27]
                        node _cond_T_142 = eq(op_5, UInt<2>("h03")) @[Core.scala 499:13]
                        node _cond_T_143 = eq(C_flag, UInt<1>("h01")) @[Core.scala 499:37]
                        node _cond_T_144 = and(_cond_T_142, _cond_T_143) @[Core.scala 499:27]
                        node _cond_T_145 = eq(op_5, UInt<3>("h04")) @[Core.scala 500:13]
                        node _cond_T_146 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 500:37]
                        node _cond_T_147 = and(_cond_T_145, _cond_T_146) @[Core.scala 500:27]
                        node _cond_T_148 = eq(op_5, UInt<3>("h05")) @[Core.scala 501:13]
                        node _cond_T_149 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 501:37]
                        node _cond_T_150 = and(_cond_T_148, _cond_T_149) @[Core.scala 501:27]
                        node _cond_T_151 = eq(op_5, UInt<3>("h06")) @[Core.scala 502:13]
                        node _cond_T_152 = eq(S_flag, UInt<1>("h00")) @[Core.scala 502:37]
                        node _cond_T_153 = and(_cond_T_151, _cond_T_152) @[Core.scala 502:27]
                        node _cond_T_154 = eq(op_5, UInt<3>("h07")) @[Core.scala 503:13]
                        node _cond_T_155 = eq(S_flag, UInt<1>("h01")) @[Core.scala 503:37]
                        node _cond_T_156 = and(_cond_T_154, _cond_T_155) @[Core.scala 503:27]
                        node _cond_T_157 = mux(_cond_T_156, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                        node _cond_T_158 = mux(_cond_T_153, UInt<1>("h01"), _cond_T_157) @[Mux.scala 98:16]
                        node _cond_T_159 = mux(_cond_T_150, UInt<1>("h01"), _cond_T_158) @[Mux.scala 98:16]
                        node _cond_T_160 = mux(_cond_T_147, UInt<1>("h01"), _cond_T_159) @[Mux.scala 98:16]
                        node _cond_T_161 = mux(_cond_T_144, UInt<1>("h01"), _cond_T_160) @[Mux.scala 98:16]
                        node _cond_T_162 = mux(_cond_T_141, UInt<1>("h01"), _cond_T_161) @[Mux.scala 98:16]
                        node _cond_T_163 = mux(_cond_T_138, UInt<1>("h01"), _cond_T_162) @[Mux.scala 98:16]
                        node _cond_T_164 = mux(_cond_T_135, UInt<1>("h01"), _cond_T_163) @[Mux.scala 98:16]
                        node cond_4 = mux(_cond_T_132, UInt<1>("h01"), _cond_T_164) @[Mux.scala 98:16]
                        node _T_295 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                        when _T_295 : @[Conditional.scala 40:58]
                          node _T_296 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_296 : @[Conditional.scala 40:58]
                            node _T_297 = eq(op_5, UInt<4>("h09")) @[Core.scala 511:20]
                            when _T_297 : @[Core.scala 511:34]
                              machine_state_next <= UInt<3>("h02") @[Core.scala 512:34]
                              skip @[Core.scala 511:34]
                            else : @[Core.scala 513:15]
                              machine_state_next <= UInt<3>("h04") @[Core.scala 514:34]
                              skip @[Core.scala 513:15]
                            dummy_cycle <= UInt<1>("h01") @[Core.scala 516:25]
                            mem_refer_addr <= SP @[Core.scala 517:28]
                            node _opcode_index_T_26 = add(opcode_index, UInt<1>("h01")) @[Core.scala 518:42]
                            node _opcode_index_T_27 = tail(_opcode_index_T_26, 1) @[Core.scala 518:42]
                            opcode_index <= _opcode_index_T_27 @[Core.scala 518:26]
                            skip @[Conditional.scala 40:58]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_298 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                          when _T_298 : @[Conditional.scala 39:67]
                            node _T_299 = eq(cond_4, UInt<1>("h01")) @[Core.scala 523:18]
                            when _T_299 : @[Core.scala 523:26]
                              machine_state_next <= UInt<3>("h02") @[Core.scala 524:30]
                              skip @[Core.scala 523:26]
                            else : @[Core.scala 525:11]
                              machine_state_next <= UInt<3>("h01") @[Core.scala 526:30]
                              opcode_index <= UInt<1>("h00") @[Core.scala 527:24]
                              skip @[Core.scala 525:11]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_300 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                            when _T_300 : @[Conditional.scala 39:67]
                              node _T_301 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_301 : @[Conditional.scala 40:58]
                                node _SP_T_2 = add(SP, UInt<1>("h01")) @[Core.scala 534:22]
                                node _SP_T_3 = tail(_SP_T_2, 1) @[Core.scala 534:22]
                                SP <= _SP_T_3 @[Core.scala 534:16]
                                node _opcode_index_T_28 = add(opcode_index, UInt<1>("h01")) @[Core.scala 535:42]
                                node _opcode_index_T_29 = tail(_opcode_index_T_28, 1) @[Core.scala 535:42]
                                opcode_index <= _opcode_index_T_29 @[Core.scala 535:26]
                                node _mem_refer_addr_T_24 = add(SP, UInt<1>("h01")) @[Core.scala 536:34]
                                node _mem_refer_addr_T_25 = tail(_mem_refer_addr_T_24, 1) @[Core.scala 536:34]
                                mem_refer_addr <= _mem_refer_addr_T_25 @[Core.scala 536:28]
                                node _T_302 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 537:30]
                                when _T_302 : @[Core.scala 537:38]
                                  infer mport PC_next_hi_4 = opcodes[UInt<1>("h01")], clock @[Core.scala 538:37]
                                  node _PC_next_T_26 = cat(PC_next_hi_4, io.bus.data) @[Cat.scala 30:58]
                                  PC_next <= _PC_next_T_26 @[Core.scala 538:23]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 539:28]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 540:34]
                                  skip @[Core.scala 537:38]
                                skip @[Conditional.scala 40:58]
                              skip @[Conditional.scala 39:67]
                        skip @[Core.scala 734:52]
                      else : @[Core.scala 735:52]
                        infer mport MPORT_76 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:23]
                        node _T_303 = and(MPORT_76, UInt<8>("h0c7")) @[Core.scala 735:27]
                        node _T_304 = eq(UInt<2>("h03"), _T_303) @[Core.scala 735:27]
                        when _T_304 : @[Core.scala 735:52]
                          node _T_305 = asUInt(reset) @[Core.scala 735:59]
                          node _T_306 = eq(_T_305, UInt<1>("h00")) @[Core.scala 735:59]
                          when _T_306 : @[Core.scala 735:59]
                            printf(clock, UInt<1>(1), "inc/dec16\n") @[Core.scala 735:59]
                            skip @[Core.scala 735:59]
                          infer mport MPORT_77 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:94]
                          node _register_T_16 = bits(MPORT_77, 5, 4) @[Core.scala 175:51]
                          node _register_T_17 = bits(MPORT_77, 5, 4) @[Core.scala 177:19]
                          node _register_T_18 = eq(_register_T_17, UInt<1>("h00")) @[Core.scala 177:25]
                          infer mport register_hi_3 = regfiles_front[UInt<3>("h00")], clock @[Core.scala 177:57]
                          infer mport register_lo_3 = regfiles_front[UInt<3>("h01")], clock @[Core.scala 177:79]
                          node _register_T_19 = cat(register_hi_3, register_lo_3) @[Cat.scala 30:58]
                          node _register_T_20 = bits(MPORT_77, 5, 4) @[Core.scala 178:19]
                          node _register_T_21 = eq(_register_T_20, UInt<1>("h01")) @[Core.scala 178:25]
                          infer mport register_hi_4 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 178:57]
                          infer mport register_lo_4 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 178:79]
                          node _register_T_22 = cat(register_hi_4, register_lo_4) @[Cat.scala 30:58]
                          node _register_T_23 = bits(MPORT_77, 5, 4) @[Core.scala 179:19]
                          node _register_T_24 = eq(_register_T_23, UInt<2>("h02")) @[Core.scala 179:25]
                          infer mport register_hi_5 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 179:57]
                          infer mport register_lo_5 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 179:79]
                          node _register_T_25 = cat(register_hi_5, register_lo_5) @[Cat.scala 30:58]
                          node _register_T_26 = bits(MPORT_77, 5, 4) @[Core.scala 180:19]
                          node _register_T_27 = eq(_register_T_26, UInt<2>("h03")) @[Core.scala 180:25]
                          node _register_T_28 = mux(_register_T_27, SP, _register_T_16) @[Mux.scala 98:16]
                          node _register_T_29 = mux(_register_T_24, _register_T_25, _register_T_28) @[Mux.scala 98:16]
                          node _register_T_30 = mux(_register_T_21, _register_T_22, _register_T_29) @[Mux.scala 98:16]
                          node _register_T_31 = mux(_register_T_18, _register_T_19, _register_T_30) @[Mux.scala 98:16]
                          wire register_1 : UInt
                          register_1 <= _register_T_31
                          reg input_1 : UInt, clock with : (reset => (reset, register_1)) @[Core.scala 183:24]
                          wire output_1 : UInt
                          output_1 <= register_1
                          reg result_1 : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 185:25]
                          reg oooo_1 : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 186:23]
                          alu16.io.input_register <= input_1 @[Core.scala 188:29]
                          node _alu16_io_offset_T_5 = bits(MPORT_77, 3, 3) @[Core.scala 189:39]
                          node _alu16_io_offset_T_6 = eq(_alu16_io_offset_T_5, UInt<1>("h00")) @[Core.scala 189:43]
                          node _alu16_io_offset_T_7 = mux(_alu16_io_offset_T_6, asSInt(UInt<2>("h01")), asSInt(UInt<1>("h01"))) @[Core.scala 189:27]
                          alu16.io.offset <= _alu16_io_offset_T_7 @[Core.scala 189:21]
                          node _T_307 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                          when _T_307 : @[Conditional.scala 40:58]
                            input_1 <= register_1 @[Core.scala 192:15]
                            machine_state_next <= UInt<3>("h04") @[Core.scala 193:28]
                            alu16.io.input_register <= input_1 @[Core.scala 194:33]
                            dummy_cycle <= UInt<2>("h02") @[Core.scala 195:21]
                            node _T_308 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 196:24]
                            when _T_308 : @[Core.scala 196:32]
                              skip @[Core.scala 196:32]
                            else : @[Core.scala 197:39]
                              node _T_309 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 197:31]
                              when _T_309 : @[Core.scala 197:39]
                                skip @[Core.scala 197:39]
                              else : @[Core.scala 198:22]
                                input_1 <= register_1 @[Core.scala 199:17]
                                skip @[Core.scala 198:22]
                            skip @[Conditional.scala 40:58]
                          else : @[Conditional.scala 39:67]
                            node _T_310 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                            when _T_310 : @[Conditional.scala 39:67]
                              node _T_311 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_311 : @[Conditional.scala 40:58]
                                node _T_312 = bits(MPORT_77, 5, 4) @[Core.scala 209:31]
                                node _T_313 = eq(UInt<1>("h00"), _T_312) @[Conditional.scala 37:30]
                                when _T_313 : @[Conditional.scala 40:58]
                                  infer mport MPORT_78 = regfiles_front[UInt<3>("h00")], clock @[Core.scala 211:31]
                                  node _T_314 = bits(alu16.io.output, 15, 8) @[Core.scala 211:56]
                                  MPORT_78 <= _T_314 @[Core.scala 211:38]
                                  infer mport MPORT_79 = regfiles_front[UInt<3>("h01")], clock @[Core.scala 212:31]
                                  node _T_315 = bits(alu16.io.output, 7, 0) @[Core.scala 212:56]
                                  MPORT_79 <= _T_315 @[Core.scala 212:38]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_316 = eq(UInt<1>("h01"), _T_312) @[Conditional.scala 37:30]
                                  when _T_316 : @[Conditional.scala 39:67]
                                    infer mport MPORT_80 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 215:31]
                                    node _T_317 = bits(alu16.io.output, 15, 8) @[Core.scala 215:56]
                                    MPORT_80 <= _T_317 @[Core.scala 215:38]
                                    infer mport MPORT_81 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 216:31]
                                    node _T_318 = bits(alu16.io.output, 7, 0) @[Core.scala 216:56]
                                    MPORT_81 <= _T_318 @[Core.scala 216:38]
                                    skip @[Conditional.scala 39:67]
                                  else : @[Conditional.scala 39:67]
                                    node _T_319 = eq(UInt<2>("h02"), _T_312) @[Conditional.scala 37:30]
                                    when _T_319 : @[Conditional.scala 39:67]
                                      infer mport MPORT_82 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 219:31]
                                      node _T_320 = bits(alu16.io.output, 15, 8) @[Core.scala 219:56]
                                      MPORT_82 <= _T_320 @[Core.scala 219:38]
                                      infer mport MPORT_83 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 220:31]
                                      node _T_321 = bits(alu16.io.output, 7, 0) @[Core.scala 220:56]
                                      MPORT_83 <= _T_321 @[Core.scala 220:38]
                                      skip @[Conditional.scala 39:67]
                                    else : @[Conditional.scala 39:67]
                                      node _T_322 = eq(UInt<2>("h03"), _T_312) @[Conditional.scala 37:30]
                                      when _T_322 : @[Conditional.scala 39:67]
                                        SP <= alu16.io.output @[Core.scala 223:20]
                                        skip @[Conditional.scala 39:67]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 227:32]
                                opcode_index <= UInt<1>("h00") @[Core.scala 228:26]
                                output_1 <= result_1 @[Core.scala 229:20]
                                skip @[Conditional.scala 40:58]
                              else : @[Conditional.scala 39:67]
                                node _T_323 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                                when _T_323 : @[Conditional.scala 39:67]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 232:32]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 233:26]
                                  skip @[Conditional.scala 39:67]
                              skip @[Conditional.scala 39:67]
                          skip @[Core.scala 735:52]
                        else : @[Core.scala 736:52]
                          infer mport MPORT_84 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:23]
                          node _T_324 = and(MPORT_84, UInt<8>("h0c6")) @[Core.scala 736:27]
                          node _T_325 = eq(UInt<3>("h04"), _T_324) @[Core.scala 736:27]
                          when _T_325 : @[Core.scala 736:52]
                            node _T_326 = asUInt(reset) @[Core.scala 736:59]
                            node _T_327 = eq(_T_326, UInt<1>("h00")) @[Core.scala 736:59]
                            when _T_327 : @[Core.scala 736:59]
                              printf(clock, UInt<1>(1), "inc/dec\n") @[Core.scala 736:59]
                              skip @[Core.scala 736:59]
                            infer mport MPORT_85 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:89]
                            alu.io.input_B <= UInt<1>("h01") @[Core.scala 241:20]
                            alu.io.input_carry <= UInt<1>("h00") @[Core.scala 242:24]
                            infer mport alu_io_calc_type_MPORT_1 = opcodes[UInt<1>("h00")], clock @[Core.scala 243:36]
                            node _alu_io_calc_type_T_3 = bits(alu_io_calc_type_MPORT_1, 0, 0) @[Core.scala 243:39]
                            node _alu_io_calc_type_T_4 = mux(_alu_io_calc_type_T_3, UInt<8>("h090"), UInt<8>("h080")) @[Core.scala 243:28]
                            alu.io.calc_type <= _alu_io_calc_type_T_4 @[Core.scala 243:22]
                            node _T_328 = and(MPORT_85, UInt<8>("h0fe")) @[Core.scala 244:22]
                            node _T_329 = eq(UInt<6>("h034"), _T_328) @[Core.scala 244:22]
                            when _T_329 : @[Core.scala 244:47]
                              reg temp_1 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 245:25]
                              infer mport alu_io_input_A_MPORT_4 = opcodes[UInt<1>("h01")], clock @[Core.scala 247:32]
                              alu.io.input_A <= alu_io_input_A_MPORT_4 @[Core.scala 247:22]
                              node _T_330 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                              when _T_330 : @[Conditional.scala 40:58]
                                machine_state_next <= UInt<3>("h02") @[Core.scala 250:30]
                                node _mem_refer_addr_T_26 = cat(H, L) @[Cat.scala 30:58]
                                mem_refer_addr <= _mem_refer_addr_T_26 @[Core.scala 251:26]
                                opcode_index <= UInt<1>("h01") @[Core.scala 252:24]
                                skip @[Conditional.scala 40:58]
                              else : @[Conditional.scala 39:67]
                                node _T_331 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                when _T_331 : @[Conditional.scala 39:67]
                                  machine_state_next <= UInt<3>("h04") @[Core.scala 256:30]
                                  node _T_332 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 262:26]
                                  when _T_332 : @[Core.scala 262:34]
                                    temp_1 <= alu.io.output_C @[Core.scala 263:18]
                                    skip @[Core.scala 262:34]
                                  dummy_cycle <= UInt<1>("h01") @[Core.scala 266:23]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_333 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                  when _T_333 : @[Conditional.scala 39:67]
                                    node _T_334 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 269:27]
                                    when _T_334 : @[Core.scala 269:36]
                                      machine_state_next <= UInt<3>("h03") @[Core.scala 270:32]
                                      skip @[Core.scala 269:36]
                                    skip @[Conditional.scala 39:67]
                                  else : @[Conditional.scala 39:67]
                                    node _T_335 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                    when _T_335 : @[Conditional.scala 39:67]
                                      machine_state_next <= UInt<3>("h01") @[Core.scala 274:30]
                                      node _T_336 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 275:27]
                                      when _T_336 : @[Core.scala 275:36]
                                        io.bus.data1 <= temp_1 @[Core.scala 276:26]
                                        mem_refer_addr <= PC_next @[Core.scala 277:28]
                                        opcode_index <= UInt<1>("h00") @[Core.scala 278:26]
                                        skip @[Core.scala 275:36]
                                      skip @[Conditional.scala 39:67]
                              skip @[Core.scala 244:47]
                            else : @[Core.scala 282:54]
                              node _T_337 = and(MPORT_85, UInt<8>("h0c6")) @[Core.scala 282:29]
                              node _T_338 = eq(UInt<3>("h04"), _T_337) @[Core.scala 282:29]
                              when _T_338 : @[Core.scala 282:54]
                                infer mport alu_io_input_A_MPORT_5 = opcodes[UInt<1>("h00")], clock @[Core.scala 283:47]
                                node _alu_io_input_A_T_1 = bits(alu_io_input_A_MPORT_5, 5, 3) @[Core.scala 283:50]
                                infer mport alu_io_input_A_MPORT_6 = regfiles_front[_alu_io_input_A_T_1], clock @[Core.scala 283:39]
                                alu.io.input_A <= alu_io_input_A_MPORT_6 @[Core.scala 283:22]
                                node _T_339 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 285:22]
                                when _T_339 : @[Core.scala 285:30]
                                  infer mport MPORT_86 = opcodes[UInt<1>("h00")], clock @[Core.scala 286:31]
                                  node _T_340 = bits(MPORT_86, 5, 3) @[Core.scala 286:34]
                                  infer mport MPORT_87 = regfiles_front[_T_340], clock @[Core.scala 286:23]
                                  MPORT_87 <= alu.io.output_C @[Core.scala 286:41]
                                  skip @[Core.scala 285:30]
                                skip @[Core.scala 282:54]
                            skip @[Core.scala 736:52]
                          else : @[Core.scala 737:52]
                            infer mport MPORT_88 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:23]
                            node _T_341 = and(MPORT_88, UInt<8>("h0ff")) @[Core.scala 737:27]
                            node _T_342 = eq(UInt<7>("h076"), _T_341) @[Core.scala 737:27]
                            when _T_342 : @[Core.scala 737:52]
                              node _T_343 = asUInt(reset) @[Core.scala 737:59]
                              node _T_344 = eq(_T_343, UInt<1>("h00")) @[Core.scala 737:59]
                              when _T_344 : @[Core.scala 737:59]
                                printf(clock, UInt<1>(1), "HALT\n") @[Core.scala 737:59]
                                skip @[Core.scala 737:59]
                              infer mport MPORT_89 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:83]
                              machine_state_next <= UInt<3>("h01") @[Core.scala 472:24]
                              opcode_index <= UInt<1>("h00") @[Core.scala 473:18]
                              mem_refer_addr <= PC @[Core.scala 474:20]
                              PC_next <= PC_next @[Core.scala 475:13]
                              skip @[Core.scala 737:52]
                            else : @[Core.scala 738:52]
                              infer mport MPORT_90 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:23]
                              node _T_345 = and(MPORT_90, UInt<8>("h0f8")) @[Core.scala 738:27]
                              node _T_346 = eq(UInt<7>("h070"), _T_345) @[Core.scala 738:27]
                              when _T_346 : @[Core.scala 738:52]
                                node _T_347 = asUInt(reset) @[Core.scala 738:59]
                                node _T_348 = eq(_T_347, UInt<1>("h00")) @[Core.scala 738:59]
                                when _T_348 : @[Core.scala 738:59]
                                  printf(clock, UInt<1>(1), "LD (HL),r\n") @[Core.scala 738:59]
                                  skip @[Core.scala 738:59]
                                infer mport MPORT_91 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:92]
                                node _T_349 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                when _T_349 : @[Conditional.scala 40:58]
                                  node _T_350 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 396:24]
                                  when _T_350 : @[Core.scala 396:32]
                                    machine_state_next <= UInt<3>("h03") @[Core.scala 397:30]
                                    opcode_index <= UInt<1>("h01") @[Core.scala 398:24]
                                    node _mem_refer_addr_T_27 = cat(H, L) @[Cat.scala 30:58]
                                    mem_refer_addr <= _mem_refer_addr_T_27 @[Core.scala 399:26]
                                    skip @[Core.scala 396:32]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_351 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                  when _T_351 : @[Conditional.scala 39:67]
                                    infer mport io_bus_data1_MPORT_2 = opcodes[UInt<1>("h00")], clock @[Core.scala 404:47]
                                    node _io_bus_data1_T_5 = bits(io_bus_data1_MPORT_2, 2, 0) @[Core.scala 404:50]
                                    infer mport io_bus_data1_MPORT_3 = regfiles_front[_io_bus_data1_T_5], clock @[Core.scala 404:39]
                                    io.bus.data1 <= io_bus_data1_MPORT_3 @[Core.scala 404:22]
                                    machine_state_next <= UInt<3>("h01") @[Core.scala 405:28]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 406:22]
                                    skip @[Conditional.scala 39:67]
                                skip @[Core.scala 738:52]
                              else : @[Core.scala 739:52]
                                infer mport MPORT_92 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:23]
                                node _T_352 = and(MPORT_92, UInt<8>("h0c0")) @[Core.scala 739:27]
                                node _T_353 = eq(UInt<7>("h040"), _T_352) @[Core.scala 739:27]
                                when _T_353 : @[Core.scala 739:52]
                                  node _T_354 = asUInt(reset) @[Core.scala 739:59]
                                  node _T_355 = eq(_T_354, UInt<1>("h00")) @[Core.scala 739:59]
                                  when _T_355 : @[Core.scala 739:59]
                                    printf(clock, UInt<1>(1), "LD r1,r2\n") @[Core.scala 739:59]
                                    skip @[Core.scala 739:59]
                                  infer mport MPORT_93 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:94]
                                  wire op_6 : UInt<2> @[Core.scala 293:18]
                                  node _op_T_6 = bits(MPORT_93, 7, 6) @[Core.scala 294:22]
                                  op_6 <= _op_T_6 @[Core.scala 294:8]
                                  wire dst_reg_1 : UInt<3> @[Core.scala 295:23]
                                  node _dst_reg_T_1 = bits(MPORT_93, 5, 3) @[Core.scala 296:27]
                                  dst_reg_1 <= _dst_reg_T_1 @[Core.scala 296:13]
                                  wire src_reg_1 : UInt<3> @[Core.scala 297:23]
                                  node _src_reg_T_1 = bits(MPORT_93, 2, 0) @[Core.scala 298:27]
                                  src_reg_1 <= _src_reg_T_1 @[Core.scala 298:13]
                                  node _T_356 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                  when _T_356 : @[Conditional.scala 40:58]
                                    node _T_357 = eq(src_reg_1, UInt<3>("h06")) @[Core.scala 302:22]
                                    when _T_357 : @[Core.scala 302:36]
                                      machine_state_next <= UInt<3>("h02") @[Core.scala 303:30]
                                      infer mport mem_refer_addr_hi_1 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 304:47]
                                      infer mport mem_refer_addr_lo_3 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 304:69]
                                      node _mem_refer_addr_T_28 = cat(mem_refer_addr_hi_1, mem_refer_addr_lo_3) @[Cat.scala 30:58]
                                      mem_refer_addr <= _mem_refer_addr_T_28 @[Core.scala 304:26]
                                      opcode_index <= UInt<1>("h01") @[Core.scala 305:24]
                                      skip @[Core.scala 302:36]
                                    else : @[Core.scala 306:21]
                                      infer mport MPORT_94 = regfiles_front[dst_reg_1], clock @[Core.scala 307:25]
                                      infer mport MPORT_95 = regfiles_front[src_reg_1], clock @[Core.scala 307:52]
                                      MPORT_94 <= MPORT_95 @[Core.scala 307:35]
                                      opcode_index <= UInt<1>("h00") @[Core.scala 308:24]
                                      skip @[Core.scala 306:21]
                                    node _T_358 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 310:24]
                                    when _T_358 : @[Core.scala 310:32]
                                      skip @[Core.scala 310:32]
                                    skip @[Conditional.scala 40:58]
                                  else : @[Conditional.scala 39:67]
                                    node _T_359 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                    when _T_359 : @[Conditional.scala 39:67]
                                      node _T_360 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 316:24]
                                      when _T_360 : @[Core.scala 316:32]
                                        infer mport MPORT_96 = regfiles_front[dst_reg_1], clock @[Core.scala 317:25]
                                        MPORT_96 <= io.bus.data @[Core.scala 317:35]
                                        machine_state_next <= UInt<3>("h01") @[Core.scala 318:30]
                                        opcode_index <= UInt<1>("h00") @[Core.scala 319:24]
                                        skip @[Core.scala 316:32]
                                      skip @[Conditional.scala 39:67]
                                  skip @[Core.scala 739:52]
                                else : @[Core.scala 740:52]
                                  infer mport MPORT_97 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:23]
                                  node _T_361 = and(MPORT_97, UInt<8>("h087")) @[Core.scala 740:27]
                                  node _T_362 = eq(UInt<3>("h06"), _T_361) @[Core.scala 740:27]
                                  when _T_362 : @[Core.scala 740:52]
                                    node _T_363 = asUInt(reset) @[Core.scala 740:59]
                                    node _T_364 = eq(_T_363, UInt<1>("h00")) @[Core.scala 740:59]
                                    when _T_364 : @[Core.scala 740:59]
                                      printf(clock, UInt<1>(1), "LD r,n_(hl)\n") @[Core.scala 740:59]
                                      skip @[Core.scala 740:59]
                                    infer mport MPORT_98 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:92]
                                    node _T_365 = asUInt(reset) @[Core.scala 326:11]
                                    node _T_366 = eq(_T_365, UInt<1>("h00")) @[Core.scala 326:11]
                                    when _T_366 : @[Core.scala 326:11]
                                      printf(clock, UInt<1>(1), "ld_a_n%d\n", MPORT_98) @[Core.scala 326:11]
                                      skip @[Core.scala 326:11]
                                    node _T_367 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                    when _T_367 : @[Conditional.scala 40:58]
                                      node _T_368 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 329:25]
                                      when _T_368 : @[Core.scala 329:34]
                                        skip @[Core.scala 329:34]
                                      else : @[Core.scala 331:41]
                                        node _T_369 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 331:32]
                                        when _T_369 : @[Core.scala 331:41]
                                          opcode_index <= UInt<1>("h01") @[Core.scala 332:24]
                                          machine_state_next <= UInt<3>("h02") @[Core.scala 333:30]
                                          infer mport MPORT_99 = opcodes[UInt<1>("h00")], clock @[Core.scala 334:23]
                                          node _T_370 = bits(MPORT_99, 6, 6) @[Core.scala 334:26]
                                          node _T_371 = eq(_T_370, UInt<1>("h00")) @[Core.scala 334:29]
                                          when _T_371 : @[Core.scala 334:37]
                                            mem_refer_addr <= PC_next @[Core.scala 335:28]
                                            skip @[Core.scala 334:37]
                                          else : @[Core.scala 336:13]
                                            node _mem_refer_addr_T_29 = cat(H, L) @[Cat.scala 30:58]
                                            mem_refer_addr <= _mem_refer_addr_T_29 @[Core.scala 337:28]
                                            skip @[Core.scala 336:13]
                                          skip @[Core.scala 331:41]
                                      skip @[Conditional.scala 40:58]
                                    else : @[Conditional.scala 39:67]
                                      node _T_372 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                      when _T_372 : @[Conditional.scala 39:67]
                                        machine_state_next <= UInt<3>("h01") @[Core.scala 342:28]
                                        opcode_index <= UInt<1>("h00") @[Core.scala 343:22]
                                        infer mport MPORT_100 = opcodes[UInt<1>("h00")], clock @[Core.scala 344:31]
                                        node _T_373 = bits(MPORT_100, 5, 3) @[Core.scala 344:34]
                                        infer mport MPORT_101 = regfiles_front[_T_373], clock @[Core.scala 344:23]
                                        infer mport MPORT_102 = opcodes[UInt<1>("h01")], clock @[Core.scala 344:51]
                                        MPORT_101 <= MPORT_102 @[Core.scala 344:41]
                                        node _PC_next_T_27 = add(PC_next, UInt<1>("h01")) @[Core.scala 345:28]
                                        node _PC_next_T_28 = tail(_PC_next_T_27, 1) @[Core.scala 345:28]
                                        PC_next <= _PC_next_T_28 @[Core.scala 345:17]
                                        skip @[Conditional.scala 39:67]
                                    skip @[Core.scala 740:52]
                                  else : @[Core.scala 741:52]
                                    infer mport MPORT_103 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:23]
                                    node _T_374 = and(MPORT_103, UInt<8>("h0c8")) @[Core.scala 741:27]
                                    node _T_375 = eq(UInt<8>("h080"), _T_374) @[Core.scala 741:27]
                                    when _T_375 : @[Core.scala 741:52]
                                      node _T_376 = asUInt(reset) @[Core.scala 741:59]
                                      node _T_377 = eq(_T_376, UInt<1>("h00")) @[Core.scala 741:59]
                                      when _T_377 : @[Core.scala 741:59]
                                        printf(clock, UInt<1>(1), "ADD A,r\n") @[Core.scala 741:59]
                                        skip @[Core.scala 741:59]
                                      infer mport MPORT_104 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:89]
                                      infer mport alu_io_input_A_MPORT_7 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 351:37]
                                      alu.io.input_A <= alu_io_input_A_MPORT_7 @[Core.scala 351:20]
                                      infer mport alu_io_input_B_MPORT_2 = opcodes[UInt<1>("h00")], clock @[Core.scala 352:45]
                                      node _alu_io_input_B_T_1 = bits(alu_io_input_B_MPORT_2, 2, 0) @[Core.scala 352:48]
                                      infer mport alu_io_input_B_MPORT_3 = regfiles_front[_alu_io_input_B_T_1], clock @[Core.scala 352:37]
                                      alu.io.input_B <= alu_io_input_B_MPORT_3 @[Core.scala 352:20]
                                      alu.io.input_carry <= C_flag @[Core.scala 353:24]
                                      node _alu_io_calc_type_T_5 = and(MPORT_104, UInt<8>("h0f8")) @[Core.scala 354:32]
                                      alu.io.calc_type <= _alu_io_calc_type_T_5 @[Core.scala 354:22]
                                      node _T_378 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                      when _T_378 : @[Conditional.scala 40:58]
                                        node _T_379 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 358:24]
                                        when _T_379 : @[Core.scala 358:32]
                                          node _T_380 = bits(MPORT_104, 7, 4) @[Core.scala 359:22]
                                          node _T_381 = eq(UInt<4>("h08"), _T_380) @[Conditional.scala 37:30]
                                          when _T_381 : @[Conditional.scala 40:58]
                                            node _T_382 = bits(MPORT_104, 2, 0) @[Core.scala 362:24]
                                            node _T_383 = eq(_T_382, UInt<3>("h06")) @[Core.scala 362:30]
                                            when _T_383 : @[Core.scala 362:42]
                                              skip @[Core.scala 362:42]
                                            skip @[Conditional.scala 40:58]
                                          else : @[Conditional.scala 39:67]
                                            node _T_384 = eq(UInt<4>("h09"), _T_380) @[Conditional.scala 37:30]
                                            when _T_384 : @[Conditional.scala 39:67]
                                              node _T_385 = bits(MPORT_104, 2, 0) @[Core.scala 368:24]
                                              node _T_386 = eq(_T_385, UInt<3>("h06")) @[Core.scala 368:30]
                                              when _T_386 : @[Core.scala 368:42]
                                                skip @[Core.scala 368:42]
                                              skip @[Conditional.scala 39:67]
                                            else : @[Conditional.scala 39:67]
                                              node _T_387 = eq(UInt<4>("h0a"), _T_380) @[Conditional.scala 37:30]
                                              when _T_387 : @[Conditional.scala 39:67]
                                                node _T_388 = bits(MPORT_104, 2, 0) @[Core.scala 374:24]
                                                node _T_389 = eq(_T_388, UInt<3>("h06")) @[Core.scala 374:30]
                                                when _T_389 : @[Core.scala 374:42]
                                                  skip @[Core.scala 374:42]
                                                skip @[Conditional.scala 39:67]
                                              else : @[Conditional.scala 39:67]
                                                node _T_390 = eq(UInt<4>("h0b"), _T_380) @[Conditional.scala 37:30]
                                                when _T_390 : @[Conditional.scala 39:67]
                                                  node _T_391 = bits(MPORT_104, 2, 0) @[Core.scala 380:24]
                                                  node _T_392 = eq(_T_391, UInt<3>("h06")) @[Core.scala 380:30]
                                                  when _T_392 : @[Core.scala 380:42]
                                                    skip @[Core.scala 380:42]
                                                  skip @[Conditional.scala 39:67]
                                          infer mport MPORT_105 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 386:23]
                                          MPORT_105 <= alu.io.output_C @[Core.scala 386:30]
                                          F <= alu.io.flag @[Core.scala 387:11]
                                          skip @[Core.scala 358:32]
                                        skip @[Conditional.scala 40:58]
                                      skip @[Core.scala 741:52]
                                    else : @[Core.scala 742:90]
                                      infer mport MPORT_106 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:23]
                                      node _T_393 = and(MPORT_106, UInt<8>("h0ff")) @[Core.scala 742:27]
                                      node _T_394 = eq(UInt<8>("h0c3"), _T_393) @[Core.scala 742:27]
                                      infer mport MPORT_107 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:61]
                                      node _T_395 = and(MPORT_107, UInt<8>("h0c7")) @[Core.scala 742:65]
                                      node _T_396 = eq(UInt<8>("h0c2"), _T_395) @[Core.scala 742:65]
                                      node _T_397 = or(_T_394, _T_396) @[Core.scala 742:51]
                                      when _T_397 : @[Core.scala 742:90]
                                        node _T_398 = asUInt(reset) @[Core.scala 742:97]
                                        node _T_399 = eq(_T_398, UInt<1>("h00")) @[Core.scala 742:97]
                                        when _T_399 : @[Core.scala 742:97]
                                          printf(clock, UInt<1>(1), "JP nn") @[Core.scala 742:97]
                                          skip @[Core.scala 742:97]
                                        infer mport MPORT_108 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:118]
                                        infer mport op_MPORT_10 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:37]
                                        node op_hi_5 = bits(op_MPORT_10, 0, 0) @[Core.scala 413:40]
                                        infer mport op_MPORT_11 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:52]
                                        node op_lo_5 = bits(op_MPORT_11, 5, 3) @[Core.scala 413:55]
                                        node _op_T_7 = cat(op_hi_5, op_lo_5) @[Cat.scala 30:58]
                                        wire op_7 : UInt
                                        op_7 <= _op_T_7
                                        node _T_400 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                        when _T_400 : @[Conditional.scala 40:58]
                                          node _T_401 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                          when _T_401 : @[Conditional.scala 40:58]
                                            machine_state_next <= UInt<3>("h02") @[Core.scala 418:28]
                                            opcode_index <= UInt<1>("h01") @[Core.scala 419:22]
                                            node _mem_refer_addr_T_30 = add(PC_next, UInt<1>("h01")) @[Core.scala 421:37]
                                            node _mem_refer_addr_T_31 = tail(_mem_refer_addr_T_30, 1) @[Core.scala 421:37]
                                            mem_refer_addr <= _mem_refer_addr_T_31 @[Core.scala 421:26]
                                            skip @[Conditional.scala 40:58]
                                          skip @[Conditional.scala 40:58]
                                        else : @[Conditional.scala 39:67]
                                          node _T_402 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                          when _T_402 : @[Conditional.scala 39:67]
                                            node _T_403 = bits(opcode_index, 1, 0) @[Core.scala 426:16]
                                            infer mport MPORT_109 = opcodes[_T_403], clock @[Core.scala 426:16]
                                            MPORT_109 <= io.bus.data @[Core.scala 426:31]
                                            node _T_404 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 428:25]
                                            when _T_404 : @[Core.scala 428:34]
                                              node _mem_refer_addr_T_32 = add(PC_next, UInt<1>("h01")) @[Core.scala 429:37]
                                              node _mem_refer_addr_T_33 = tail(_mem_refer_addr_T_32, 1) @[Core.scala 429:37]
                                              mem_refer_addr <= _mem_refer_addr_T_33 @[Core.scala 429:26]
                                              node _T_405 = eq(UInt<1>("h01"), opcode_index) @[Conditional.scala 37:30]
                                              when _T_405 : @[Conditional.scala 40:58]
                                                node _opcode_index_T_30 = add(opcode_index, UInt<1>("h01")) @[Core.scala 432:44]
                                                node _opcode_index_T_31 = tail(_opcode_index_T_30, 1) @[Core.scala 432:44]
                                                opcode_index <= _opcode_index_T_31 @[Core.scala 432:28]
                                                node _PC_next_T_29 = add(PC_next, UInt<1>("h01")) @[Core.scala 433:34]
                                                node _PC_next_T_30 = tail(_PC_next_T_29, 1) @[Core.scala 433:34]
                                                PC_next <= _PC_next_T_30 @[Core.scala 433:23]
                                                skip @[Conditional.scala 40:58]
                                              else : @[Conditional.scala 39:67]
                                                node _T_406 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                                when _T_406 : @[Conditional.scala 39:67]
                                                  opcode_index <= UInt<1>("h00") @[Core.scala 436:28]
                                                  machine_state_next <= UInt<3>("h01") @[Core.scala 437:34]
                                                  node _cond_T_165 = eq(op_7, UInt<4>("h08")) @[Core.scala 443:23]
                                                  node _cond_T_166 = eq(op_7, UInt<1>("h00")) @[Core.scala 444:23]
                                                  node _cond_T_167 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 444:47]
                                                  node _cond_T_168 = and(_cond_T_166, _cond_T_167) @[Core.scala 444:37]
                                                  node _cond_T_169 = eq(op_7, UInt<1>("h01")) @[Core.scala 445:23]
                                                  node _cond_T_170 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 445:47]
                                                  node _cond_T_171 = and(_cond_T_169, _cond_T_170) @[Core.scala 445:37]
                                                  node _cond_T_172 = eq(op_7, UInt<2>("h02")) @[Core.scala 446:23]
                                                  node _cond_T_173 = eq(C_flag, UInt<1>("h00")) @[Core.scala 446:47]
                                                  node _cond_T_174 = and(_cond_T_172, _cond_T_173) @[Core.scala 446:37]
                                                  node _cond_T_175 = eq(op_7, UInt<2>("h03")) @[Core.scala 447:23]
                                                  node _cond_T_176 = eq(C_flag, UInt<1>("h01")) @[Core.scala 447:47]
                                                  node _cond_T_177 = and(_cond_T_175, _cond_T_176) @[Core.scala 447:37]
                                                  node _cond_T_178 = eq(op_7, UInt<3>("h04")) @[Core.scala 448:23]
                                                  node _cond_T_179 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 448:47]
                                                  node _cond_T_180 = and(_cond_T_178, _cond_T_179) @[Core.scala 448:37]
                                                  node _cond_T_181 = eq(op_7, UInt<3>("h05")) @[Core.scala 449:23]
                                                  node _cond_T_182 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 449:47]
                                                  node _cond_T_183 = and(_cond_T_181, _cond_T_182) @[Core.scala 449:37]
                                                  node _cond_T_184 = eq(op_7, UInt<3>("h06")) @[Core.scala 450:23]
                                                  node _cond_T_185 = eq(S_flag, UInt<1>("h00")) @[Core.scala 450:47]
                                                  node _cond_T_186 = and(_cond_T_184, _cond_T_185) @[Core.scala 450:37]
                                                  node _cond_T_187 = eq(op_7, UInt<3>("h07")) @[Core.scala 451:23]
                                                  node _cond_T_188 = eq(S_flag, UInt<1>("h01")) @[Core.scala 451:47]
                                                  node _cond_T_189 = and(_cond_T_187, _cond_T_188) @[Core.scala 451:37]
                                                  node _cond_T_190 = mux(_cond_T_189, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                                                  node _cond_T_191 = mux(_cond_T_186, UInt<1>("h01"), _cond_T_190) @[Mux.scala 98:16]
                                                  node _cond_T_192 = mux(_cond_T_183, UInt<1>("h01"), _cond_T_191) @[Mux.scala 98:16]
                                                  node _cond_T_193 = mux(_cond_T_180, UInt<1>("h01"), _cond_T_192) @[Mux.scala 98:16]
                                                  node _cond_T_194 = mux(_cond_T_177, UInt<1>("h01"), _cond_T_193) @[Mux.scala 98:16]
                                                  node _cond_T_195 = mux(_cond_T_174, UInt<1>("h01"), _cond_T_194) @[Mux.scala 98:16]
                                                  node _cond_T_196 = mux(_cond_T_171, UInt<1>("h01"), _cond_T_195) @[Mux.scala 98:16]
                                                  node _cond_T_197 = mux(_cond_T_168, UInt<1>("h01"), _cond_T_196) @[Mux.scala 98:16]
                                                  node cond_5 = mux(_cond_T_165, UInt<1>("h01"), _cond_T_197) @[Mux.scala 98:16]
                                                  node _T_407 = eq(cond_5, UInt<1>("h00")) @[Core.scala 455:25]
                                                  when _T_407 : @[Core.scala 455:34]
                                                    node _PC_next_T_31 = add(PC_next, UInt<1>("h01")) @[Core.scala 456:36]
                                                    node _PC_next_T_32 = tail(_PC_next_T_31, 1) @[Core.scala 456:36]
                                                    PC_next <= _PC_next_T_32 @[Core.scala 456:25]
                                                    skip @[Core.scala 455:34]
                                                  else : @[Core.scala 457:28]
                                                    infer mport PC_next_hi_5 = opcodes[UInt<1>("h01")], clock @[Core.scala 458:39]
                                                    infer mport PC_next_lo_3 = opcodes[UInt<2>("h02")], clock @[Core.scala 458:50]
                                                    node _PC_next_T_33 = cat(PC_next_hi_5, PC_next_lo_3) @[Cat.scala 30:58]
                                                    PC_next <= _PC_next_T_33 @[Core.scala 458:25]
                                                    skip @[Core.scala 457:28]
                                                  skip @[Conditional.scala 39:67]
                                              skip @[Core.scala 428:34]
                                            skip @[Conditional.scala 39:67]
                                        skip @[Core.scala 742:90]
                                      else : @[Core.scala 743:52]
                                        infer mport MPORT_110 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:23]
                                        node _T_408 = and(MPORT_110, UInt<8>("h0ff")) @[Core.scala 743:27]
                                        node _T_409 = eq(UInt<8>("h0dd"), _T_408) @[Core.scala 743:27]
                                        when _T_409 : @[Core.scala 743:52]
                                          node _T_410 = asUInt(reset) @[Core.scala 743:59]
                                          node _T_411 = eq(_T_410, UInt<1>("h00")) @[Core.scala 743:59]
                                          when _T_411 : @[Core.scala 743:59]
                                            printf(clock, UInt<1>(1), "DD") @[Core.scala 743:59]
                                            skip @[Core.scala 743:59]
                                          infer mport MPORT_111 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:87]
                                          node _T_412 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                          when _T_412 : @[Conditional.scala 40:58]
                                            node _T_413 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                            when _T_413 : @[Conditional.scala 40:58]
                                              node _opcode_index_T_32 = add(opcode_index, UInt<1>("h01")) @[Core.scala 126:42]
                                              node _opcode_index_T_33 = tail(_opcode_index_T_32, 1) @[Core.scala 126:42]
                                              opcode_index <= _opcode_index_T_33 @[Core.scala 126:26]
                                              skip @[Conditional.scala 40:58]
                                            else : @[Conditional.scala 39:67]
                                              node _T_414 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                                              when _T_414 : @[Conditional.scala 39:67]
                                                node _T_415 = eq(opcode_index, UInt<1>("h01")) @[Core.scala 129:30]
                                                when _T_415 : @[Core.scala 129:38]
                                                  machine_state_next <= UInt<3>("h01") @[Core.scala 130:34]
                                                  skip @[Core.scala 129:38]
                                                else : @[Core.scala 131:26]
                                                  machine_state_next <= UInt<3>("h02") @[Core.scala 132:34]
                                                  mem_refer_addr <= PC_next @[Core.scala 133:30]
                                                  skip @[Core.scala 131:26]
                                                skip @[Conditional.scala 39:67]
                                            skip @[Conditional.scala 40:58]
                                          else : @[Conditional.scala 39:67]
                                            node _T_416 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                            when _T_416 : @[Conditional.scala 39:67]
                                              node _T_417 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                              when _T_417 : @[Conditional.scala 40:58]
                                                mem_refer_addr <= PC_next @[Core.scala 141:28]
                                                node _T_418 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 142:28]
                                                when _T_418 : @[Core.scala 142:36]
                                                  machine_state_next <= UInt<3>("h04") @[Core.scala 143:36]
                                                  dummy_cycle <= UInt<3>("h05") @[Core.scala 144:29]
                                                  node _PC_next_T_34 = add(PC_next, UInt<1>("h01")) @[Core.scala 145:36]
                                                  node _PC_next_T_35 = tail(_PC_next_T_34, 1) @[Core.scala 145:36]
                                                  PC_next <= _PC_next_T_35 @[Core.scala 145:25]
                                                  node _opcode_index_T_34 = add(opcode_index, UInt<1>("h01")) @[Core.scala 146:46]
                                                  node _opcode_index_T_35 = tail(_opcode_index_T_34, 1) @[Core.scala 146:46]
                                                  opcode_index <= _opcode_index_T_35 @[Core.scala 146:30]
                                                  skip @[Core.scala 142:36]
                                                skip @[Conditional.scala 40:58]
                                              else : @[Conditional.scala 39:67]
                                                node _T_419 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                                                when _T_419 : @[Conditional.scala 39:67]
                                                  alu16.io.input_register <= IX @[Core.scala 150:37]
                                                  infer mport alu16_io_offset_MPORT_2 = opcodes[UInt<2>("h02")], clock @[Core.scala 151:39]
                                                  node _alu16_io_offset_T_8 = asSInt(alu16_io_offset_MPORT_2) @[Core.scala 151:49]
                                                  alu16.io.offset <= _alu16_io_offset_T_8 @[Core.scala 151:29]
                                                  mem_refer_addr <= alu16.io.output @[Core.scala 152:28]
                                                  node _T_420 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 153:28]
                                                  when _T_420 : @[Core.scala 153:36]
                                                    opcode_index <= UInt<1>("h00") @[Core.scala 154:28]
                                                    machine_state_next <= UInt<3>("h01") @[Core.scala 155:34]
                                                    infer mport MPORT_112 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 156:29]
                                                    MPORT_112 <= io.bus.data @[Core.scala 156:36]
                                                    skip @[Core.scala 153:36]
                                                  skip @[Conditional.scala 39:67]
                                              skip @[Conditional.scala 39:67]
                                            else : @[Conditional.scala 39:67]
                                              node _T_421 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                              when _T_421 : @[Conditional.scala 39:67]
                                                node _T_422 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 162:24]
                                                when _T_422 : @[Core.scala 162:32]
                                                  machine_state_next <= UInt<3>("h02") @[Core.scala 163:30]
                                                  skip @[Core.scala 162:32]
                                                node _T_423 = eq(m1_t_cycle, UInt<3>("h04")) @[Core.scala 165:24]
                                                when _T_423 : @[Core.scala 165:32]
                                                  alu16.io.input_register <= IX @[Core.scala 166:35]
                                                  infer mport alu16_io_offset_MPORT_3 = opcodes[UInt<2>("h02")], clock @[Core.scala 167:37]
                                                  node _alu16_io_offset_T_9 = asSInt(alu16_io_offset_MPORT_3) @[Core.scala 167:47]
                                                  alu16.io.offset <= _alu16_io_offset_T_9 @[Core.scala 167:27]
                                                  mem_refer_addr <= alu16.io.output @[Core.scala 168:26]
                                                  skip @[Core.scala 165:32]
                                                skip @[Conditional.scala 39:67]
                                          skip @[Core.scala 743:52]
              skip @[Core.scala 809:41]
            else : @[Core.scala 820:41]
              node _T_424 = eq(m1_t_cycle, UInt<3>("h04")) @[Core.scala 820:32]
              when _T_424 : @[Core.scala 820:41]
                node io_bus_addr_lo_1 = and(R, UInt<7>("h07f")) @[Core.scala 822:34]
                node _io_bus_addr_T_1 = cat(I, io_bus_addr_lo_1) @[Cat.scala 30:58]
                io.bus.addr <= _io_bus_addr_T_1 @[Core.scala 822:23]
                io.bus.MREQ_ <= UInt<1>("h00") @[Core.scala 823:24]
                io.bus.M1_ <= UInt<1>("h01") @[Core.scala 824:22]
                io.bus.RFSH_ <= UInt<1>("h00") @[Core.scala 825:24]
                node _T_425 = asUInt(clock) @[Core.scala 826:34]
                node _T_426 = bits(_T_425, 0, 0) @[Core.scala 826:34]
                node _T_427 = eq(_T_426, UInt<1>("h00")) @[Core.scala 772:30]
                reg REG_9 : UInt<1>, clock @[Core.scala 772:43]
                REG_9 <= _T_426 @[Core.scala 772:43]
                node _T_428 = and(_T_427, REG_9) @[Core.scala 772:33]
                when _T_428 : @[Core.scala 826:43]
                  io.bus.MREQ_ <= UInt<1>("h01") @[Core.scala 827:26]
                  skip @[Core.scala 826:43]
                machine_state <= machine_state_next @[Core.scala 829:25]
                skip @[Core.scala 820:41]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_429 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
        when _T_429 : @[Conditional.scala 39:67]
          io.bus.addr <= mem_refer_addr @[Core.scala 834:21]
          node _T_430 = lt(m1_t_cycle, UInt<2>("h03")) @[Core.scala 835:25]
          when _T_430 : @[Core.scala 835:32]
            node _m1_t_cycle_T_2 = add(m1_t_cycle, UInt<1>("h01")) @[Core.scala 836:36]
            node _m1_t_cycle_T_3 = tail(_m1_t_cycle_T_2, 1) @[Core.scala 836:36]
            m1_t_cycle <= _m1_t_cycle_T_3 @[Core.scala 836:22]
            skip @[Core.scala 835:32]
          io.bus.RD_ <= UInt<1>("h01") @[Core.scala 839:20]
          node _T_431 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 840:25]
          when _T_431 : @[Core.scala 840:34]
            io.bus.MREQ_ <= UInt<1>("h01") @[Core.scala 841:24]
            node _T_432 = asUInt(clock) @[Core.scala 842:34]
            node _T_433 = bits(_T_432, 0, 0) @[Core.scala 842:34]
            node _T_434 = eq(_T_433, UInt<1>("h00")) @[Core.scala 772:30]
            reg REG_10 : UInt<1>, clock @[Core.scala 772:43]
            REG_10 <= _T_433 @[Core.scala 772:43]
            node _T_435 = and(_T_434, REG_10) @[Core.scala 772:33]
            when _T_435 : @[Core.scala 842:43]
              io.bus.MREQ_ <= UInt<1>("h00") @[Core.scala 843:26]
              io.bus.RD_ <= UInt<1>("h00") @[Core.scala 844:24]
              skip @[Core.scala 842:43]
            node _T_436 = bits(opcode_index, 1, 0) @[Core.scala 846:18]
            infer mport MPORT_113 = opcodes[_T_436], clock @[Core.scala 846:18]
            MPORT_113 <= io.bus.data @[Core.scala 846:33]
            skip @[Core.scala 840:34]
          else : @[Core.scala 847:41]
            node _T_437 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 847:32]
            when _T_437 : @[Core.scala 847:41]
              io.bus.RD_ <= UInt<1>("h00") @[Core.scala 848:22]
              io.bus.MREQ_ <= UInt<1>("h00") @[Core.scala 849:24]
              infer mport MPORT_114 = opcodes[UInt<1>("h00")], clock @[Core.scala 729:46]
              infer mport MPORT_115 = opcodes[UInt<1>("h01")], clock @[Core.scala 729:73]
              node _T_438 = asUInt(reset) @[Core.scala 729:11]
              node _T_439 = eq(_T_438, UInt<1>("h00")) @[Core.scala 729:11]
              when _T_439 : @[Core.scala 729:11]
                printf(clock, UInt<1>(1), "----decode %x %x\n", MPORT_114, MPORT_115) @[Core.scala 729:11]
                skip @[Core.scala 729:11]
              infer mport MPORT_116 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:18]
              node _T_440 = and(MPORT_116, UInt<8>("h0ff")) @[Core.scala 730:22]
              node _T_441 = eq(UInt<1>("h00"), _T_440) @[Core.scala 730:22]
              when _T_441 : @[Core.scala 730:47]
                node _T_442 = asUInt(reset) @[Core.scala 730:54]
                node _T_443 = eq(_T_442, UInt<1>("h00")) @[Core.scala 730:54]
                when _T_443 : @[Core.scala 730:54]
                  printf(clock, UInt<1>(1), "NOP\n") @[Core.scala 730:54]
                  skip @[Core.scala 730:54]
                infer mport MPORT_117 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:76]
                machine_state_next <= UInt<3>("h01") @[Core.scala 479:24]
                opcode_index <= UInt<1>("h00") @[Core.scala 480:18]
                skip @[Core.scala 730:47]
              else : @[Core.scala 731:52]
                infer mport MPORT_118 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:23]
                node _T_444 = and(MPORT_118, UInt<8>("h0f7")) @[Core.scala 731:27]
                node _T_445 = eq(UInt<8>("h0d3"), _T_444) @[Core.scala 731:27]
                when _T_445 : @[Core.scala 731:52]
                  node _T_446 = asUInt(reset) @[Core.scala 731:59]
                  node _T_447 = eq(_T_446, UInt<1>("h00")) @[Core.scala 731:59]
                  when _T_447 : @[Core.scala 731:59]
                    printf(clock, UInt<1>(1), "inout\n") @[Core.scala 731:59]
                    skip @[Core.scala 731:59]
                  infer mport MPORT_119 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:86]
                  node _T_448 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                  when _T_448 : @[Conditional.scala 40:58]
                    node _T_449 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 551:24]
                    when _T_449 : @[Core.scala 551:32]
                      machine_state_next <= UInt<3>("h02") @[Core.scala 552:30]
                      node _mem_refer_addr_T_34 = add(PC_next, UInt<1>("h01")) @[Core.scala 553:37]
                      node _mem_refer_addr_T_35 = tail(_mem_refer_addr_T_34, 1) @[Core.scala 553:37]
                      mem_refer_addr <= _mem_refer_addr_T_35 @[Core.scala 553:26]
                      node _opcode_index_T_36 = add(opcode_index, UInt<1>("h01")) @[Core.scala 554:40]
                      node _opcode_index_T_37 = tail(_opcode_index_T_36, 1) @[Core.scala 554:40]
                      opcode_index <= _opcode_index_T_37 @[Core.scala 554:24]
                      skip @[Core.scala 551:32]
                    skip @[Conditional.scala 40:58]
                  else : @[Conditional.scala 39:67]
                    node _T_450 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                    when _T_450 : @[Conditional.scala 39:67]
                      node _T_451 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 558:24]
                      when _T_451 : @[Core.scala 558:32]
                        machine_state_next <= UInt<3>("h05") @[Core.scala 559:30]
                        infer mport mem_refer_addr_lo_4 = opcodes[UInt<1>("h01")], clock @[Core.scala 560:43]
                        node _mem_refer_addr_T_36 = cat(A, mem_refer_addr_lo_4) @[Cat.scala 30:58]
                        mem_refer_addr <= _mem_refer_addr_T_36 @[Core.scala 560:26]
                        node _PC_next_T_36 = add(PC_next, UInt<1>("h01")) @[Core.scala 561:30]
                        node _PC_next_T_37 = tail(_PC_next_T_36, 1) @[Core.scala 561:30]
                        PC_next <= _PC_next_T_37 @[Core.scala 561:19]
                        skip @[Core.scala 558:32]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_452 = eq(UInt<3>("h05"), machine_state) @[Conditional.scala 37:30]
                      when _T_452 : @[Conditional.scala 39:67]
                        io.bus.addr <= mem_refer_addr @[Core.scala 565:21]
                        node _T_453 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                        when _T_453 : @[Conditional.scala 40:58]
                          node _T_454 = asUInt(clock) @[Core.scala 573:42]
                          node _T_455 = bits(_T_454, 0, 0) @[Core.scala 573:42]
                          node _T_456 = eq(_T_455, UInt<1>("h00")) @[Core.scala 772:30]
                          reg REG_11 : UInt<1>, clock @[Core.scala 772:43]
                          REG_11 <= _T_455 @[Core.scala 772:43]
                          node _T_457 = and(_T_456, REG_11) @[Core.scala 772:33]
                          when _T_457 : @[Core.scala 573:47]
                            infer mport MPORT_120 = opcodes[UInt<1>("h00")], clock @[Core.scala 574:27]
                            node _T_458 = bits(MPORT_120, 3, 3) @[Core.scala 574:30]
                            node _T_459 = eq(_T_458, UInt<1>("h00")) @[Core.scala 574:33]
                            when _T_459 : @[Core.scala 574:41]
                              io.bus.data1 <= A @[Core.scala 575:30]
                              skip @[Core.scala 574:41]
                            skip @[Core.scala 573:47]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_460 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_460 : @[Conditional.scala 39:67]
                            infer mport MPORT_121 = opcodes[UInt<1>("h00")], clock @[Core.scala 580:25]
                            node _T_461 = bits(MPORT_121, 3, 3) @[Core.scala 580:28]
                            node _T_462 = eq(_T_461, UInt<1>("h00")) @[Core.scala 580:31]
                            when _T_462 : @[Core.scala 580:39]
                              io.bus.data1 <= A @[Core.scala 581:28]
                              skip @[Core.scala 580:39]
                            node _T_463 = asUInt(clock) @[Core.scala 583:42]
                            node _T_464 = bits(_T_463, 0, 0) @[Core.scala 583:42]
                            node _T_465 = eq(_T_464, UInt<1>("h00")) @[Core.scala 772:30]
                            reg REG_12 : UInt<1>, clock @[Core.scala 772:43]
                            REG_12 <= _T_464 @[Core.scala 772:43]
                            node _T_466 = and(_T_465, REG_12) @[Core.scala 772:33]
                            when _T_466 : @[Core.scala 583:47]
                              io.bus.IORQ_ <= UInt<1>("h00") @[Core.scala 584:28]
                              infer mport MPORT_122 = opcodes[UInt<1>("h00")], clock @[Core.scala 585:27]
                              node _T_467 = bits(MPORT_122, 3, 3) @[Core.scala 585:30]
                              node _T_468 = eq(_T_467, UInt<1>("h01")) @[Core.scala 585:33]
                              when _T_468 : @[Core.scala 585:41]
                                io.bus.RD_ <= UInt<1>("h00") @[Core.scala 586:28]
                                skip @[Core.scala 585:41]
                              else : @[Core.scala 587:17]
                                io.bus.WR_ <= UInt<1>("h00") @[Core.scala 588:28]
                                skip @[Core.scala 587:17]
                              skip @[Core.scala 583:47]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_469 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_469 : @[Conditional.scala 39:67]
                              infer mport MPORT_123 = opcodes[UInt<1>("h00")], clock @[Core.scala 593:25]
                              node _T_470 = bits(MPORT_123, 3, 3) @[Core.scala 593:28]
                              node _T_471 = eq(_T_470, UInt<1>("h00")) @[Core.scala 593:31]
                              when _T_471 : @[Core.scala 593:39]
                                io.bus.data1 <= A @[Core.scala 594:28]
                                skip @[Core.scala 593:39]
                              machine_state_next <= UInt<3>("h01") @[Core.scala 596:32]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_472 = eq(UInt<3>("h04"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_472 : @[Conditional.scala 39:67]
                                infer mport MPORT_124 = opcodes[UInt<1>("h00")], clock @[Core.scala 599:25]
                                node _T_473 = bits(MPORT_124, 3, 3) @[Core.scala 599:28]
                                node _T_474 = eq(_T_473, UInt<1>("h00")) @[Core.scala 599:31]
                                when _T_474 : @[Core.scala 599:39]
                                  io.bus.data1 <= A @[Core.scala 600:28]
                                  skip @[Core.scala 599:39]
                                node _T_475 = asUInt(clock) @[Core.scala 602:43]
                                node _T_476 = bits(_T_475, 0, 0) @[Core.scala 602:43]
                                node _T_477 = eq(_T_476, UInt<1>("h00")) @[Core.scala 772:30]
                                reg REG_13 : UInt<1>, clock @[Core.scala 772:43]
                                REG_13 <= _T_476 @[Core.scala 772:43]
                                node _T_478 = and(_T_477, REG_13) @[Core.scala 772:33]
                                when _T_478 : @[Core.scala 602:48]
                                  io.bus.IORQ_ <= UInt<1>("h01") @[Core.scala 603:28]
                                  infer mport MPORT_125 = opcodes[UInt<1>("h00")], clock @[Core.scala 604:27]
                                  node _T_479 = bits(MPORT_125, 3, 3) @[Core.scala 604:30]
                                  node _T_480 = eq(_T_479, UInt<1>("h01")) @[Core.scala 604:33]
                                  when _T_480 : @[Core.scala 604:41]
                                    io.bus.RD_ <= UInt<1>("h01") @[Core.scala 605:28]
                                    skip @[Core.scala 604:41]
                                  else : @[Core.scala 606:17]
                                    io.bus.WR_ <= UInt<1>("h01") @[Core.scala 607:28]
                                    skip @[Core.scala 606:17]
                                  skip @[Core.scala 602:48]
                                opcode_index <= UInt<1>("h00") @[Core.scala 610:26]
                                skip @[Conditional.scala 39:67]
                        skip @[Conditional.scala 39:67]
                  skip @[Core.scala 731:52]
                else : @[Core.scala 732:52]
                  infer mport MPORT_126 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:23]
                  node _T_481 = and(MPORT_126, UInt<8>("h0f7")) @[Core.scala 732:27]
                  node _T_482 = eq(UInt<8>("h0f3"), _T_481) @[Core.scala 732:27]
                  when _T_482 : @[Core.scala 732:52]
                    node _T_483 = asUInt(reset) @[Core.scala 732:59]
                    node _T_484 = eq(_T_483, UInt<1>("h00")) @[Core.scala 732:59]
                    when _T_484 : @[Core.scala 732:59]
                      printf(clock, UInt<1>(1), "DI/EI\n") @[Core.scala 732:59]
                      skip @[Core.scala 732:59]
                    infer mport MPORT_127 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:83]
                    infer mport IFF_MPORT_2 = opcodes[UInt<1>("h00")], clock @[Core.scala 484:19]
                    node _IFF_T_2 = bits(IFF_MPORT_2, 3, 3) @[Core.scala 484:22]
                    IFF <= _IFF_T_2 @[Core.scala 484:9]
                    skip @[Core.scala 732:52]
                  else : @[Core.scala 733:90]
                    infer mport MPORT_128 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:23]
                    node _T_485 = and(MPORT_128, UInt<8>("h0ff")) @[Core.scala 733:27]
                    node _T_486 = eq(UInt<8>("h0cd"), _T_485) @[Core.scala 733:27]
                    infer mport MPORT_129 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:61]
                    node _T_487 = and(MPORT_129, UInt<8>("h0c7")) @[Core.scala 733:65]
                    node _T_488 = eq(UInt<8>("h0c4"), _T_487) @[Core.scala 733:65]
                    node _T_489 = or(_T_486, _T_488) @[Core.scala 733:51]
                    when _T_489 : @[Core.scala 733:90]
                      node _T_490 = asUInt(reset) @[Core.scala 733:97]
                      node _T_491 = eq(_T_490, UInt<1>("h00")) @[Core.scala 733:97]
                      when _T_491 : @[Core.scala 733:97]
                        printf(clock, UInt<1>(1), "CALL\n") @[Core.scala 733:97]
                        skip @[Core.scala 733:97]
                      infer mport MPORT_130 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:121]
                      node _T_492 = asUInt(reset) @[Core.scala 621:9]
                      node _T_493 = eq(_T_492, UInt<1>("h00")) @[Core.scala 621:9]
                      when _T_493 : @[Core.scala 621:9]
                        printf(clock, UInt<1>(1), "machine_state %d\n", machine_state) @[Core.scala 621:9]
                        skip @[Core.scala 621:9]
                      infer mport op_MPORT_12 = opcodes[UInt<1>("h00")], clock @[Core.scala 623:35]
                      node op_hi_6 = bits(op_MPORT_12, 0, 0) @[Core.scala 623:38]
                      infer mport op_MPORT_13 = opcodes[UInt<1>("h00")], clock @[Core.scala 623:50]
                      node op_lo_6 = bits(op_MPORT_13, 5, 3) @[Core.scala 623:53]
                      node _op_T_8 = cat(op_hi_6, op_lo_6) @[Cat.scala 30:58]
                      wire op_8 : UInt
                      op_8 <= _op_T_8
                      node _cond_T_198 = eq(op_8, UInt<4>("h09")) @[Core.scala 626:11]
                      node _cond_T_199 = eq(op_8, UInt<1>("h00")) @[Core.scala 627:11]
                      node _cond_T_200 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 627:35]
                      node _cond_T_201 = and(_cond_T_199, _cond_T_200) @[Core.scala 627:25]
                      node _cond_T_202 = eq(op_8, UInt<1>("h01")) @[Core.scala 628:11]
                      node _cond_T_203 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 628:35]
                      node _cond_T_204 = and(_cond_T_202, _cond_T_203) @[Core.scala 628:25]
                      node _cond_T_205 = eq(op_8, UInt<2>("h02")) @[Core.scala 629:11]
                      node _cond_T_206 = eq(C_flag, UInt<1>("h00")) @[Core.scala 629:35]
                      node _cond_T_207 = and(_cond_T_205, _cond_T_206) @[Core.scala 629:25]
                      node _cond_T_208 = eq(op_8, UInt<2>("h03")) @[Core.scala 630:11]
                      node _cond_T_209 = eq(C_flag, UInt<1>("h01")) @[Core.scala 630:35]
                      node _cond_T_210 = and(_cond_T_208, _cond_T_209) @[Core.scala 630:25]
                      node _cond_T_211 = eq(op_8, UInt<3>("h04")) @[Core.scala 631:11]
                      node _cond_T_212 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 631:35]
                      node _cond_T_213 = and(_cond_T_211, _cond_T_212) @[Core.scala 631:25]
                      node _cond_T_214 = eq(op_8, UInt<3>("h05")) @[Core.scala 632:11]
                      node _cond_T_215 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 632:35]
                      node _cond_T_216 = and(_cond_T_214, _cond_T_215) @[Core.scala 632:25]
                      node _cond_T_217 = eq(op_8, UInt<3>("h06")) @[Core.scala 633:11]
                      node _cond_T_218 = eq(S_flag, UInt<1>("h00")) @[Core.scala 633:35]
                      node _cond_T_219 = and(_cond_T_217, _cond_T_218) @[Core.scala 633:25]
                      node _cond_T_220 = eq(op_8, UInt<3>("h07")) @[Core.scala 634:11]
                      node _cond_T_221 = eq(S_flag, UInt<1>("h01")) @[Core.scala 634:35]
                      node _cond_T_222 = and(_cond_T_220, _cond_T_221) @[Core.scala 634:25]
                      node _cond_T_223 = mux(_cond_T_222, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                      node _cond_T_224 = mux(_cond_T_219, UInt<1>("h01"), _cond_T_223) @[Mux.scala 98:16]
                      node _cond_T_225 = mux(_cond_T_216, UInt<1>("h01"), _cond_T_224) @[Mux.scala 98:16]
                      node _cond_T_226 = mux(_cond_T_213, UInt<1>("h01"), _cond_T_225) @[Mux.scala 98:16]
                      node _cond_T_227 = mux(_cond_T_210, UInt<1>("h01"), _cond_T_226) @[Mux.scala 98:16]
                      node _cond_T_228 = mux(_cond_T_207, UInt<1>("h01"), _cond_T_227) @[Mux.scala 98:16]
                      node _cond_T_229 = mux(_cond_T_204, UInt<1>("h01"), _cond_T_228) @[Mux.scala 98:16]
                      node _cond_T_230 = mux(_cond_T_201, UInt<1>("h01"), _cond_T_229) @[Mux.scala 98:16]
                      node cond_6 = mux(_cond_T_198, UInt<1>("h01"), _cond_T_230) @[Mux.scala 98:16]
                      node _T_494 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                      when _T_494 : @[Conditional.scala 40:58]
                        node _T_495 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                        when _T_495 : @[Conditional.scala 40:58]
                          node _PC_next_T_38 = add(PC_next, UInt<1>("h01")) @[Core.scala 642:30]
                          node _PC_next_T_39 = tail(_PC_next_T_38, 1) @[Core.scala 642:30]
                          PC_next <= _PC_next_T_39 @[Core.scala 642:19]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_496 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_496 : @[Conditional.scala 39:67]
                            machine_state_next <= UInt<3>("h02") @[Core.scala 646:30]
                            node _mem_refer_addr_T_37 = add(PC_next, UInt<1>("h01")) @[Core.scala 648:37]
                            node _mem_refer_addr_T_38 = tail(_mem_refer_addr_T_37, 1) @[Core.scala 648:37]
                            mem_refer_addr <= _mem_refer_addr_T_38 @[Core.scala 648:26]
                            node _opcode_index_T_38 = add(opcode_index, UInt<1>("h01")) @[Core.scala 649:40]
                            node _opcode_index_T_39 = tail(_opcode_index_T_38, 1) @[Core.scala 649:40]
                            opcode_index <= _opcode_index_T_39 @[Core.scala 649:24]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_497 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_497 : @[Conditional.scala 39:67]
                              skip @[Conditional.scala 39:67]
                        skip @[Conditional.scala 40:58]
                      else : @[Conditional.scala 39:67]
                        node _T_498 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                        when _T_498 : @[Conditional.scala 39:67]
                          node _T_499 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_499 : @[Conditional.scala 40:58]
                            node _mem_refer_addr_T_39 = add(PC_next, UInt<1>("h01")) @[Core.scala 666:37]
                            node _mem_refer_addr_T_40 = tail(_mem_refer_addr_T_39, 1) @[Core.scala 666:37]
                            mem_refer_addr <= _mem_refer_addr_T_40 @[Core.scala 666:26]
                            node _PC_next_T_40 = add(PC_next, UInt<1>("h01")) @[Core.scala 667:34]
                            node _PC_next_T_41 = tail(_PC_next_T_40, 1) @[Core.scala 667:34]
                            PC_next <= _PC_next_T_41 @[Core.scala 667:23]
                            node _opcode_index_T_40 = add(opcode_index, UInt<1>("h01")) @[Core.scala 668:40]
                            node _opcode_index_T_41 = tail(_opcode_index_T_40, 1) @[Core.scala 668:40]
                            opcode_index <= _opcode_index_T_41 @[Core.scala 668:24]
                            node _T_500 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 669:28]
                            when _T_500 : @[Core.scala 669:36]
                              node _T_501 = eq(cond_6, UInt<1>("h01")) @[Core.scala 670:23]
                              when _T_501 : @[Core.scala 670:32]
                                machine_state_next <= UInt<3>("h04") @[Core.scala 671:34]
                                skip @[Core.scala 670:32]
                              else : @[Core.scala 672:26]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 673:34]
                                opcode_index <= UInt<1>("h00") @[Core.scala 674:28]
                                skip @[Core.scala 672:26]
                              dummy_cycle <= UInt<1>("h01") @[Core.scala 677:25]
                              skip @[Core.scala 669:36]
                            skip @[Conditional.scala 40:58]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_502 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                          when _T_502 : @[Conditional.scala 39:67]
                            alu16.io.input_register <= SP @[Core.scala 688:31]
                            node _T_503 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_503 : @[Conditional.scala 40:58]
                              machine_state_next <= UInt<3>("h03") @[Core.scala 691:30]
                              skip @[Conditional.scala 40:58]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_504 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                            when _T_504 : @[Conditional.scala 39:67]
                              alu16.io.input_register <= SP @[Core.scala 696:31]
                              mem_refer_addr <= alu16.io.output @[Core.scala 697:29]
                              node _T_505 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 698:22]
                              when _T_505 : @[Core.scala 698:30]
                                node _T_506 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                                when _T_506 : @[Conditional.scala 40:58]
                                  alu16.io.input_register <= SP @[Core.scala 701:31]
                                  alu16.io.offset <= asSInt(UInt<1>("h00")) @[Core.scala 702:23]
                                  mem_refer_addr <= alu16.io.output @[Core.scala 703:29]
                                  node _opcode_index_T_42 = add(opcode_index, UInt<1>("h01")) @[Core.scala 704:42]
                                  node _opcode_index_T_43 = tail(_opcode_index_T_42, 1) @[Core.scala 704:42]
                                  opcode_index <= _opcode_index_T_43 @[Core.scala 704:26]
                                  node _io_bus_data1_T_6 = bits(PC, 15, 8) @[Core.scala 706:30]
                                  io.bus.data1 <= _io_bus_data1_T_6 @[Core.scala 706:25]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_507 = eq(UInt<3>("h04"), opcode_index) @[Conditional.scala 37:30]
                                  when _T_507 : @[Conditional.scala 39:67]
                                    alu16.io.input_register <= SP @[Core.scala 709:31]
                                    alu16.io.offset <= asSInt(UInt<1>("h01")) @[Core.scala 711:30]
                                    machine_state_next <= UInt<3>("h01") @[Core.scala 712:32]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 713:26]
                                    node _io_bus_data1_T_7 = bits(PC, 7, 0) @[Core.scala 714:30]
                                    io.bus.data1 <= _io_bus_data1_T_7 @[Core.scala 714:25]
                                    SP <= alu16.io.output @[Core.scala 715:16]
                                    infer mport PC_next_hi_6 = opcodes[UInt<2>("h02")], clock @[Core.scala 716:35]
                                    infer mport PC_next_lo_4 = opcodes[UInt<1>("h01")], clock @[Core.scala 716:46]
                                    node _PC_next_T_42 = cat(PC_next_hi_6, PC_next_lo_4) @[Cat.scala 30:58]
                                    PC_next <= _PC_next_T_42 @[Core.scala 716:21]
                                    skip @[Conditional.scala 39:67]
                                skip @[Core.scala 698:30]
                              skip @[Conditional.scala 39:67]
                      skip @[Core.scala 733:90]
                    else : @[Core.scala 734:52]
                      infer mport MPORT_131 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:23]
                      node _T_508 = and(MPORT_131, UInt<8>("h0c6")) @[Core.scala 734:27]
                      node _T_509 = eq(UInt<8>("h0c0"), _T_508) @[Core.scala 734:27]
                      when _T_509 : @[Core.scala 734:52]
                        node _T_510 = asUInt(reset) @[Core.scala 734:59]
                        node _T_511 = eq(_T_510, UInt<1>("h00")) @[Core.scala 734:59]
                        when _T_511 : @[Core.scala 734:59]
                          printf(clock, UInt<1>(1), "RET\n") @[Core.scala 734:59]
                          skip @[Core.scala 734:59]
                        infer mport MPORT_132 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:81]
                        infer mport op_MPORT_14 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:37]
                        node op_hi_7 = bits(op_MPORT_14, 0, 0) @[Core.scala 492:40]
                        infer mport op_MPORT_15 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:52]
                        node op_lo_7 = bits(op_MPORT_15, 5, 3) @[Core.scala 492:55]
                        node _op_T_9 = cat(op_hi_7, op_lo_7) @[Cat.scala 30:58]
                        wire op_9 : UInt
                        op_9 <= _op_T_9
                        node _cond_T_231 = eq(op_9, UInt<4>("h09")) @[Core.scala 495:13]
                        node _cond_T_232 = eq(op_9, UInt<1>("h00")) @[Core.scala 496:13]
                        node _cond_T_233 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 496:37]
                        node _cond_T_234 = and(_cond_T_232, _cond_T_233) @[Core.scala 496:27]
                        node _cond_T_235 = eq(op_9, UInt<1>("h01")) @[Core.scala 497:13]
                        node _cond_T_236 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 497:37]
                        node _cond_T_237 = and(_cond_T_235, _cond_T_236) @[Core.scala 497:27]
                        node _cond_T_238 = eq(op_9, UInt<2>("h02")) @[Core.scala 498:13]
                        node _cond_T_239 = eq(C_flag, UInt<1>("h00")) @[Core.scala 498:37]
                        node _cond_T_240 = and(_cond_T_238, _cond_T_239) @[Core.scala 498:27]
                        node _cond_T_241 = eq(op_9, UInt<2>("h03")) @[Core.scala 499:13]
                        node _cond_T_242 = eq(C_flag, UInt<1>("h01")) @[Core.scala 499:37]
                        node _cond_T_243 = and(_cond_T_241, _cond_T_242) @[Core.scala 499:27]
                        node _cond_T_244 = eq(op_9, UInt<3>("h04")) @[Core.scala 500:13]
                        node _cond_T_245 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 500:37]
                        node _cond_T_246 = and(_cond_T_244, _cond_T_245) @[Core.scala 500:27]
                        node _cond_T_247 = eq(op_9, UInt<3>("h05")) @[Core.scala 501:13]
                        node _cond_T_248 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 501:37]
                        node _cond_T_249 = and(_cond_T_247, _cond_T_248) @[Core.scala 501:27]
                        node _cond_T_250 = eq(op_9, UInt<3>("h06")) @[Core.scala 502:13]
                        node _cond_T_251 = eq(S_flag, UInt<1>("h00")) @[Core.scala 502:37]
                        node _cond_T_252 = and(_cond_T_250, _cond_T_251) @[Core.scala 502:27]
                        node _cond_T_253 = eq(op_9, UInt<3>("h07")) @[Core.scala 503:13]
                        node _cond_T_254 = eq(S_flag, UInt<1>("h01")) @[Core.scala 503:37]
                        node _cond_T_255 = and(_cond_T_253, _cond_T_254) @[Core.scala 503:27]
                        node _cond_T_256 = mux(_cond_T_255, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                        node _cond_T_257 = mux(_cond_T_252, UInt<1>("h01"), _cond_T_256) @[Mux.scala 98:16]
                        node _cond_T_258 = mux(_cond_T_249, UInt<1>("h01"), _cond_T_257) @[Mux.scala 98:16]
                        node _cond_T_259 = mux(_cond_T_246, UInt<1>("h01"), _cond_T_258) @[Mux.scala 98:16]
                        node _cond_T_260 = mux(_cond_T_243, UInt<1>("h01"), _cond_T_259) @[Mux.scala 98:16]
                        node _cond_T_261 = mux(_cond_T_240, UInt<1>("h01"), _cond_T_260) @[Mux.scala 98:16]
                        node _cond_T_262 = mux(_cond_T_237, UInt<1>("h01"), _cond_T_261) @[Mux.scala 98:16]
                        node _cond_T_263 = mux(_cond_T_234, UInt<1>("h01"), _cond_T_262) @[Mux.scala 98:16]
                        node cond_7 = mux(_cond_T_231, UInt<1>("h01"), _cond_T_263) @[Mux.scala 98:16]
                        node _T_512 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                        when _T_512 : @[Conditional.scala 40:58]
                          node _T_513 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_513 : @[Conditional.scala 40:58]
                            node _T_514 = eq(op_9, UInt<4>("h09")) @[Core.scala 511:20]
                            when _T_514 : @[Core.scala 511:34]
                              machine_state_next <= UInt<3>("h02") @[Core.scala 512:34]
                              skip @[Core.scala 511:34]
                            else : @[Core.scala 513:15]
                              machine_state_next <= UInt<3>("h04") @[Core.scala 514:34]
                              skip @[Core.scala 513:15]
                            dummy_cycle <= UInt<1>("h01") @[Core.scala 516:25]
                            mem_refer_addr <= SP @[Core.scala 517:28]
                            node _opcode_index_T_44 = add(opcode_index, UInt<1>("h01")) @[Core.scala 518:42]
                            node _opcode_index_T_45 = tail(_opcode_index_T_44, 1) @[Core.scala 518:42]
                            opcode_index <= _opcode_index_T_45 @[Core.scala 518:26]
                            skip @[Conditional.scala 40:58]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_515 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                          when _T_515 : @[Conditional.scala 39:67]
                            node _T_516 = eq(cond_7, UInt<1>("h01")) @[Core.scala 523:18]
                            when _T_516 : @[Core.scala 523:26]
                              machine_state_next <= UInt<3>("h02") @[Core.scala 524:30]
                              skip @[Core.scala 523:26]
                            else : @[Core.scala 525:11]
                              machine_state_next <= UInt<3>("h01") @[Core.scala 526:30]
                              opcode_index <= UInt<1>("h00") @[Core.scala 527:24]
                              skip @[Core.scala 525:11]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_517 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                            when _T_517 : @[Conditional.scala 39:67]
                              node _T_518 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_518 : @[Conditional.scala 40:58]
                                node _SP_T_4 = add(SP, UInt<1>("h01")) @[Core.scala 534:22]
                                node _SP_T_5 = tail(_SP_T_4, 1) @[Core.scala 534:22]
                                SP <= _SP_T_5 @[Core.scala 534:16]
                                node _opcode_index_T_46 = add(opcode_index, UInt<1>("h01")) @[Core.scala 535:42]
                                node _opcode_index_T_47 = tail(_opcode_index_T_46, 1) @[Core.scala 535:42]
                                opcode_index <= _opcode_index_T_47 @[Core.scala 535:26]
                                node _mem_refer_addr_T_41 = add(SP, UInt<1>("h01")) @[Core.scala 536:34]
                                node _mem_refer_addr_T_42 = tail(_mem_refer_addr_T_41, 1) @[Core.scala 536:34]
                                mem_refer_addr <= _mem_refer_addr_T_42 @[Core.scala 536:28]
                                node _T_519 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 537:30]
                                when _T_519 : @[Core.scala 537:38]
                                  infer mport PC_next_hi_7 = opcodes[UInt<1>("h01")], clock @[Core.scala 538:37]
                                  node _PC_next_T_43 = cat(PC_next_hi_7, io.bus.data) @[Cat.scala 30:58]
                                  PC_next <= _PC_next_T_43 @[Core.scala 538:23]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 539:28]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 540:34]
                                  skip @[Core.scala 537:38]
                                skip @[Conditional.scala 40:58]
                              skip @[Conditional.scala 39:67]
                        skip @[Core.scala 734:52]
                      else : @[Core.scala 735:52]
                        infer mport MPORT_133 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:23]
                        node _T_520 = and(MPORT_133, UInt<8>("h0c7")) @[Core.scala 735:27]
                        node _T_521 = eq(UInt<2>("h03"), _T_520) @[Core.scala 735:27]
                        when _T_521 : @[Core.scala 735:52]
                          node _T_522 = asUInt(reset) @[Core.scala 735:59]
                          node _T_523 = eq(_T_522, UInt<1>("h00")) @[Core.scala 735:59]
                          when _T_523 : @[Core.scala 735:59]
                            printf(clock, UInt<1>(1), "inc/dec16\n") @[Core.scala 735:59]
                            skip @[Core.scala 735:59]
                          infer mport MPORT_134 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:94]
                          node _register_T_32 = bits(MPORT_134, 5, 4) @[Core.scala 175:51]
                          node _register_T_33 = bits(MPORT_134, 5, 4) @[Core.scala 177:19]
                          node _register_T_34 = eq(_register_T_33, UInt<1>("h00")) @[Core.scala 177:25]
                          infer mport register_hi_6 = regfiles_front[UInt<3>("h00")], clock @[Core.scala 177:57]
                          infer mport register_lo_6 = regfiles_front[UInt<3>("h01")], clock @[Core.scala 177:79]
                          node _register_T_35 = cat(register_hi_6, register_lo_6) @[Cat.scala 30:58]
                          node _register_T_36 = bits(MPORT_134, 5, 4) @[Core.scala 178:19]
                          node _register_T_37 = eq(_register_T_36, UInt<1>("h01")) @[Core.scala 178:25]
                          infer mport register_hi_7 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 178:57]
                          infer mport register_lo_7 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 178:79]
                          node _register_T_38 = cat(register_hi_7, register_lo_7) @[Cat.scala 30:58]
                          node _register_T_39 = bits(MPORT_134, 5, 4) @[Core.scala 179:19]
                          node _register_T_40 = eq(_register_T_39, UInt<2>("h02")) @[Core.scala 179:25]
                          infer mport register_hi_8 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 179:57]
                          infer mport register_lo_8 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 179:79]
                          node _register_T_41 = cat(register_hi_8, register_lo_8) @[Cat.scala 30:58]
                          node _register_T_42 = bits(MPORT_134, 5, 4) @[Core.scala 180:19]
                          node _register_T_43 = eq(_register_T_42, UInt<2>("h03")) @[Core.scala 180:25]
                          node _register_T_44 = mux(_register_T_43, SP, _register_T_32) @[Mux.scala 98:16]
                          node _register_T_45 = mux(_register_T_40, _register_T_41, _register_T_44) @[Mux.scala 98:16]
                          node _register_T_46 = mux(_register_T_37, _register_T_38, _register_T_45) @[Mux.scala 98:16]
                          node _register_T_47 = mux(_register_T_34, _register_T_35, _register_T_46) @[Mux.scala 98:16]
                          wire register_2 : UInt
                          register_2 <= _register_T_47
                          reg input_2 : UInt, clock with : (reset => (reset, register_2)) @[Core.scala 183:24]
                          wire output_2 : UInt
                          output_2 <= register_2
                          reg result_2 : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 185:25]
                          reg oooo_2 : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 186:23]
                          alu16.io.input_register <= input_2 @[Core.scala 188:29]
                          node _alu16_io_offset_T_10 = bits(MPORT_134, 3, 3) @[Core.scala 189:39]
                          node _alu16_io_offset_T_11 = eq(_alu16_io_offset_T_10, UInt<1>("h00")) @[Core.scala 189:43]
                          node _alu16_io_offset_T_12 = mux(_alu16_io_offset_T_11, asSInt(UInt<2>("h01")), asSInt(UInt<1>("h01"))) @[Core.scala 189:27]
                          alu16.io.offset <= _alu16_io_offset_T_12 @[Core.scala 189:21]
                          node _T_524 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                          when _T_524 : @[Conditional.scala 40:58]
                            input_2 <= register_2 @[Core.scala 192:15]
                            machine_state_next <= UInt<3>("h04") @[Core.scala 193:28]
                            alu16.io.input_register <= input_2 @[Core.scala 194:33]
                            dummy_cycle <= UInt<2>("h02") @[Core.scala 195:21]
                            node _T_525 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 196:24]
                            when _T_525 : @[Core.scala 196:32]
                              skip @[Core.scala 196:32]
                            else : @[Core.scala 197:39]
                              node _T_526 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 197:31]
                              when _T_526 : @[Core.scala 197:39]
                                skip @[Core.scala 197:39]
                              else : @[Core.scala 198:22]
                                input_2 <= register_2 @[Core.scala 199:17]
                                skip @[Core.scala 198:22]
                            skip @[Conditional.scala 40:58]
                          else : @[Conditional.scala 39:67]
                            node _T_527 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                            when _T_527 : @[Conditional.scala 39:67]
                              node _T_528 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_528 : @[Conditional.scala 40:58]
                                node _T_529 = bits(MPORT_134, 5, 4) @[Core.scala 209:31]
                                node _T_530 = eq(UInt<1>("h00"), _T_529) @[Conditional.scala 37:30]
                                when _T_530 : @[Conditional.scala 40:58]
                                  infer mport MPORT_135 = regfiles_front[UInt<3>("h00")], clock @[Core.scala 211:31]
                                  node _T_531 = bits(alu16.io.output, 15, 8) @[Core.scala 211:56]
                                  MPORT_135 <= _T_531 @[Core.scala 211:38]
                                  infer mport MPORT_136 = regfiles_front[UInt<3>("h01")], clock @[Core.scala 212:31]
                                  node _T_532 = bits(alu16.io.output, 7, 0) @[Core.scala 212:56]
                                  MPORT_136 <= _T_532 @[Core.scala 212:38]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_533 = eq(UInt<1>("h01"), _T_529) @[Conditional.scala 37:30]
                                  when _T_533 : @[Conditional.scala 39:67]
                                    infer mport MPORT_137 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 215:31]
                                    node _T_534 = bits(alu16.io.output, 15, 8) @[Core.scala 215:56]
                                    MPORT_137 <= _T_534 @[Core.scala 215:38]
                                    infer mport MPORT_138 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 216:31]
                                    node _T_535 = bits(alu16.io.output, 7, 0) @[Core.scala 216:56]
                                    MPORT_138 <= _T_535 @[Core.scala 216:38]
                                    skip @[Conditional.scala 39:67]
                                  else : @[Conditional.scala 39:67]
                                    node _T_536 = eq(UInt<2>("h02"), _T_529) @[Conditional.scala 37:30]
                                    when _T_536 : @[Conditional.scala 39:67]
                                      infer mport MPORT_139 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 219:31]
                                      node _T_537 = bits(alu16.io.output, 15, 8) @[Core.scala 219:56]
                                      MPORT_139 <= _T_537 @[Core.scala 219:38]
                                      infer mport MPORT_140 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 220:31]
                                      node _T_538 = bits(alu16.io.output, 7, 0) @[Core.scala 220:56]
                                      MPORT_140 <= _T_538 @[Core.scala 220:38]
                                      skip @[Conditional.scala 39:67]
                                    else : @[Conditional.scala 39:67]
                                      node _T_539 = eq(UInt<2>("h03"), _T_529) @[Conditional.scala 37:30]
                                      when _T_539 : @[Conditional.scala 39:67]
                                        SP <= alu16.io.output @[Core.scala 223:20]
                                        skip @[Conditional.scala 39:67]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 227:32]
                                opcode_index <= UInt<1>("h00") @[Core.scala 228:26]
                                output_2 <= result_2 @[Core.scala 229:20]
                                skip @[Conditional.scala 40:58]
                              else : @[Conditional.scala 39:67]
                                node _T_540 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                                when _T_540 : @[Conditional.scala 39:67]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 232:32]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 233:26]
                                  skip @[Conditional.scala 39:67]
                              skip @[Conditional.scala 39:67]
                          skip @[Core.scala 735:52]
                        else : @[Core.scala 736:52]
                          infer mport MPORT_141 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:23]
                          node _T_541 = and(MPORT_141, UInt<8>("h0c6")) @[Core.scala 736:27]
                          node _T_542 = eq(UInt<3>("h04"), _T_541) @[Core.scala 736:27]
                          when _T_542 : @[Core.scala 736:52]
                            node _T_543 = asUInt(reset) @[Core.scala 736:59]
                            node _T_544 = eq(_T_543, UInt<1>("h00")) @[Core.scala 736:59]
                            when _T_544 : @[Core.scala 736:59]
                              printf(clock, UInt<1>(1), "inc/dec\n") @[Core.scala 736:59]
                              skip @[Core.scala 736:59]
                            infer mport MPORT_142 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:89]
                            alu.io.input_B <= UInt<1>("h01") @[Core.scala 241:20]
                            alu.io.input_carry <= UInt<1>("h00") @[Core.scala 242:24]
                            infer mport alu_io_calc_type_MPORT_2 = opcodes[UInt<1>("h00")], clock @[Core.scala 243:36]
                            node _alu_io_calc_type_T_6 = bits(alu_io_calc_type_MPORT_2, 0, 0) @[Core.scala 243:39]
                            node _alu_io_calc_type_T_7 = mux(_alu_io_calc_type_T_6, UInt<8>("h090"), UInt<8>("h080")) @[Core.scala 243:28]
                            alu.io.calc_type <= _alu_io_calc_type_T_7 @[Core.scala 243:22]
                            node _T_545 = and(MPORT_142, UInt<8>("h0fe")) @[Core.scala 244:22]
                            node _T_546 = eq(UInt<6>("h034"), _T_545) @[Core.scala 244:22]
                            when _T_546 : @[Core.scala 244:47]
                              reg temp_2 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 245:25]
                              infer mport alu_io_input_A_MPORT_8 = opcodes[UInt<1>("h01")], clock @[Core.scala 247:32]
                              alu.io.input_A <= alu_io_input_A_MPORT_8 @[Core.scala 247:22]
                              node _T_547 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                              when _T_547 : @[Conditional.scala 40:58]
                                machine_state_next <= UInt<3>("h02") @[Core.scala 250:30]
                                node _mem_refer_addr_T_43 = cat(H, L) @[Cat.scala 30:58]
                                mem_refer_addr <= _mem_refer_addr_T_43 @[Core.scala 251:26]
                                opcode_index <= UInt<1>("h01") @[Core.scala 252:24]
                                skip @[Conditional.scala 40:58]
                              else : @[Conditional.scala 39:67]
                                node _T_548 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                when _T_548 : @[Conditional.scala 39:67]
                                  machine_state_next <= UInt<3>("h04") @[Core.scala 256:30]
                                  node _T_549 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 262:26]
                                  when _T_549 : @[Core.scala 262:34]
                                    temp_2 <= alu.io.output_C @[Core.scala 263:18]
                                    skip @[Core.scala 262:34]
                                  dummy_cycle <= UInt<1>("h01") @[Core.scala 266:23]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_550 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                  when _T_550 : @[Conditional.scala 39:67]
                                    node _T_551 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 269:27]
                                    when _T_551 : @[Core.scala 269:36]
                                      machine_state_next <= UInt<3>("h03") @[Core.scala 270:32]
                                      skip @[Core.scala 269:36]
                                    skip @[Conditional.scala 39:67]
                                  else : @[Conditional.scala 39:67]
                                    node _T_552 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                    when _T_552 : @[Conditional.scala 39:67]
                                      machine_state_next <= UInt<3>("h01") @[Core.scala 274:30]
                                      node _T_553 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 275:27]
                                      when _T_553 : @[Core.scala 275:36]
                                        io.bus.data1 <= temp_2 @[Core.scala 276:26]
                                        mem_refer_addr <= PC_next @[Core.scala 277:28]
                                        opcode_index <= UInt<1>("h00") @[Core.scala 278:26]
                                        skip @[Core.scala 275:36]
                                      skip @[Conditional.scala 39:67]
                              skip @[Core.scala 244:47]
                            else : @[Core.scala 282:54]
                              node _T_554 = and(MPORT_142, UInt<8>("h0c6")) @[Core.scala 282:29]
                              node _T_555 = eq(UInt<3>("h04"), _T_554) @[Core.scala 282:29]
                              when _T_555 : @[Core.scala 282:54]
                                infer mport alu_io_input_A_MPORT_9 = opcodes[UInt<1>("h00")], clock @[Core.scala 283:47]
                                node _alu_io_input_A_T_2 = bits(alu_io_input_A_MPORT_9, 5, 3) @[Core.scala 283:50]
                                infer mport alu_io_input_A_MPORT_10 = regfiles_front[_alu_io_input_A_T_2], clock @[Core.scala 283:39]
                                alu.io.input_A <= alu_io_input_A_MPORT_10 @[Core.scala 283:22]
                                node _T_556 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 285:22]
                                when _T_556 : @[Core.scala 285:30]
                                  infer mport MPORT_143 = opcodes[UInt<1>("h00")], clock @[Core.scala 286:31]
                                  node _T_557 = bits(MPORT_143, 5, 3) @[Core.scala 286:34]
                                  infer mport MPORT_144 = regfiles_front[_T_557], clock @[Core.scala 286:23]
                                  MPORT_144 <= alu.io.output_C @[Core.scala 286:41]
                                  skip @[Core.scala 285:30]
                                skip @[Core.scala 282:54]
                            skip @[Core.scala 736:52]
                          else : @[Core.scala 737:52]
                            infer mport MPORT_145 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:23]
                            node _T_558 = and(MPORT_145, UInt<8>("h0ff")) @[Core.scala 737:27]
                            node _T_559 = eq(UInt<7>("h076"), _T_558) @[Core.scala 737:27]
                            when _T_559 : @[Core.scala 737:52]
                              node _T_560 = asUInt(reset) @[Core.scala 737:59]
                              node _T_561 = eq(_T_560, UInt<1>("h00")) @[Core.scala 737:59]
                              when _T_561 : @[Core.scala 737:59]
                                printf(clock, UInt<1>(1), "HALT\n") @[Core.scala 737:59]
                                skip @[Core.scala 737:59]
                              infer mport MPORT_146 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:83]
                              machine_state_next <= UInt<3>("h01") @[Core.scala 472:24]
                              opcode_index <= UInt<1>("h00") @[Core.scala 473:18]
                              mem_refer_addr <= PC @[Core.scala 474:20]
                              PC_next <= PC_next @[Core.scala 475:13]
                              skip @[Core.scala 737:52]
                            else : @[Core.scala 738:52]
                              infer mport MPORT_147 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:23]
                              node _T_562 = and(MPORT_147, UInt<8>("h0f8")) @[Core.scala 738:27]
                              node _T_563 = eq(UInt<7>("h070"), _T_562) @[Core.scala 738:27]
                              when _T_563 : @[Core.scala 738:52]
                                node _T_564 = asUInt(reset) @[Core.scala 738:59]
                                node _T_565 = eq(_T_564, UInt<1>("h00")) @[Core.scala 738:59]
                                when _T_565 : @[Core.scala 738:59]
                                  printf(clock, UInt<1>(1), "LD (HL),r\n") @[Core.scala 738:59]
                                  skip @[Core.scala 738:59]
                                infer mport MPORT_148 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:92]
                                node _T_566 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                when _T_566 : @[Conditional.scala 40:58]
                                  node _T_567 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 396:24]
                                  when _T_567 : @[Core.scala 396:32]
                                    machine_state_next <= UInt<3>("h03") @[Core.scala 397:30]
                                    opcode_index <= UInt<1>("h01") @[Core.scala 398:24]
                                    node _mem_refer_addr_T_44 = cat(H, L) @[Cat.scala 30:58]
                                    mem_refer_addr <= _mem_refer_addr_T_44 @[Core.scala 399:26]
                                    skip @[Core.scala 396:32]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_568 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                  when _T_568 : @[Conditional.scala 39:67]
                                    infer mport io_bus_data1_MPORT_4 = opcodes[UInt<1>("h00")], clock @[Core.scala 404:47]
                                    node _io_bus_data1_T_8 = bits(io_bus_data1_MPORT_4, 2, 0) @[Core.scala 404:50]
                                    infer mport io_bus_data1_MPORT_5 = regfiles_front[_io_bus_data1_T_8], clock @[Core.scala 404:39]
                                    io.bus.data1 <= io_bus_data1_MPORT_5 @[Core.scala 404:22]
                                    machine_state_next <= UInt<3>("h01") @[Core.scala 405:28]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 406:22]
                                    skip @[Conditional.scala 39:67]
                                skip @[Core.scala 738:52]
                              else : @[Core.scala 739:52]
                                infer mport MPORT_149 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:23]
                                node _T_569 = and(MPORT_149, UInt<8>("h0c0")) @[Core.scala 739:27]
                                node _T_570 = eq(UInt<7>("h040"), _T_569) @[Core.scala 739:27]
                                when _T_570 : @[Core.scala 739:52]
                                  node _T_571 = asUInt(reset) @[Core.scala 739:59]
                                  node _T_572 = eq(_T_571, UInt<1>("h00")) @[Core.scala 739:59]
                                  when _T_572 : @[Core.scala 739:59]
                                    printf(clock, UInt<1>(1), "LD r1,r2\n") @[Core.scala 739:59]
                                    skip @[Core.scala 739:59]
                                  infer mport MPORT_150 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:94]
                                  wire op_10 : UInt<2> @[Core.scala 293:18]
                                  node _op_T_10 = bits(MPORT_150, 7, 6) @[Core.scala 294:22]
                                  op_10 <= _op_T_10 @[Core.scala 294:8]
                                  wire dst_reg_2 : UInt<3> @[Core.scala 295:23]
                                  node _dst_reg_T_2 = bits(MPORT_150, 5, 3) @[Core.scala 296:27]
                                  dst_reg_2 <= _dst_reg_T_2 @[Core.scala 296:13]
                                  wire src_reg_2 : UInt<3> @[Core.scala 297:23]
                                  node _src_reg_T_2 = bits(MPORT_150, 2, 0) @[Core.scala 298:27]
                                  src_reg_2 <= _src_reg_T_2 @[Core.scala 298:13]
                                  node _T_573 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                  when _T_573 : @[Conditional.scala 40:58]
                                    node _T_574 = eq(src_reg_2, UInt<3>("h06")) @[Core.scala 302:22]
                                    when _T_574 : @[Core.scala 302:36]
                                      machine_state_next <= UInt<3>("h02") @[Core.scala 303:30]
                                      infer mport mem_refer_addr_hi_2 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 304:47]
                                      infer mport mem_refer_addr_lo_5 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 304:69]
                                      node _mem_refer_addr_T_45 = cat(mem_refer_addr_hi_2, mem_refer_addr_lo_5) @[Cat.scala 30:58]
                                      mem_refer_addr <= _mem_refer_addr_T_45 @[Core.scala 304:26]
                                      opcode_index <= UInt<1>("h01") @[Core.scala 305:24]
                                      skip @[Core.scala 302:36]
                                    else : @[Core.scala 306:21]
                                      infer mport MPORT_151 = regfiles_front[dst_reg_2], clock @[Core.scala 307:25]
                                      infer mport MPORT_152 = regfiles_front[src_reg_2], clock @[Core.scala 307:52]
                                      MPORT_151 <= MPORT_152 @[Core.scala 307:35]
                                      opcode_index <= UInt<1>("h00") @[Core.scala 308:24]
                                      skip @[Core.scala 306:21]
                                    node _T_575 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 310:24]
                                    when _T_575 : @[Core.scala 310:32]
                                      skip @[Core.scala 310:32]
                                    skip @[Conditional.scala 40:58]
                                  else : @[Conditional.scala 39:67]
                                    node _T_576 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                    when _T_576 : @[Conditional.scala 39:67]
                                      node _T_577 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 316:24]
                                      when _T_577 : @[Core.scala 316:32]
                                        infer mport MPORT_153 = regfiles_front[dst_reg_2], clock @[Core.scala 317:25]
                                        MPORT_153 <= io.bus.data @[Core.scala 317:35]
                                        machine_state_next <= UInt<3>("h01") @[Core.scala 318:30]
                                        opcode_index <= UInt<1>("h00") @[Core.scala 319:24]
                                        skip @[Core.scala 316:32]
                                      skip @[Conditional.scala 39:67]
                                  skip @[Core.scala 739:52]
                                else : @[Core.scala 740:52]
                                  infer mport MPORT_154 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:23]
                                  node _T_578 = and(MPORT_154, UInt<8>("h087")) @[Core.scala 740:27]
                                  node _T_579 = eq(UInt<3>("h06"), _T_578) @[Core.scala 740:27]
                                  when _T_579 : @[Core.scala 740:52]
                                    node _T_580 = asUInt(reset) @[Core.scala 740:59]
                                    node _T_581 = eq(_T_580, UInt<1>("h00")) @[Core.scala 740:59]
                                    when _T_581 : @[Core.scala 740:59]
                                      printf(clock, UInt<1>(1), "LD r,n_(hl)\n") @[Core.scala 740:59]
                                      skip @[Core.scala 740:59]
                                    infer mport MPORT_155 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:92]
                                    node _T_582 = asUInt(reset) @[Core.scala 326:11]
                                    node _T_583 = eq(_T_582, UInt<1>("h00")) @[Core.scala 326:11]
                                    when _T_583 : @[Core.scala 326:11]
                                      printf(clock, UInt<1>(1), "ld_a_n%d\n", MPORT_155) @[Core.scala 326:11]
                                      skip @[Core.scala 326:11]
                                    node _T_584 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                    when _T_584 : @[Conditional.scala 40:58]
                                      node _T_585 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 329:25]
                                      when _T_585 : @[Core.scala 329:34]
                                        skip @[Core.scala 329:34]
                                      else : @[Core.scala 331:41]
                                        node _T_586 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 331:32]
                                        when _T_586 : @[Core.scala 331:41]
                                          opcode_index <= UInt<1>("h01") @[Core.scala 332:24]
                                          machine_state_next <= UInt<3>("h02") @[Core.scala 333:30]
                                          infer mport MPORT_156 = opcodes[UInt<1>("h00")], clock @[Core.scala 334:23]
                                          node _T_587 = bits(MPORT_156, 6, 6) @[Core.scala 334:26]
                                          node _T_588 = eq(_T_587, UInt<1>("h00")) @[Core.scala 334:29]
                                          when _T_588 : @[Core.scala 334:37]
                                            mem_refer_addr <= PC_next @[Core.scala 335:28]
                                            skip @[Core.scala 334:37]
                                          else : @[Core.scala 336:13]
                                            node _mem_refer_addr_T_46 = cat(H, L) @[Cat.scala 30:58]
                                            mem_refer_addr <= _mem_refer_addr_T_46 @[Core.scala 337:28]
                                            skip @[Core.scala 336:13]
                                          skip @[Core.scala 331:41]
                                      skip @[Conditional.scala 40:58]
                                    else : @[Conditional.scala 39:67]
                                      node _T_589 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                      when _T_589 : @[Conditional.scala 39:67]
                                        machine_state_next <= UInt<3>("h01") @[Core.scala 342:28]
                                        opcode_index <= UInt<1>("h00") @[Core.scala 343:22]
                                        infer mport MPORT_157 = opcodes[UInt<1>("h00")], clock @[Core.scala 344:31]
                                        node _T_590 = bits(MPORT_157, 5, 3) @[Core.scala 344:34]
                                        infer mport MPORT_158 = regfiles_front[_T_590], clock @[Core.scala 344:23]
                                        infer mport MPORT_159 = opcodes[UInt<1>("h01")], clock @[Core.scala 344:51]
                                        MPORT_158 <= MPORT_159 @[Core.scala 344:41]
                                        node _PC_next_T_44 = add(PC_next, UInt<1>("h01")) @[Core.scala 345:28]
                                        node _PC_next_T_45 = tail(_PC_next_T_44, 1) @[Core.scala 345:28]
                                        PC_next <= _PC_next_T_45 @[Core.scala 345:17]
                                        skip @[Conditional.scala 39:67]
                                    skip @[Core.scala 740:52]
                                  else : @[Core.scala 741:52]
                                    infer mport MPORT_160 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:23]
                                    node _T_591 = and(MPORT_160, UInt<8>("h0c8")) @[Core.scala 741:27]
                                    node _T_592 = eq(UInt<8>("h080"), _T_591) @[Core.scala 741:27]
                                    when _T_592 : @[Core.scala 741:52]
                                      node _T_593 = asUInt(reset) @[Core.scala 741:59]
                                      node _T_594 = eq(_T_593, UInt<1>("h00")) @[Core.scala 741:59]
                                      when _T_594 : @[Core.scala 741:59]
                                        printf(clock, UInt<1>(1), "ADD A,r\n") @[Core.scala 741:59]
                                        skip @[Core.scala 741:59]
                                      infer mport MPORT_161 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:89]
                                      infer mport alu_io_input_A_MPORT_11 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 351:37]
                                      alu.io.input_A <= alu_io_input_A_MPORT_11 @[Core.scala 351:20]
                                      infer mport alu_io_input_B_MPORT_4 = opcodes[UInt<1>("h00")], clock @[Core.scala 352:45]
                                      node _alu_io_input_B_T_2 = bits(alu_io_input_B_MPORT_4, 2, 0) @[Core.scala 352:48]
                                      infer mport alu_io_input_B_MPORT_5 = regfiles_front[_alu_io_input_B_T_2], clock @[Core.scala 352:37]
                                      alu.io.input_B <= alu_io_input_B_MPORT_5 @[Core.scala 352:20]
                                      alu.io.input_carry <= C_flag @[Core.scala 353:24]
                                      node _alu_io_calc_type_T_8 = and(MPORT_161, UInt<8>("h0f8")) @[Core.scala 354:32]
                                      alu.io.calc_type <= _alu_io_calc_type_T_8 @[Core.scala 354:22]
                                      node _T_595 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                      when _T_595 : @[Conditional.scala 40:58]
                                        node _T_596 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 358:24]
                                        when _T_596 : @[Core.scala 358:32]
                                          node _T_597 = bits(MPORT_161, 7, 4) @[Core.scala 359:22]
                                          node _T_598 = eq(UInt<4>("h08"), _T_597) @[Conditional.scala 37:30]
                                          when _T_598 : @[Conditional.scala 40:58]
                                            node _T_599 = bits(MPORT_161, 2, 0) @[Core.scala 362:24]
                                            node _T_600 = eq(_T_599, UInt<3>("h06")) @[Core.scala 362:30]
                                            when _T_600 : @[Core.scala 362:42]
                                              skip @[Core.scala 362:42]
                                            skip @[Conditional.scala 40:58]
                                          else : @[Conditional.scala 39:67]
                                            node _T_601 = eq(UInt<4>("h09"), _T_597) @[Conditional.scala 37:30]
                                            when _T_601 : @[Conditional.scala 39:67]
                                              node _T_602 = bits(MPORT_161, 2, 0) @[Core.scala 368:24]
                                              node _T_603 = eq(_T_602, UInt<3>("h06")) @[Core.scala 368:30]
                                              when _T_603 : @[Core.scala 368:42]
                                                skip @[Core.scala 368:42]
                                              skip @[Conditional.scala 39:67]
                                            else : @[Conditional.scala 39:67]
                                              node _T_604 = eq(UInt<4>("h0a"), _T_597) @[Conditional.scala 37:30]
                                              when _T_604 : @[Conditional.scala 39:67]
                                                node _T_605 = bits(MPORT_161, 2, 0) @[Core.scala 374:24]
                                                node _T_606 = eq(_T_605, UInt<3>("h06")) @[Core.scala 374:30]
                                                when _T_606 : @[Core.scala 374:42]
                                                  skip @[Core.scala 374:42]
                                                skip @[Conditional.scala 39:67]
                                              else : @[Conditional.scala 39:67]
                                                node _T_607 = eq(UInt<4>("h0b"), _T_597) @[Conditional.scala 37:30]
                                                when _T_607 : @[Conditional.scala 39:67]
                                                  node _T_608 = bits(MPORT_161, 2, 0) @[Core.scala 380:24]
                                                  node _T_609 = eq(_T_608, UInt<3>("h06")) @[Core.scala 380:30]
                                                  when _T_609 : @[Core.scala 380:42]
                                                    skip @[Core.scala 380:42]
                                                  skip @[Conditional.scala 39:67]
                                          infer mport MPORT_162 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 386:23]
                                          MPORT_162 <= alu.io.output_C @[Core.scala 386:30]
                                          F <= alu.io.flag @[Core.scala 387:11]
                                          skip @[Core.scala 358:32]
                                        skip @[Conditional.scala 40:58]
                                      skip @[Core.scala 741:52]
                                    else : @[Core.scala 742:90]
                                      infer mport MPORT_163 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:23]
                                      node _T_610 = and(MPORT_163, UInt<8>("h0ff")) @[Core.scala 742:27]
                                      node _T_611 = eq(UInt<8>("h0c3"), _T_610) @[Core.scala 742:27]
                                      infer mport MPORT_164 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:61]
                                      node _T_612 = and(MPORT_164, UInt<8>("h0c7")) @[Core.scala 742:65]
                                      node _T_613 = eq(UInt<8>("h0c2"), _T_612) @[Core.scala 742:65]
                                      node _T_614 = or(_T_611, _T_613) @[Core.scala 742:51]
                                      when _T_614 : @[Core.scala 742:90]
                                        node _T_615 = asUInt(reset) @[Core.scala 742:97]
                                        node _T_616 = eq(_T_615, UInt<1>("h00")) @[Core.scala 742:97]
                                        when _T_616 : @[Core.scala 742:97]
                                          printf(clock, UInt<1>(1), "JP nn") @[Core.scala 742:97]
                                          skip @[Core.scala 742:97]
                                        infer mport MPORT_165 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:118]
                                        infer mport op_MPORT_16 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:37]
                                        node op_hi_8 = bits(op_MPORT_16, 0, 0) @[Core.scala 413:40]
                                        infer mport op_MPORT_17 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:52]
                                        node op_lo_8 = bits(op_MPORT_17, 5, 3) @[Core.scala 413:55]
                                        node _op_T_11 = cat(op_hi_8, op_lo_8) @[Cat.scala 30:58]
                                        wire op_11 : UInt
                                        op_11 <= _op_T_11
                                        node _T_617 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                        when _T_617 : @[Conditional.scala 40:58]
                                          node _T_618 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                          when _T_618 : @[Conditional.scala 40:58]
                                            machine_state_next <= UInt<3>("h02") @[Core.scala 418:28]
                                            opcode_index <= UInt<1>("h01") @[Core.scala 419:22]
                                            node _mem_refer_addr_T_47 = add(PC_next, UInt<1>("h01")) @[Core.scala 421:37]
                                            node _mem_refer_addr_T_48 = tail(_mem_refer_addr_T_47, 1) @[Core.scala 421:37]
                                            mem_refer_addr <= _mem_refer_addr_T_48 @[Core.scala 421:26]
                                            skip @[Conditional.scala 40:58]
                                          skip @[Conditional.scala 40:58]
                                        else : @[Conditional.scala 39:67]
                                          node _T_619 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                          when _T_619 : @[Conditional.scala 39:67]
                                            node _T_620 = bits(opcode_index, 1, 0) @[Core.scala 426:16]
                                            infer mport MPORT_166 = opcodes[_T_620], clock @[Core.scala 426:16]
                                            MPORT_166 <= io.bus.data @[Core.scala 426:31]
                                            node _T_621 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 428:25]
                                            when _T_621 : @[Core.scala 428:34]
                                              node _mem_refer_addr_T_49 = add(PC_next, UInt<1>("h01")) @[Core.scala 429:37]
                                              node _mem_refer_addr_T_50 = tail(_mem_refer_addr_T_49, 1) @[Core.scala 429:37]
                                              mem_refer_addr <= _mem_refer_addr_T_50 @[Core.scala 429:26]
                                              node _T_622 = eq(UInt<1>("h01"), opcode_index) @[Conditional.scala 37:30]
                                              when _T_622 : @[Conditional.scala 40:58]
                                                node _opcode_index_T_48 = add(opcode_index, UInt<1>("h01")) @[Core.scala 432:44]
                                                node _opcode_index_T_49 = tail(_opcode_index_T_48, 1) @[Core.scala 432:44]
                                                opcode_index <= _opcode_index_T_49 @[Core.scala 432:28]
                                                node _PC_next_T_46 = add(PC_next, UInt<1>("h01")) @[Core.scala 433:34]
                                                node _PC_next_T_47 = tail(_PC_next_T_46, 1) @[Core.scala 433:34]
                                                PC_next <= _PC_next_T_47 @[Core.scala 433:23]
                                                skip @[Conditional.scala 40:58]
                                              else : @[Conditional.scala 39:67]
                                                node _T_623 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                                when _T_623 : @[Conditional.scala 39:67]
                                                  opcode_index <= UInt<1>("h00") @[Core.scala 436:28]
                                                  machine_state_next <= UInt<3>("h01") @[Core.scala 437:34]
                                                  node _cond_T_264 = eq(op_11, UInt<4>("h08")) @[Core.scala 443:23]
                                                  node _cond_T_265 = eq(op_11, UInt<1>("h00")) @[Core.scala 444:23]
                                                  node _cond_T_266 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 444:47]
                                                  node _cond_T_267 = and(_cond_T_265, _cond_T_266) @[Core.scala 444:37]
                                                  node _cond_T_268 = eq(op_11, UInt<1>("h01")) @[Core.scala 445:23]
                                                  node _cond_T_269 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 445:47]
                                                  node _cond_T_270 = and(_cond_T_268, _cond_T_269) @[Core.scala 445:37]
                                                  node _cond_T_271 = eq(op_11, UInt<2>("h02")) @[Core.scala 446:23]
                                                  node _cond_T_272 = eq(C_flag, UInt<1>("h00")) @[Core.scala 446:47]
                                                  node _cond_T_273 = and(_cond_T_271, _cond_T_272) @[Core.scala 446:37]
                                                  node _cond_T_274 = eq(op_11, UInt<2>("h03")) @[Core.scala 447:23]
                                                  node _cond_T_275 = eq(C_flag, UInt<1>("h01")) @[Core.scala 447:47]
                                                  node _cond_T_276 = and(_cond_T_274, _cond_T_275) @[Core.scala 447:37]
                                                  node _cond_T_277 = eq(op_11, UInt<3>("h04")) @[Core.scala 448:23]
                                                  node _cond_T_278 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 448:47]
                                                  node _cond_T_279 = and(_cond_T_277, _cond_T_278) @[Core.scala 448:37]
                                                  node _cond_T_280 = eq(op_11, UInt<3>("h05")) @[Core.scala 449:23]
                                                  node _cond_T_281 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 449:47]
                                                  node _cond_T_282 = and(_cond_T_280, _cond_T_281) @[Core.scala 449:37]
                                                  node _cond_T_283 = eq(op_11, UInt<3>("h06")) @[Core.scala 450:23]
                                                  node _cond_T_284 = eq(S_flag, UInt<1>("h00")) @[Core.scala 450:47]
                                                  node _cond_T_285 = and(_cond_T_283, _cond_T_284) @[Core.scala 450:37]
                                                  node _cond_T_286 = eq(op_11, UInt<3>("h07")) @[Core.scala 451:23]
                                                  node _cond_T_287 = eq(S_flag, UInt<1>("h01")) @[Core.scala 451:47]
                                                  node _cond_T_288 = and(_cond_T_286, _cond_T_287) @[Core.scala 451:37]
                                                  node _cond_T_289 = mux(_cond_T_288, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                                                  node _cond_T_290 = mux(_cond_T_285, UInt<1>("h01"), _cond_T_289) @[Mux.scala 98:16]
                                                  node _cond_T_291 = mux(_cond_T_282, UInt<1>("h01"), _cond_T_290) @[Mux.scala 98:16]
                                                  node _cond_T_292 = mux(_cond_T_279, UInt<1>("h01"), _cond_T_291) @[Mux.scala 98:16]
                                                  node _cond_T_293 = mux(_cond_T_276, UInt<1>("h01"), _cond_T_292) @[Mux.scala 98:16]
                                                  node _cond_T_294 = mux(_cond_T_273, UInt<1>("h01"), _cond_T_293) @[Mux.scala 98:16]
                                                  node _cond_T_295 = mux(_cond_T_270, UInt<1>("h01"), _cond_T_294) @[Mux.scala 98:16]
                                                  node _cond_T_296 = mux(_cond_T_267, UInt<1>("h01"), _cond_T_295) @[Mux.scala 98:16]
                                                  node cond_8 = mux(_cond_T_264, UInt<1>("h01"), _cond_T_296) @[Mux.scala 98:16]
                                                  node _T_624 = eq(cond_8, UInt<1>("h00")) @[Core.scala 455:25]
                                                  when _T_624 : @[Core.scala 455:34]
                                                    node _PC_next_T_48 = add(PC_next, UInt<1>("h01")) @[Core.scala 456:36]
                                                    node _PC_next_T_49 = tail(_PC_next_T_48, 1) @[Core.scala 456:36]
                                                    PC_next <= _PC_next_T_49 @[Core.scala 456:25]
                                                    skip @[Core.scala 455:34]
                                                  else : @[Core.scala 457:28]
                                                    infer mport PC_next_hi_8 = opcodes[UInt<1>("h01")], clock @[Core.scala 458:39]
                                                    infer mport PC_next_lo_5 = opcodes[UInt<2>("h02")], clock @[Core.scala 458:50]
                                                    node _PC_next_T_50 = cat(PC_next_hi_8, PC_next_lo_5) @[Cat.scala 30:58]
                                                    PC_next <= _PC_next_T_50 @[Core.scala 458:25]
                                                    skip @[Core.scala 457:28]
                                                  skip @[Conditional.scala 39:67]
                                              skip @[Core.scala 428:34]
                                            skip @[Conditional.scala 39:67]
                                        skip @[Core.scala 742:90]
                                      else : @[Core.scala 743:52]
                                        infer mport MPORT_167 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:23]
                                        node _T_625 = and(MPORT_167, UInt<8>("h0ff")) @[Core.scala 743:27]
                                        node _T_626 = eq(UInt<8>("h0dd"), _T_625) @[Core.scala 743:27]
                                        when _T_626 : @[Core.scala 743:52]
                                          node _T_627 = asUInt(reset) @[Core.scala 743:59]
                                          node _T_628 = eq(_T_627, UInt<1>("h00")) @[Core.scala 743:59]
                                          when _T_628 : @[Core.scala 743:59]
                                            printf(clock, UInt<1>(1), "DD") @[Core.scala 743:59]
                                            skip @[Core.scala 743:59]
                                          infer mport MPORT_168 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:87]
                                          node _T_629 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                          when _T_629 : @[Conditional.scala 40:58]
                                            node _T_630 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                            when _T_630 : @[Conditional.scala 40:58]
                                              node _opcode_index_T_50 = add(opcode_index, UInt<1>("h01")) @[Core.scala 126:42]
                                              node _opcode_index_T_51 = tail(_opcode_index_T_50, 1) @[Core.scala 126:42]
                                              opcode_index <= _opcode_index_T_51 @[Core.scala 126:26]
                                              skip @[Conditional.scala 40:58]
                                            else : @[Conditional.scala 39:67]
                                              node _T_631 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                                              when _T_631 : @[Conditional.scala 39:67]
                                                node _T_632 = eq(opcode_index, UInt<1>("h01")) @[Core.scala 129:30]
                                                when _T_632 : @[Core.scala 129:38]
                                                  machine_state_next <= UInt<3>("h01") @[Core.scala 130:34]
                                                  skip @[Core.scala 129:38]
                                                else : @[Core.scala 131:26]
                                                  machine_state_next <= UInt<3>("h02") @[Core.scala 132:34]
                                                  mem_refer_addr <= PC_next @[Core.scala 133:30]
                                                  skip @[Core.scala 131:26]
                                                skip @[Conditional.scala 39:67]
                                            skip @[Conditional.scala 40:58]
                                          else : @[Conditional.scala 39:67]
                                            node _T_633 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                            when _T_633 : @[Conditional.scala 39:67]
                                              node _T_634 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                              when _T_634 : @[Conditional.scala 40:58]
                                                mem_refer_addr <= PC_next @[Core.scala 141:28]
                                                node _T_635 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 142:28]
                                                when _T_635 : @[Core.scala 142:36]
                                                  machine_state_next <= UInt<3>("h04") @[Core.scala 143:36]
                                                  dummy_cycle <= UInt<3>("h05") @[Core.scala 144:29]
                                                  node _PC_next_T_51 = add(PC_next, UInt<1>("h01")) @[Core.scala 145:36]
                                                  node _PC_next_T_52 = tail(_PC_next_T_51, 1) @[Core.scala 145:36]
                                                  PC_next <= _PC_next_T_52 @[Core.scala 145:25]
                                                  node _opcode_index_T_52 = add(opcode_index, UInt<1>("h01")) @[Core.scala 146:46]
                                                  node _opcode_index_T_53 = tail(_opcode_index_T_52, 1) @[Core.scala 146:46]
                                                  opcode_index <= _opcode_index_T_53 @[Core.scala 146:30]
                                                  skip @[Core.scala 142:36]
                                                skip @[Conditional.scala 40:58]
                                              else : @[Conditional.scala 39:67]
                                                node _T_636 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                                                when _T_636 : @[Conditional.scala 39:67]
                                                  alu16.io.input_register <= IX @[Core.scala 150:37]
                                                  infer mport alu16_io_offset_MPORT_4 = opcodes[UInt<2>("h02")], clock @[Core.scala 151:39]
                                                  node _alu16_io_offset_T_13 = asSInt(alu16_io_offset_MPORT_4) @[Core.scala 151:49]
                                                  alu16.io.offset <= _alu16_io_offset_T_13 @[Core.scala 151:29]
                                                  mem_refer_addr <= alu16.io.output @[Core.scala 152:28]
                                                  node _T_637 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 153:28]
                                                  when _T_637 : @[Core.scala 153:36]
                                                    opcode_index <= UInt<1>("h00") @[Core.scala 154:28]
                                                    machine_state_next <= UInt<3>("h01") @[Core.scala 155:34]
                                                    infer mport MPORT_169 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 156:29]
                                                    MPORT_169 <= io.bus.data @[Core.scala 156:36]
                                                    skip @[Core.scala 153:36]
                                                  skip @[Conditional.scala 39:67]
                                              skip @[Conditional.scala 39:67]
                                            else : @[Conditional.scala 39:67]
                                              node _T_638 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                              when _T_638 : @[Conditional.scala 39:67]
                                                node _T_639 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 162:24]
                                                when _T_639 : @[Core.scala 162:32]
                                                  machine_state_next <= UInt<3>("h02") @[Core.scala 163:30]
                                                  skip @[Core.scala 162:32]
                                                node _T_640 = eq(m1_t_cycle, UInt<3>("h04")) @[Core.scala 165:24]
                                                when _T_640 : @[Core.scala 165:32]
                                                  alu16.io.input_register <= IX @[Core.scala 166:35]
                                                  infer mport alu16_io_offset_MPORT_5 = opcodes[UInt<2>("h02")], clock @[Core.scala 167:37]
                                                  node _alu16_io_offset_T_14 = asSInt(alu16_io_offset_MPORT_5) @[Core.scala 167:47]
                                                  alu16.io.offset <= _alu16_io_offset_T_14 @[Core.scala 167:27]
                                                  mem_refer_addr <= alu16.io.output @[Core.scala 168:26]
                                                  skip @[Core.scala 165:32]
                                                skip @[Conditional.scala 39:67]
                                          skip @[Core.scala 743:52]
              skip @[Core.scala 847:41]
            else : @[Core.scala 851:41]
              node _T_641 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 851:32]
              when _T_641 : @[Core.scala 851:41]
                io.bus.MREQ_ <= UInt<1>("h00") @[Core.scala 852:24]
                io.bus.RD_ <= UInt<1>("h00") @[Core.scala 853:22]
                node _T_642 = asUInt(clock) @[Core.scala 855:34]
                node _T_643 = bits(_T_642, 0, 0) @[Core.scala 855:34]
                node _T_644 = eq(_T_643, UInt<1>("h00")) @[Core.scala 772:30]
                reg REG_14 : UInt<1>, clock @[Core.scala 772:43]
                REG_14 <= _T_643 @[Core.scala 772:43]
                node _T_645 = and(_T_644, REG_14) @[Core.scala 772:33]
                when _T_645 : @[Core.scala 855:43]
                  io.bus.RD_ <= UInt<1>("h01") @[Core.scala 856:24]
                  io.bus.MREQ_ <= UInt<1>("h01") @[Core.scala 857:26]
                  skip @[Core.scala 855:43]
                PC <= PC_next @[Core.scala 859:14]
                m1_t_cycle <= UInt<1>("h01") @[Core.scala 860:22]
                machine_state <= machine_state_next @[Core.scala 861:25]
                skip @[Core.scala 851:41]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_646 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
          when _T_646 : @[Conditional.scala 39:67]
            io.bus.addr <= mem_refer_addr @[Core.scala 865:21]
            node _T_647 = lt(m1_t_cycle, UInt<2>("h03")) @[Core.scala 866:25]
            when _T_647 : @[Core.scala 866:32]
              node _m1_t_cycle_T_4 = add(m1_t_cycle, UInt<1>("h01")) @[Core.scala 867:36]
              node _m1_t_cycle_T_5 = tail(_m1_t_cycle_T_4, 1) @[Core.scala 867:36]
              m1_t_cycle <= _m1_t_cycle_T_5 @[Core.scala 867:22]
              skip @[Core.scala 866:32]
            node _T_648 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 870:25]
            when _T_648 : @[Core.scala 870:34]
              io.bus.WR_ <= UInt<1>("h01") @[Core.scala 871:22]
              io.bus.MREQ_ <= UInt<1>("h01") @[Core.scala 873:24]
              node _T_649 = asUInt(clock) @[Core.scala 874:34]
              node _T_650 = bits(_T_649, 0, 0) @[Core.scala 874:34]
              node _T_651 = eq(_T_650, UInt<1>("h00")) @[Core.scala 772:30]
              reg REG_15 : UInt<1>, clock @[Core.scala 772:43]
              REG_15 <= _T_650 @[Core.scala 772:43]
              node _T_652 = and(_T_651, REG_15) @[Core.scala 772:33]
              when _T_652 : @[Core.scala 874:43]
                io.bus.MREQ_ <= UInt<1>("h00") @[Core.scala 875:26]
                skip @[Core.scala 874:43]
              skip @[Core.scala 870:34]
            else : @[Core.scala 877:41]
              node _T_653 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 877:32]
              when _T_653 : @[Core.scala 877:41]
                node _T_654 = asUInt(clock) @[Core.scala 878:34]
                node _T_655 = bits(_T_654, 0, 0) @[Core.scala 878:34]
                node _T_656 = eq(_T_655, UInt<1>("h00")) @[Core.scala 772:30]
                reg REG_16 : UInt<1>, clock @[Core.scala 772:43]
                REG_16 <= _T_655 @[Core.scala 772:43]
                node _T_657 = and(_T_656, REG_16) @[Core.scala 772:33]
                when _T_657 : @[Core.scala 878:43]
                  io.bus.WR_ <= UInt<1>("h00") @[Core.scala 879:24]
                  skip @[Core.scala 878:43]
                io.bus.MREQ_ <= UInt<1>("h00") @[Core.scala 881:24]
                infer mport MPORT_170 = opcodes[UInt<1>("h00")], clock @[Core.scala 729:46]
                infer mport MPORT_171 = opcodes[UInt<1>("h01")], clock @[Core.scala 729:73]
                node _T_658 = asUInt(reset) @[Core.scala 729:11]
                node _T_659 = eq(_T_658, UInt<1>("h00")) @[Core.scala 729:11]
                when _T_659 : @[Core.scala 729:11]
                  printf(clock, UInt<1>(1), "----decode %x %x\n", MPORT_170, MPORT_171) @[Core.scala 729:11]
                  skip @[Core.scala 729:11]
                infer mport MPORT_172 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:18]
                node _T_660 = and(MPORT_172, UInt<8>("h0ff")) @[Core.scala 730:22]
                node _T_661 = eq(UInt<1>("h00"), _T_660) @[Core.scala 730:22]
                when _T_661 : @[Core.scala 730:47]
                  node _T_662 = asUInt(reset) @[Core.scala 730:54]
                  node _T_663 = eq(_T_662, UInt<1>("h00")) @[Core.scala 730:54]
                  when _T_663 : @[Core.scala 730:54]
                    printf(clock, UInt<1>(1), "NOP\n") @[Core.scala 730:54]
                    skip @[Core.scala 730:54]
                  infer mport MPORT_173 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:76]
                  machine_state_next <= UInt<3>("h01") @[Core.scala 479:24]
                  opcode_index <= UInt<1>("h00") @[Core.scala 480:18]
                  skip @[Core.scala 730:47]
                else : @[Core.scala 731:52]
                  infer mport MPORT_174 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:23]
                  node _T_664 = and(MPORT_174, UInt<8>("h0f7")) @[Core.scala 731:27]
                  node _T_665 = eq(UInt<8>("h0d3"), _T_664) @[Core.scala 731:27]
                  when _T_665 : @[Core.scala 731:52]
                    node _T_666 = asUInt(reset) @[Core.scala 731:59]
                    node _T_667 = eq(_T_666, UInt<1>("h00")) @[Core.scala 731:59]
                    when _T_667 : @[Core.scala 731:59]
                      printf(clock, UInt<1>(1), "inout\n") @[Core.scala 731:59]
                      skip @[Core.scala 731:59]
                    infer mport MPORT_175 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:86]
                    node _T_668 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                    when _T_668 : @[Conditional.scala 40:58]
                      node _T_669 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 551:24]
                      when _T_669 : @[Core.scala 551:32]
                        machine_state_next <= UInt<3>("h02") @[Core.scala 552:30]
                        node _mem_refer_addr_T_51 = add(PC_next, UInt<1>("h01")) @[Core.scala 553:37]
                        node _mem_refer_addr_T_52 = tail(_mem_refer_addr_T_51, 1) @[Core.scala 553:37]
                        mem_refer_addr <= _mem_refer_addr_T_52 @[Core.scala 553:26]
                        node _opcode_index_T_54 = add(opcode_index, UInt<1>("h01")) @[Core.scala 554:40]
                        node _opcode_index_T_55 = tail(_opcode_index_T_54, 1) @[Core.scala 554:40]
                        opcode_index <= _opcode_index_T_55 @[Core.scala 554:24]
                        skip @[Core.scala 551:32]
                      skip @[Conditional.scala 40:58]
                    else : @[Conditional.scala 39:67]
                      node _T_670 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                      when _T_670 : @[Conditional.scala 39:67]
                        node _T_671 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 558:24]
                        when _T_671 : @[Core.scala 558:32]
                          machine_state_next <= UInt<3>("h05") @[Core.scala 559:30]
                          infer mport mem_refer_addr_lo_6 = opcodes[UInt<1>("h01")], clock @[Core.scala 560:43]
                          node _mem_refer_addr_T_53 = cat(A, mem_refer_addr_lo_6) @[Cat.scala 30:58]
                          mem_refer_addr <= _mem_refer_addr_T_53 @[Core.scala 560:26]
                          node _PC_next_T_53 = add(PC_next, UInt<1>("h01")) @[Core.scala 561:30]
                          node _PC_next_T_54 = tail(_PC_next_T_53, 1) @[Core.scala 561:30]
                          PC_next <= _PC_next_T_54 @[Core.scala 561:19]
                          skip @[Core.scala 558:32]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_672 = eq(UInt<3>("h05"), machine_state) @[Conditional.scala 37:30]
                        when _T_672 : @[Conditional.scala 39:67]
                          io.bus.addr <= mem_refer_addr @[Core.scala 565:21]
                          node _T_673 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_673 : @[Conditional.scala 40:58]
                            node _T_674 = asUInt(clock) @[Core.scala 573:42]
                            node _T_675 = bits(_T_674, 0, 0) @[Core.scala 573:42]
                            node _T_676 = eq(_T_675, UInt<1>("h00")) @[Core.scala 772:30]
                            reg REG_17 : UInt<1>, clock @[Core.scala 772:43]
                            REG_17 <= _T_675 @[Core.scala 772:43]
                            node _T_677 = and(_T_676, REG_17) @[Core.scala 772:33]
                            when _T_677 : @[Core.scala 573:47]
                              infer mport MPORT_176 = opcodes[UInt<1>("h00")], clock @[Core.scala 574:27]
                              node _T_678 = bits(MPORT_176, 3, 3) @[Core.scala 574:30]
                              node _T_679 = eq(_T_678, UInt<1>("h00")) @[Core.scala 574:33]
                              when _T_679 : @[Core.scala 574:41]
                                io.bus.data1 <= A @[Core.scala 575:30]
                                skip @[Core.scala 574:41]
                              skip @[Core.scala 573:47]
                            skip @[Conditional.scala 40:58]
                          else : @[Conditional.scala 39:67]
                            node _T_680 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_680 : @[Conditional.scala 39:67]
                              infer mport MPORT_177 = opcodes[UInt<1>("h00")], clock @[Core.scala 580:25]
                              node _T_681 = bits(MPORT_177, 3, 3) @[Core.scala 580:28]
                              node _T_682 = eq(_T_681, UInt<1>("h00")) @[Core.scala 580:31]
                              when _T_682 : @[Core.scala 580:39]
                                io.bus.data1 <= A @[Core.scala 581:28]
                                skip @[Core.scala 580:39]
                              node _T_683 = asUInt(clock) @[Core.scala 583:42]
                              node _T_684 = bits(_T_683, 0, 0) @[Core.scala 583:42]
                              node _T_685 = eq(_T_684, UInt<1>("h00")) @[Core.scala 772:30]
                              reg REG_18 : UInt<1>, clock @[Core.scala 772:43]
                              REG_18 <= _T_684 @[Core.scala 772:43]
                              node _T_686 = and(_T_685, REG_18) @[Core.scala 772:33]
                              when _T_686 : @[Core.scala 583:47]
                                io.bus.IORQ_ <= UInt<1>("h00") @[Core.scala 584:28]
                                infer mport MPORT_178 = opcodes[UInt<1>("h00")], clock @[Core.scala 585:27]
                                node _T_687 = bits(MPORT_178, 3, 3) @[Core.scala 585:30]
                                node _T_688 = eq(_T_687, UInt<1>("h01")) @[Core.scala 585:33]
                                when _T_688 : @[Core.scala 585:41]
                                  io.bus.RD_ <= UInt<1>("h00") @[Core.scala 586:28]
                                  skip @[Core.scala 585:41]
                                else : @[Core.scala 587:17]
                                  io.bus.WR_ <= UInt<1>("h00") @[Core.scala 588:28]
                                  skip @[Core.scala 587:17]
                                skip @[Core.scala 583:47]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_689 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_689 : @[Conditional.scala 39:67]
                                infer mport MPORT_179 = opcodes[UInt<1>("h00")], clock @[Core.scala 593:25]
                                node _T_690 = bits(MPORT_179, 3, 3) @[Core.scala 593:28]
                                node _T_691 = eq(_T_690, UInt<1>("h00")) @[Core.scala 593:31]
                                when _T_691 : @[Core.scala 593:39]
                                  io.bus.data1 <= A @[Core.scala 594:28]
                                  skip @[Core.scala 593:39]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 596:32]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_692 = eq(UInt<3>("h04"), m1_t_cycle) @[Conditional.scala 37:30]
                                when _T_692 : @[Conditional.scala 39:67]
                                  infer mport MPORT_180 = opcodes[UInt<1>("h00")], clock @[Core.scala 599:25]
                                  node _T_693 = bits(MPORT_180, 3, 3) @[Core.scala 599:28]
                                  node _T_694 = eq(_T_693, UInt<1>("h00")) @[Core.scala 599:31]
                                  when _T_694 : @[Core.scala 599:39]
                                    io.bus.data1 <= A @[Core.scala 600:28]
                                    skip @[Core.scala 599:39]
                                  node _T_695 = asUInt(clock) @[Core.scala 602:43]
                                  node _T_696 = bits(_T_695, 0, 0) @[Core.scala 602:43]
                                  node _T_697 = eq(_T_696, UInt<1>("h00")) @[Core.scala 772:30]
                                  reg REG_19 : UInt<1>, clock @[Core.scala 772:43]
                                  REG_19 <= _T_696 @[Core.scala 772:43]
                                  node _T_698 = and(_T_697, REG_19) @[Core.scala 772:33]
                                  when _T_698 : @[Core.scala 602:48]
                                    io.bus.IORQ_ <= UInt<1>("h01") @[Core.scala 603:28]
                                    infer mport MPORT_181 = opcodes[UInt<1>("h00")], clock @[Core.scala 604:27]
                                    node _T_699 = bits(MPORT_181, 3, 3) @[Core.scala 604:30]
                                    node _T_700 = eq(_T_699, UInt<1>("h01")) @[Core.scala 604:33]
                                    when _T_700 : @[Core.scala 604:41]
                                      io.bus.RD_ <= UInt<1>("h01") @[Core.scala 605:28]
                                      skip @[Core.scala 604:41]
                                    else : @[Core.scala 606:17]
                                      io.bus.WR_ <= UInt<1>("h01") @[Core.scala 607:28]
                                      skip @[Core.scala 606:17]
                                    skip @[Core.scala 602:48]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 610:26]
                                  skip @[Conditional.scala 39:67]
                          skip @[Conditional.scala 39:67]
                    skip @[Core.scala 731:52]
                  else : @[Core.scala 732:52]
                    infer mport MPORT_182 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:23]
                    node _T_701 = and(MPORT_182, UInt<8>("h0f7")) @[Core.scala 732:27]
                    node _T_702 = eq(UInt<8>("h0f3"), _T_701) @[Core.scala 732:27]
                    when _T_702 : @[Core.scala 732:52]
                      node _T_703 = asUInt(reset) @[Core.scala 732:59]
                      node _T_704 = eq(_T_703, UInt<1>("h00")) @[Core.scala 732:59]
                      when _T_704 : @[Core.scala 732:59]
                        printf(clock, UInt<1>(1), "DI/EI\n") @[Core.scala 732:59]
                        skip @[Core.scala 732:59]
                      infer mport MPORT_183 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:83]
                      infer mport IFF_MPORT_3 = opcodes[UInt<1>("h00")], clock @[Core.scala 484:19]
                      node _IFF_T_3 = bits(IFF_MPORT_3, 3, 3) @[Core.scala 484:22]
                      IFF <= _IFF_T_3 @[Core.scala 484:9]
                      skip @[Core.scala 732:52]
                    else : @[Core.scala 733:90]
                      infer mport MPORT_184 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:23]
                      node _T_705 = and(MPORT_184, UInt<8>("h0ff")) @[Core.scala 733:27]
                      node _T_706 = eq(UInt<8>("h0cd"), _T_705) @[Core.scala 733:27]
                      infer mport MPORT_185 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:61]
                      node _T_707 = and(MPORT_185, UInt<8>("h0c7")) @[Core.scala 733:65]
                      node _T_708 = eq(UInt<8>("h0c4"), _T_707) @[Core.scala 733:65]
                      node _T_709 = or(_T_706, _T_708) @[Core.scala 733:51]
                      when _T_709 : @[Core.scala 733:90]
                        node _T_710 = asUInt(reset) @[Core.scala 733:97]
                        node _T_711 = eq(_T_710, UInt<1>("h00")) @[Core.scala 733:97]
                        when _T_711 : @[Core.scala 733:97]
                          printf(clock, UInt<1>(1), "CALL\n") @[Core.scala 733:97]
                          skip @[Core.scala 733:97]
                        infer mport MPORT_186 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:121]
                        node _T_712 = asUInt(reset) @[Core.scala 621:9]
                        node _T_713 = eq(_T_712, UInt<1>("h00")) @[Core.scala 621:9]
                        when _T_713 : @[Core.scala 621:9]
                          printf(clock, UInt<1>(1), "machine_state %d\n", machine_state) @[Core.scala 621:9]
                          skip @[Core.scala 621:9]
                        infer mport op_MPORT_18 = opcodes[UInt<1>("h00")], clock @[Core.scala 623:35]
                        node op_hi_9 = bits(op_MPORT_18, 0, 0) @[Core.scala 623:38]
                        infer mport op_MPORT_19 = opcodes[UInt<1>("h00")], clock @[Core.scala 623:50]
                        node op_lo_9 = bits(op_MPORT_19, 5, 3) @[Core.scala 623:53]
                        node _op_T_12 = cat(op_hi_9, op_lo_9) @[Cat.scala 30:58]
                        wire op_12 : UInt
                        op_12 <= _op_T_12
                        node _cond_T_297 = eq(op_12, UInt<4>("h09")) @[Core.scala 626:11]
                        node _cond_T_298 = eq(op_12, UInt<1>("h00")) @[Core.scala 627:11]
                        node _cond_T_299 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 627:35]
                        node _cond_T_300 = and(_cond_T_298, _cond_T_299) @[Core.scala 627:25]
                        node _cond_T_301 = eq(op_12, UInt<1>("h01")) @[Core.scala 628:11]
                        node _cond_T_302 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 628:35]
                        node _cond_T_303 = and(_cond_T_301, _cond_T_302) @[Core.scala 628:25]
                        node _cond_T_304 = eq(op_12, UInt<2>("h02")) @[Core.scala 629:11]
                        node _cond_T_305 = eq(C_flag, UInt<1>("h00")) @[Core.scala 629:35]
                        node _cond_T_306 = and(_cond_T_304, _cond_T_305) @[Core.scala 629:25]
                        node _cond_T_307 = eq(op_12, UInt<2>("h03")) @[Core.scala 630:11]
                        node _cond_T_308 = eq(C_flag, UInt<1>("h01")) @[Core.scala 630:35]
                        node _cond_T_309 = and(_cond_T_307, _cond_T_308) @[Core.scala 630:25]
                        node _cond_T_310 = eq(op_12, UInt<3>("h04")) @[Core.scala 631:11]
                        node _cond_T_311 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 631:35]
                        node _cond_T_312 = and(_cond_T_310, _cond_T_311) @[Core.scala 631:25]
                        node _cond_T_313 = eq(op_12, UInt<3>("h05")) @[Core.scala 632:11]
                        node _cond_T_314 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 632:35]
                        node _cond_T_315 = and(_cond_T_313, _cond_T_314) @[Core.scala 632:25]
                        node _cond_T_316 = eq(op_12, UInt<3>("h06")) @[Core.scala 633:11]
                        node _cond_T_317 = eq(S_flag, UInt<1>("h00")) @[Core.scala 633:35]
                        node _cond_T_318 = and(_cond_T_316, _cond_T_317) @[Core.scala 633:25]
                        node _cond_T_319 = eq(op_12, UInt<3>("h07")) @[Core.scala 634:11]
                        node _cond_T_320 = eq(S_flag, UInt<1>("h01")) @[Core.scala 634:35]
                        node _cond_T_321 = and(_cond_T_319, _cond_T_320) @[Core.scala 634:25]
                        node _cond_T_322 = mux(_cond_T_321, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                        node _cond_T_323 = mux(_cond_T_318, UInt<1>("h01"), _cond_T_322) @[Mux.scala 98:16]
                        node _cond_T_324 = mux(_cond_T_315, UInt<1>("h01"), _cond_T_323) @[Mux.scala 98:16]
                        node _cond_T_325 = mux(_cond_T_312, UInt<1>("h01"), _cond_T_324) @[Mux.scala 98:16]
                        node _cond_T_326 = mux(_cond_T_309, UInt<1>("h01"), _cond_T_325) @[Mux.scala 98:16]
                        node _cond_T_327 = mux(_cond_T_306, UInt<1>("h01"), _cond_T_326) @[Mux.scala 98:16]
                        node _cond_T_328 = mux(_cond_T_303, UInt<1>("h01"), _cond_T_327) @[Mux.scala 98:16]
                        node _cond_T_329 = mux(_cond_T_300, UInt<1>("h01"), _cond_T_328) @[Mux.scala 98:16]
                        node cond_9 = mux(_cond_T_297, UInt<1>("h01"), _cond_T_329) @[Mux.scala 98:16]
                        node _T_714 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                        when _T_714 : @[Conditional.scala 40:58]
                          node _T_715 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_715 : @[Conditional.scala 40:58]
                            node _PC_next_T_55 = add(PC_next, UInt<1>("h01")) @[Core.scala 642:30]
                            node _PC_next_T_56 = tail(_PC_next_T_55, 1) @[Core.scala 642:30]
                            PC_next <= _PC_next_T_56 @[Core.scala 642:19]
                            skip @[Conditional.scala 40:58]
                          else : @[Conditional.scala 39:67]
                            node _T_716 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_716 : @[Conditional.scala 39:67]
                              machine_state_next <= UInt<3>("h02") @[Core.scala 646:30]
                              node _mem_refer_addr_T_54 = add(PC_next, UInt<1>("h01")) @[Core.scala 648:37]
                              node _mem_refer_addr_T_55 = tail(_mem_refer_addr_T_54, 1) @[Core.scala 648:37]
                              mem_refer_addr <= _mem_refer_addr_T_55 @[Core.scala 648:26]
                              node _opcode_index_T_56 = add(opcode_index, UInt<1>("h01")) @[Core.scala 649:40]
                              node _opcode_index_T_57 = tail(_opcode_index_T_56, 1) @[Core.scala 649:40]
                              opcode_index <= _opcode_index_T_57 @[Core.scala 649:24]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_717 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_717 : @[Conditional.scala 39:67]
                                skip @[Conditional.scala 39:67]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_718 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                          when _T_718 : @[Conditional.scala 39:67]
                            node _T_719 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_719 : @[Conditional.scala 40:58]
                              node _mem_refer_addr_T_56 = add(PC_next, UInt<1>("h01")) @[Core.scala 666:37]
                              node _mem_refer_addr_T_57 = tail(_mem_refer_addr_T_56, 1) @[Core.scala 666:37]
                              mem_refer_addr <= _mem_refer_addr_T_57 @[Core.scala 666:26]
                              node _PC_next_T_57 = add(PC_next, UInt<1>("h01")) @[Core.scala 667:34]
                              node _PC_next_T_58 = tail(_PC_next_T_57, 1) @[Core.scala 667:34]
                              PC_next <= _PC_next_T_58 @[Core.scala 667:23]
                              node _opcode_index_T_58 = add(opcode_index, UInt<1>("h01")) @[Core.scala 668:40]
                              node _opcode_index_T_59 = tail(_opcode_index_T_58, 1) @[Core.scala 668:40]
                              opcode_index <= _opcode_index_T_59 @[Core.scala 668:24]
                              node _T_720 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 669:28]
                              when _T_720 : @[Core.scala 669:36]
                                node _T_721 = eq(cond_9, UInt<1>("h01")) @[Core.scala 670:23]
                                when _T_721 : @[Core.scala 670:32]
                                  machine_state_next <= UInt<3>("h04") @[Core.scala 671:34]
                                  skip @[Core.scala 670:32]
                                else : @[Core.scala 672:26]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 673:34]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 674:28]
                                  skip @[Core.scala 672:26]
                                dummy_cycle <= UInt<1>("h01") @[Core.scala 677:25]
                                skip @[Core.scala 669:36]
                              skip @[Conditional.scala 40:58]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_722 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                            when _T_722 : @[Conditional.scala 39:67]
                              alu16.io.input_register <= SP @[Core.scala 688:31]
                              node _T_723 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_723 : @[Conditional.scala 40:58]
                                machine_state_next <= UInt<3>("h03") @[Core.scala 691:30]
                                skip @[Conditional.scala 40:58]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_724 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                              when _T_724 : @[Conditional.scala 39:67]
                                alu16.io.input_register <= SP @[Core.scala 696:31]
                                mem_refer_addr <= alu16.io.output @[Core.scala 697:29]
                                node _T_725 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 698:22]
                                when _T_725 : @[Core.scala 698:30]
                                  node _T_726 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                                  when _T_726 : @[Conditional.scala 40:58]
                                    alu16.io.input_register <= SP @[Core.scala 701:31]
                                    alu16.io.offset <= asSInt(UInt<1>("h00")) @[Core.scala 702:23]
                                    mem_refer_addr <= alu16.io.output @[Core.scala 703:29]
                                    node _opcode_index_T_60 = add(opcode_index, UInt<1>("h01")) @[Core.scala 704:42]
                                    node _opcode_index_T_61 = tail(_opcode_index_T_60, 1) @[Core.scala 704:42]
                                    opcode_index <= _opcode_index_T_61 @[Core.scala 704:26]
                                    node _io_bus_data1_T_9 = bits(PC, 15, 8) @[Core.scala 706:30]
                                    io.bus.data1 <= _io_bus_data1_T_9 @[Core.scala 706:25]
                                    skip @[Conditional.scala 40:58]
                                  else : @[Conditional.scala 39:67]
                                    node _T_727 = eq(UInt<3>("h04"), opcode_index) @[Conditional.scala 37:30]
                                    when _T_727 : @[Conditional.scala 39:67]
                                      alu16.io.input_register <= SP @[Core.scala 709:31]
                                      alu16.io.offset <= asSInt(UInt<1>("h01")) @[Core.scala 711:30]
                                      machine_state_next <= UInt<3>("h01") @[Core.scala 712:32]
                                      opcode_index <= UInt<1>("h00") @[Core.scala 713:26]
                                      node _io_bus_data1_T_10 = bits(PC, 7, 0) @[Core.scala 714:30]
                                      io.bus.data1 <= _io_bus_data1_T_10 @[Core.scala 714:25]
                                      SP <= alu16.io.output @[Core.scala 715:16]
                                      infer mport PC_next_hi_9 = opcodes[UInt<2>("h02")], clock @[Core.scala 716:35]
                                      infer mport PC_next_lo_6 = opcodes[UInt<1>("h01")], clock @[Core.scala 716:46]
                                      node _PC_next_T_59 = cat(PC_next_hi_9, PC_next_lo_6) @[Cat.scala 30:58]
                                      PC_next <= _PC_next_T_59 @[Core.scala 716:21]
                                      skip @[Conditional.scala 39:67]
                                  skip @[Core.scala 698:30]
                                skip @[Conditional.scala 39:67]
                        skip @[Core.scala 733:90]
                      else : @[Core.scala 734:52]
                        infer mport MPORT_187 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:23]
                        node _T_728 = and(MPORT_187, UInt<8>("h0c6")) @[Core.scala 734:27]
                        node _T_729 = eq(UInt<8>("h0c0"), _T_728) @[Core.scala 734:27]
                        when _T_729 : @[Core.scala 734:52]
                          node _T_730 = asUInt(reset) @[Core.scala 734:59]
                          node _T_731 = eq(_T_730, UInt<1>("h00")) @[Core.scala 734:59]
                          when _T_731 : @[Core.scala 734:59]
                            printf(clock, UInt<1>(1), "RET\n") @[Core.scala 734:59]
                            skip @[Core.scala 734:59]
                          infer mport MPORT_188 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:81]
                          infer mport op_MPORT_20 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:37]
                          node op_hi_10 = bits(op_MPORT_20, 0, 0) @[Core.scala 492:40]
                          infer mport op_MPORT_21 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:52]
                          node op_lo_10 = bits(op_MPORT_21, 5, 3) @[Core.scala 492:55]
                          node _op_T_13 = cat(op_hi_10, op_lo_10) @[Cat.scala 30:58]
                          wire op_13 : UInt
                          op_13 <= _op_T_13
                          node _cond_T_330 = eq(op_13, UInt<4>("h09")) @[Core.scala 495:13]
                          node _cond_T_331 = eq(op_13, UInt<1>("h00")) @[Core.scala 496:13]
                          node _cond_T_332 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 496:37]
                          node _cond_T_333 = and(_cond_T_331, _cond_T_332) @[Core.scala 496:27]
                          node _cond_T_334 = eq(op_13, UInt<1>("h01")) @[Core.scala 497:13]
                          node _cond_T_335 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 497:37]
                          node _cond_T_336 = and(_cond_T_334, _cond_T_335) @[Core.scala 497:27]
                          node _cond_T_337 = eq(op_13, UInt<2>("h02")) @[Core.scala 498:13]
                          node _cond_T_338 = eq(C_flag, UInt<1>("h00")) @[Core.scala 498:37]
                          node _cond_T_339 = and(_cond_T_337, _cond_T_338) @[Core.scala 498:27]
                          node _cond_T_340 = eq(op_13, UInt<2>("h03")) @[Core.scala 499:13]
                          node _cond_T_341 = eq(C_flag, UInt<1>("h01")) @[Core.scala 499:37]
                          node _cond_T_342 = and(_cond_T_340, _cond_T_341) @[Core.scala 499:27]
                          node _cond_T_343 = eq(op_13, UInt<3>("h04")) @[Core.scala 500:13]
                          node _cond_T_344 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 500:37]
                          node _cond_T_345 = and(_cond_T_343, _cond_T_344) @[Core.scala 500:27]
                          node _cond_T_346 = eq(op_13, UInt<3>("h05")) @[Core.scala 501:13]
                          node _cond_T_347 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 501:37]
                          node _cond_T_348 = and(_cond_T_346, _cond_T_347) @[Core.scala 501:27]
                          node _cond_T_349 = eq(op_13, UInt<3>("h06")) @[Core.scala 502:13]
                          node _cond_T_350 = eq(S_flag, UInt<1>("h00")) @[Core.scala 502:37]
                          node _cond_T_351 = and(_cond_T_349, _cond_T_350) @[Core.scala 502:27]
                          node _cond_T_352 = eq(op_13, UInt<3>("h07")) @[Core.scala 503:13]
                          node _cond_T_353 = eq(S_flag, UInt<1>("h01")) @[Core.scala 503:37]
                          node _cond_T_354 = and(_cond_T_352, _cond_T_353) @[Core.scala 503:27]
                          node _cond_T_355 = mux(_cond_T_354, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                          node _cond_T_356 = mux(_cond_T_351, UInt<1>("h01"), _cond_T_355) @[Mux.scala 98:16]
                          node _cond_T_357 = mux(_cond_T_348, UInt<1>("h01"), _cond_T_356) @[Mux.scala 98:16]
                          node _cond_T_358 = mux(_cond_T_345, UInt<1>("h01"), _cond_T_357) @[Mux.scala 98:16]
                          node _cond_T_359 = mux(_cond_T_342, UInt<1>("h01"), _cond_T_358) @[Mux.scala 98:16]
                          node _cond_T_360 = mux(_cond_T_339, UInt<1>("h01"), _cond_T_359) @[Mux.scala 98:16]
                          node _cond_T_361 = mux(_cond_T_336, UInt<1>("h01"), _cond_T_360) @[Mux.scala 98:16]
                          node _cond_T_362 = mux(_cond_T_333, UInt<1>("h01"), _cond_T_361) @[Mux.scala 98:16]
                          node cond_10 = mux(_cond_T_330, UInt<1>("h01"), _cond_T_362) @[Mux.scala 98:16]
                          node _T_732 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                          when _T_732 : @[Conditional.scala 40:58]
                            node _T_733 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_733 : @[Conditional.scala 40:58]
                              node _T_734 = eq(op_13, UInt<4>("h09")) @[Core.scala 511:20]
                              when _T_734 : @[Core.scala 511:34]
                                machine_state_next <= UInt<3>("h02") @[Core.scala 512:34]
                                skip @[Core.scala 511:34]
                              else : @[Core.scala 513:15]
                                machine_state_next <= UInt<3>("h04") @[Core.scala 514:34]
                                skip @[Core.scala 513:15]
                              dummy_cycle <= UInt<1>("h01") @[Core.scala 516:25]
                              mem_refer_addr <= SP @[Core.scala 517:28]
                              node _opcode_index_T_62 = add(opcode_index, UInt<1>("h01")) @[Core.scala 518:42]
                              node _opcode_index_T_63 = tail(_opcode_index_T_62, 1) @[Core.scala 518:42]
                              opcode_index <= _opcode_index_T_63 @[Core.scala 518:26]
                              skip @[Conditional.scala 40:58]
                            skip @[Conditional.scala 40:58]
                          else : @[Conditional.scala 39:67]
                            node _T_735 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                            when _T_735 : @[Conditional.scala 39:67]
                              node _T_736 = eq(cond_10, UInt<1>("h01")) @[Core.scala 523:18]
                              when _T_736 : @[Core.scala 523:26]
                                machine_state_next <= UInt<3>("h02") @[Core.scala 524:30]
                                skip @[Core.scala 523:26]
                              else : @[Core.scala 525:11]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 526:30]
                                opcode_index <= UInt<1>("h00") @[Core.scala 527:24]
                                skip @[Core.scala 525:11]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_737 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                              when _T_737 : @[Conditional.scala 39:67]
                                node _T_738 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                when _T_738 : @[Conditional.scala 40:58]
                                  node _SP_T_6 = add(SP, UInt<1>("h01")) @[Core.scala 534:22]
                                  node _SP_T_7 = tail(_SP_T_6, 1) @[Core.scala 534:22]
                                  SP <= _SP_T_7 @[Core.scala 534:16]
                                  node _opcode_index_T_64 = add(opcode_index, UInt<1>("h01")) @[Core.scala 535:42]
                                  node _opcode_index_T_65 = tail(_opcode_index_T_64, 1) @[Core.scala 535:42]
                                  opcode_index <= _opcode_index_T_65 @[Core.scala 535:26]
                                  node _mem_refer_addr_T_58 = add(SP, UInt<1>("h01")) @[Core.scala 536:34]
                                  node _mem_refer_addr_T_59 = tail(_mem_refer_addr_T_58, 1) @[Core.scala 536:34]
                                  mem_refer_addr <= _mem_refer_addr_T_59 @[Core.scala 536:28]
                                  node _T_739 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 537:30]
                                  when _T_739 : @[Core.scala 537:38]
                                    infer mport PC_next_hi_10 = opcodes[UInt<1>("h01")], clock @[Core.scala 538:37]
                                    node _PC_next_T_60 = cat(PC_next_hi_10, io.bus.data) @[Cat.scala 30:58]
                                    PC_next <= _PC_next_T_60 @[Core.scala 538:23]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 539:28]
                                    machine_state_next <= UInt<3>("h01") @[Core.scala 540:34]
                                    skip @[Core.scala 537:38]
                                  skip @[Conditional.scala 40:58]
                                skip @[Conditional.scala 39:67]
                          skip @[Core.scala 734:52]
                        else : @[Core.scala 735:52]
                          infer mport MPORT_189 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:23]
                          node _T_740 = and(MPORT_189, UInt<8>("h0c7")) @[Core.scala 735:27]
                          node _T_741 = eq(UInt<2>("h03"), _T_740) @[Core.scala 735:27]
                          when _T_741 : @[Core.scala 735:52]
                            node _T_742 = asUInt(reset) @[Core.scala 735:59]
                            node _T_743 = eq(_T_742, UInt<1>("h00")) @[Core.scala 735:59]
                            when _T_743 : @[Core.scala 735:59]
                              printf(clock, UInt<1>(1), "inc/dec16\n") @[Core.scala 735:59]
                              skip @[Core.scala 735:59]
                            infer mport MPORT_190 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:94]
                            node _register_T_48 = bits(MPORT_190, 5, 4) @[Core.scala 175:51]
                            node _register_T_49 = bits(MPORT_190, 5, 4) @[Core.scala 177:19]
                            node _register_T_50 = eq(_register_T_49, UInt<1>("h00")) @[Core.scala 177:25]
                            infer mport register_hi_9 = regfiles_front[UInt<3>("h00")], clock @[Core.scala 177:57]
                            infer mport register_lo_9 = regfiles_front[UInt<3>("h01")], clock @[Core.scala 177:79]
                            node _register_T_51 = cat(register_hi_9, register_lo_9) @[Cat.scala 30:58]
                            node _register_T_52 = bits(MPORT_190, 5, 4) @[Core.scala 178:19]
                            node _register_T_53 = eq(_register_T_52, UInt<1>("h01")) @[Core.scala 178:25]
                            infer mport register_hi_10 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 178:57]
                            infer mport register_lo_10 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 178:79]
                            node _register_T_54 = cat(register_hi_10, register_lo_10) @[Cat.scala 30:58]
                            node _register_T_55 = bits(MPORT_190, 5, 4) @[Core.scala 179:19]
                            node _register_T_56 = eq(_register_T_55, UInt<2>("h02")) @[Core.scala 179:25]
                            infer mport register_hi_11 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 179:57]
                            infer mport register_lo_11 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 179:79]
                            node _register_T_57 = cat(register_hi_11, register_lo_11) @[Cat.scala 30:58]
                            node _register_T_58 = bits(MPORT_190, 5, 4) @[Core.scala 180:19]
                            node _register_T_59 = eq(_register_T_58, UInt<2>("h03")) @[Core.scala 180:25]
                            node _register_T_60 = mux(_register_T_59, SP, _register_T_48) @[Mux.scala 98:16]
                            node _register_T_61 = mux(_register_T_56, _register_T_57, _register_T_60) @[Mux.scala 98:16]
                            node _register_T_62 = mux(_register_T_53, _register_T_54, _register_T_61) @[Mux.scala 98:16]
                            node _register_T_63 = mux(_register_T_50, _register_T_51, _register_T_62) @[Mux.scala 98:16]
                            wire register_3 : UInt
                            register_3 <= _register_T_63
                            reg input_3 : UInt, clock with : (reset => (reset, register_3)) @[Core.scala 183:24]
                            wire output_3 : UInt
                            output_3 <= register_3
                            reg result_3 : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 185:25]
                            reg oooo_3 : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 186:23]
                            alu16.io.input_register <= input_3 @[Core.scala 188:29]
                            node _alu16_io_offset_T_15 = bits(MPORT_190, 3, 3) @[Core.scala 189:39]
                            node _alu16_io_offset_T_16 = eq(_alu16_io_offset_T_15, UInt<1>("h00")) @[Core.scala 189:43]
                            node _alu16_io_offset_T_17 = mux(_alu16_io_offset_T_16, asSInt(UInt<2>("h01")), asSInt(UInt<1>("h01"))) @[Core.scala 189:27]
                            alu16.io.offset <= _alu16_io_offset_T_17 @[Core.scala 189:21]
                            node _T_744 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                            when _T_744 : @[Conditional.scala 40:58]
                              input_3 <= register_3 @[Core.scala 192:15]
                              machine_state_next <= UInt<3>("h04") @[Core.scala 193:28]
                              alu16.io.input_register <= input_3 @[Core.scala 194:33]
                              dummy_cycle <= UInt<2>("h02") @[Core.scala 195:21]
                              node _T_745 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 196:24]
                              when _T_745 : @[Core.scala 196:32]
                                skip @[Core.scala 196:32]
                              else : @[Core.scala 197:39]
                                node _T_746 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 197:31]
                                when _T_746 : @[Core.scala 197:39]
                                  skip @[Core.scala 197:39]
                                else : @[Core.scala 198:22]
                                  input_3 <= register_3 @[Core.scala 199:17]
                                  skip @[Core.scala 198:22]
                              skip @[Conditional.scala 40:58]
                            else : @[Conditional.scala 39:67]
                              node _T_747 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                              when _T_747 : @[Conditional.scala 39:67]
                                node _T_748 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                when _T_748 : @[Conditional.scala 40:58]
                                  node _T_749 = bits(MPORT_190, 5, 4) @[Core.scala 209:31]
                                  node _T_750 = eq(UInt<1>("h00"), _T_749) @[Conditional.scala 37:30]
                                  when _T_750 : @[Conditional.scala 40:58]
                                    infer mport MPORT_191 = regfiles_front[UInt<3>("h00")], clock @[Core.scala 211:31]
                                    node _T_751 = bits(alu16.io.output, 15, 8) @[Core.scala 211:56]
                                    MPORT_191 <= _T_751 @[Core.scala 211:38]
                                    infer mport MPORT_192 = regfiles_front[UInt<3>("h01")], clock @[Core.scala 212:31]
                                    node _T_752 = bits(alu16.io.output, 7, 0) @[Core.scala 212:56]
                                    MPORT_192 <= _T_752 @[Core.scala 212:38]
                                    skip @[Conditional.scala 40:58]
                                  else : @[Conditional.scala 39:67]
                                    node _T_753 = eq(UInt<1>("h01"), _T_749) @[Conditional.scala 37:30]
                                    when _T_753 : @[Conditional.scala 39:67]
                                      infer mport MPORT_193 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 215:31]
                                      node _T_754 = bits(alu16.io.output, 15, 8) @[Core.scala 215:56]
                                      MPORT_193 <= _T_754 @[Core.scala 215:38]
                                      infer mport MPORT_194 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 216:31]
                                      node _T_755 = bits(alu16.io.output, 7, 0) @[Core.scala 216:56]
                                      MPORT_194 <= _T_755 @[Core.scala 216:38]
                                      skip @[Conditional.scala 39:67]
                                    else : @[Conditional.scala 39:67]
                                      node _T_756 = eq(UInt<2>("h02"), _T_749) @[Conditional.scala 37:30]
                                      when _T_756 : @[Conditional.scala 39:67]
                                        infer mport MPORT_195 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 219:31]
                                        node _T_757 = bits(alu16.io.output, 15, 8) @[Core.scala 219:56]
                                        MPORT_195 <= _T_757 @[Core.scala 219:38]
                                        infer mport MPORT_196 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 220:31]
                                        node _T_758 = bits(alu16.io.output, 7, 0) @[Core.scala 220:56]
                                        MPORT_196 <= _T_758 @[Core.scala 220:38]
                                        skip @[Conditional.scala 39:67]
                                      else : @[Conditional.scala 39:67]
                                        node _T_759 = eq(UInt<2>("h03"), _T_749) @[Conditional.scala 37:30]
                                        when _T_759 : @[Conditional.scala 39:67]
                                          SP <= alu16.io.output @[Core.scala 223:20]
                                          skip @[Conditional.scala 39:67]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 227:32]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 228:26]
                                  output_3 <= result_3 @[Core.scala 229:20]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_760 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                                  when _T_760 : @[Conditional.scala 39:67]
                                    machine_state_next <= UInt<3>("h01") @[Core.scala 232:32]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 233:26]
                                    skip @[Conditional.scala 39:67]
                                skip @[Conditional.scala 39:67]
                            skip @[Core.scala 735:52]
                          else : @[Core.scala 736:52]
                            infer mport MPORT_197 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:23]
                            node _T_761 = and(MPORT_197, UInt<8>("h0c6")) @[Core.scala 736:27]
                            node _T_762 = eq(UInt<3>("h04"), _T_761) @[Core.scala 736:27]
                            when _T_762 : @[Core.scala 736:52]
                              node _T_763 = asUInt(reset) @[Core.scala 736:59]
                              node _T_764 = eq(_T_763, UInt<1>("h00")) @[Core.scala 736:59]
                              when _T_764 : @[Core.scala 736:59]
                                printf(clock, UInt<1>(1), "inc/dec\n") @[Core.scala 736:59]
                                skip @[Core.scala 736:59]
                              infer mport MPORT_198 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:89]
                              alu.io.input_B <= UInt<1>("h01") @[Core.scala 241:20]
                              alu.io.input_carry <= UInt<1>("h00") @[Core.scala 242:24]
                              infer mport alu_io_calc_type_MPORT_3 = opcodes[UInt<1>("h00")], clock @[Core.scala 243:36]
                              node _alu_io_calc_type_T_9 = bits(alu_io_calc_type_MPORT_3, 0, 0) @[Core.scala 243:39]
                              node _alu_io_calc_type_T_10 = mux(_alu_io_calc_type_T_9, UInt<8>("h090"), UInt<8>("h080")) @[Core.scala 243:28]
                              alu.io.calc_type <= _alu_io_calc_type_T_10 @[Core.scala 243:22]
                              node _T_765 = and(MPORT_198, UInt<8>("h0fe")) @[Core.scala 244:22]
                              node _T_766 = eq(UInt<6>("h034"), _T_765) @[Core.scala 244:22]
                              when _T_766 : @[Core.scala 244:47]
                                reg temp_3 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 245:25]
                                infer mport alu_io_input_A_MPORT_12 = opcodes[UInt<1>("h01")], clock @[Core.scala 247:32]
                                alu.io.input_A <= alu_io_input_A_MPORT_12 @[Core.scala 247:22]
                                node _T_767 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                when _T_767 : @[Conditional.scala 40:58]
                                  machine_state_next <= UInt<3>("h02") @[Core.scala 250:30]
                                  node _mem_refer_addr_T_60 = cat(H, L) @[Cat.scala 30:58]
                                  mem_refer_addr <= _mem_refer_addr_T_60 @[Core.scala 251:26]
                                  opcode_index <= UInt<1>("h01") @[Core.scala 252:24]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_768 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                  when _T_768 : @[Conditional.scala 39:67]
                                    machine_state_next <= UInt<3>("h04") @[Core.scala 256:30]
                                    node _T_769 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 262:26]
                                    when _T_769 : @[Core.scala 262:34]
                                      temp_3 <= alu.io.output_C @[Core.scala 263:18]
                                      skip @[Core.scala 262:34]
                                    dummy_cycle <= UInt<1>("h01") @[Core.scala 266:23]
                                    skip @[Conditional.scala 39:67]
                                  else : @[Conditional.scala 39:67]
                                    node _T_770 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                    when _T_770 : @[Conditional.scala 39:67]
                                      node _T_771 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 269:27]
                                      when _T_771 : @[Core.scala 269:36]
                                        machine_state_next <= UInt<3>("h03") @[Core.scala 270:32]
                                        skip @[Core.scala 269:36]
                                      skip @[Conditional.scala 39:67]
                                    else : @[Conditional.scala 39:67]
                                      node _T_772 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                      when _T_772 : @[Conditional.scala 39:67]
                                        machine_state_next <= UInt<3>("h01") @[Core.scala 274:30]
                                        node _T_773 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 275:27]
                                        when _T_773 : @[Core.scala 275:36]
                                          io.bus.data1 <= temp_3 @[Core.scala 276:26]
                                          mem_refer_addr <= PC_next @[Core.scala 277:28]
                                          opcode_index <= UInt<1>("h00") @[Core.scala 278:26]
                                          skip @[Core.scala 275:36]
                                        skip @[Conditional.scala 39:67]
                                skip @[Core.scala 244:47]
                              else : @[Core.scala 282:54]
                                node _T_774 = and(MPORT_198, UInt<8>("h0c6")) @[Core.scala 282:29]
                                node _T_775 = eq(UInt<3>("h04"), _T_774) @[Core.scala 282:29]
                                when _T_775 : @[Core.scala 282:54]
                                  infer mport alu_io_input_A_MPORT_13 = opcodes[UInt<1>("h00")], clock @[Core.scala 283:47]
                                  node _alu_io_input_A_T_3 = bits(alu_io_input_A_MPORT_13, 5, 3) @[Core.scala 283:50]
                                  infer mport alu_io_input_A_MPORT_14 = regfiles_front[_alu_io_input_A_T_3], clock @[Core.scala 283:39]
                                  alu.io.input_A <= alu_io_input_A_MPORT_14 @[Core.scala 283:22]
                                  node _T_776 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 285:22]
                                  when _T_776 : @[Core.scala 285:30]
                                    infer mport MPORT_199 = opcodes[UInt<1>("h00")], clock @[Core.scala 286:31]
                                    node _T_777 = bits(MPORT_199, 5, 3) @[Core.scala 286:34]
                                    infer mport MPORT_200 = regfiles_front[_T_777], clock @[Core.scala 286:23]
                                    MPORT_200 <= alu.io.output_C @[Core.scala 286:41]
                                    skip @[Core.scala 285:30]
                                  skip @[Core.scala 282:54]
                              skip @[Core.scala 736:52]
                            else : @[Core.scala 737:52]
                              infer mport MPORT_201 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:23]
                              node _T_778 = and(MPORT_201, UInt<8>("h0ff")) @[Core.scala 737:27]
                              node _T_779 = eq(UInt<7>("h076"), _T_778) @[Core.scala 737:27]
                              when _T_779 : @[Core.scala 737:52]
                                node _T_780 = asUInt(reset) @[Core.scala 737:59]
                                node _T_781 = eq(_T_780, UInt<1>("h00")) @[Core.scala 737:59]
                                when _T_781 : @[Core.scala 737:59]
                                  printf(clock, UInt<1>(1), "HALT\n") @[Core.scala 737:59]
                                  skip @[Core.scala 737:59]
                                infer mport MPORT_202 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:83]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 472:24]
                                opcode_index <= UInt<1>("h00") @[Core.scala 473:18]
                                mem_refer_addr <= PC @[Core.scala 474:20]
                                PC_next <= PC_next @[Core.scala 475:13]
                                skip @[Core.scala 737:52]
                              else : @[Core.scala 738:52]
                                infer mport MPORT_203 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:23]
                                node _T_782 = and(MPORT_203, UInt<8>("h0f8")) @[Core.scala 738:27]
                                node _T_783 = eq(UInt<7>("h070"), _T_782) @[Core.scala 738:27]
                                when _T_783 : @[Core.scala 738:52]
                                  node _T_784 = asUInt(reset) @[Core.scala 738:59]
                                  node _T_785 = eq(_T_784, UInt<1>("h00")) @[Core.scala 738:59]
                                  when _T_785 : @[Core.scala 738:59]
                                    printf(clock, UInt<1>(1), "LD (HL),r\n") @[Core.scala 738:59]
                                    skip @[Core.scala 738:59]
                                  infer mport MPORT_204 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:92]
                                  node _T_786 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                  when _T_786 : @[Conditional.scala 40:58]
                                    node _T_787 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 396:24]
                                    when _T_787 : @[Core.scala 396:32]
                                      machine_state_next <= UInt<3>("h03") @[Core.scala 397:30]
                                      opcode_index <= UInt<1>("h01") @[Core.scala 398:24]
                                      node _mem_refer_addr_T_61 = cat(H, L) @[Cat.scala 30:58]
                                      mem_refer_addr <= _mem_refer_addr_T_61 @[Core.scala 399:26]
                                      skip @[Core.scala 396:32]
                                    skip @[Conditional.scala 40:58]
                                  else : @[Conditional.scala 39:67]
                                    node _T_788 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                    when _T_788 : @[Conditional.scala 39:67]
                                      infer mport io_bus_data1_MPORT_6 = opcodes[UInt<1>("h00")], clock @[Core.scala 404:47]
                                      node _io_bus_data1_T_11 = bits(io_bus_data1_MPORT_6, 2, 0) @[Core.scala 404:50]
                                      infer mport io_bus_data1_MPORT_7 = regfiles_front[_io_bus_data1_T_11], clock @[Core.scala 404:39]
                                      io.bus.data1 <= io_bus_data1_MPORT_7 @[Core.scala 404:22]
                                      machine_state_next <= UInt<3>("h01") @[Core.scala 405:28]
                                      opcode_index <= UInt<1>("h00") @[Core.scala 406:22]
                                      skip @[Conditional.scala 39:67]
                                  skip @[Core.scala 738:52]
                                else : @[Core.scala 739:52]
                                  infer mport MPORT_205 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:23]
                                  node _T_789 = and(MPORT_205, UInt<8>("h0c0")) @[Core.scala 739:27]
                                  node _T_790 = eq(UInt<7>("h040"), _T_789) @[Core.scala 739:27]
                                  when _T_790 : @[Core.scala 739:52]
                                    node _T_791 = asUInt(reset) @[Core.scala 739:59]
                                    node _T_792 = eq(_T_791, UInt<1>("h00")) @[Core.scala 739:59]
                                    when _T_792 : @[Core.scala 739:59]
                                      printf(clock, UInt<1>(1), "LD r1,r2\n") @[Core.scala 739:59]
                                      skip @[Core.scala 739:59]
                                    infer mport MPORT_206 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:94]
                                    wire op_14 : UInt<2> @[Core.scala 293:18]
                                    node _op_T_14 = bits(MPORT_206, 7, 6) @[Core.scala 294:22]
                                    op_14 <= _op_T_14 @[Core.scala 294:8]
                                    wire dst_reg_3 : UInt<3> @[Core.scala 295:23]
                                    node _dst_reg_T_3 = bits(MPORT_206, 5, 3) @[Core.scala 296:27]
                                    dst_reg_3 <= _dst_reg_T_3 @[Core.scala 296:13]
                                    wire src_reg_3 : UInt<3> @[Core.scala 297:23]
                                    node _src_reg_T_3 = bits(MPORT_206, 2, 0) @[Core.scala 298:27]
                                    src_reg_3 <= _src_reg_T_3 @[Core.scala 298:13]
                                    node _T_793 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                    when _T_793 : @[Conditional.scala 40:58]
                                      node _T_794 = eq(src_reg_3, UInt<3>("h06")) @[Core.scala 302:22]
                                      when _T_794 : @[Core.scala 302:36]
                                        machine_state_next <= UInt<3>("h02") @[Core.scala 303:30]
                                        infer mport mem_refer_addr_hi_3 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 304:47]
                                        infer mport mem_refer_addr_lo_7 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 304:69]
                                        node _mem_refer_addr_T_62 = cat(mem_refer_addr_hi_3, mem_refer_addr_lo_7) @[Cat.scala 30:58]
                                        mem_refer_addr <= _mem_refer_addr_T_62 @[Core.scala 304:26]
                                        opcode_index <= UInt<1>("h01") @[Core.scala 305:24]
                                        skip @[Core.scala 302:36]
                                      else : @[Core.scala 306:21]
                                        infer mport MPORT_207 = regfiles_front[dst_reg_3], clock @[Core.scala 307:25]
                                        infer mport MPORT_208 = regfiles_front[src_reg_3], clock @[Core.scala 307:52]
                                        MPORT_207 <= MPORT_208 @[Core.scala 307:35]
                                        opcode_index <= UInt<1>("h00") @[Core.scala 308:24]
                                        skip @[Core.scala 306:21]
                                      node _T_795 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 310:24]
                                      when _T_795 : @[Core.scala 310:32]
                                        skip @[Core.scala 310:32]
                                      skip @[Conditional.scala 40:58]
                                    else : @[Conditional.scala 39:67]
                                      node _T_796 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                      when _T_796 : @[Conditional.scala 39:67]
                                        node _T_797 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 316:24]
                                        when _T_797 : @[Core.scala 316:32]
                                          infer mport MPORT_209 = regfiles_front[dst_reg_3], clock @[Core.scala 317:25]
                                          MPORT_209 <= io.bus.data @[Core.scala 317:35]
                                          machine_state_next <= UInt<3>("h01") @[Core.scala 318:30]
                                          opcode_index <= UInt<1>("h00") @[Core.scala 319:24]
                                          skip @[Core.scala 316:32]
                                        skip @[Conditional.scala 39:67]
                                    skip @[Core.scala 739:52]
                                  else : @[Core.scala 740:52]
                                    infer mport MPORT_210 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:23]
                                    node _T_798 = and(MPORT_210, UInt<8>("h087")) @[Core.scala 740:27]
                                    node _T_799 = eq(UInt<3>("h06"), _T_798) @[Core.scala 740:27]
                                    when _T_799 : @[Core.scala 740:52]
                                      node _T_800 = asUInt(reset) @[Core.scala 740:59]
                                      node _T_801 = eq(_T_800, UInt<1>("h00")) @[Core.scala 740:59]
                                      when _T_801 : @[Core.scala 740:59]
                                        printf(clock, UInt<1>(1), "LD r,n_(hl)\n") @[Core.scala 740:59]
                                        skip @[Core.scala 740:59]
                                      infer mport MPORT_211 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:92]
                                      node _T_802 = asUInt(reset) @[Core.scala 326:11]
                                      node _T_803 = eq(_T_802, UInt<1>("h00")) @[Core.scala 326:11]
                                      when _T_803 : @[Core.scala 326:11]
                                        printf(clock, UInt<1>(1), "ld_a_n%d\n", MPORT_211) @[Core.scala 326:11]
                                        skip @[Core.scala 326:11]
                                      node _T_804 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                      when _T_804 : @[Conditional.scala 40:58]
                                        node _T_805 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 329:25]
                                        when _T_805 : @[Core.scala 329:34]
                                          skip @[Core.scala 329:34]
                                        else : @[Core.scala 331:41]
                                          node _T_806 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 331:32]
                                          when _T_806 : @[Core.scala 331:41]
                                            opcode_index <= UInt<1>("h01") @[Core.scala 332:24]
                                            machine_state_next <= UInt<3>("h02") @[Core.scala 333:30]
                                            infer mport MPORT_212 = opcodes[UInt<1>("h00")], clock @[Core.scala 334:23]
                                            node _T_807 = bits(MPORT_212, 6, 6) @[Core.scala 334:26]
                                            node _T_808 = eq(_T_807, UInt<1>("h00")) @[Core.scala 334:29]
                                            when _T_808 : @[Core.scala 334:37]
                                              mem_refer_addr <= PC_next @[Core.scala 335:28]
                                              skip @[Core.scala 334:37]
                                            else : @[Core.scala 336:13]
                                              node _mem_refer_addr_T_63 = cat(H, L) @[Cat.scala 30:58]
                                              mem_refer_addr <= _mem_refer_addr_T_63 @[Core.scala 337:28]
                                              skip @[Core.scala 336:13]
                                            skip @[Core.scala 331:41]
                                        skip @[Conditional.scala 40:58]
                                      else : @[Conditional.scala 39:67]
                                        node _T_809 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                        when _T_809 : @[Conditional.scala 39:67]
                                          machine_state_next <= UInt<3>("h01") @[Core.scala 342:28]
                                          opcode_index <= UInt<1>("h00") @[Core.scala 343:22]
                                          infer mport MPORT_213 = opcodes[UInt<1>("h00")], clock @[Core.scala 344:31]
                                          node _T_810 = bits(MPORT_213, 5, 3) @[Core.scala 344:34]
                                          infer mport MPORT_214 = regfiles_front[_T_810], clock @[Core.scala 344:23]
                                          infer mport MPORT_215 = opcodes[UInt<1>("h01")], clock @[Core.scala 344:51]
                                          MPORT_214 <= MPORT_215 @[Core.scala 344:41]
                                          node _PC_next_T_61 = add(PC_next, UInt<1>("h01")) @[Core.scala 345:28]
                                          node _PC_next_T_62 = tail(_PC_next_T_61, 1) @[Core.scala 345:28]
                                          PC_next <= _PC_next_T_62 @[Core.scala 345:17]
                                          skip @[Conditional.scala 39:67]
                                      skip @[Core.scala 740:52]
                                    else : @[Core.scala 741:52]
                                      infer mport MPORT_216 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:23]
                                      node _T_811 = and(MPORT_216, UInt<8>("h0c8")) @[Core.scala 741:27]
                                      node _T_812 = eq(UInt<8>("h080"), _T_811) @[Core.scala 741:27]
                                      when _T_812 : @[Core.scala 741:52]
                                        node _T_813 = asUInt(reset) @[Core.scala 741:59]
                                        node _T_814 = eq(_T_813, UInt<1>("h00")) @[Core.scala 741:59]
                                        when _T_814 : @[Core.scala 741:59]
                                          printf(clock, UInt<1>(1), "ADD A,r\n") @[Core.scala 741:59]
                                          skip @[Core.scala 741:59]
                                        infer mport MPORT_217 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:89]
                                        infer mport alu_io_input_A_MPORT_15 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 351:37]
                                        alu.io.input_A <= alu_io_input_A_MPORT_15 @[Core.scala 351:20]
                                        infer mport alu_io_input_B_MPORT_6 = opcodes[UInt<1>("h00")], clock @[Core.scala 352:45]
                                        node _alu_io_input_B_T_3 = bits(alu_io_input_B_MPORT_6, 2, 0) @[Core.scala 352:48]
                                        infer mport alu_io_input_B_MPORT_7 = regfiles_front[_alu_io_input_B_T_3], clock @[Core.scala 352:37]
                                        alu.io.input_B <= alu_io_input_B_MPORT_7 @[Core.scala 352:20]
                                        alu.io.input_carry <= C_flag @[Core.scala 353:24]
                                        node _alu_io_calc_type_T_11 = and(MPORT_217, UInt<8>("h0f8")) @[Core.scala 354:32]
                                        alu.io.calc_type <= _alu_io_calc_type_T_11 @[Core.scala 354:22]
                                        node _T_815 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                        when _T_815 : @[Conditional.scala 40:58]
                                          node _T_816 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 358:24]
                                          when _T_816 : @[Core.scala 358:32]
                                            node _T_817 = bits(MPORT_217, 7, 4) @[Core.scala 359:22]
                                            node _T_818 = eq(UInt<4>("h08"), _T_817) @[Conditional.scala 37:30]
                                            when _T_818 : @[Conditional.scala 40:58]
                                              node _T_819 = bits(MPORT_217, 2, 0) @[Core.scala 362:24]
                                              node _T_820 = eq(_T_819, UInt<3>("h06")) @[Core.scala 362:30]
                                              when _T_820 : @[Core.scala 362:42]
                                                skip @[Core.scala 362:42]
                                              skip @[Conditional.scala 40:58]
                                            else : @[Conditional.scala 39:67]
                                              node _T_821 = eq(UInt<4>("h09"), _T_817) @[Conditional.scala 37:30]
                                              when _T_821 : @[Conditional.scala 39:67]
                                                node _T_822 = bits(MPORT_217, 2, 0) @[Core.scala 368:24]
                                                node _T_823 = eq(_T_822, UInt<3>("h06")) @[Core.scala 368:30]
                                                when _T_823 : @[Core.scala 368:42]
                                                  skip @[Core.scala 368:42]
                                                skip @[Conditional.scala 39:67]
                                              else : @[Conditional.scala 39:67]
                                                node _T_824 = eq(UInt<4>("h0a"), _T_817) @[Conditional.scala 37:30]
                                                when _T_824 : @[Conditional.scala 39:67]
                                                  node _T_825 = bits(MPORT_217, 2, 0) @[Core.scala 374:24]
                                                  node _T_826 = eq(_T_825, UInt<3>("h06")) @[Core.scala 374:30]
                                                  when _T_826 : @[Core.scala 374:42]
                                                    skip @[Core.scala 374:42]
                                                  skip @[Conditional.scala 39:67]
                                                else : @[Conditional.scala 39:67]
                                                  node _T_827 = eq(UInt<4>("h0b"), _T_817) @[Conditional.scala 37:30]
                                                  when _T_827 : @[Conditional.scala 39:67]
                                                    node _T_828 = bits(MPORT_217, 2, 0) @[Core.scala 380:24]
                                                    node _T_829 = eq(_T_828, UInt<3>("h06")) @[Core.scala 380:30]
                                                    when _T_829 : @[Core.scala 380:42]
                                                      skip @[Core.scala 380:42]
                                                    skip @[Conditional.scala 39:67]
                                            infer mport MPORT_218 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 386:23]
                                            MPORT_218 <= alu.io.output_C @[Core.scala 386:30]
                                            F <= alu.io.flag @[Core.scala 387:11]
                                            skip @[Core.scala 358:32]
                                          skip @[Conditional.scala 40:58]
                                        skip @[Core.scala 741:52]
                                      else : @[Core.scala 742:90]
                                        infer mport MPORT_219 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:23]
                                        node _T_830 = and(MPORT_219, UInt<8>("h0ff")) @[Core.scala 742:27]
                                        node _T_831 = eq(UInt<8>("h0c3"), _T_830) @[Core.scala 742:27]
                                        infer mport MPORT_220 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:61]
                                        node _T_832 = and(MPORT_220, UInt<8>("h0c7")) @[Core.scala 742:65]
                                        node _T_833 = eq(UInt<8>("h0c2"), _T_832) @[Core.scala 742:65]
                                        node _T_834 = or(_T_831, _T_833) @[Core.scala 742:51]
                                        when _T_834 : @[Core.scala 742:90]
                                          node _T_835 = asUInt(reset) @[Core.scala 742:97]
                                          node _T_836 = eq(_T_835, UInt<1>("h00")) @[Core.scala 742:97]
                                          when _T_836 : @[Core.scala 742:97]
                                            printf(clock, UInt<1>(1), "JP nn") @[Core.scala 742:97]
                                            skip @[Core.scala 742:97]
                                          infer mport MPORT_221 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:118]
                                          infer mport op_MPORT_22 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:37]
                                          node op_hi_11 = bits(op_MPORT_22, 0, 0) @[Core.scala 413:40]
                                          infer mport op_MPORT_23 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:52]
                                          node op_lo_11 = bits(op_MPORT_23, 5, 3) @[Core.scala 413:55]
                                          node _op_T_15 = cat(op_hi_11, op_lo_11) @[Cat.scala 30:58]
                                          wire op_15 : UInt
                                          op_15 <= _op_T_15
                                          node _T_837 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                          when _T_837 : @[Conditional.scala 40:58]
                                            node _T_838 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                            when _T_838 : @[Conditional.scala 40:58]
                                              machine_state_next <= UInt<3>("h02") @[Core.scala 418:28]
                                              opcode_index <= UInt<1>("h01") @[Core.scala 419:22]
                                              node _mem_refer_addr_T_64 = add(PC_next, UInt<1>("h01")) @[Core.scala 421:37]
                                              node _mem_refer_addr_T_65 = tail(_mem_refer_addr_T_64, 1) @[Core.scala 421:37]
                                              mem_refer_addr <= _mem_refer_addr_T_65 @[Core.scala 421:26]
                                              skip @[Conditional.scala 40:58]
                                            skip @[Conditional.scala 40:58]
                                          else : @[Conditional.scala 39:67]
                                            node _T_839 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                            when _T_839 : @[Conditional.scala 39:67]
                                              node _T_840 = bits(opcode_index, 1, 0) @[Core.scala 426:16]
                                              infer mport MPORT_222 = opcodes[_T_840], clock @[Core.scala 426:16]
                                              MPORT_222 <= io.bus.data @[Core.scala 426:31]
                                              node _T_841 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 428:25]
                                              when _T_841 : @[Core.scala 428:34]
                                                node _mem_refer_addr_T_66 = add(PC_next, UInt<1>("h01")) @[Core.scala 429:37]
                                                node _mem_refer_addr_T_67 = tail(_mem_refer_addr_T_66, 1) @[Core.scala 429:37]
                                                mem_refer_addr <= _mem_refer_addr_T_67 @[Core.scala 429:26]
                                                node _T_842 = eq(UInt<1>("h01"), opcode_index) @[Conditional.scala 37:30]
                                                when _T_842 : @[Conditional.scala 40:58]
                                                  node _opcode_index_T_66 = add(opcode_index, UInt<1>("h01")) @[Core.scala 432:44]
                                                  node _opcode_index_T_67 = tail(_opcode_index_T_66, 1) @[Core.scala 432:44]
                                                  opcode_index <= _opcode_index_T_67 @[Core.scala 432:28]
                                                  node _PC_next_T_63 = add(PC_next, UInt<1>("h01")) @[Core.scala 433:34]
                                                  node _PC_next_T_64 = tail(_PC_next_T_63, 1) @[Core.scala 433:34]
                                                  PC_next <= _PC_next_T_64 @[Core.scala 433:23]
                                                  skip @[Conditional.scala 40:58]
                                                else : @[Conditional.scala 39:67]
                                                  node _T_843 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                                  when _T_843 : @[Conditional.scala 39:67]
                                                    opcode_index <= UInt<1>("h00") @[Core.scala 436:28]
                                                    machine_state_next <= UInt<3>("h01") @[Core.scala 437:34]
                                                    node _cond_T_363 = eq(op_15, UInt<4>("h08")) @[Core.scala 443:23]
                                                    node _cond_T_364 = eq(op_15, UInt<1>("h00")) @[Core.scala 444:23]
                                                    node _cond_T_365 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 444:47]
                                                    node _cond_T_366 = and(_cond_T_364, _cond_T_365) @[Core.scala 444:37]
                                                    node _cond_T_367 = eq(op_15, UInt<1>("h01")) @[Core.scala 445:23]
                                                    node _cond_T_368 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 445:47]
                                                    node _cond_T_369 = and(_cond_T_367, _cond_T_368) @[Core.scala 445:37]
                                                    node _cond_T_370 = eq(op_15, UInt<2>("h02")) @[Core.scala 446:23]
                                                    node _cond_T_371 = eq(C_flag, UInt<1>("h00")) @[Core.scala 446:47]
                                                    node _cond_T_372 = and(_cond_T_370, _cond_T_371) @[Core.scala 446:37]
                                                    node _cond_T_373 = eq(op_15, UInt<2>("h03")) @[Core.scala 447:23]
                                                    node _cond_T_374 = eq(C_flag, UInt<1>("h01")) @[Core.scala 447:47]
                                                    node _cond_T_375 = and(_cond_T_373, _cond_T_374) @[Core.scala 447:37]
                                                    node _cond_T_376 = eq(op_15, UInt<3>("h04")) @[Core.scala 448:23]
                                                    node _cond_T_377 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 448:47]
                                                    node _cond_T_378 = and(_cond_T_376, _cond_T_377) @[Core.scala 448:37]
                                                    node _cond_T_379 = eq(op_15, UInt<3>("h05")) @[Core.scala 449:23]
                                                    node _cond_T_380 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 449:47]
                                                    node _cond_T_381 = and(_cond_T_379, _cond_T_380) @[Core.scala 449:37]
                                                    node _cond_T_382 = eq(op_15, UInt<3>("h06")) @[Core.scala 450:23]
                                                    node _cond_T_383 = eq(S_flag, UInt<1>("h00")) @[Core.scala 450:47]
                                                    node _cond_T_384 = and(_cond_T_382, _cond_T_383) @[Core.scala 450:37]
                                                    node _cond_T_385 = eq(op_15, UInt<3>("h07")) @[Core.scala 451:23]
                                                    node _cond_T_386 = eq(S_flag, UInt<1>("h01")) @[Core.scala 451:47]
                                                    node _cond_T_387 = and(_cond_T_385, _cond_T_386) @[Core.scala 451:37]
                                                    node _cond_T_388 = mux(_cond_T_387, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                                                    node _cond_T_389 = mux(_cond_T_384, UInt<1>("h01"), _cond_T_388) @[Mux.scala 98:16]
                                                    node _cond_T_390 = mux(_cond_T_381, UInt<1>("h01"), _cond_T_389) @[Mux.scala 98:16]
                                                    node _cond_T_391 = mux(_cond_T_378, UInt<1>("h01"), _cond_T_390) @[Mux.scala 98:16]
                                                    node _cond_T_392 = mux(_cond_T_375, UInt<1>("h01"), _cond_T_391) @[Mux.scala 98:16]
                                                    node _cond_T_393 = mux(_cond_T_372, UInt<1>("h01"), _cond_T_392) @[Mux.scala 98:16]
                                                    node _cond_T_394 = mux(_cond_T_369, UInt<1>("h01"), _cond_T_393) @[Mux.scala 98:16]
                                                    node _cond_T_395 = mux(_cond_T_366, UInt<1>("h01"), _cond_T_394) @[Mux.scala 98:16]
                                                    node cond_11 = mux(_cond_T_363, UInt<1>("h01"), _cond_T_395) @[Mux.scala 98:16]
                                                    node _T_844 = eq(cond_11, UInt<1>("h00")) @[Core.scala 455:25]
                                                    when _T_844 : @[Core.scala 455:34]
                                                      node _PC_next_T_65 = add(PC_next, UInt<1>("h01")) @[Core.scala 456:36]
                                                      node _PC_next_T_66 = tail(_PC_next_T_65, 1) @[Core.scala 456:36]
                                                      PC_next <= _PC_next_T_66 @[Core.scala 456:25]
                                                      skip @[Core.scala 455:34]
                                                    else : @[Core.scala 457:28]
                                                      infer mport PC_next_hi_11 = opcodes[UInt<1>("h01")], clock @[Core.scala 458:39]
                                                      infer mport PC_next_lo_7 = opcodes[UInt<2>("h02")], clock @[Core.scala 458:50]
                                                      node _PC_next_T_67 = cat(PC_next_hi_11, PC_next_lo_7) @[Cat.scala 30:58]
                                                      PC_next <= _PC_next_T_67 @[Core.scala 458:25]
                                                      skip @[Core.scala 457:28]
                                                    skip @[Conditional.scala 39:67]
                                                skip @[Core.scala 428:34]
                                              skip @[Conditional.scala 39:67]
                                          skip @[Core.scala 742:90]
                                        else : @[Core.scala 743:52]
                                          infer mport MPORT_223 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:23]
                                          node _T_845 = and(MPORT_223, UInt<8>("h0ff")) @[Core.scala 743:27]
                                          node _T_846 = eq(UInt<8>("h0dd"), _T_845) @[Core.scala 743:27]
                                          when _T_846 : @[Core.scala 743:52]
                                            node _T_847 = asUInt(reset) @[Core.scala 743:59]
                                            node _T_848 = eq(_T_847, UInt<1>("h00")) @[Core.scala 743:59]
                                            when _T_848 : @[Core.scala 743:59]
                                              printf(clock, UInt<1>(1), "DD") @[Core.scala 743:59]
                                              skip @[Core.scala 743:59]
                                            infer mport MPORT_224 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:87]
                                            node _T_849 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                            when _T_849 : @[Conditional.scala 40:58]
                                              node _T_850 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                              when _T_850 : @[Conditional.scala 40:58]
                                                node _opcode_index_T_68 = add(opcode_index, UInt<1>("h01")) @[Core.scala 126:42]
                                                node _opcode_index_T_69 = tail(_opcode_index_T_68, 1) @[Core.scala 126:42]
                                                opcode_index <= _opcode_index_T_69 @[Core.scala 126:26]
                                                skip @[Conditional.scala 40:58]
                                              else : @[Conditional.scala 39:67]
                                                node _T_851 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                                                when _T_851 : @[Conditional.scala 39:67]
                                                  node _T_852 = eq(opcode_index, UInt<1>("h01")) @[Core.scala 129:30]
                                                  when _T_852 : @[Core.scala 129:38]
                                                    machine_state_next <= UInt<3>("h01") @[Core.scala 130:34]
                                                    skip @[Core.scala 129:38]
                                                  else : @[Core.scala 131:26]
                                                    machine_state_next <= UInt<3>("h02") @[Core.scala 132:34]
                                                    mem_refer_addr <= PC_next @[Core.scala 133:30]
                                                    skip @[Core.scala 131:26]
                                                  skip @[Conditional.scala 39:67]
                                              skip @[Conditional.scala 40:58]
                                            else : @[Conditional.scala 39:67]
                                              node _T_853 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                              when _T_853 : @[Conditional.scala 39:67]
                                                node _T_854 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                                when _T_854 : @[Conditional.scala 40:58]
                                                  mem_refer_addr <= PC_next @[Core.scala 141:28]
                                                  node _T_855 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 142:28]
                                                  when _T_855 : @[Core.scala 142:36]
                                                    machine_state_next <= UInt<3>("h04") @[Core.scala 143:36]
                                                    dummy_cycle <= UInt<3>("h05") @[Core.scala 144:29]
                                                    node _PC_next_T_68 = add(PC_next, UInt<1>("h01")) @[Core.scala 145:36]
                                                    node _PC_next_T_69 = tail(_PC_next_T_68, 1) @[Core.scala 145:36]
                                                    PC_next <= _PC_next_T_69 @[Core.scala 145:25]
                                                    node _opcode_index_T_70 = add(opcode_index, UInt<1>("h01")) @[Core.scala 146:46]
                                                    node _opcode_index_T_71 = tail(_opcode_index_T_70, 1) @[Core.scala 146:46]
                                                    opcode_index <= _opcode_index_T_71 @[Core.scala 146:30]
                                                    skip @[Core.scala 142:36]
                                                  skip @[Conditional.scala 40:58]
                                                else : @[Conditional.scala 39:67]
                                                  node _T_856 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                                                  when _T_856 : @[Conditional.scala 39:67]
                                                    alu16.io.input_register <= IX @[Core.scala 150:37]
                                                    infer mport alu16_io_offset_MPORT_6 = opcodes[UInt<2>("h02")], clock @[Core.scala 151:39]
                                                    node _alu16_io_offset_T_18 = asSInt(alu16_io_offset_MPORT_6) @[Core.scala 151:49]
                                                    alu16.io.offset <= _alu16_io_offset_T_18 @[Core.scala 151:29]
                                                    mem_refer_addr <= alu16.io.output @[Core.scala 152:28]
                                                    node _T_857 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 153:28]
                                                    when _T_857 : @[Core.scala 153:36]
                                                      opcode_index <= UInt<1>("h00") @[Core.scala 154:28]
                                                      machine_state_next <= UInt<3>("h01") @[Core.scala 155:34]
                                                      infer mport MPORT_225 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 156:29]
                                                      MPORT_225 <= io.bus.data @[Core.scala 156:36]
                                                      skip @[Core.scala 153:36]
                                                    skip @[Conditional.scala 39:67]
                                                skip @[Conditional.scala 39:67]
                                              else : @[Conditional.scala 39:67]
                                                node _T_858 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                                when _T_858 : @[Conditional.scala 39:67]
                                                  node _T_859 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 162:24]
                                                  when _T_859 : @[Core.scala 162:32]
                                                    machine_state_next <= UInt<3>("h02") @[Core.scala 163:30]
                                                    skip @[Core.scala 162:32]
                                                  node _T_860 = eq(m1_t_cycle, UInt<3>("h04")) @[Core.scala 165:24]
                                                  when _T_860 : @[Core.scala 165:32]
                                                    alu16.io.input_register <= IX @[Core.scala 166:35]
                                                    infer mport alu16_io_offset_MPORT_7 = opcodes[UInt<2>("h02")], clock @[Core.scala 167:37]
                                                    node _alu16_io_offset_T_19 = asSInt(alu16_io_offset_MPORT_7) @[Core.scala 167:47]
                                                    alu16.io.offset <= _alu16_io_offset_T_19 @[Core.scala 167:27]
                                                    mem_refer_addr <= alu16.io.output @[Core.scala 168:26]
                                                    skip @[Core.scala 165:32]
                                                  skip @[Conditional.scala 39:67]
                                            skip @[Core.scala 743:52]
                skip @[Core.scala 877:41]
              else : @[Core.scala 883:41]
                node _T_861 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 883:32]
                when _T_861 : @[Core.scala 883:41]
                  io.bus.MREQ_ <= UInt<1>("h00") @[Core.scala 884:24]
                  io.bus.WR_ <= UInt<1>("h00") @[Core.scala 885:22]
                  node _T_862 = asUInt(clock) @[Core.scala 886:34]
                  node _T_863 = bits(_T_862, 0, 0) @[Core.scala 886:34]
                  node _T_864 = eq(_T_863, UInt<1>("h00")) @[Core.scala 772:30]
                  reg REG_20 : UInt<1>, clock @[Core.scala 772:43]
                  REG_20 <= _T_863 @[Core.scala 772:43]
                  node _T_865 = and(_T_864, REG_20) @[Core.scala 772:33]
                  when _T_865 : @[Core.scala 886:43]
                    io.bus.WR_ <= UInt<1>("h01") @[Core.scala 887:24]
                    skip @[Core.scala 886:43]
                  infer mport MPORT_226 = opcodes[UInt<1>("h00")], clock @[Core.scala 729:46]
                  infer mport MPORT_227 = opcodes[UInt<1>("h01")], clock @[Core.scala 729:73]
                  node _T_866 = asUInt(reset) @[Core.scala 729:11]
                  node _T_867 = eq(_T_866, UInt<1>("h00")) @[Core.scala 729:11]
                  when _T_867 : @[Core.scala 729:11]
                    printf(clock, UInt<1>(1), "----decode %x %x\n", MPORT_226, MPORT_227) @[Core.scala 729:11]
                    skip @[Core.scala 729:11]
                  infer mport MPORT_228 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:18]
                  node _T_868 = and(MPORT_228, UInt<8>("h0ff")) @[Core.scala 730:22]
                  node _T_869 = eq(UInt<1>("h00"), _T_868) @[Core.scala 730:22]
                  when _T_869 : @[Core.scala 730:47]
                    node _T_870 = asUInt(reset) @[Core.scala 730:54]
                    node _T_871 = eq(_T_870, UInt<1>("h00")) @[Core.scala 730:54]
                    when _T_871 : @[Core.scala 730:54]
                      printf(clock, UInt<1>(1), "NOP\n") @[Core.scala 730:54]
                      skip @[Core.scala 730:54]
                    infer mport MPORT_229 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:76]
                    machine_state_next <= UInt<3>("h01") @[Core.scala 479:24]
                    opcode_index <= UInt<1>("h00") @[Core.scala 480:18]
                    skip @[Core.scala 730:47]
                  else : @[Core.scala 731:52]
                    infer mport MPORT_230 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:23]
                    node _T_872 = and(MPORT_230, UInt<8>("h0f7")) @[Core.scala 731:27]
                    node _T_873 = eq(UInt<8>("h0d3"), _T_872) @[Core.scala 731:27]
                    when _T_873 : @[Core.scala 731:52]
                      node _T_874 = asUInt(reset) @[Core.scala 731:59]
                      node _T_875 = eq(_T_874, UInt<1>("h00")) @[Core.scala 731:59]
                      when _T_875 : @[Core.scala 731:59]
                        printf(clock, UInt<1>(1), "inout\n") @[Core.scala 731:59]
                        skip @[Core.scala 731:59]
                      infer mport MPORT_231 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:86]
                      node _T_876 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                      when _T_876 : @[Conditional.scala 40:58]
                        node _T_877 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 551:24]
                        when _T_877 : @[Core.scala 551:32]
                          machine_state_next <= UInt<3>("h02") @[Core.scala 552:30]
                          node _mem_refer_addr_T_68 = add(PC_next, UInt<1>("h01")) @[Core.scala 553:37]
                          node _mem_refer_addr_T_69 = tail(_mem_refer_addr_T_68, 1) @[Core.scala 553:37]
                          mem_refer_addr <= _mem_refer_addr_T_69 @[Core.scala 553:26]
                          node _opcode_index_T_72 = add(opcode_index, UInt<1>("h01")) @[Core.scala 554:40]
                          node _opcode_index_T_73 = tail(_opcode_index_T_72, 1) @[Core.scala 554:40]
                          opcode_index <= _opcode_index_T_73 @[Core.scala 554:24]
                          skip @[Core.scala 551:32]
                        skip @[Conditional.scala 40:58]
                      else : @[Conditional.scala 39:67]
                        node _T_878 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                        when _T_878 : @[Conditional.scala 39:67]
                          node _T_879 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 558:24]
                          when _T_879 : @[Core.scala 558:32]
                            machine_state_next <= UInt<3>("h05") @[Core.scala 559:30]
                            infer mport mem_refer_addr_lo_8 = opcodes[UInt<1>("h01")], clock @[Core.scala 560:43]
                            node _mem_refer_addr_T_70 = cat(A, mem_refer_addr_lo_8) @[Cat.scala 30:58]
                            mem_refer_addr <= _mem_refer_addr_T_70 @[Core.scala 560:26]
                            node _PC_next_T_70 = add(PC_next, UInt<1>("h01")) @[Core.scala 561:30]
                            node _PC_next_T_71 = tail(_PC_next_T_70, 1) @[Core.scala 561:30]
                            PC_next <= _PC_next_T_71 @[Core.scala 561:19]
                            skip @[Core.scala 558:32]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_880 = eq(UInt<3>("h05"), machine_state) @[Conditional.scala 37:30]
                          when _T_880 : @[Conditional.scala 39:67]
                            io.bus.addr <= mem_refer_addr @[Core.scala 565:21]
                            node _T_881 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_881 : @[Conditional.scala 40:58]
                              node _T_882 = asUInt(clock) @[Core.scala 573:42]
                              node _T_883 = bits(_T_882, 0, 0) @[Core.scala 573:42]
                              node _T_884 = eq(_T_883, UInt<1>("h00")) @[Core.scala 772:30]
                              reg REG_21 : UInt<1>, clock @[Core.scala 772:43]
                              REG_21 <= _T_883 @[Core.scala 772:43]
                              node _T_885 = and(_T_884, REG_21) @[Core.scala 772:33]
                              when _T_885 : @[Core.scala 573:47]
                                infer mport MPORT_232 = opcodes[UInt<1>("h00")], clock @[Core.scala 574:27]
                                node _T_886 = bits(MPORT_232, 3, 3) @[Core.scala 574:30]
                                node _T_887 = eq(_T_886, UInt<1>("h00")) @[Core.scala 574:33]
                                when _T_887 : @[Core.scala 574:41]
                                  io.bus.data1 <= A @[Core.scala 575:30]
                                  skip @[Core.scala 574:41]
                                skip @[Core.scala 573:47]
                              skip @[Conditional.scala 40:58]
                            else : @[Conditional.scala 39:67]
                              node _T_888 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_888 : @[Conditional.scala 39:67]
                                infer mport MPORT_233 = opcodes[UInt<1>("h00")], clock @[Core.scala 580:25]
                                node _T_889 = bits(MPORT_233, 3, 3) @[Core.scala 580:28]
                                node _T_890 = eq(_T_889, UInt<1>("h00")) @[Core.scala 580:31]
                                when _T_890 : @[Core.scala 580:39]
                                  io.bus.data1 <= A @[Core.scala 581:28]
                                  skip @[Core.scala 580:39]
                                node _T_891 = asUInt(clock) @[Core.scala 583:42]
                                node _T_892 = bits(_T_891, 0, 0) @[Core.scala 583:42]
                                node _T_893 = eq(_T_892, UInt<1>("h00")) @[Core.scala 772:30]
                                reg REG_22 : UInt<1>, clock @[Core.scala 772:43]
                                REG_22 <= _T_892 @[Core.scala 772:43]
                                node _T_894 = and(_T_893, REG_22) @[Core.scala 772:33]
                                when _T_894 : @[Core.scala 583:47]
                                  io.bus.IORQ_ <= UInt<1>("h00") @[Core.scala 584:28]
                                  infer mport MPORT_234 = opcodes[UInt<1>("h00")], clock @[Core.scala 585:27]
                                  node _T_895 = bits(MPORT_234, 3, 3) @[Core.scala 585:30]
                                  node _T_896 = eq(_T_895, UInt<1>("h01")) @[Core.scala 585:33]
                                  when _T_896 : @[Core.scala 585:41]
                                    io.bus.RD_ <= UInt<1>("h00") @[Core.scala 586:28]
                                    skip @[Core.scala 585:41]
                                  else : @[Core.scala 587:17]
                                    io.bus.WR_ <= UInt<1>("h00") @[Core.scala 588:28]
                                    skip @[Core.scala 587:17]
                                  skip @[Core.scala 583:47]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_897 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                                when _T_897 : @[Conditional.scala 39:67]
                                  infer mport MPORT_235 = opcodes[UInt<1>("h00")], clock @[Core.scala 593:25]
                                  node _T_898 = bits(MPORT_235, 3, 3) @[Core.scala 593:28]
                                  node _T_899 = eq(_T_898, UInt<1>("h00")) @[Core.scala 593:31]
                                  when _T_899 : @[Core.scala 593:39]
                                    io.bus.data1 <= A @[Core.scala 594:28]
                                    skip @[Core.scala 593:39]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 596:32]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_900 = eq(UInt<3>("h04"), m1_t_cycle) @[Conditional.scala 37:30]
                                  when _T_900 : @[Conditional.scala 39:67]
                                    infer mport MPORT_236 = opcodes[UInt<1>("h00")], clock @[Core.scala 599:25]
                                    node _T_901 = bits(MPORT_236, 3, 3) @[Core.scala 599:28]
                                    node _T_902 = eq(_T_901, UInt<1>("h00")) @[Core.scala 599:31]
                                    when _T_902 : @[Core.scala 599:39]
                                      io.bus.data1 <= A @[Core.scala 600:28]
                                      skip @[Core.scala 599:39]
                                    node _T_903 = asUInt(clock) @[Core.scala 602:43]
                                    node _T_904 = bits(_T_903, 0, 0) @[Core.scala 602:43]
                                    node _T_905 = eq(_T_904, UInt<1>("h00")) @[Core.scala 772:30]
                                    reg REG_23 : UInt<1>, clock @[Core.scala 772:43]
                                    REG_23 <= _T_904 @[Core.scala 772:43]
                                    node _T_906 = and(_T_905, REG_23) @[Core.scala 772:33]
                                    when _T_906 : @[Core.scala 602:48]
                                      io.bus.IORQ_ <= UInt<1>("h01") @[Core.scala 603:28]
                                      infer mport MPORT_237 = opcodes[UInt<1>("h00")], clock @[Core.scala 604:27]
                                      node _T_907 = bits(MPORT_237, 3, 3) @[Core.scala 604:30]
                                      node _T_908 = eq(_T_907, UInt<1>("h01")) @[Core.scala 604:33]
                                      when _T_908 : @[Core.scala 604:41]
                                        io.bus.RD_ <= UInt<1>("h01") @[Core.scala 605:28]
                                        skip @[Core.scala 604:41]
                                      else : @[Core.scala 606:17]
                                        io.bus.WR_ <= UInt<1>("h01") @[Core.scala 607:28]
                                        skip @[Core.scala 606:17]
                                      skip @[Core.scala 602:48]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 610:26]
                                    skip @[Conditional.scala 39:67]
                            skip @[Conditional.scala 39:67]
                      skip @[Core.scala 731:52]
                    else : @[Core.scala 732:52]
                      infer mport MPORT_238 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:23]
                      node _T_909 = and(MPORT_238, UInt<8>("h0f7")) @[Core.scala 732:27]
                      node _T_910 = eq(UInt<8>("h0f3"), _T_909) @[Core.scala 732:27]
                      when _T_910 : @[Core.scala 732:52]
                        node _T_911 = asUInt(reset) @[Core.scala 732:59]
                        node _T_912 = eq(_T_911, UInt<1>("h00")) @[Core.scala 732:59]
                        when _T_912 : @[Core.scala 732:59]
                          printf(clock, UInt<1>(1), "DI/EI\n") @[Core.scala 732:59]
                          skip @[Core.scala 732:59]
                        infer mport MPORT_239 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:83]
                        infer mport IFF_MPORT_4 = opcodes[UInt<1>("h00")], clock @[Core.scala 484:19]
                        node _IFF_T_4 = bits(IFF_MPORT_4, 3, 3) @[Core.scala 484:22]
                        IFF <= _IFF_T_4 @[Core.scala 484:9]
                        skip @[Core.scala 732:52]
                      else : @[Core.scala 733:90]
                        infer mport MPORT_240 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:23]
                        node _T_913 = and(MPORT_240, UInt<8>("h0ff")) @[Core.scala 733:27]
                        node _T_914 = eq(UInt<8>("h0cd"), _T_913) @[Core.scala 733:27]
                        infer mport MPORT_241 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:61]
                        node _T_915 = and(MPORT_241, UInt<8>("h0c7")) @[Core.scala 733:65]
                        node _T_916 = eq(UInt<8>("h0c4"), _T_915) @[Core.scala 733:65]
                        node _T_917 = or(_T_914, _T_916) @[Core.scala 733:51]
                        when _T_917 : @[Core.scala 733:90]
                          node _T_918 = asUInt(reset) @[Core.scala 733:97]
                          node _T_919 = eq(_T_918, UInt<1>("h00")) @[Core.scala 733:97]
                          when _T_919 : @[Core.scala 733:97]
                            printf(clock, UInt<1>(1), "CALL\n") @[Core.scala 733:97]
                            skip @[Core.scala 733:97]
                          infer mport MPORT_242 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:121]
                          node _T_920 = asUInt(reset) @[Core.scala 621:9]
                          node _T_921 = eq(_T_920, UInt<1>("h00")) @[Core.scala 621:9]
                          when _T_921 : @[Core.scala 621:9]
                            printf(clock, UInt<1>(1), "machine_state %d\n", machine_state) @[Core.scala 621:9]
                            skip @[Core.scala 621:9]
                          infer mport op_MPORT_24 = opcodes[UInt<1>("h00")], clock @[Core.scala 623:35]
                          node op_hi_12 = bits(op_MPORT_24, 0, 0) @[Core.scala 623:38]
                          infer mport op_MPORT_25 = opcodes[UInt<1>("h00")], clock @[Core.scala 623:50]
                          node op_lo_12 = bits(op_MPORT_25, 5, 3) @[Core.scala 623:53]
                          node _op_T_16 = cat(op_hi_12, op_lo_12) @[Cat.scala 30:58]
                          wire op_16 : UInt
                          op_16 <= _op_T_16
                          node _cond_T_396 = eq(op_16, UInt<4>("h09")) @[Core.scala 626:11]
                          node _cond_T_397 = eq(op_16, UInt<1>("h00")) @[Core.scala 627:11]
                          node _cond_T_398 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 627:35]
                          node _cond_T_399 = and(_cond_T_397, _cond_T_398) @[Core.scala 627:25]
                          node _cond_T_400 = eq(op_16, UInt<1>("h01")) @[Core.scala 628:11]
                          node _cond_T_401 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 628:35]
                          node _cond_T_402 = and(_cond_T_400, _cond_T_401) @[Core.scala 628:25]
                          node _cond_T_403 = eq(op_16, UInt<2>("h02")) @[Core.scala 629:11]
                          node _cond_T_404 = eq(C_flag, UInt<1>("h00")) @[Core.scala 629:35]
                          node _cond_T_405 = and(_cond_T_403, _cond_T_404) @[Core.scala 629:25]
                          node _cond_T_406 = eq(op_16, UInt<2>("h03")) @[Core.scala 630:11]
                          node _cond_T_407 = eq(C_flag, UInt<1>("h01")) @[Core.scala 630:35]
                          node _cond_T_408 = and(_cond_T_406, _cond_T_407) @[Core.scala 630:25]
                          node _cond_T_409 = eq(op_16, UInt<3>("h04")) @[Core.scala 631:11]
                          node _cond_T_410 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 631:35]
                          node _cond_T_411 = and(_cond_T_409, _cond_T_410) @[Core.scala 631:25]
                          node _cond_T_412 = eq(op_16, UInt<3>("h05")) @[Core.scala 632:11]
                          node _cond_T_413 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 632:35]
                          node _cond_T_414 = and(_cond_T_412, _cond_T_413) @[Core.scala 632:25]
                          node _cond_T_415 = eq(op_16, UInt<3>("h06")) @[Core.scala 633:11]
                          node _cond_T_416 = eq(S_flag, UInt<1>("h00")) @[Core.scala 633:35]
                          node _cond_T_417 = and(_cond_T_415, _cond_T_416) @[Core.scala 633:25]
                          node _cond_T_418 = eq(op_16, UInt<3>("h07")) @[Core.scala 634:11]
                          node _cond_T_419 = eq(S_flag, UInt<1>("h01")) @[Core.scala 634:35]
                          node _cond_T_420 = and(_cond_T_418, _cond_T_419) @[Core.scala 634:25]
                          node _cond_T_421 = mux(_cond_T_420, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                          node _cond_T_422 = mux(_cond_T_417, UInt<1>("h01"), _cond_T_421) @[Mux.scala 98:16]
                          node _cond_T_423 = mux(_cond_T_414, UInt<1>("h01"), _cond_T_422) @[Mux.scala 98:16]
                          node _cond_T_424 = mux(_cond_T_411, UInt<1>("h01"), _cond_T_423) @[Mux.scala 98:16]
                          node _cond_T_425 = mux(_cond_T_408, UInt<1>("h01"), _cond_T_424) @[Mux.scala 98:16]
                          node _cond_T_426 = mux(_cond_T_405, UInt<1>("h01"), _cond_T_425) @[Mux.scala 98:16]
                          node _cond_T_427 = mux(_cond_T_402, UInt<1>("h01"), _cond_T_426) @[Mux.scala 98:16]
                          node _cond_T_428 = mux(_cond_T_399, UInt<1>("h01"), _cond_T_427) @[Mux.scala 98:16]
                          node cond_12 = mux(_cond_T_396, UInt<1>("h01"), _cond_T_428) @[Mux.scala 98:16]
                          node _T_922 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                          when _T_922 : @[Conditional.scala 40:58]
                            node _T_923 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_923 : @[Conditional.scala 40:58]
                              node _PC_next_T_72 = add(PC_next, UInt<1>("h01")) @[Core.scala 642:30]
                              node _PC_next_T_73 = tail(_PC_next_T_72, 1) @[Core.scala 642:30]
                              PC_next <= _PC_next_T_73 @[Core.scala 642:19]
                              skip @[Conditional.scala 40:58]
                            else : @[Conditional.scala 39:67]
                              node _T_924 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_924 : @[Conditional.scala 39:67]
                                machine_state_next <= UInt<3>("h02") @[Core.scala 646:30]
                                node _mem_refer_addr_T_71 = add(PC_next, UInt<1>("h01")) @[Core.scala 648:37]
                                node _mem_refer_addr_T_72 = tail(_mem_refer_addr_T_71, 1) @[Core.scala 648:37]
                                mem_refer_addr <= _mem_refer_addr_T_72 @[Core.scala 648:26]
                                node _opcode_index_T_74 = add(opcode_index, UInt<1>("h01")) @[Core.scala 649:40]
                                node _opcode_index_T_75 = tail(_opcode_index_T_74, 1) @[Core.scala 649:40]
                                opcode_index <= _opcode_index_T_75 @[Core.scala 649:24]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_925 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                                when _T_925 : @[Conditional.scala 39:67]
                                  skip @[Conditional.scala 39:67]
                            skip @[Conditional.scala 40:58]
                          else : @[Conditional.scala 39:67]
                            node _T_926 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                            when _T_926 : @[Conditional.scala 39:67]
                              node _T_927 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_927 : @[Conditional.scala 40:58]
                                node _mem_refer_addr_T_73 = add(PC_next, UInt<1>("h01")) @[Core.scala 666:37]
                                node _mem_refer_addr_T_74 = tail(_mem_refer_addr_T_73, 1) @[Core.scala 666:37]
                                mem_refer_addr <= _mem_refer_addr_T_74 @[Core.scala 666:26]
                                node _PC_next_T_74 = add(PC_next, UInt<1>("h01")) @[Core.scala 667:34]
                                node _PC_next_T_75 = tail(_PC_next_T_74, 1) @[Core.scala 667:34]
                                PC_next <= _PC_next_T_75 @[Core.scala 667:23]
                                node _opcode_index_T_76 = add(opcode_index, UInt<1>("h01")) @[Core.scala 668:40]
                                node _opcode_index_T_77 = tail(_opcode_index_T_76, 1) @[Core.scala 668:40]
                                opcode_index <= _opcode_index_T_77 @[Core.scala 668:24]
                                node _T_928 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 669:28]
                                when _T_928 : @[Core.scala 669:36]
                                  node _T_929 = eq(cond_12, UInt<1>("h01")) @[Core.scala 670:23]
                                  when _T_929 : @[Core.scala 670:32]
                                    machine_state_next <= UInt<3>("h04") @[Core.scala 671:34]
                                    skip @[Core.scala 670:32]
                                  else : @[Core.scala 672:26]
                                    machine_state_next <= UInt<3>("h01") @[Core.scala 673:34]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 674:28]
                                    skip @[Core.scala 672:26]
                                  dummy_cycle <= UInt<1>("h01") @[Core.scala 677:25]
                                  skip @[Core.scala 669:36]
                                skip @[Conditional.scala 40:58]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_930 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                              when _T_930 : @[Conditional.scala 39:67]
                                alu16.io.input_register <= SP @[Core.scala 688:31]
                                node _T_931 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                                when _T_931 : @[Conditional.scala 40:58]
                                  machine_state_next <= UInt<3>("h03") @[Core.scala 691:30]
                                  skip @[Conditional.scala 40:58]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_932 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                when _T_932 : @[Conditional.scala 39:67]
                                  alu16.io.input_register <= SP @[Core.scala 696:31]
                                  mem_refer_addr <= alu16.io.output @[Core.scala 697:29]
                                  node _T_933 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 698:22]
                                  when _T_933 : @[Core.scala 698:30]
                                    node _T_934 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                                    when _T_934 : @[Conditional.scala 40:58]
                                      alu16.io.input_register <= SP @[Core.scala 701:31]
                                      alu16.io.offset <= asSInt(UInt<1>("h00")) @[Core.scala 702:23]
                                      mem_refer_addr <= alu16.io.output @[Core.scala 703:29]
                                      node _opcode_index_T_78 = add(opcode_index, UInt<1>("h01")) @[Core.scala 704:42]
                                      node _opcode_index_T_79 = tail(_opcode_index_T_78, 1) @[Core.scala 704:42]
                                      opcode_index <= _opcode_index_T_79 @[Core.scala 704:26]
                                      node _io_bus_data1_T_12 = bits(PC, 15, 8) @[Core.scala 706:30]
                                      io.bus.data1 <= _io_bus_data1_T_12 @[Core.scala 706:25]
                                      skip @[Conditional.scala 40:58]
                                    else : @[Conditional.scala 39:67]
                                      node _T_935 = eq(UInt<3>("h04"), opcode_index) @[Conditional.scala 37:30]
                                      when _T_935 : @[Conditional.scala 39:67]
                                        alu16.io.input_register <= SP @[Core.scala 709:31]
                                        alu16.io.offset <= asSInt(UInt<1>("h01")) @[Core.scala 711:30]
                                        machine_state_next <= UInt<3>("h01") @[Core.scala 712:32]
                                        opcode_index <= UInt<1>("h00") @[Core.scala 713:26]
                                        node _io_bus_data1_T_13 = bits(PC, 7, 0) @[Core.scala 714:30]
                                        io.bus.data1 <= _io_bus_data1_T_13 @[Core.scala 714:25]
                                        SP <= alu16.io.output @[Core.scala 715:16]
                                        infer mport PC_next_hi_12 = opcodes[UInt<2>("h02")], clock @[Core.scala 716:35]
                                        infer mport PC_next_lo_8 = opcodes[UInt<1>("h01")], clock @[Core.scala 716:46]
                                        node _PC_next_T_76 = cat(PC_next_hi_12, PC_next_lo_8) @[Cat.scala 30:58]
                                        PC_next <= _PC_next_T_76 @[Core.scala 716:21]
                                        skip @[Conditional.scala 39:67]
                                    skip @[Core.scala 698:30]
                                  skip @[Conditional.scala 39:67]
                          skip @[Core.scala 733:90]
                        else : @[Core.scala 734:52]
                          infer mport MPORT_243 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:23]
                          node _T_936 = and(MPORT_243, UInt<8>("h0c6")) @[Core.scala 734:27]
                          node _T_937 = eq(UInt<8>("h0c0"), _T_936) @[Core.scala 734:27]
                          when _T_937 : @[Core.scala 734:52]
                            node _T_938 = asUInt(reset) @[Core.scala 734:59]
                            node _T_939 = eq(_T_938, UInt<1>("h00")) @[Core.scala 734:59]
                            when _T_939 : @[Core.scala 734:59]
                              printf(clock, UInt<1>(1), "RET\n") @[Core.scala 734:59]
                              skip @[Core.scala 734:59]
                            infer mport MPORT_244 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:81]
                            infer mport op_MPORT_26 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:37]
                            node op_hi_13 = bits(op_MPORT_26, 0, 0) @[Core.scala 492:40]
                            infer mport op_MPORT_27 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:52]
                            node op_lo_13 = bits(op_MPORT_27, 5, 3) @[Core.scala 492:55]
                            node _op_T_17 = cat(op_hi_13, op_lo_13) @[Cat.scala 30:58]
                            wire op_17 : UInt
                            op_17 <= _op_T_17
                            node _cond_T_429 = eq(op_17, UInt<4>("h09")) @[Core.scala 495:13]
                            node _cond_T_430 = eq(op_17, UInt<1>("h00")) @[Core.scala 496:13]
                            node _cond_T_431 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 496:37]
                            node _cond_T_432 = and(_cond_T_430, _cond_T_431) @[Core.scala 496:27]
                            node _cond_T_433 = eq(op_17, UInt<1>("h01")) @[Core.scala 497:13]
                            node _cond_T_434 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 497:37]
                            node _cond_T_435 = and(_cond_T_433, _cond_T_434) @[Core.scala 497:27]
                            node _cond_T_436 = eq(op_17, UInt<2>("h02")) @[Core.scala 498:13]
                            node _cond_T_437 = eq(C_flag, UInt<1>("h00")) @[Core.scala 498:37]
                            node _cond_T_438 = and(_cond_T_436, _cond_T_437) @[Core.scala 498:27]
                            node _cond_T_439 = eq(op_17, UInt<2>("h03")) @[Core.scala 499:13]
                            node _cond_T_440 = eq(C_flag, UInt<1>("h01")) @[Core.scala 499:37]
                            node _cond_T_441 = and(_cond_T_439, _cond_T_440) @[Core.scala 499:27]
                            node _cond_T_442 = eq(op_17, UInt<3>("h04")) @[Core.scala 500:13]
                            node _cond_T_443 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 500:37]
                            node _cond_T_444 = and(_cond_T_442, _cond_T_443) @[Core.scala 500:27]
                            node _cond_T_445 = eq(op_17, UInt<3>("h05")) @[Core.scala 501:13]
                            node _cond_T_446 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 501:37]
                            node _cond_T_447 = and(_cond_T_445, _cond_T_446) @[Core.scala 501:27]
                            node _cond_T_448 = eq(op_17, UInt<3>("h06")) @[Core.scala 502:13]
                            node _cond_T_449 = eq(S_flag, UInt<1>("h00")) @[Core.scala 502:37]
                            node _cond_T_450 = and(_cond_T_448, _cond_T_449) @[Core.scala 502:27]
                            node _cond_T_451 = eq(op_17, UInt<3>("h07")) @[Core.scala 503:13]
                            node _cond_T_452 = eq(S_flag, UInt<1>("h01")) @[Core.scala 503:37]
                            node _cond_T_453 = and(_cond_T_451, _cond_T_452) @[Core.scala 503:27]
                            node _cond_T_454 = mux(_cond_T_453, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                            node _cond_T_455 = mux(_cond_T_450, UInt<1>("h01"), _cond_T_454) @[Mux.scala 98:16]
                            node _cond_T_456 = mux(_cond_T_447, UInt<1>("h01"), _cond_T_455) @[Mux.scala 98:16]
                            node _cond_T_457 = mux(_cond_T_444, UInt<1>("h01"), _cond_T_456) @[Mux.scala 98:16]
                            node _cond_T_458 = mux(_cond_T_441, UInt<1>("h01"), _cond_T_457) @[Mux.scala 98:16]
                            node _cond_T_459 = mux(_cond_T_438, UInt<1>("h01"), _cond_T_458) @[Mux.scala 98:16]
                            node _cond_T_460 = mux(_cond_T_435, UInt<1>("h01"), _cond_T_459) @[Mux.scala 98:16]
                            node _cond_T_461 = mux(_cond_T_432, UInt<1>("h01"), _cond_T_460) @[Mux.scala 98:16]
                            node cond_13 = mux(_cond_T_429, UInt<1>("h01"), _cond_T_461) @[Mux.scala 98:16]
                            node _T_940 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                            when _T_940 : @[Conditional.scala 40:58]
                              node _T_941 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_941 : @[Conditional.scala 40:58]
                                node _T_942 = eq(op_17, UInt<4>("h09")) @[Core.scala 511:20]
                                when _T_942 : @[Core.scala 511:34]
                                  machine_state_next <= UInt<3>("h02") @[Core.scala 512:34]
                                  skip @[Core.scala 511:34]
                                else : @[Core.scala 513:15]
                                  machine_state_next <= UInt<3>("h04") @[Core.scala 514:34]
                                  skip @[Core.scala 513:15]
                                dummy_cycle <= UInt<1>("h01") @[Core.scala 516:25]
                                mem_refer_addr <= SP @[Core.scala 517:28]
                                node _opcode_index_T_80 = add(opcode_index, UInt<1>("h01")) @[Core.scala 518:42]
                                node _opcode_index_T_81 = tail(_opcode_index_T_80, 1) @[Core.scala 518:42]
                                opcode_index <= _opcode_index_T_81 @[Core.scala 518:26]
                                skip @[Conditional.scala 40:58]
                              skip @[Conditional.scala 40:58]
                            else : @[Conditional.scala 39:67]
                              node _T_943 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                              when _T_943 : @[Conditional.scala 39:67]
                                node _T_944 = eq(cond_13, UInt<1>("h01")) @[Core.scala 523:18]
                                when _T_944 : @[Core.scala 523:26]
                                  machine_state_next <= UInt<3>("h02") @[Core.scala 524:30]
                                  skip @[Core.scala 523:26]
                                else : @[Core.scala 525:11]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 526:30]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 527:24]
                                  skip @[Core.scala 525:11]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_945 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                when _T_945 : @[Conditional.scala 39:67]
                                  node _T_946 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                  when _T_946 : @[Conditional.scala 40:58]
                                    node _SP_T_8 = add(SP, UInt<1>("h01")) @[Core.scala 534:22]
                                    node _SP_T_9 = tail(_SP_T_8, 1) @[Core.scala 534:22]
                                    SP <= _SP_T_9 @[Core.scala 534:16]
                                    node _opcode_index_T_82 = add(opcode_index, UInt<1>("h01")) @[Core.scala 535:42]
                                    node _opcode_index_T_83 = tail(_opcode_index_T_82, 1) @[Core.scala 535:42]
                                    opcode_index <= _opcode_index_T_83 @[Core.scala 535:26]
                                    node _mem_refer_addr_T_75 = add(SP, UInt<1>("h01")) @[Core.scala 536:34]
                                    node _mem_refer_addr_T_76 = tail(_mem_refer_addr_T_75, 1) @[Core.scala 536:34]
                                    mem_refer_addr <= _mem_refer_addr_T_76 @[Core.scala 536:28]
                                    node _T_947 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 537:30]
                                    when _T_947 : @[Core.scala 537:38]
                                      infer mport PC_next_hi_13 = opcodes[UInt<1>("h01")], clock @[Core.scala 538:37]
                                      node _PC_next_T_77 = cat(PC_next_hi_13, io.bus.data) @[Cat.scala 30:58]
                                      PC_next <= _PC_next_T_77 @[Core.scala 538:23]
                                      opcode_index <= UInt<1>("h00") @[Core.scala 539:28]
                                      machine_state_next <= UInt<3>("h01") @[Core.scala 540:34]
                                      skip @[Core.scala 537:38]
                                    skip @[Conditional.scala 40:58]
                                  skip @[Conditional.scala 39:67]
                            skip @[Core.scala 734:52]
                          else : @[Core.scala 735:52]
                            infer mport MPORT_245 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:23]
                            node _T_948 = and(MPORT_245, UInt<8>("h0c7")) @[Core.scala 735:27]
                            node _T_949 = eq(UInt<2>("h03"), _T_948) @[Core.scala 735:27]
                            when _T_949 : @[Core.scala 735:52]
                              node _T_950 = asUInt(reset) @[Core.scala 735:59]
                              node _T_951 = eq(_T_950, UInt<1>("h00")) @[Core.scala 735:59]
                              when _T_951 : @[Core.scala 735:59]
                                printf(clock, UInt<1>(1), "inc/dec16\n") @[Core.scala 735:59]
                                skip @[Core.scala 735:59]
                              infer mport MPORT_246 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:94]
                              node _register_T_64 = bits(MPORT_246, 5, 4) @[Core.scala 175:51]
                              node _register_T_65 = bits(MPORT_246, 5, 4) @[Core.scala 177:19]
                              node _register_T_66 = eq(_register_T_65, UInt<1>("h00")) @[Core.scala 177:25]
                              infer mport register_hi_12 = regfiles_front[UInt<3>("h00")], clock @[Core.scala 177:57]
                              infer mport register_lo_12 = regfiles_front[UInt<3>("h01")], clock @[Core.scala 177:79]
                              node _register_T_67 = cat(register_hi_12, register_lo_12) @[Cat.scala 30:58]
                              node _register_T_68 = bits(MPORT_246, 5, 4) @[Core.scala 178:19]
                              node _register_T_69 = eq(_register_T_68, UInt<1>("h01")) @[Core.scala 178:25]
                              infer mport register_hi_13 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 178:57]
                              infer mport register_lo_13 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 178:79]
                              node _register_T_70 = cat(register_hi_13, register_lo_13) @[Cat.scala 30:58]
                              node _register_T_71 = bits(MPORT_246, 5, 4) @[Core.scala 179:19]
                              node _register_T_72 = eq(_register_T_71, UInt<2>("h02")) @[Core.scala 179:25]
                              infer mport register_hi_14 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 179:57]
                              infer mport register_lo_14 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 179:79]
                              node _register_T_73 = cat(register_hi_14, register_lo_14) @[Cat.scala 30:58]
                              node _register_T_74 = bits(MPORT_246, 5, 4) @[Core.scala 180:19]
                              node _register_T_75 = eq(_register_T_74, UInt<2>("h03")) @[Core.scala 180:25]
                              node _register_T_76 = mux(_register_T_75, SP, _register_T_64) @[Mux.scala 98:16]
                              node _register_T_77 = mux(_register_T_72, _register_T_73, _register_T_76) @[Mux.scala 98:16]
                              node _register_T_78 = mux(_register_T_69, _register_T_70, _register_T_77) @[Mux.scala 98:16]
                              node _register_T_79 = mux(_register_T_66, _register_T_67, _register_T_78) @[Mux.scala 98:16]
                              wire register_4 : UInt
                              register_4 <= _register_T_79
                              reg input_4 : UInt, clock with : (reset => (reset, register_4)) @[Core.scala 183:24]
                              wire output_4 : UInt
                              output_4 <= register_4
                              reg result_4 : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 185:25]
                              reg oooo_4 : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 186:23]
                              alu16.io.input_register <= input_4 @[Core.scala 188:29]
                              node _alu16_io_offset_T_20 = bits(MPORT_246, 3, 3) @[Core.scala 189:39]
                              node _alu16_io_offset_T_21 = eq(_alu16_io_offset_T_20, UInt<1>("h00")) @[Core.scala 189:43]
                              node _alu16_io_offset_T_22 = mux(_alu16_io_offset_T_21, asSInt(UInt<2>("h01")), asSInt(UInt<1>("h01"))) @[Core.scala 189:27]
                              alu16.io.offset <= _alu16_io_offset_T_22 @[Core.scala 189:21]
                              node _T_952 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                              when _T_952 : @[Conditional.scala 40:58]
                                input_4 <= register_4 @[Core.scala 192:15]
                                machine_state_next <= UInt<3>("h04") @[Core.scala 193:28]
                                alu16.io.input_register <= input_4 @[Core.scala 194:33]
                                dummy_cycle <= UInt<2>("h02") @[Core.scala 195:21]
                                node _T_953 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 196:24]
                                when _T_953 : @[Core.scala 196:32]
                                  skip @[Core.scala 196:32]
                                else : @[Core.scala 197:39]
                                  node _T_954 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 197:31]
                                  when _T_954 : @[Core.scala 197:39]
                                    skip @[Core.scala 197:39]
                                  else : @[Core.scala 198:22]
                                    input_4 <= register_4 @[Core.scala 199:17]
                                    skip @[Core.scala 198:22]
                                skip @[Conditional.scala 40:58]
                              else : @[Conditional.scala 39:67]
                                node _T_955 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                when _T_955 : @[Conditional.scala 39:67]
                                  node _T_956 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                  when _T_956 : @[Conditional.scala 40:58]
                                    node _T_957 = bits(MPORT_246, 5, 4) @[Core.scala 209:31]
                                    node _T_958 = eq(UInt<1>("h00"), _T_957) @[Conditional.scala 37:30]
                                    when _T_958 : @[Conditional.scala 40:58]
                                      infer mport MPORT_247 = regfiles_front[UInt<3>("h00")], clock @[Core.scala 211:31]
                                      node _T_959 = bits(alu16.io.output, 15, 8) @[Core.scala 211:56]
                                      MPORT_247 <= _T_959 @[Core.scala 211:38]
                                      infer mport MPORT_248 = regfiles_front[UInt<3>("h01")], clock @[Core.scala 212:31]
                                      node _T_960 = bits(alu16.io.output, 7, 0) @[Core.scala 212:56]
                                      MPORT_248 <= _T_960 @[Core.scala 212:38]
                                      skip @[Conditional.scala 40:58]
                                    else : @[Conditional.scala 39:67]
                                      node _T_961 = eq(UInt<1>("h01"), _T_957) @[Conditional.scala 37:30]
                                      when _T_961 : @[Conditional.scala 39:67]
                                        infer mport MPORT_249 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 215:31]
                                        node _T_962 = bits(alu16.io.output, 15, 8) @[Core.scala 215:56]
                                        MPORT_249 <= _T_962 @[Core.scala 215:38]
                                        infer mport MPORT_250 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 216:31]
                                        node _T_963 = bits(alu16.io.output, 7, 0) @[Core.scala 216:56]
                                        MPORT_250 <= _T_963 @[Core.scala 216:38]
                                        skip @[Conditional.scala 39:67]
                                      else : @[Conditional.scala 39:67]
                                        node _T_964 = eq(UInt<2>("h02"), _T_957) @[Conditional.scala 37:30]
                                        when _T_964 : @[Conditional.scala 39:67]
                                          infer mport MPORT_251 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 219:31]
                                          node _T_965 = bits(alu16.io.output, 15, 8) @[Core.scala 219:56]
                                          MPORT_251 <= _T_965 @[Core.scala 219:38]
                                          infer mport MPORT_252 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 220:31]
                                          node _T_966 = bits(alu16.io.output, 7, 0) @[Core.scala 220:56]
                                          MPORT_252 <= _T_966 @[Core.scala 220:38]
                                          skip @[Conditional.scala 39:67]
                                        else : @[Conditional.scala 39:67]
                                          node _T_967 = eq(UInt<2>("h03"), _T_957) @[Conditional.scala 37:30]
                                          when _T_967 : @[Conditional.scala 39:67]
                                            SP <= alu16.io.output @[Core.scala 223:20]
                                            skip @[Conditional.scala 39:67]
                                    machine_state_next <= UInt<3>("h01") @[Core.scala 227:32]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 228:26]
                                    output_4 <= result_4 @[Core.scala 229:20]
                                    skip @[Conditional.scala 40:58]
                                  else : @[Conditional.scala 39:67]
                                    node _T_968 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                                    when _T_968 : @[Conditional.scala 39:67]
                                      machine_state_next <= UInt<3>("h01") @[Core.scala 232:32]
                                      opcode_index <= UInt<1>("h00") @[Core.scala 233:26]
                                      skip @[Conditional.scala 39:67]
                                  skip @[Conditional.scala 39:67]
                              skip @[Core.scala 735:52]
                            else : @[Core.scala 736:52]
                              infer mport MPORT_253 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:23]
                              node _T_969 = and(MPORT_253, UInt<8>("h0c6")) @[Core.scala 736:27]
                              node _T_970 = eq(UInt<3>("h04"), _T_969) @[Core.scala 736:27]
                              when _T_970 : @[Core.scala 736:52]
                                node _T_971 = asUInt(reset) @[Core.scala 736:59]
                                node _T_972 = eq(_T_971, UInt<1>("h00")) @[Core.scala 736:59]
                                when _T_972 : @[Core.scala 736:59]
                                  printf(clock, UInt<1>(1), "inc/dec\n") @[Core.scala 736:59]
                                  skip @[Core.scala 736:59]
                                infer mport MPORT_254 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:89]
                                alu.io.input_B <= UInt<1>("h01") @[Core.scala 241:20]
                                alu.io.input_carry <= UInt<1>("h00") @[Core.scala 242:24]
                                infer mport alu_io_calc_type_MPORT_4 = opcodes[UInt<1>("h00")], clock @[Core.scala 243:36]
                                node _alu_io_calc_type_T_12 = bits(alu_io_calc_type_MPORT_4, 0, 0) @[Core.scala 243:39]
                                node _alu_io_calc_type_T_13 = mux(_alu_io_calc_type_T_12, UInt<8>("h090"), UInt<8>("h080")) @[Core.scala 243:28]
                                alu.io.calc_type <= _alu_io_calc_type_T_13 @[Core.scala 243:22]
                                node _T_973 = and(MPORT_254, UInt<8>("h0fe")) @[Core.scala 244:22]
                                node _T_974 = eq(UInt<6>("h034"), _T_973) @[Core.scala 244:22]
                                when _T_974 : @[Core.scala 244:47]
                                  reg temp_4 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 245:25]
                                  infer mport alu_io_input_A_MPORT_16 = opcodes[UInt<1>("h01")], clock @[Core.scala 247:32]
                                  alu.io.input_A <= alu_io_input_A_MPORT_16 @[Core.scala 247:22]
                                  node _T_975 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                  when _T_975 : @[Conditional.scala 40:58]
                                    machine_state_next <= UInt<3>("h02") @[Core.scala 250:30]
                                    node _mem_refer_addr_T_77 = cat(H, L) @[Cat.scala 30:58]
                                    mem_refer_addr <= _mem_refer_addr_T_77 @[Core.scala 251:26]
                                    opcode_index <= UInt<1>("h01") @[Core.scala 252:24]
                                    skip @[Conditional.scala 40:58]
                                  else : @[Conditional.scala 39:67]
                                    node _T_976 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                    when _T_976 : @[Conditional.scala 39:67]
                                      machine_state_next <= UInt<3>("h04") @[Core.scala 256:30]
                                      node _T_977 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 262:26]
                                      when _T_977 : @[Core.scala 262:34]
                                        temp_4 <= alu.io.output_C @[Core.scala 263:18]
                                        skip @[Core.scala 262:34]
                                      dummy_cycle <= UInt<1>("h01") @[Core.scala 266:23]
                                      skip @[Conditional.scala 39:67]
                                    else : @[Conditional.scala 39:67]
                                      node _T_978 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                      when _T_978 : @[Conditional.scala 39:67]
                                        node _T_979 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 269:27]
                                        when _T_979 : @[Core.scala 269:36]
                                          machine_state_next <= UInt<3>("h03") @[Core.scala 270:32]
                                          skip @[Core.scala 269:36]
                                        skip @[Conditional.scala 39:67]
                                      else : @[Conditional.scala 39:67]
                                        node _T_980 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                        when _T_980 : @[Conditional.scala 39:67]
                                          machine_state_next <= UInt<3>("h01") @[Core.scala 274:30]
                                          node _T_981 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 275:27]
                                          when _T_981 : @[Core.scala 275:36]
                                            io.bus.data1 <= temp_4 @[Core.scala 276:26]
                                            mem_refer_addr <= PC_next @[Core.scala 277:28]
                                            opcode_index <= UInt<1>("h00") @[Core.scala 278:26]
                                            skip @[Core.scala 275:36]
                                          skip @[Conditional.scala 39:67]
                                  skip @[Core.scala 244:47]
                                else : @[Core.scala 282:54]
                                  node _T_982 = and(MPORT_254, UInt<8>("h0c6")) @[Core.scala 282:29]
                                  node _T_983 = eq(UInt<3>("h04"), _T_982) @[Core.scala 282:29]
                                  when _T_983 : @[Core.scala 282:54]
                                    infer mport alu_io_input_A_MPORT_17 = opcodes[UInt<1>("h00")], clock @[Core.scala 283:47]
                                    node _alu_io_input_A_T_4 = bits(alu_io_input_A_MPORT_17, 5, 3) @[Core.scala 283:50]
                                    infer mport alu_io_input_A_MPORT_18 = regfiles_front[_alu_io_input_A_T_4], clock @[Core.scala 283:39]
                                    alu.io.input_A <= alu_io_input_A_MPORT_18 @[Core.scala 283:22]
                                    node _T_984 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 285:22]
                                    when _T_984 : @[Core.scala 285:30]
                                      infer mport MPORT_255 = opcodes[UInt<1>("h00")], clock @[Core.scala 286:31]
                                      node _T_985 = bits(MPORT_255, 5, 3) @[Core.scala 286:34]
                                      infer mport MPORT_256 = regfiles_front[_T_985], clock @[Core.scala 286:23]
                                      MPORT_256 <= alu.io.output_C @[Core.scala 286:41]
                                      skip @[Core.scala 285:30]
                                    skip @[Core.scala 282:54]
                                skip @[Core.scala 736:52]
                              else : @[Core.scala 737:52]
                                infer mport MPORT_257 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:23]
                                node _T_986 = and(MPORT_257, UInt<8>("h0ff")) @[Core.scala 737:27]
                                node _T_987 = eq(UInt<7>("h076"), _T_986) @[Core.scala 737:27]
                                when _T_987 : @[Core.scala 737:52]
                                  node _T_988 = asUInt(reset) @[Core.scala 737:59]
                                  node _T_989 = eq(_T_988, UInt<1>("h00")) @[Core.scala 737:59]
                                  when _T_989 : @[Core.scala 737:59]
                                    printf(clock, UInt<1>(1), "HALT\n") @[Core.scala 737:59]
                                    skip @[Core.scala 737:59]
                                  infer mport MPORT_258 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:83]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 472:24]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 473:18]
                                  mem_refer_addr <= PC @[Core.scala 474:20]
                                  PC_next <= PC_next @[Core.scala 475:13]
                                  skip @[Core.scala 737:52]
                                else : @[Core.scala 738:52]
                                  infer mport MPORT_259 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:23]
                                  node _T_990 = and(MPORT_259, UInt<8>("h0f8")) @[Core.scala 738:27]
                                  node _T_991 = eq(UInt<7>("h070"), _T_990) @[Core.scala 738:27]
                                  when _T_991 : @[Core.scala 738:52]
                                    node _T_992 = asUInt(reset) @[Core.scala 738:59]
                                    node _T_993 = eq(_T_992, UInt<1>("h00")) @[Core.scala 738:59]
                                    when _T_993 : @[Core.scala 738:59]
                                      printf(clock, UInt<1>(1), "LD (HL),r\n") @[Core.scala 738:59]
                                      skip @[Core.scala 738:59]
                                    infer mport MPORT_260 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:92]
                                    node _T_994 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                    when _T_994 : @[Conditional.scala 40:58]
                                      node _T_995 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 396:24]
                                      when _T_995 : @[Core.scala 396:32]
                                        machine_state_next <= UInt<3>("h03") @[Core.scala 397:30]
                                        opcode_index <= UInt<1>("h01") @[Core.scala 398:24]
                                        node _mem_refer_addr_T_78 = cat(H, L) @[Cat.scala 30:58]
                                        mem_refer_addr <= _mem_refer_addr_T_78 @[Core.scala 399:26]
                                        skip @[Core.scala 396:32]
                                      skip @[Conditional.scala 40:58]
                                    else : @[Conditional.scala 39:67]
                                      node _T_996 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                      when _T_996 : @[Conditional.scala 39:67]
                                        infer mport io_bus_data1_MPORT_8 = opcodes[UInt<1>("h00")], clock @[Core.scala 404:47]
                                        node _io_bus_data1_T_14 = bits(io_bus_data1_MPORT_8, 2, 0) @[Core.scala 404:50]
                                        infer mport io_bus_data1_MPORT_9 = regfiles_front[_io_bus_data1_T_14], clock @[Core.scala 404:39]
                                        io.bus.data1 <= io_bus_data1_MPORT_9 @[Core.scala 404:22]
                                        machine_state_next <= UInt<3>("h01") @[Core.scala 405:28]
                                        opcode_index <= UInt<1>("h00") @[Core.scala 406:22]
                                        skip @[Conditional.scala 39:67]
                                    skip @[Core.scala 738:52]
                                  else : @[Core.scala 739:52]
                                    infer mport MPORT_261 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:23]
                                    node _T_997 = and(MPORT_261, UInt<8>("h0c0")) @[Core.scala 739:27]
                                    node _T_998 = eq(UInt<7>("h040"), _T_997) @[Core.scala 739:27]
                                    when _T_998 : @[Core.scala 739:52]
                                      node _T_999 = asUInt(reset) @[Core.scala 739:59]
                                      node _T_1000 = eq(_T_999, UInt<1>("h00")) @[Core.scala 739:59]
                                      when _T_1000 : @[Core.scala 739:59]
                                        printf(clock, UInt<1>(1), "LD r1,r2\n") @[Core.scala 739:59]
                                        skip @[Core.scala 739:59]
                                      infer mport MPORT_262 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:94]
                                      wire op_18 : UInt<2> @[Core.scala 293:18]
                                      node _op_T_18 = bits(MPORT_262, 7, 6) @[Core.scala 294:22]
                                      op_18 <= _op_T_18 @[Core.scala 294:8]
                                      wire dst_reg_4 : UInt<3> @[Core.scala 295:23]
                                      node _dst_reg_T_4 = bits(MPORT_262, 5, 3) @[Core.scala 296:27]
                                      dst_reg_4 <= _dst_reg_T_4 @[Core.scala 296:13]
                                      wire src_reg_4 : UInt<3> @[Core.scala 297:23]
                                      node _src_reg_T_4 = bits(MPORT_262, 2, 0) @[Core.scala 298:27]
                                      src_reg_4 <= _src_reg_T_4 @[Core.scala 298:13]
                                      node _T_1001 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                      when _T_1001 : @[Conditional.scala 40:58]
                                        node _T_1002 = eq(src_reg_4, UInt<3>("h06")) @[Core.scala 302:22]
                                        when _T_1002 : @[Core.scala 302:36]
                                          machine_state_next <= UInt<3>("h02") @[Core.scala 303:30]
                                          infer mport mem_refer_addr_hi_4 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 304:47]
                                          infer mport mem_refer_addr_lo_9 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 304:69]
                                          node _mem_refer_addr_T_79 = cat(mem_refer_addr_hi_4, mem_refer_addr_lo_9) @[Cat.scala 30:58]
                                          mem_refer_addr <= _mem_refer_addr_T_79 @[Core.scala 304:26]
                                          opcode_index <= UInt<1>("h01") @[Core.scala 305:24]
                                          skip @[Core.scala 302:36]
                                        else : @[Core.scala 306:21]
                                          infer mport MPORT_263 = regfiles_front[dst_reg_4], clock @[Core.scala 307:25]
                                          infer mport MPORT_264 = regfiles_front[src_reg_4], clock @[Core.scala 307:52]
                                          MPORT_263 <= MPORT_264 @[Core.scala 307:35]
                                          opcode_index <= UInt<1>("h00") @[Core.scala 308:24]
                                          skip @[Core.scala 306:21]
                                        node _T_1003 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 310:24]
                                        when _T_1003 : @[Core.scala 310:32]
                                          skip @[Core.scala 310:32]
                                        skip @[Conditional.scala 40:58]
                                      else : @[Conditional.scala 39:67]
                                        node _T_1004 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                        when _T_1004 : @[Conditional.scala 39:67]
                                          node _T_1005 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 316:24]
                                          when _T_1005 : @[Core.scala 316:32]
                                            infer mport MPORT_265 = regfiles_front[dst_reg_4], clock @[Core.scala 317:25]
                                            MPORT_265 <= io.bus.data @[Core.scala 317:35]
                                            machine_state_next <= UInt<3>("h01") @[Core.scala 318:30]
                                            opcode_index <= UInt<1>("h00") @[Core.scala 319:24]
                                            skip @[Core.scala 316:32]
                                          skip @[Conditional.scala 39:67]
                                      skip @[Core.scala 739:52]
                                    else : @[Core.scala 740:52]
                                      infer mport MPORT_266 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:23]
                                      node _T_1006 = and(MPORT_266, UInt<8>("h087")) @[Core.scala 740:27]
                                      node _T_1007 = eq(UInt<3>("h06"), _T_1006) @[Core.scala 740:27]
                                      when _T_1007 : @[Core.scala 740:52]
                                        node _T_1008 = asUInt(reset) @[Core.scala 740:59]
                                        node _T_1009 = eq(_T_1008, UInt<1>("h00")) @[Core.scala 740:59]
                                        when _T_1009 : @[Core.scala 740:59]
                                          printf(clock, UInt<1>(1), "LD r,n_(hl)\n") @[Core.scala 740:59]
                                          skip @[Core.scala 740:59]
                                        infer mport MPORT_267 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:92]
                                        node _T_1010 = asUInt(reset) @[Core.scala 326:11]
                                        node _T_1011 = eq(_T_1010, UInt<1>("h00")) @[Core.scala 326:11]
                                        when _T_1011 : @[Core.scala 326:11]
                                          printf(clock, UInt<1>(1), "ld_a_n%d\n", MPORT_267) @[Core.scala 326:11]
                                          skip @[Core.scala 326:11]
                                        node _T_1012 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                        when _T_1012 : @[Conditional.scala 40:58]
                                          node _T_1013 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 329:25]
                                          when _T_1013 : @[Core.scala 329:34]
                                            skip @[Core.scala 329:34]
                                          else : @[Core.scala 331:41]
                                            node _T_1014 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 331:32]
                                            when _T_1014 : @[Core.scala 331:41]
                                              opcode_index <= UInt<1>("h01") @[Core.scala 332:24]
                                              machine_state_next <= UInt<3>("h02") @[Core.scala 333:30]
                                              infer mport MPORT_268 = opcodes[UInt<1>("h00")], clock @[Core.scala 334:23]
                                              node _T_1015 = bits(MPORT_268, 6, 6) @[Core.scala 334:26]
                                              node _T_1016 = eq(_T_1015, UInt<1>("h00")) @[Core.scala 334:29]
                                              when _T_1016 : @[Core.scala 334:37]
                                                mem_refer_addr <= PC_next @[Core.scala 335:28]
                                                skip @[Core.scala 334:37]
                                              else : @[Core.scala 336:13]
                                                node _mem_refer_addr_T_80 = cat(H, L) @[Cat.scala 30:58]
                                                mem_refer_addr <= _mem_refer_addr_T_80 @[Core.scala 337:28]
                                                skip @[Core.scala 336:13]
                                              skip @[Core.scala 331:41]
                                          skip @[Conditional.scala 40:58]
                                        else : @[Conditional.scala 39:67]
                                          node _T_1017 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                          when _T_1017 : @[Conditional.scala 39:67]
                                            machine_state_next <= UInt<3>("h01") @[Core.scala 342:28]
                                            opcode_index <= UInt<1>("h00") @[Core.scala 343:22]
                                            infer mport MPORT_269 = opcodes[UInt<1>("h00")], clock @[Core.scala 344:31]
                                            node _T_1018 = bits(MPORT_269, 5, 3) @[Core.scala 344:34]
                                            infer mport MPORT_270 = regfiles_front[_T_1018], clock @[Core.scala 344:23]
                                            infer mport MPORT_271 = opcodes[UInt<1>("h01")], clock @[Core.scala 344:51]
                                            MPORT_270 <= MPORT_271 @[Core.scala 344:41]
                                            node _PC_next_T_78 = add(PC_next, UInt<1>("h01")) @[Core.scala 345:28]
                                            node _PC_next_T_79 = tail(_PC_next_T_78, 1) @[Core.scala 345:28]
                                            PC_next <= _PC_next_T_79 @[Core.scala 345:17]
                                            skip @[Conditional.scala 39:67]
                                        skip @[Core.scala 740:52]
                                      else : @[Core.scala 741:52]
                                        infer mport MPORT_272 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:23]
                                        node _T_1019 = and(MPORT_272, UInt<8>("h0c8")) @[Core.scala 741:27]
                                        node _T_1020 = eq(UInt<8>("h080"), _T_1019) @[Core.scala 741:27]
                                        when _T_1020 : @[Core.scala 741:52]
                                          node _T_1021 = asUInt(reset) @[Core.scala 741:59]
                                          node _T_1022 = eq(_T_1021, UInt<1>("h00")) @[Core.scala 741:59]
                                          when _T_1022 : @[Core.scala 741:59]
                                            printf(clock, UInt<1>(1), "ADD A,r\n") @[Core.scala 741:59]
                                            skip @[Core.scala 741:59]
                                          infer mport MPORT_273 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:89]
                                          infer mport alu_io_input_A_MPORT_19 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 351:37]
                                          alu.io.input_A <= alu_io_input_A_MPORT_19 @[Core.scala 351:20]
                                          infer mport alu_io_input_B_MPORT_8 = opcodes[UInt<1>("h00")], clock @[Core.scala 352:45]
                                          node _alu_io_input_B_T_4 = bits(alu_io_input_B_MPORT_8, 2, 0) @[Core.scala 352:48]
                                          infer mport alu_io_input_B_MPORT_9 = regfiles_front[_alu_io_input_B_T_4], clock @[Core.scala 352:37]
                                          alu.io.input_B <= alu_io_input_B_MPORT_9 @[Core.scala 352:20]
                                          alu.io.input_carry <= C_flag @[Core.scala 353:24]
                                          node _alu_io_calc_type_T_14 = and(MPORT_273, UInt<8>("h0f8")) @[Core.scala 354:32]
                                          alu.io.calc_type <= _alu_io_calc_type_T_14 @[Core.scala 354:22]
                                          node _T_1023 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                          when _T_1023 : @[Conditional.scala 40:58]
                                            node _T_1024 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 358:24]
                                            when _T_1024 : @[Core.scala 358:32]
                                              node _T_1025 = bits(MPORT_273, 7, 4) @[Core.scala 359:22]
                                              node _T_1026 = eq(UInt<4>("h08"), _T_1025) @[Conditional.scala 37:30]
                                              when _T_1026 : @[Conditional.scala 40:58]
                                                node _T_1027 = bits(MPORT_273, 2, 0) @[Core.scala 362:24]
                                                node _T_1028 = eq(_T_1027, UInt<3>("h06")) @[Core.scala 362:30]
                                                when _T_1028 : @[Core.scala 362:42]
                                                  skip @[Core.scala 362:42]
                                                skip @[Conditional.scala 40:58]
                                              else : @[Conditional.scala 39:67]
                                                node _T_1029 = eq(UInt<4>("h09"), _T_1025) @[Conditional.scala 37:30]
                                                when _T_1029 : @[Conditional.scala 39:67]
                                                  node _T_1030 = bits(MPORT_273, 2, 0) @[Core.scala 368:24]
                                                  node _T_1031 = eq(_T_1030, UInt<3>("h06")) @[Core.scala 368:30]
                                                  when _T_1031 : @[Core.scala 368:42]
                                                    skip @[Core.scala 368:42]
                                                  skip @[Conditional.scala 39:67]
                                                else : @[Conditional.scala 39:67]
                                                  node _T_1032 = eq(UInt<4>("h0a"), _T_1025) @[Conditional.scala 37:30]
                                                  when _T_1032 : @[Conditional.scala 39:67]
                                                    node _T_1033 = bits(MPORT_273, 2, 0) @[Core.scala 374:24]
                                                    node _T_1034 = eq(_T_1033, UInt<3>("h06")) @[Core.scala 374:30]
                                                    when _T_1034 : @[Core.scala 374:42]
                                                      skip @[Core.scala 374:42]
                                                    skip @[Conditional.scala 39:67]
                                                  else : @[Conditional.scala 39:67]
                                                    node _T_1035 = eq(UInt<4>("h0b"), _T_1025) @[Conditional.scala 37:30]
                                                    when _T_1035 : @[Conditional.scala 39:67]
                                                      node _T_1036 = bits(MPORT_273, 2, 0) @[Core.scala 380:24]
                                                      node _T_1037 = eq(_T_1036, UInt<3>("h06")) @[Core.scala 380:30]
                                                      when _T_1037 : @[Core.scala 380:42]
                                                        skip @[Core.scala 380:42]
                                                      skip @[Conditional.scala 39:67]
                                              infer mport MPORT_274 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 386:23]
                                              MPORT_274 <= alu.io.output_C @[Core.scala 386:30]
                                              F <= alu.io.flag @[Core.scala 387:11]
                                              skip @[Core.scala 358:32]
                                            skip @[Conditional.scala 40:58]
                                          skip @[Core.scala 741:52]
                                        else : @[Core.scala 742:90]
                                          infer mport MPORT_275 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:23]
                                          node _T_1038 = and(MPORT_275, UInt<8>("h0ff")) @[Core.scala 742:27]
                                          node _T_1039 = eq(UInt<8>("h0c3"), _T_1038) @[Core.scala 742:27]
                                          infer mport MPORT_276 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:61]
                                          node _T_1040 = and(MPORT_276, UInt<8>("h0c7")) @[Core.scala 742:65]
                                          node _T_1041 = eq(UInt<8>("h0c2"), _T_1040) @[Core.scala 742:65]
                                          node _T_1042 = or(_T_1039, _T_1041) @[Core.scala 742:51]
                                          when _T_1042 : @[Core.scala 742:90]
                                            node _T_1043 = asUInt(reset) @[Core.scala 742:97]
                                            node _T_1044 = eq(_T_1043, UInt<1>("h00")) @[Core.scala 742:97]
                                            when _T_1044 : @[Core.scala 742:97]
                                              printf(clock, UInt<1>(1), "JP nn") @[Core.scala 742:97]
                                              skip @[Core.scala 742:97]
                                            infer mport MPORT_277 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:118]
                                            infer mport op_MPORT_28 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:37]
                                            node op_hi_14 = bits(op_MPORT_28, 0, 0) @[Core.scala 413:40]
                                            infer mport op_MPORT_29 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:52]
                                            node op_lo_14 = bits(op_MPORT_29, 5, 3) @[Core.scala 413:55]
                                            node _op_T_19 = cat(op_hi_14, op_lo_14) @[Cat.scala 30:58]
                                            wire op_19 : UInt
                                            op_19 <= _op_T_19
                                            node _T_1045 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                            when _T_1045 : @[Conditional.scala 40:58]
                                              node _T_1046 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                              when _T_1046 : @[Conditional.scala 40:58]
                                                machine_state_next <= UInt<3>("h02") @[Core.scala 418:28]
                                                opcode_index <= UInt<1>("h01") @[Core.scala 419:22]
                                                node _mem_refer_addr_T_81 = add(PC_next, UInt<1>("h01")) @[Core.scala 421:37]
                                                node _mem_refer_addr_T_82 = tail(_mem_refer_addr_T_81, 1) @[Core.scala 421:37]
                                                mem_refer_addr <= _mem_refer_addr_T_82 @[Core.scala 421:26]
                                                skip @[Conditional.scala 40:58]
                                              skip @[Conditional.scala 40:58]
                                            else : @[Conditional.scala 39:67]
                                              node _T_1047 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                              when _T_1047 : @[Conditional.scala 39:67]
                                                node _T_1048 = bits(opcode_index, 1, 0) @[Core.scala 426:16]
                                                infer mport MPORT_278 = opcodes[_T_1048], clock @[Core.scala 426:16]
                                                MPORT_278 <= io.bus.data @[Core.scala 426:31]
                                                node _T_1049 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 428:25]
                                                when _T_1049 : @[Core.scala 428:34]
                                                  node _mem_refer_addr_T_83 = add(PC_next, UInt<1>("h01")) @[Core.scala 429:37]
                                                  node _mem_refer_addr_T_84 = tail(_mem_refer_addr_T_83, 1) @[Core.scala 429:37]
                                                  mem_refer_addr <= _mem_refer_addr_T_84 @[Core.scala 429:26]
                                                  node _T_1050 = eq(UInt<1>("h01"), opcode_index) @[Conditional.scala 37:30]
                                                  when _T_1050 : @[Conditional.scala 40:58]
                                                    node _opcode_index_T_84 = add(opcode_index, UInt<1>("h01")) @[Core.scala 432:44]
                                                    node _opcode_index_T_85 = tail(_opcode_index_T_84, 1) @[Core.scala 432:44]
                                                    opcode_index <= _opcode_index_T_85 @[Core.scala 432:28]
                                                    node _PC_next_T_80 = add(PC_next, UInt<1>("h01")) @[Core.scala 433:34]
                                                    node _PC_next_T_81 = tail(_PC_next_T_80, 1) @[Core.scala 433:34]
                                                    PC_next <= _PC_next_T_81 @[Core.scala 433:23]
                                                    skip @[Conditional.scala 40:58]
                                                  else : @[Conditional.scala 39:67]
                                                    node _T_1051 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                                    when _T_1051 : @[Conditional.scala 39:67]
                                                      opcode_index <= UInt<1>("h00") @[Core.scala 436:28]
                                                      machine_state_next <= UInt<3>("h01") @[Core.scala 437:34]
                                                      node _cond_T_462 = eq(op_19, UInt<4>("h08")) @[Core.scala 443:23]
                                                      node _cond_T_463 = eq(op_19, UInt<1>("h00")) @[Core.scala 444:23]
                                                      node _cond_T_464 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 444:47]
                                                      node _cond_T_465 = and(_cond_T_463, _cond_T_464) @[Core.scala 444:37]
                                                      node _cond_T_466 = eq(op_19, UInt<1>("h01")) @[Core.scala 445:23]
                                                      node _cond_T_467 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 445:47]
                                                      node _cond_T_468 = and(_cond_T_466, _cond_T_467) @[Core.scala 445:37]
                                                      node _cond_T_469 = eq(op_19, UInt<2>("h02")) @[Core.scala 446:23]
                                                      node _cond_T_470 = eq(C_flag, UInt<1>("h00")) @[Core.scala 446:47]
                                                      node _cond_T_471 = and(_cond_T_469, _cond_T_470) @[Core.scala 446:37]
                                                      node _cond_T_472 = eq(op_19, UInt<2>("h03")) @[Core.scala 447:23]
                                                      node _cond_T_473 = eq(C_flag, UInt<1>("h01")) @[Core.scala 447:47]
                                                      node _cond_T_474 = and(_cond_T_472, _cond_T_473) @[Core.scala 447:37]
                                                      node _cond_T_475 = eq(op_19, UInt<3>("h04")) @[Core.scala 448:23]
                                                      node _cond_T_476 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 448:47]
                                                      node _cond_T_477 = and(_cond_T_475, _cond_T_476) @[Core.scala 448:37]
                                                      node _cond_T_478 = eq(op_19, UInt<3>("h05")) @[Core.scala 449:23]
                                                      node _cond_T_479 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 449:47]
                                                      node _cond_T_480 = and(_cond_T_478, _cond_T_479) @[Core.scala 449:37]
                                                      node _cond_T_481 = eq(op_19, UInt<3>("h06")) @[Core.scala 450:23]
                                                      node _cond_T_482 = eq(S_flag, UInt<1>("h00")) @[Core.scala 450:47]
                                                      node _cond_T_483 = and(_cond_T_481, _cond_T_482) @[Core.scala 450:37]
                                                      node _cond_T_484 = eq(op_19, UInt<3>("h07")) @[Core.scala 451:23]
                                                      node _cond_T_485 = eq(S_flag, UInt<1>("h01")) @[Core.scala 451:47]
                                                      node _cond_T_486 = and(_cond_T_484, _cond_T_485) @[Core.scala 451:37]
                                                      node _cond_T_487 = mux(_cond_T_486, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                                                      node _cond_T_488 = mux(_cond_T_483, UInt<1>("h01"), _cond_T_487) @[Mux.scala 98:16]
                                                      node _cond_T_489 = mux(_cond_T_480, UInt<1>("h01"), _cond_T_488) @[Mux.scala 98:16]
                                                      node _cond_T_490 = mux(_cond_T_477, UInt<1>("h01"), _cond_T_489) @[Mux.scala 98:16]
                                                      node _cond_T_491 = mux(_cond_T_474, UInt<1>("h01"), _cond_T_490) @[Mux.scala 98:16]
                                                      node _cond_T_492 = mux(_cond_T_471, UInt<1>("h01"), _cond_T_491) @[Mux.scala 98:16]
                                                      node _cond_T_493 = mux(_cond_T_468, UInt<1>("h01"), _cond_T_492) @[Mux.scala 98:16]
                                                      node _cond_T_494 = mux(_cond_T_465, UInt<1>("h01"), _cond_T_493) @[Mux.scala 98:16]
                                                      node cond_14 = mux(_cond_T_462, UInt<1>("h01"), _cond_T_494) @[Mux.scala 98:16]
                                                      node _T_1052 = eq(cond_14, UInt<1>("h00")) @[Core.scala 455:25]
                                                      when _T_1052 : @[Core.scala 455:34]
                                                        node _PC_next_T_82 = add(PC_next, UInt<1>("h01")) @[Core.scala 456:36]
                                                        node _PC_next_T_83 = tail(_PC_next_T_82, 1) @[Core.scala 456:36]
                                                        PC_next <= _PC_next_T_83 @[Core.scala 456:25]
                                                        skip @[Core.scala 455:34]
                                                      else : @[Core.scala 457:28]
                                                        infer mport PC_next_hi_14 = opcodes[UInt<1>("h01")], clock @[Core.scala 458:39]
                                                        infer mport PC_next_lo_9 = opcodes[UInt<2>("h02")], clock @[Core.scala 458:50]
                                                        node _PC_next_T_84 = cat(PC_next_hi_14, PC_next_lo_9) @[Cat.scala 30:58]
                                                        PC_next <= _PC_next_T_84 @[Core.scala 458:25]
                                                        skip @[Core.scala 457:28]
                                                      skip @[Conditional.scala 39:67]
                                                  skip @[Core.scala 428:34]
                                                skip @[Conditional.scala 39:67]
                                            skip @[Core.scala 742:90]
                                          else : @[Core.scala 743:52]
                                            infer mport MPORT_279 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:23]
                                            node _T_1053 = and(MPORT_279, UInt<8>("h0ff")) @[Core.scala 743:27]
                                            node _T_1054 = eq(UInt<8>("h0dd"), _T_1053) @[Core.scala 743:27]
                                            when _T_1054 : @[Core.scala 743:52]
                                              node _T_1055 = asUInt(reset) @[Core.scala 743:59]
                                              node _T_1056 = eq(_T_1055, UInt<1>("h00")) @[Core.scala 743:59]
                                              when _T_1056 : @[Core.scala 743:59]
                                                printf(clock, UInt<1>(1), "DD") @[Core.scala 743:59]
                                                skip @[Core.scala 743:59]
                                              infer mport MPORT_280 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:87]
                                              node _T_1057 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                              when _T_1057 : @[Conditional.scala 40:58]
                                                node _T_1058 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                                when _T_1058 : @[Conditional.scala 40:58]
                                                  node _opcode_index_T_86 = add(opcode_index, UInt<1>("h01")) @[Core.scala 126:42]
                                                  node _opcode_index_T_87 = tail(_opcode_index_T_86, 1) @[Core.scala 126:42]
                                                  opcode_index <= _opcode_index_T_87 @[Core.scala 126:26]
                                                  skip @[Conditional.scala 40:58]
                                                else : @[Conditional.scala 39:67]
                                                  node _T_1059 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                                                  when _T_1059 : @[Conditional.scala 39:67]
                                                    node _T_1060 = eq(opcode_index, UInt<1>("h01")) @[Core.scala 129:30]
                                                    when _T_1060 : @[Core.scala 129:38]
                                                      machine_state_next <= UInt<3>("h01") @[Core.scala 130:34]
                                                      skip @[Core.scala 129:38]
                                                    else : @[Core.scala 131:26]
                                                      machine_state_next <= UInt<3>("h02") @[Core.scala 132:34]
                                                      mem_refer_addr <= PC_next @[Core.scala 133:30]
                                                      skip @[Core.scala 131:26]
                                                    skip @[Conditional.scala 39:67]
                                                skip @[Conditional.scala 40:58]
                                              else : @[Conditional.scala 39:67]
                                                node _T_1061 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                                when _T_1061 : @[Conditional.scala 39:67]
                                                  node _T_1062 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                                  when _T_1062 : @[Conditional.scala 40:58]
                                                    mem_refer_addr <= PC_next @[Core.scala 141:28]
                                                    node _T_1063 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 142:28]
                                                    when _T_1063 : @[Core.scala 142:36]
                                                      machine_state_next <= UInt<3>("h04") @[Core.scala 143:36]
                                                      dummy_cycle <= UInt<3>("h05") @[Core.scala 144:29]
                                                      node _PC_next_T_85 = add(PC_next, UInt<1>("h01")) @[Core.scala 145:36]
                                                      node _PC_next_T_86 = tail(_PC_next_T_85, 1) @[Core.scala 145:36]
                                                      PC_next <= _PC_next_T_86 @[Core.scala 145:25]
                                                      node _opcode_index_T_88 = add(opcode_index, UInt<1>("h01")) @[Core.scala 146:46]
                                                      node _opcode_index_T_89 = tail(_opcode_index_T_88, 1) @[Core.scala 146:46]
                                                      opcode_index <= _opcode_index_T_89 @[Core.scala 146:30]
                                                      skip @[Core.scala 142:36]
                                                    skip @[Conditional.scala 40:58]
                                                  else : @[Conditional.scala 39:67]
                                                    node _T_1064 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                                                    when _T_1064 : @[Conditional.scala 39:67]
                                                      alu16.io.input_register <= IX @[Core.scala 150:37]
                                                      infer mport alu16_io_offset_MPORT_8 = opcodes[UInt<2>("h02")], clock @[Core.scala 151:39]
                                                      node _alu16_io_offset_T_23 = asSInt(alu16_io_offset_MPORT_8) @[Core.scala 151:49]
                                                      alu16.io.offset <= _alu16_io_offset_T_23 @[Core.scala 151:29]
                                                      mem_refer_addr <= alu16.io.output @[Core.scala 152:28]
                                                      node _T_1065 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 153:28]
                                                      when _T_1065 : @[Core.scala 153:36]
                                                        opcode_index <= UInt<1>("h00") @[Core.scala 154:28]
                                                        machine_state_next <= UInt<3>("h01") @[Core.scala 155:34]
                                                        infer mport MPORT_281 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 156:29]
                                                        MPORT_281 <= io.bus.data @[Core.scala 156:36]
                                                        skip @[Core.scala 153:36]
                                                      skip @[Conditional.scala 39:67]
                                                  skip @[Conditional.scala 39:67]
                                                else : @[Conditional.scala 39:67]
                                                  node _T_1066 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                                  when _T_1066 : @[Conditional.scala 39:67]
                                                    node _T_1067 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 162:24]
                                                    when _T_1067 : @[Core.scala 162:32]
                                                      machine_state_next <= UInt<3>("h02") @[Core.scala 163:30]
                                                      skip @[Core.scala 162:32]
                                                    node _T_1068 = eq(m1_t_cycle, UInt<3>("h04")) @[Core.scala 165:24]
                                                    when _T_1068 : @[Core.scala 165:32]
                                                      alu16.io.input_register <= IX @[Core.scala 166:35]
                                                      infer mport alu16_io_offset_MPORT_9 = opcodes[UInt<2>("h02")], clock @[Core.scala 167:37]
                                                      node _alu16_io_offset_T_24 = asSInt(alu16_io_offset_MPORT_9) @[Core.scala 167:47]
                                                      alu16.io.offset <= _alu16_io_offset_T_24 @[Core.scala 167:27]
                                                      mem_refer_addr <= alu16.io.output @[Core.scala 168:26]
                                                      skip @[Core.scala 165:32]
                                                    skip @[Conditional.scala 39:67]
                                              skip @[Core.scala 743:52]
                  PC <= PC_next @[Core.scala 890:14]
                  m1_t_cycle <= UInt<1>("h01") @[Core.scala 891:22]
                  machine_state <= machine_state_next @[Core.scala 892:25]
                  skip @[Core.scala 883:41]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_1069 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
            when _T_1069 : @[Conditional.scala 39:67]
              node _T_1070 = lt(m1_t_cycle, dummy_cycle) @[Core.scala 896:25]
              when _T_1070 : @[Core.scala 896:40]
                node _m1_t_cycle_T_6 = add(m1_t_cycle, UInt<1>("h01")) @[Core.scala 897:36]
                node _m1_t_cycle_T_7 = tail(_m1_t_cycle_T_6, 1) @[Core.scala 897:36]
                m1_t_cycle <= _m1_t_cycle_T_7 @[Core.scala 897:22]
                skip @[Core.scala 896:40]
              else : @[Core.scala 898:22]
                m1_t_cycle <= UInt<1>("h01") @[Core.scala 899:22]
                machine_state <= machine_state_next @[Core.scala 900:25]
                skip @[Core.scala 898:22]
              infer mport MPORT_282 = opcodes[UInt<1>("h00")], clock @[Core.scala 729:46]
              infer mport MPORT_283 = opcodes[UInt<1>("h01")], clock @[Core.scala 729:73]
              node _T_1071 = asUInt(reset) @[Core.scala 729:11]
              node _T_1072 = eq(_T_1071, UInt<1>("h00")) @[Core.scala 729:11]
              when _T_1072 : @[Core.scala 729:11]
                printf(clock, UInt<1>(1), "----decode %x %x\n", MPORT_282, MPORT_283) @[Core.scala 729:11]
                skip @[Core.scala 729:11]
              infer mport MPORT_284 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:18]
              node _T_1073 = and(MPORT_284, UInt<8>("h0ff")) @[Core.scala 730:22]
              node _T_1074 = eq(UInt<1>("h00"), _T_1073) @[Core.scala 730:22]
              when _T_1074 : @[Core.scala 730:47]
                node _T_1075 = asUInt(reset) @[Core.scala 730:54]
                node _T_1076 = eq(_T_1075, UInt<1>("h00")) @[Core.scala 730:54]
                when _T_1076 : @[Core.scala 730:54]
                  printf(clock, UInt<1>(1), "NOP\n") @[Core.scala 730:54]
                  skip @[Core.scala 730:54]
                infer mport MPORT_285 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:76]
                machine_state_next <= UInt<3>("h01") @[Core.scala 479:24]
                opcode_index <= UInt<1>("h00") @[Core.scala 480:18]
                skip @[Core.scala 730:47]
              else : @[Core.scala 731:52]
                infer mport MPORT_286 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:23]
                node _T_1077 = and(MPORT_286, UInt<8>("h0f7")) @[Core.scala 731:27]
                node _T_1078 = eq(UInt<8>("h0d3"), _T_1077) @[Core.scala 731:27]
                when _T_1078 : @[Core.scala 731:52]
                  node _T_1079 = asUInt(reset) @[Core.scala 731:59]
                  node _T_1080 = eq(_T_1079, UInt<1>("h00")) @[Core.scala 731:59]
                  when _T_1080 : @[Core.scala 731:59]
                    printf(clock, UInt<1>(1), "inout\n") @[Core.scala 731:59]
                    skip @[Core.scala 731:59]
                  infer mport MPORT_287 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:86]
                  node _T_1081 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                  when _T_1081 : @[Conditional.scala 40:58]
                    node _T_1082 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 551:24]
                    when _T_1082 : @[Core.scala 551:32]
                      machine_state_next <= UInt<3>("h02") @[Core.scala 552:30]
                      node _mem_refer_addr_T_85 = add(PC_next, UInt<1>("h01")) @[Core.scala 553:37]
                      node _mem_refer_addr_T_86 = tail(_mem_refer_addr_T_85, 1) @[Core.scala 553:37]
                      mem_refer_addr <= _mem_refer_addr_T_86 @[Core.scala 553:26]
                      node _opcode_index_T_90 = add(opcode_index, UInt<1>("h01")) @[Core.scala 554:40]
                      node _opcode_index_T_91 = tail(_opcode_index_T_90, 1) @[Core.scala 554:40]
                      opcode_index <= _opcode_index_T_91 @[Core.scala 554:24]
                      skip @[Core.scala 551:32]
                    skip @[Conditional.scala 40:58]
                  else : @[Conditional.scala 39:67]
                    node _T_1083 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                    when _T_1083 : @[Conditional.scala 39:67]
                      node _T_1084 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 558:24]
                      when _T_1084 : @[Core.scala 558:32]
                        machine_state_next <= UInt<3>("h05") @[Core.scala 559:30]
                        infer mport mem_refer_addr_lo_10 = opcodes[UInt<1>("h01")], clock @[Core.scala 560:43]
                        node _mem_refer_addr_T_87 = cat(A, mem_refer_addr_lo_10) @[Cat.scala 30:58]
                        mem_refer_addr <= _mem_refer_addr_T_87 @[Core.scala 560:26]
                        node _PC_next_T_87 = add(PC_next, UInt<1>("h01")) @[Core.scala 561:30]
                        node _PC_next_T_88 = tail(_PC_next_T_87, 1) @[Core.scala 561:30]
                        PC_next <= _PC_next_T_88 @[Core.scala 561:19]
                        skip @[Core.scala 558:32]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_1085 = eq(UInt<3>("h05"), machine_state) @[Conditional.scala 37:30]
                      when _T_1085 : @[Conditional.scala 39:67]
                        io.bus.addr <= mem_refer_addr @[Core.scala 565:21]
                        node _T_1086 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                        when _T_1086 : @[Conditional.scala 40:58]
                          node _T_1087 = asUInt(clock) @[Core.scala 573:42]
                          node _T_1088 = bits(_T_1087, 0, 0) @[Core.scala 573:42]
                          node _T_1089 = eq(_T_1088, UInt<1>("h00")) @[Core.scala 772:30]
                          reg REG_24 : UInt<1>, clock @[Core.scala 772:43]
                          REG_24 <= _T_1088 @[Core.scala 772:43]
                          node _T_1090 = and(_T_1089, REG_24) @[Core.scala 772:33]
                          when _T_1090 : @[Core.scala 573:47]
                            infer mport MPORT_288 = opcodes[UInt<1>("h00")], clock @[Core.scala 574:27]
                            node _T_1091 = bits(MPORT_288, 3, 3) @[Core.scala 574:30]
                            node _T_1092 = eq(_T_1091, UInt<1>("h00")) @[Core.scala 574:33]
                            when _T_1092 : @[Core.scala 574:41]
                              io.bus.data1 <= A @[Core.scala 575:30]
                              skip @[Core.scala 574:41]
                            skip @[Core.scala 573:47]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_1093 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_1093 : @[Conditional.scala 39:67]
                            infer mport MPORT_289 = opcodes[UInt<1>("h00")], clock @[Core.scala 580:25]
                            node _T_1094 = bits(MPORT_289, 3, 3) @[Core.scala 580:28]
                            node _T_1095 = eq(_T_1094, UInt<1>("h00")) @[Core.scala 580:31]
                            when _T_1095 : @[Core.scala 580:39]
                              io.bus.data1 <= A @[Core.scala 581:28]
                              skip @[Core.scala 580:39]
                            node _T_1096 = asUInt(clock) @[Core.scala 583:42]
                            node _T_1097 = bits(_T_1096, 0, 0) @[Core.scala 583:42]
                            node _T_1098 = eq(_T_1097, UInt<1>("h00")) @[Core.scala 772:30]
                            reg REG_25 : UInt<1>, clock @[Core.scala 772:43]
                            REG_25 <= _T_1097 @[Core.scala 772:43]
                            node _T_1099 = and(_T_1098, REG_25) @[Core.scala 772:33]
                            when _T_1099 : @[Core.scala 583:47]
                              io.bus.IORQ_ <= UInt<1>("h00") @[Core.scala 584:28]
                              infer mport MPORT_290 = opcodes[UInt<1>("h00")], clock @[Core.scala 585:27]
                              node _T_1100 = bits(MPORT_290, 3, 3) @[Core.scala 585:30]
                              node _T_1101 = eq(_T_1100, UInt<1>("h01")) @[Core.scala 585:33]
                              when _T_1101 : @[Core.scala 585:41]
                                io.bus.RD_ <= UInt<1>("h00") @[Core.scala 586:28]
                                skip @[Core.scala 585:41]
                              else : @[Core.scala 587:17]
                                io.bus.WR_ <= UInt<1>("h00") @[Core.scala 588:28]
                                skip @[Core.scala 587:17]
                              skip @[Core.scala 583:47]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_1102 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_1102 : @[Conditional.scala 39:67]
                              infer mport MPORT_291 = opcodes[UInt<1>("h00")], clock @[Core.scala 593:25]
                              node _T_1103 = bits(MPORT_291, 3, 3) @[Core.scala 593:28]
                              node _T_1104 = eq(_T_1103, UInt<1>("h00")) @[Core.scala 593:31]
                              when _T_1104 : @[Core.scala 593:39]
                                io.bus.data1 <= A @[Core.scala 594:28]
                                skip @[Core.scala 593:39]
                              machine_state_next <= UInt<3>("h01") @[Core.scala 596:32]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_1105 = eq(UInt<3>("h04"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_1105 : @[Conditional.scala 39:67]
                                infer mport MPORT_292 = opcodes[UInt<1>("h00")], clock @[Core.scala 599:25]
                                node _T_1106 = bits(MPORT_292, 3, 3) @[Core.scala 599:28]
                                node _T_1107 = eq(_T_1106, UInt<1>("h00")) @[Core.scala 599:31]
                                when _T_1107 : @[Core.scala 599:39]
                                  io.bus.data1 <= A @[Core.scala 600:28]
                                  skip @[Core.scala 599:39]
                                node _T_1108 = asUInt(clock) @[Core.scala 602:43]
                                node _T_1109 = bits(_T_1108, 0, 0) @[Core.scala 602:43]
                                node _T_1110 = eq(_T_1109, UInt<1>("h00")) @[Core.scala 772:30]
                                reg REG_26 : UInt<1>, clock @[Core.scala 772:43]
                                REG_26 <= _T_1109 @[Core.scala 772:43]
                                node _T_1111 = and(_T_1110, REG_26) @[Core.scala 772:33]
                                when _T_1111 : @[Core.scala 602:48]
                                  io.bus.IORQ_ <= UInt<1>("h01") @[Core.scala 603:28]
                                  infer mport MPORT_293 = opcodes[UInt<1>("h00")], clock @[Core.scala 604:27]
                                  node _T_1112 = bits(MPORT_293, 3, 3) @[Core.scala 604:30]
                                  node _T_1113 = eq(_T_1112, UInt<1>("h01")) @[Core.scala 604:33]
                                  when _T_1113 : @[Core.scala 604:41]
                                    io.bus.RD_ <= UInt<1>("h01") @[Core.scala 605:28]
                                    skip @[Core.scala 604:41]
                                  else : @[Core.scala 606:17]
                                    io.bus.WR_ <= UInt<1>("h01") @[Core.scala 607:28]
                                    skip @[Core.scala 606:17]
                                  skip @[Core.scala 602:48]
                                opcode_index <= UInt<1>("h00") @[Core.scala 610:26]
                                skip @[Conditional.scala 39:67]
                        skip @[Conditional.scala 39:67]
                  skip @[Core.scala 731:52]
                else : @[Core.scala 732:52]
                  infer mport MPORT_294 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:23]
                  node _T_1114 = and(MPORT_294, UInt<8>("h0f7")) @[Core.scala 732:27]
                  node _T_1115 = eq(UInt<8>("h0f3"), _T_1114) @[Core.scala 732:27]
                  when _T_1115 : @[Core.scala 732:52]
                    node _T_1116 = asUInt(reset) @[Core.scala 732:59]
                    node _T_1117 = eq(_T_1116, UInt<1>("h00")) @[Core.scala 732:59]
                    when _T_1117 : @[Core.scala 732:59]
                      printf(clock, UInt<1>(1), "DI/EI\n") @[Core.scala 732:59]
                      skip @[Core.scala 732:59]
                    infer mport MPORT_295 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:83]
                    infer mport IFF_MPORT_5 = opcodes[UInt<1>("h00")], clock @[Core.scala 484:19]
                    node _IFF_T_5 = bits(IFF_MPORT_5, 3, 3) @[Core.scala 484:22]
                    IFF <= _IFF_T_5 @[Core.scala 484:9]
                    skip @[Core.scala 732:52]
                  else : @[Core.scala 733:90]
                    infer mport MPORT_296 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:23]
                    node _T_1118 = and(MPORT_296, UInt<8>("h0ff")) @[Core.scala 733:27]
                    node _T_1119 = eq(UInt<8>("h0cd"), _T_1118) @[Core.scala 733:27]
                    infer mport MPORT_297 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:61]
                    node _T_1120 = and(MPORT_297, UInt<8>("h0c7")) @[Core.scala 733:65]
                    node _T_1121 = eq(UInt<8>("h0c4"), _T_1120) @[Core.scala 733:65]
                    node _T_1122 = or(_T_1119, _T_1121) @[Core.scala 733:51]
                    when _T_1122 : @[Core.scala 733:90]
                      node _T_1123 = asUInt(reset) @[Core.scala 733:97]
                      node _T_1124 = eq(_T_1123, UInt<1>("h00")) @[Core.scala 733:97]
                      when _T_1124 : @[Core.scala 733:97]
                        printf(clock, UInt<1>(1), "CALL\n") @[Core.scala 733:97]
                        skip @[Core.scala 733:97]
                      infer mport MPORT_298 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:121]
                      node _T_1125 = asUInt(reset) @[Core.scala 621:9]
                      node _T_1126 = eq(_T_1125, UInt<1>("h00")) @[Core.scala 621:9]
                      when _T_1126 : @[Core.scala 621:9]
                        printf(clock, UInt<1>(1), "machine_state %d\n", machine_state) @[Core.scala 621:9]
                        skip @[Core.scala 621:9]
                      infer mport op_MPORT_30 = opcodes[UInt<1>("h00")], clock @[Core.scala 623:35]
                      node op_hi_15 = bits(op_MPORT_30, 0, 0) @[Core.scala 623:38]
                      infer mport op_MPORT_31 = opcodes[UInt<1>("h00")], clock @[Core.scala 623:50]
                      node op_lo_15 = bits(op_MPORT_31, 5, 3) @[Core.scala 623:53]
                      node _op_T_20 = cat(op_hi_15, op_lo_15) @[Cat.scala 30:58]
                      wire op_20 : UInt
                      op_20 <= _op_T_20
                      node _cond_T_495 = eq(op_20, UInt<4>("h09")) @[Core.scala 626:11]
                      node _cond_T_496 = eq(op_20, UInt<1>("h00")) @[Core.scala 627:11]
                      node _cond_T_497 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 627:35]
                      node _cond_T_498 = and(_cond_T_496, _cond_T_497) @[Core.scala 627:25]
                      node _cond_T_499 = eq(op_20, UInt<1>("h01")) @[Core.scala 628:11]
                      node _cond_T_500 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 628:35]
                      node _cond_T_501 = and(_cond_T_499, _cond_T_500) @[Core.scala 628:25]
                      node _cond_T_502 = eq(op_20, UInt<2>("h02")) @[Core.scala 629:11]
                      node _cond_T_503 = eq(C_flag, UInt<1>("h00")) @[Core.scala 629:35]
                      node _cond_T_504 = and(_cond_T_502, _cond_T_503) @[Core.scala 629:25]
                      node _cond_T_505 = eq(op_20, UInt<2>("h03")) @[Core.scala 630:11]
                      node _cond_T_506 = eq(C_flag, UInt<1>("h01")) @[Core.scala 630:35]
                      node _cond_T_507 = and(_cond_T_505, _cond_T_506) @[Core.scala 630:25]
                      node _cond_T_508 = eq(op_20, UInt<3>("h04")) @[Core.scala 631:11]
                      node _cond_T_509 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 631:35]
                      node _cond_T_510 = and(_cond_T_508, _cond_T_509) @[Core.scala 631:25]
                      node _cond_T_511 = eq(op_20, UInt<3>("h05")) @[Core.scala 632:11]
                      node _cond_T_512 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 632:35]
                      node _cond_T_513 = and(_cond_T_511, _cond_T_512) @[Core.scala 632:25]
                      node _cond_T_514 = eq(op_20, UInt<3>("h06")) @[Core.scala 633:11]
                      node _cond_T_515 = eq(S_flag, UInt<1>("h00")) @[Core.scala 633:35]
                      node _cond_T_516 = and(_cond_T_514, _cond_T_515) @[Core.scala 633:25]
                      node _cond_T_517 = eq(op_20, UInt<3>("h07")) @[Core.scala 634:11]
                      node _cond_T_518 = eq(S_flag, UInt<1>("h01")) @[Core.scala 634:35]
                      node _cond_T_519 = and(_cond_T_517, _cond_T_518) @[Core.scala 634:25]
                      node _cond_T_520 = mux(_cond_T_519, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                      node _cond_T_521 = mux(_cond_T_516, UInt<1>("h01"), _cond_T_520) @[Mux.scala 98:16]
                      node _cond_T_522 = mux(_cond_T_513, UInt<1>("h01"), _cond_T_521) @[Mux.scala 98:16]
                      node _cond_T_523 = mux(_cond_T_510, UInt<1>("h01"), _cond_T_522) @[Mux.scala 98:16]
                      node _cond_T_524 = mux(_cond_T_507, UInt<1>("h01"), _cond_T_523) @[Mux.scala 98:16]
                      node _cond_T_525 = mux(_cond_T_504, UInt<1>("h01"), _cond_T_524) @[Mux.scala 98:16]
                      node _cond_T_526 = mux(_cond_T_501, UInt<1>("h01"), _cond_T_525) @[Mux.scala 98:16]
                      node _cond_T_527 = mux(_cond_T_498, UInt<1>("h01"), _cond_T_526) @[Mux.scala 98:16]
                      node cond_15 = mux(_cond_T_495, UInt<1>("h01"), _cond_T_527) @[Mux.scala 98:16]
                      node _T_1127 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                      when _T_1127 : @[Conditional.scala 40:58]
                        node _T_1128 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                        when _T_1128 : @[Conditional.scala 40:58]
                          node _PC_next_T_89 = add(PC_next, UInt<1>("h01")) @[Core.scala 642:30]
                          node _PC_next_T_90 = tail(_PC_next_T_89, 1) @[Core.scala 642:30]
                          PC_next <= _PC_next_T_90 @[Core.scala 642:19]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_1129 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_1129 : @[Conditional.scala 39:67]
                            machine_state_next <= UInt<3>("h02") @[Core.scala 646:30]
                            node _mem_refer_addr_T_88 = add(PC_next, UInt<1>("h01")) @[Core.scala 648:37]
                            node _mem_refer_addr_T_89 = tail(_mem_refer_addr_T_88, 1) @[Core.scala 648:37]
                            mem_refer_addr <= _mem_refer_addr_T_89 @[Core.scala 648:26]
                            node _opcode_index_T_92 = add(opcode_index, UInt<1>("h01")) @[Core.scala 649:40]
                            node _opcode_index_T_93 = tail(_opcode_index_T_92, 1) @[Core.scala 649:40]
                            opcode_index <= _opcode_index_T_93 @[Core.scala 649:24]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_1130 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_1130 : @[Conditional.scala 39:67]
                              skip @[Conditional.scala 39:67]
                        skip @[Conditional.scala 40:58]
                      else : @[Conditional.scala 39:67]
                        node _T_1131 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                        when _T_1131 : @[Conditional.scala 39:67]
                          node _T_1132 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_1132 : @[Conditional.scala 40:58]
                            node _mem_refer_addr_T_90 = add(PC_next, UInt<1>("h01")) @[Core.scala 666:37]
                            node _mem_refer_addr_T_91 = tail(_mem_refer_addr_T_90, 1) @[Core.scala 666:37]
                            mem_refer_addr <= _mem_refer_addr_T_91 @[Core.scala 666:26]
                            node _PC_next_T_91 = add(PC_next, UInt<1>("h01")) @[Core.scala 667:34]
                            node _PC_next_T_92 = tail(_PC_next_T_91, 1) @[Core.scala 667:34]
                            PC_next <= _PC_next_T_92 @[Core.scala 667:23]
                            node _opcode_index_T_94 = add(opcode_index, UInt<1>("h01")) @[Core.scala 668:40]
                            node _opcode_index_T_95 = tail(_opcode_index_T_94, 1) @[Core.scala 668:40]
                            opcode_index <= _opcode_index_T_95 @[Core.scala 668:24]
                            node _T_1133 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 669:28]
                            when _T_1133 : @[Core.scala 669:36]
                              node _T_1134 = eq(cond_15, UInt<1>("h01")) @[Core.scala 670:23]
                              when _T_1134 : @[Core.scala 670:32]
                                machine_state_next <= UInt<3>("h04") @[Core.scala 671:34]
                                skip @[Core.scala 670:32]
                              else : @[Core.scala 672:26]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 673:34]
                                opcode_index <= UInt<1>("h00") @[Core.scala 674:28]
                                skip @[Core.scala 672:26]
                              dummy_cycle <= UInt<1>("h01") @[Core.scala 677:25]
                              skip @[Core.scala 669:36]
                            skip @[Conditional.scala 40:58]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_1135 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                          when _T_1135 : @[Conditional.scala 39:67]
                            alu16.io.input_register <= SP @[Core.scala 688:31]
                            node _T_1136 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_1136 : @[Conditional.scala 40:58]
                              machine_state_next <= UInt<3>("h03") @[Core.scala 691:30]
                              skip @[Conditional.scala 40:58]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_1137 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                            when _T_1137 : @[Conditional.scala 39:67]
                              alu16.io.input_register <= SP @[Core.scala 696:31]
                              mem_refer_addr <= alu16.io.output @[Core.scala 697:29]
                              node _T_1138 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 698:22]
                              when _T_1138 : @[Core.scala 698:30]
                                node _T_1139 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                                when _T_1139 : @[Conditional.scala 40:58]
                                  alu16.io.input_register <= SP @[Core.scala 701:31]
                                  alu16.io.offset <= asSInt(UInt<1>("h00")) @[Core.scala 702:23]
                                  mem_refer_addr <= alu16.io.output @[Core.scala 703:29]
                                  node _opcode_index_T_96 = add(opcode_index, UInt<1>("h01")) @[Core.scala 704:42]
                                  node _opcode_index_T_97 = tail(_opcode_index_T_96, 1) @[Core.scala 704:42]
                                  opcode_index <= _opcode_index_T_97 @[Core.scala 704:26]
                                  node _io_bus_data1_T_15 = bits(PC, 15, 8) @[Core.scala 706:30]
                                  io.bus.data1 <= _io_bus_data1_T_15 @[Core.scala 706:25]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_1140 = eq(UInt<3>("h04"), opcode_index) @[Conditional.scala 37:30]
                                  when _T_1140 : @[Conditional.scala 39:67]
                                    alu16.io.input_register <= SP @[Core.scala 709:31]
                                    alu16.io.offset <= asSInt(UInt<1>("h01")) @[Core.scala 711:30]
                                    machine_state_next <= UInt<3>("h01") @[Core.scala 712:32]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 713:26]
                                    node _io_bus_data1_T_16 = bits(PC, 7, 0) @[Core.scala 714:30]
                                    io.bus.data1 <= _io_bus_data1_T_16 @[Core.scala 714:25]
                                    SP <= alu16.io.output @[Core.scala 715:16]
                                    infer mport PC_next_hi_15 = opcodes[UInt<2>("h02")], clock @[Core.scala 716:35]
                                    infer mport PC_next_lo_10 = opcodes[UInt<1>("h01")], clock @[Core.scala 716:46]
                                    node _PC_next_T_93 = cat(PC_next_hi_15, PC_next_lo_10) @[Cat.scala 30:58]
                                    PC_next <= _PC_next_T_93 @[Core.scala 716:21]
                                    skip @[Conditional.scala 39:67]
                                skip @[Core.scala 698:30]
                              skip @[Conditional.scala 39:67]
                      skip @[Core.scala 733:90]
                    else : @[Core.scala 734:52]
                      infer mport MPORT_299 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:23]
                      node _T_1141 = and(MPORT_299, UInt<8>("h0c6")) @[Core.scala 734:27]
                      node _T_1142 = eq(UInt<8>("h0c0"), _T_1141) @[Core.scala 734:27]
                      when _T_1142 : @[Core.scala 734:52]
                        node _T_1143 = asUInt(reset) @[Core.scala 734:59]
                        node _T_1144 = eq(_T_1143, UInt<1>("h00")) @[Core.scala 734:59]
                        when _T_1144 : @[Core.scala 734:59]
                          printf(clock, UInt<1>(1), "RET\n") @[Core.scala 734:59]
                          skip @[Core.scala 734:59]
                        infer mport MPORT_300 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:81]
                        infer mport op_MPORT_32 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:37]
                        node op_hi_16 = bits(op_MPORT_32, 0, 0) @[Core.scala 492:40]
                        infer mport op_MPORT_33 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:52]
                        node op_lo_16 = bits(op_MPORT_33, 5, 3) @[Core.scala 492:55]
                        node _op_T_21 = cat(op_hi_16, op_lo_16) @[Cat.scala 30:58]
                        wire op_21 : UInt
                        op_21 <= _op_T_21
                        node _cond_T_528 = eq(op_21, UInt<4>("h09")) @[Core.scala 495:13]
                        node _cond_T_529 = eq(op_21, UInt<1>("h00")) @[Core.scala 496:13]
                        node _cond_T_530 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 496:37]
                        node _cond_T_531 = and(_cond_T_529, _cond_T_530) @[Core.scala 496:27]
                        node _cond_T_532 = eq(op_21, UInt<1>("h01")) @[Core.scala 497:13]
                        node _cond_T_533 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 497:37]
                        node _cond_T_534 = and(_cond_T_532, _cond_T_533) @[Core.scala 497:27]
                        node _cond_T_535 = eq(op_21, UInt<2>("h02")) @[Core.scala 498:13]
                        node _cond_T_536 = eq(C_flag, UInt<1>("h00")) @[Core.scala 498:37]
                        node _cond_T_537 = and(_cond_T_535, _cond_T_536) @[Core.scala 498:27]
                        node _cond_T_538 = eq(op_21, UInt<2>("h03")) @[Core.scala 499:13]
                        node _cond_T_539 = eq(C_flag, UInt<1>("h01")) @[Core.scala 499:37]
                        node _cond_T_540 = and(_cond_T_538, _cond_T_539) @[Core.scala 499:27]
                        node _cond_T_541 = eq(op_21, UInt<3>("h04")) @[Core.scala 500:13]
                        node _cond_T_542 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 500:37]
                        node _cond_T_543 = and(_cond_T_541, _cond_T_542) @[Core.scala 500:27]
                        node _cond_T_544 = eq(op_21, UInt<3>("h05")) @[Core.scala 501:13]
                        node _cond_T_545 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 501:37]
                        node _cond_T_546 = and(_cond_T_544, _cond_T_545) @[Core.scala 501:27]
                        node _cond_T_547 = eq(op_21, UInt<3>("h06")) @[Core.scala 502:13]
                        node _cond_T_548 = eq(S_flag, UInt<1>("h00")) @[Core.scala 502:37]
                        node _cond_T_549 = and(_cond_T_547, _cond_T_548) @[Core.scala 502:27]
                        node _cond_T_550 = eq(op_21, UInt<3>("h07")) @[Core.scala 503:13]
                        node _cond_T_551 = eq(S_flag, UInt<1>("h01")) @[Core.scala 503:37]
                        node _cond_T_552 = and(_cond_T_550, _cond_T_551) @[Core.scala 503:27]
                        node _cond_T_553 = mux(_cond_T_552, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                        node _cond_T_554 = mux(_cond_T_549, UInt<1>("h01"), _cond_T_553) @[Mux.scala 98:16]
                        node _cond_T_555 = mux(_cond_T_546, UInt<1>("h01"), _cond_T_554) @[Mux.scala 98:16]
                        node _cond_T_556 = mux(_cond_T_543, UInt<1>("h01"), _cond_T_555) @[Mux.scala 98:16]
                        node _cond_T_557 = mux(_cond_T_540, UInt<1>("h01"), _cond_T_556) @[Mux.scala 98:16]
                        node _cond_T_558 = mux(_cond_T_537, UInt<1>("h01"), _cond_T_557) @[Mux.scala 98:16]
                        node _cond_T_559 = mux(_cond_T_534, UInt<1>("h01"), _cond_T_558) @[Mux.scala 98:16]
                        node _cond_T_560 = mux(_cond_T_531, UInt<1>("h01"), _cond_T_559) @[Mux.scala 98:16]
                        node cond_16 = mux(_cond_T_528, UInt<1>("h01"), _cond_T_560) @[Mux.scala 98:16]
                        node _T_1145 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                        when _T_1145 : @[Conditional.scala 40:58]
                          node _T_1146 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_1146 : @[Conditional.scala 40:58]
                            node _T_1147 = eq(op_21, UInt<4>("h09")) @[Core.scala 511:20]
                            when _T_1147 : @[Core.scala 511:34]
                              machine_state_next <= UInt<3>("h02") @[Core.scala 512:34]
                              skip @[Core.scala 511:34]
                            else : @[Core.scala 513:15]
                              machine_state_next <= UInt<3>("h04") @[Core.scala 514:34]
                              skip @[Core.scala 513:15]
                            dummy_cycle <= UInt<1>("h01") @[Core.scala 516:25]
                            mem_refer_addr <= SP @[Core.scala 517:28]
                            node _opcode_index_T_98 = add(opcode_index, UInt<1>("h01")) @[Core.scala 518:42]
                            node _opcode_index_T_99 = tail(_opcode_index_T_98, 1) @[Core.scala 518:42]
                            opcode_index <= _opcode_index_T_99 @[Core.scala 518:26]
                            skip @[Conditional.scala 40:58]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_1148 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                          when _T_1148 : @[Conditional.scala 39:67]
                            node _T_1149 = eq(cond_16, UInt<1>("h01")) @[Core.scala 523:18]
                            when _T_1149 : @[Core.scala 523:26]
                              machine_state_next <= UInt<3>("h02") @[Core.scala 524:30]
                              skip @[Core.scala 523:26]
                            else : @[Core.scala 525:11]
                              machine_state_next <= UInt<3>("h01") @[Core.scala 526:30]
                              opcode_index <= UInt<1>("h00") @[Core.scala 527:24]
                              skip @[Core.scala 525:11]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_1150 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                            when _T_1150 : @[Conditional.scala 39:67]
                              node _T_1151 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_1151 : @[Conditional.scala 40:58]
                                node _SP_T_10 = add(SP, UInt<1>("h01")) @[Core.scala 534:22]
                                node _SP_T_11 = tail(_SP_T_10, 1) @[Core.scala 534:22]
                                SP <= _SP_T_11 @[Core.scala 534:16]
                                node _opcode_index_T_100 = add(opcode_index, UInt<1>("h01")) @[Core.scala 535:42]
                                node _opcode_index_T_101 = tail(_opcode_index_T_100, 1) @[Core.scala 535:42]
                                opcode_index <= _opcode_index_T_101 @[Core.scala 535:26]
                                node _mem_refer_addr_T_92 = add(SP, UInt<1>("h01")) @[Core.scala 536:34]
                                node _mem_refer_addr_T_93 = tail(_mem_refer_addr_T_92, 1) @[Core.scala 536:34]
                                mem_refer_addr <= _mem_refer_addr_T_93 @[Core.scala 536:28]
                                node _T_1152 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 537:30]
                                when _T_1152 : @[Core.scala 537:38]
                                  infer mport PC_next_hi_16 = opcodes[UInt<1>("h01")], clock @[Core.scala 538:37]
                                  node _PC_next_T_94 = cat(PC_next_hi_16, io.bus.data) @[Cat.scala 30:58]
                                  PC_next <= _PC_next_T_94 @[Core.scala 538:23]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 539:28]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 540:34]
                                  skip @[Core.scala 537:38]
                                skip @[Conditional.scala 40:58]
                              skip @[Conditional.scala 39:67]
                        skip @[Core.scala 734:52]
                      else : @[Core.scala 735:52]
                        infer mport MPORT_301 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:23]
                        node _T_1153 = and(MPORT_301, UInt<8>("h0c7")) @[Core.scala 735:27]
                        node _T_1154 = eq(UInt<2>("h03"), _T_1153) @[Core.scala 735:27]
                        when _T_1154 : @[Core.scala 735:52]
                          node _T_1155 = asUInt(reset) @[Core.scala 735:59]
                          node _T_1156 = eq(_T_1155, UInt<1>("h00")) @[Core.scala 735:59]
                          when _T_1156 : @[Core.scala 735:59]
                            printf(clock, UInt<1>(1), "inc/dec16\n") @[Core.scala 735:59]
                            skip @[Core.scala 735:59]
                          infer mport MPORT_302 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:94]
                          node _register_T_80 = bits(MPORT_302, 5, 4) @[Core.scala 175:51]
                          node _register_T_81 = bits(MPORT_302, 5, 4) @[Core.scala 177:19]
                          node _register_T_82 = eq(_register_T_81, UInt<1>("h00")) @[Core.scala 177:25]
                          infer mport register_hi_15 = regfiles_front[UInt<3>("h00")], clock @[Core.scala 177:57]
                          infer mport register_lo_15 = regfiles_front[UInt<3>("h01")], clock @[Core.scala 177:79]
                          node _register_T_83 = cat(register_hi_15, register_lo_15) @[Cat.scala 30:58]
                          node _register_T_84 = bits(MPORT_302, 5, 4) @[Core.scala 178:19]
                          node _register_T_85 = eq(_register_T_84, UInt<1>("h01")) @[Core.scala 178:25]
                          infer mport register_hi_16 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 178:57]
                          infer mport register_lo_16 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 178:79]
                          node _register_T_86 = cat(register_hi_16, register_lo_16) @[Cat.scala 30:58]
                          node _register_T_87 = bits(MPORT_302, 5, 4) @[Core.scala 179:19]
                          node _register_T_88 = eq(_register_T_87, UInt<2>("h02")) @[Core.scala 179:25]
                          infer mport register_hi_17 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 179:57]
                          infer mport register_lo_17 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 179:79]
                          node _register_T_89 = cat(register_hi_17, register_lo_17) @[Cat.scala 30:58]
                          node _register_T_90 = bits(MPORT_302, 5, 4) @[Core.scala 180:19]
                          node _register_T_91 = eq(_register_T_90, UInt<2>("h03")) @[Core.scala 180:25]
                          node _register_T_92 = mux(_register_T_91, SP, _register_T_80) @[Mux.scala 98:16]
                          node _register_T_93 = mux(_register_T_88, _register_T_89, _register_T_92) @[Mux.scala 98:16]
                          node _register_T_94 = mux(_register_T_85, _register_T_86, _register_T_93) @[Mux.scala 98:16]
                          node _register_T_95 = mux(_register_T_82, _register_T_83, _register_T_94) @[Mux.scala 98:16]
                          wire register_5 : UInt
                          register_5 <= _register_T_95
                          reg input_5 : UInt, clock with : (reset => (reset, register_5)) @[Core.scala 183:24]
                          wire output_5 : UInt
                          output_5 <= register_5
                          reg result_5 : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 185:25]
                          reg oooo_5 : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 186:23]
                          alu16.io.input_register <= input_5 @[Core.scala 188:29]
                          node _alu16_io_offset_T_25 = bits(MPORT_302, 3, 3) @[Core.scala 189:39]
                          node _alu16_io_offset_T_26 = eq(_alu16_io_offset_T_25, UInt<1>("h00")) @[Core.scala 189:43]
                          node _alu16_io_offset_T_27 = mux(_alu16_io_offset_T_26, asSInt(UInt<2>("h01")), asSInt(UInt<1>("h01"))) @[Core.scala 189:27]
                          alu16.io.offset <= _alu16_io_offset_T_27 @[Core.scala 189:21]
                          node _T_1157 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                          when _T_1157 : @[Conditional.scala 40:58]
                            input_5 <= register_5 @[Core.scala 192:15]
                            machine_state_next <= UInt<3>("h04") @[Core.scala 193:28]
                            alu16.io.input_register <= input_5 @[Core.scala 194:33]
                            dummy_cycle <= UInt<2>("h02") @[Core.scala 195:21]
                            node _T_1158 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 196:24]
                            when _T_1158 : @[Core.scala 196:32]
                              skip @[Core.scala 196:32]
                            else : @[Core.scala 197:39]
                              node _T_1159 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 197:31]
                              when _T_1159 : @[Core.scala 197:39]
                                skip @[Core.scala 197:39]
                              else : @[Core.scala 198:22]
                                input_5 <= register_5 @[Core.scala 199:17]
                                skip @[Core.scala 198:22]
                            skip @[Conditional.scala 40:58]
                          else : @[Conditional.scala 39:67]
                            node _T_1160 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                            when _T_1160 : @[Conditional.scala 39:67]
                              node _T_1161 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_1161 : @[Conditional.scala 40:58]
                                node _T_1162 = bits(MPORT_302, 5, 4) @[Core.scala 209:31]
                                node _T_1163 = eq(UInt<1>("h00"), _T_1162) @[Conditional.scala 37:30]
                                when _T_1163 : @[Conditional.scala 40:58]
                                  infer mport MPORT_303 = regfiles_front[UInt<3>("h00")], clock @[Core.scala 211:31]
                                  node _T_1164 = bits(alu16.io.output, 15, 8) @[Core.scala 211:56]
                                  MPORT_303 <= _T_1164 @[Core.scala 211:38]
                                  infer mport MPORT_304 = regfiles_front[UInt<3>("h01")], clock @[Core.scala 212:31]
                                  node _T_1165 = bits(alu16.io.output, 7, 0) @[Core.scala 212:56]
                                  MPORT_304 <= _T_1165 @[Core.scala 212:38]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_1166 = eq(UInt<1>("h01"), _T_1162) @[Conditional.scala 37:30]
                                  when _T_1166 : @[Conditional.scala 39:67]
                                    infer mport MPORT_305 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 215:31]
                                    node _T_1167 = bits(alu16.io.output, 15, 8) @[Core.scala 215:56]
                                    MPORT_305 <= _T_1167 @[Core.scala 215:38]
                                    infer mport MPORT_306 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 216:31]
                                    node _T_1168 = bits(alu16.io.output, 7, 0) @[Core.scala 216:56]
                                    MPORT_306 <= _T_1168 @[Core.scala 216:38]
                                    skip @[Conditional.scala 39:67]
                                  else : @[Conditional.scala 39:67]
                                    node _T_1169 = eq(UInt<2>("h02"), _T_1162) @[Conditional.scala 37:30]
                                    when _T_1169 : @[Conditional.scala 39:67]
                                      infer mport MPORT_307 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 219:31]
                                      node _T_1170 = bits(alu16.io.output, 15, 8) @[Core.scala 219:56]
                                      MPORT_307 <= _T_1170 @[Core.scala 219:38]
                                      infer mport MPORT_308 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 220:31]
                                      node _T_1171 = bits(alu16.io.output, 7, 0) @[Core.scala 220:56]
                                      MPORT_308 <= _T_1171 @[Core.scala 220:38]
                                      skip @[Conditional.scala 39:67]
                                    else : @[Conditional.scala 39:67]
                                      node _T_1172 = eq(UInt<2>("h03"), _T_1162) @[Conditional.scala 37:30]
                                      when _T_1172 : @[Conditional.scala 39:67]
                                        SP <= alu16.io.output @[Core.scala 223:20]
                                        skip @[Conditional.scala 39:67]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 227:32]
                                opcode_index <= UInt<1>("h00") @[Core.scala 228:26]
                                output_5 <= result_5 @[Core.scala 229:20]
                                skip @[Conditional.scala 40:58]
                              else : @[Conditional.scala 39:67]
                                node _T_1173 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                                when _T_1173 : @[Conditional.scala 39:67]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 232:32]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 233:26]
                                  skip @[Conditional.scala 39:67]
                              skip @[Conditional.scala 39:67]
                          skip @[Core.scala 735:52]
                        else : @[Core.scala 736:52]
                          infer mport MPORT_309 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:23]
                          node _T_1174 = and(MPORT_309, UInt<8>("h0c6")) @[Core.scala 736:27]
                          node _T_1175 = eq(UInt<3>("h04"), _T_1174) @[Core.scala 736:27]
                          when _T_1175 : @[Core.scala 736:52]
                            node _T_1176 = asUInt(reset) @[Core.scala 736:59]
                            node _T_1177 = eq(_T_1176, UInt<1>("h00")) @[Core.scala 736:59]
                            when _T_1177 : @[Core.scala 736:59]
                              printf(clock, UInt<1>(1), "inc/dec\n") @[Core.scala 736:59]
                              skip @[Core.scala 736:59]
                            infer mport MPORT_310 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:89]
                            alu.io.input_B <= UInt<1>("h01") @[Core.scala 241:20]
                            alu.io.input_carry <= UInt<1>("h00") @[Core.scala 242:24]
                            infer mport alu_io_calc_type_MPORT_5 = opcodes[UInt<1>("h00")], clock @[Core.scala 243:36]
                            node _alu_io_calc_type_T_15 = bits(alu_io_calc_type_MPORT_5, 0, 0) @[Core.scala 243:39]
                            node _alu_io_calc_type_T_16 = mux(_alu_io_calc_type_T_15, UInt<8>("h090"), UInt<8>("h080")) @[Core.scala 243:28]
                            alu.io.calc_type <= _alu_io_calc_type_T_16 @[Core.scala 243:22]
                            node _T_1178 = and(MPORT_310, UInt<8>("h0fe")) @[Core.scala 244:22]
                            node _T_1179 = eq(UInt<6>("h034"), _T_1178) @[Core.scala 244:22]
                            when _T_1179 : @[Core.scala 244:47]
                              reg temp_5 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 245:25]
                              infer mport alu_io_input_A_MPORT_20 = opcodes[UInt<1>("h01")], clock @[Core.scala 247:32]
                              alu.io.input_A <= alu_io_input_A_MPORT_20 @[Core.scala 247:22]
                              node _T_1180 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                              when _T_1180 : @[Conditional.scala 40:58]
                                machine_state_next <= UInt<3>("h02") @[Core.scala 250:30]
                                node _mem_refer_addr_T_94 = cat(H, L) @[Cat.scala 30:58]
                                mem_refer_addr <= _mem_refer_addr_T_94 @[Core.scala 251:26]
                                opcode_index <= UInt<1>("h01") @[Core.scala 252:24]
                                skip @[Conditional.scala 40:58]
                              else : @[Conditional.scala 39:67]
                                node _T_1181 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                when _T_1181 : @[Conditional.scala 39:67]
                                  machine_state_next <= UInt<3>("h04") @[Core.scala 256:30]
                                  node _T_1182 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 262:26]
                                  when _T_1182 : @[Core.scala 262:34]
                                    temp_5 <= alu.io.output_C @[Core.scala 263:18]
                                    skip @[Core.scala 262:34]
                                  dummy_cycle <= UInt<1>("h01") @[Core.scala 266:23]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_1183 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                  when _T_1183 : @[Conditional.scala 39:67]
                                    node _T_1184 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 269:27]
                                    when _T_1184 : @[Core.scala 269:36]
                                      machine_state_next <= UInt<3>("h03") @[Core.scala 270:32]
                                      skip @[Core.scala 269:36]
                                    skip @[Conditional.scala 39:67]
                                  else : @[Conditional.scala 39:67]
                                    node _T_1185 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                    when _T_1185 : @[Conditional.scala 39:67]
                                      machine_state_next <= UInt<3>("h01") @[Core.scala 274:30]
                                      node _T_1186 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 275:27]
                                      when _T_1186 : @[Core.scala 275:36]
                                        io.bus.data1 <= temp_5 @[Core.scala 276:26]
                                        mem_refer_addr <= PC_next @[Core.scala 277:28]
                                        opcode_index <= UInt<1>("h00") @[Core.scala 278:26]
                                        skip @[Core.scala 275:36]
                                      skip @[Conditional.scala 39:67]
                              skip @[Core.scala 244:47]
                            else : @[Core.scala 282:54]
                              node _T_1187 = and(MPORT_310, UInt<8>("h0c6")) @[Core.scala 282:29]
                              node _T_1188 = eq(UInt<3>("h04"), _T_1187) @[Core.scala 282:29]
                              when _T_1188 : @[Core.scala 282:54]
                                infer mport alu_io_input_A_MPORT_21 = opcodes[UInt<1>("h00")], clock @[Core.scala 283:47]
                                node _alu_io_input_A_T_5 = bits(alu_io_input_A_MPORT_21, 5, 3) @[Core.scala 283:50]
                                infer mport alu_io_input_A_MPORT_22 = regfiles_front[_alu_io_input_A_T_5], clock @[Core.scala 283:39]
                                alu.io.input_A <= alu_io_input_A_MPORT_22 @[Core.scala 283:22]
                                node _T_1189 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 285:22]
                                when _T_1189 : @[Core.scala 285:30]
                                  infer mport MPORT_311 = opcodes[UInt<1>("h00")], clock @[Core.scala 286:31]
                                  node _T_1190 = bits(MPORT_311, 5, 3) @[Core.scala 286:34]
                                  infer mport MPORT_312 = regfiles_front[_T_1190], clock @[Core.scala 286:23]
                                  MPORT_312 <= alu.io.output_C @[Core.scala 286:41]
                                  skip @[Core.scala 285:30]
                                skip @[Core.scala 282:54]
                            skip @[Core.scala 736:52]
                          else : @[Core.scala 737:52]
                            infer mport MPORT_313 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:23]
                            node _T_1191 = and(MPORT_313, UInt<8>("h0ff")) @[Core.scala 737:27]
                            node _T_1192 = eq(UInt<7>("h076"), _T_1191) @[Core.scala 737:27]
                            when _T_1192 : @[Core.scala 737:52]
                              node _T_1193 = asUInt(reset) @[Core.scala 737:59]
                              node _T_1194 = eq(_T_1193, UInt<1>("h00")) @[Core.scala 737:59]
                              when _T_1194 : @[Core.scala 737:59]
                                printf(clock, UInt<1>(1), "HALT\n") @[Core.scala 737:59]
                                skip @[Core.scala 737:59]
                              infer mport MPORT_314 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:83]
                              machine_state_next <= UInt<3>("h01") @[Core.scala 472:24]
                              opcode_index <= UInt<1>("h00") @[Core.scala 473:18]
                              mem_refer_addr <= PC @[Core.scala 474:20]
                              PC_next <= PC_next @[Core.scala 475:13]
                              skip @[Core.scala 737:52]
                            else : @[Core.scala 738:52]
                              infer mport MPORT_315 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:23]
                              node _T_1195 = and(MPORT_315, UInt<8>("h0f8")) @[Core.scala 738:27]
                              node _T_1196 = eq(UInt<7>("h070"), _T_1195) @[Core.scala 738:27]
                              when _T_1196 : @[Core.scala 738:52]
                                node _T_1197 = asUInt(reset) @[Core.scala 738:59]
                                node _T_1198 = eq(_T_1197, UInt<1>("h00")) @[Core.scala 738:59]
                                when _T_1198 : @[Core.scala 738:59]
                                  printf(clock, UInt<1>(1), "LD (HL),r\n") @[Core.scala 738:59]
                                  skip @[Core.scala 738:59]
                                infer mport MPORT_316 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:92]
                                node _T_1199 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                when _T_1199 : @[Conditional.scala 40:58]
                                  node _T_1200 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 396:24]
                                  when _T_1200 : @[Core.scala 396:32]
                                    machine_state_next <= UInt<3>("h03") @[Core.scala 397:30]
                                    opcode_index <= UInt<1>("h01") @[Core.scala 398:24]
                                    node _mem_refer_addr_T_95 = cat(H, L) @[Cat.scala 30:58]
                                    mem_refer_addr <= _mem_refer_addr_T_95 @[Core.scala 399:26]
                                    skip @[Core.scala 396:32]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_1201 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                  when _T_1201 : @[Conditional.scala 39:67]
                                    infer mport io_bus_data1_MPORT_10 = opcodes[UInt<1>("h00")], clock @[Core.scala 404:47]
                                    node _io_bus_data1_T_17 = bits(io_bus_data1_MPORT_10, 2, 0) @[Core.scala 404:50]
                                    infer mport io_bus_data1_MPORT_11 = regfiles_front[_io_bus_data1_T_17], clock @[Core.scala 404:39]
                                    io.bus.data1 <= io_bus_data1_MPORT_11 @[Core.scala 404:22]
                                    machine_state_next <= UInt<3>("h01") @[Core.scala 405:28]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 406:22]
                                    skip @[Conditional.scala 39:67]
                                skip @[Core.scala 738:52]
                              else : @[Core.scala 739:52]
                                infer mport MPORT_317 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:23]
                                node _T_1202 = and(MPORT_317, UInt<8>("h0c0")) @[Core.scala 739:27]
                                node _T_1203 = eq(UInt<7>("h040"), _T_1202) @[Core.scala 739:27]
                                when _T_1203 : @[Core.scala 739:52]
                                  node _T_1204 = asUInt(reset) @[Core.scala 739:59]
                                  node _T_1205 = eq(_T_1204, UInt<1>("h00")) @[Core.scala 739:59]
                                  when _T_1205 : @[Core.scala 739:59]
                                    printf(clock, UInt<1>(1), "LD r1,r2\n") @[Core.scala 739:59]
                                    skip @[Core.scala 739:59]
                                  infer mport MPORT_318 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:94]
                                  wire op_22 : UInt<2> @[Core.scala 293:18]
                                  node _op_T_22 = bits(MPORT_318, 7, 6) @[Core.scala 294:22]
                                  op_22 <= _op_T_22 @[Core.scala 294:8]
                                  wire dst_reg_5 : UInt<3> @[Core.scala 295:23]
                                  node _dst_reg_T_5 = bits(MPORT_318, 5, 3) @[Core.scala 296:27]
                                  dst_reg_5 <= _dst_reg_T_5 @[Core.scala 296:13]
                                  wire src_reg_5 : UInt<3> @[Core.scala 297:23]
                                  node _src_reg_T_5 = bits(MPORT_318, 2, 0) @[Core.scala 298:27]
                                  src_reg_5 <= _src_reg_T_5 @[Core.scala 298:13]
                                  node _T_1206 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                  when _T_1206 : @[Conditional.scala 40:58]
                                    node _T_1207 = eq(src_reg_5, UInt<3>("h06")) @[Core.scala 302:22]
                                    when _T_1207 : @[Core.scala 302:36]
                                      machine_state_next <= UInt<3>("h02") @[Core.scala 303:30]
                                      infer mport mem_refer_addr_hi_5 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 304:47]
                                      infer mport mem_refer_addr_lo_11 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 304:69]
                                      node _mem_refer_addr_T_96 = cat(mem_refer_addr_hi_5, mem_refer_addr_lo_11) @[Cat.scala 30:58]
                                      mem_refer_addr <= _mem_refer_addr_T_96 @[Core.scala 304:26]
                                      opcode_index <= UInt<1>("h01") @[Core.scala 305:24]
                                      skip @[Core.scala 302:36]
                                    else : @[Core.scala 306:21]
                                      infer mport MPORT_319 = regfiles_front[dst_reg_5], clock @[Core.scala 307:25]
                                      infer mport MPORT_320 = regfiles_front[src_reg_5], clock @[Core.scala 307:52]
                                      MPORT_319 <= MPORT_320 @[Core.scala 307:35]
                                      opcode_index <= UInt<1>("h00") @[Core.scala 308:24]
                                      skip @[Core.scala 306:21]
                                    node _T_1208 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 310:24]
                                    when _T_1208 : @[Core.scala 310:32]
                                      skip @[Core.scala 310:32]
                                    skip @[Conditional.scala 40:58]
                                  else : @[Conditional.scala 39:67]
                                    node _T_1209 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                    when _T_1209 : @[Conditional.scala 39:67]
                                      node _T_1210 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 316:24]
                                      when _T_1210 : @[Core.scala 316:32]
                                        infer mport MPORT_321 = regfiles_front[dst_reg_5], clock @[Core.scala 317:25]
                                        MPORT_321 <= io.bus.data @[Core.scala 317:35]
                                        machine_state_next <= UInt<3>("h01") @[Core.scala 318:30]
                                        opcode_index <= UInt<1>("h00") @[Core.scala 319:24]
                                        skip @[Core.scala 316:32]
                                      skip @[Conditional.scala 39:67]
                                  skip @[Core.scala 739:52]
                                else : @[Core.scala 740:52]
                                  infer mport MPORT_322 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:23]
                                  node _T_1211 = and(MPORT_322, UInt<8>("h087")) @[Core.scala 740:27]
                                  node _T_1212 = eq(UInt<3>("h06"), _T_1211) @[Core.scala 740:27]
                                  when _T_1212 : @[Core.scala 740:52]
                                    node _T_1213 = asUInt(reset) @[Core.scala 740:59]
                                    node _T_1214 = eq(_T_1213, UInt<1>("h00")) @[Core.scala 740:59]
                                    when _T_1214 : @[Core.scala 740:59]
                                      printf(clock, UInt<1>(1), "LD r,n_(hl)\n") @[Core.scala 740:59]
                                      skip @[Core.scala 740:59]
                                    infer mport MPORT_323 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:92]
                                    node _T_1215 = asUInt(reset) @[Core.scala 326:11]
                                    node _T_1216 = eq(_T_1215, UInt<1>("h00")) @[Core.scala 326:11]
                                    when _T_1216 : @[Core.scala 326:11]
                                      printf(clock, UInt<1>(1), "ld_a_n%d\n", MPORT_323) @[Core.scala 326:11]
                                      skip @[Core.scala 326:11]
                                    node _T_1217 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                    when _T_1217 : @[Conditional.scala 40:58]
                                      node _T_1218 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 329:25]
                                      when _T_1218 : @[Core.scala 329:34]
                                        skip @[Core.scala 329:34]
                                      else : @[Core.scala 331:41]
                                        node _T_1219 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 331:32]
                                        when _T_1219 : @[Core.scala 331:41]
                                          opcode_index <= UInt<1>("h01") @[Core.scala 332:24]
                                          machine_state_next <= UInt<3>("h02") @[Core.scala 333:30]
                                          infer mport MPORT_324 = opcodes[UInt<1>("h00")], clock @[Core.scala 334:23]
                                          node _T_1220 = bits(MPORT_324, 6, 6) @[Core.scala 334:26]
                                          node _T_1221 = eq(_T_1220, UInt<1>("h00")) @[Core.scala 334:29]
                                          when _T_1221 : @[Core.scala 334:37]
                                            mem_refer_addr <= PC_next @[Core.scala 335:28]
                                            skip @[Core.scala 334:37]
                                          else : @[Core.scala 336:13]
                                            node _mem_refer_addr_T_97 = cat(H, L) @[Cat.scala 30:58]
                                            mem_refer_addr <= _mem_refer_addr_T_97 @[Core.scala 337:28]
                                            skip @[Core.scala 336:13]
                                          skip @[Core.scala 331:41]
                                      skip @[Conditional.scala 40:58]
                                    else : @[Conditional.scala 39:67]
                                      node _T_1222 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                      when _T_1222 : @[Conditional.scala 39:67]
                                        machine_state_next <= UInt<3>("h01") @[Core.scala 342:28]
                                        opcode_index <= UInt<1>("h00") @[Core.scala 343:22]
                                        infer mport MPORT_325 = opcodes[UInt<1>("h00")], clock @[Core.scala 344:31]
                                        node _T_1223 = bits(MPORT_325, 5, 3) @[Core.scala 344:34]
                                        infer mport MPORT_326 = regfiles_front[_T_1223], clock @[Core.scala 344:23]
                                        infer mport MPORT_327 = opcodes[UInt<1>("h01")], clock @[Core.scala 344:51]
                                        MPORT_326 <= MPORT_327 @[Core.scala 344:41]
                                        node _PC_next_T_95 = add(PC_next, UInt<1>("h01")) @[Core.scala 345:28]
                                        node _PC_next_T_96 = tail(_PC_next_T_95, 1) @[Core.scala 345:28]
                                        PC_next <= _PC_next_T_96 @[Core.scala 345:17]
                                        skip @[Conditional.scala 39:67]
                                    skip @[Core.scala 740:52]
                                  else : @[Core.scala 741:52]
                                    infer mport MPORT_328 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:23]
                                    node _T_1224 = and(MPORT_328, UInt<8>("h0c8")) @[Core.scala 741:27]
                                    node _T_1225 = eq(UInt<8>("h080"), _T_1224) @[Core.scala 741:27]
                                    when _T_1225 : @[Core.scala 741:52]
                                      node _T_1226 = asUInt(reset) @[Core.scala 741:59]
                                      node _T_1227 = eq(_T_1226, UInt<1>("h00")) @[Core.scala 741:59]
                                      when _T_1227 : @[Core.scala 741:59]
                                        printf(clock, UInt<1>(1), "ADD A,r\n") @[Core.scala 741:59]
                                        skip @[Core.scala 741:59]
                                      infer mport MPORT_329 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:89]
                                      infer mport alu_io_input_A_MPORT_23 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 351:37]
                                      alu.io.input_A <= alu_io_input_A_MPORT_23 @[Core.scala 351:20]
                                      infer mport alu_io_input_B_MPORT_10 = opcodes[UInt<1>("h00")], clock @[Core.scala 352:45]
                                      node _alu_io_input_B_T_5 = bits(alu_io_input_B_MPORT_10, 2, 0) @[Core.scala 352:48]
                                      infer mport alu_io_input_B_MPORT_11 = regfiles_front[_alu_io_input_B_T_5], clock @[Core.scala 352:37]
                                      alu.io.input_B <= alu_io_input_B_MPORT_11 @[Core.scala 352:20]
                                      alu.io.input_carry <= C_flag @[Core.scala 353:24]
                                      node _alu_io_calc_type_T_17 = and(MPORT_329, UInt<8>("h0f8")) @[Core.scala 354:32]
                                      alu.io.calc_type <= _alu_io_calc_type_T_17 @[Core.scala 354:22]
                                      node _T_1228 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                      when _T_1228 : @[Conditional.scala 40:58]
                                        node _T_1229 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 358:24]
                                        when _T_1229 : @[Core.scala 358:32]
                                          node _T_1230 = bits(MPORT_329, 7, 4) @[Core.scala 359:22]
                                          node _T_1231 = eq(UInt<4>("h08"), _T_1230) @[Conditional.scala 37:30]
                                          when _T_1231 : @[Conditional.scala 40:58]
                                            node _T_1232 = bits(MPORT_329, 2, 0) @[Core.scala 362:24]
                                            node _T_1233 = eq(_T_1232, UInt<3>("h06")) @[Core.scala 362:30]
                                            when _T_1233 : @[Core.scala 362:42]
                                              skip @[Core.scala 362:42]
                                            skip @[Conditional.scala 40:58]
                                          else : @[Conditional.scala 39:67]
                                            node _T_1234 = eq(UInt<4>("h09"), _T_1230) @[Conditional.scala 37:30]
                                            when _T_1234 : @[Conditional.scala 39:67]
                                              node _T_1235 = bits(MPORT_329, 2, 0) @[Core.scala 368:24]
                                              node _T_1236 = eq(_T_1235, UInt<3>("h06")) @[Core.scala 368:30]
                                              when _T_1236 : @[Core.scala 368:42]
                                                skip @[Core.scala 368:42]
                                              skip @[Conditional.scala 39:67]
                                            else : @[Conditional.scala 39:67]
                                              node _T_1237 = eq(UInt<4>("h0a"), _T_1230) @[Conditional.scala 37:30]
                                              when _T_1237 : @[Conditional.scala 39:67]
                                                node _T_1238 = bits(MPORT_329, 2, 0) @[Core.scala 374:24]
                                                node _T_1239 = eq(_T_1238, UInt<3>("h06")) @[Core.scala 374:30]
                                                when _T_1239 : @[Core.scala 374:42]
                                                  skip @[Core.scala 374:42]
                                                skip @[Conditional.scala 39:67]
                                              else : @[Conditional.scala 39:67]
                                                node _T_1240 = eq(UInt<4>("h0b"), _T_1230) @[Conditional.scala 37:30]
                                                when _T_1240 : @[Conditional.scala 39:67]
                                                  node _T_1241 = bits(MPORT_329, 2, 0) @[Core.scala 380:24]
                                                  node _T_1242 = eq(_T_1241, UInt<3>("h06")) @[Core.scala 380:30]
                                                  when _T_1242 : @[Core.scala 380:42]
                                                    skip @[Core.scala 380:42]
                                                  skip @[Conditional.scala 39:67]
                                          infer mport MPORT_330 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 386:23]
                                          MPORT_330 <= alu.io.output_C @[Core.scala 386:30]
                                          F <= alu.io.flag @[Core.scala 387:11]
                                          skip @[Core.scala 358:32]
                                        skip @[Conditional.scala 40:58]
                                      skip @[Core.scala 741:52]
                                    else : @[Core.scala 742:90]
                                      infer mport MPORT_331 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:23]
                                      node _T_1243 = and(MPORT_331, UInt<8>("h0ff")) @[Core.scala 742:27]
                                      node _T_1244 = eq(UInt<8>("h0c3"), _T_1243) @[Core.scala 742:27]
                                      infer mport MPORT_332 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:61]
                                      node _T_1245 = and(MPORT_332, UInt<8>("h0c7")) @[Core.scala 742:65]
                                      node _T_1246 = eq(UInt<8>("h0c2"), _T_1245) @[Core.scala 742:65]
                                      node _T_1247 = or(_T_1244, _T_1246) @[Core.scala 742:51]
                                      when _T_1247 : @[Core.scala 742:90]
                                        node _T_1248 = asUInt(reset) @[Core.scala 742:97]
                                        node _T_1249 = eq(_T_1248, UInt<1>("h00")) @[Core.scala 742:97]
                                        when _T_1249 : @[Core.scala 742:97]
                                          printf(clock, UInt<1>(1), "JP nn") @[Core.scala 742:97]
                                          skip @[Core.scala 742:97]
                                        infer mport MPORT_333 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:118]
                                        infer mport op_MPORT_34 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:37]
                                        node op_hi_17 = bits(op_MPORT_34, 0, 0) @[Core.scala 413:40]
                                        infer mport op_MPORT_35 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:52]
                                        node op_lo_17 = bits(op_MPORT_35, 5, 3) @[Core.scala 413:55]
                                        node _op_T_23 = cat(op_hi_17, op_lo_17) @[Cat.scala 30:58]
                                        wire op_23 : UInt
                                        op_23 <= _op_T_23
                                        node _T_1250 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                        when _T_1250 : @[Conditional.scala 40:58]
                                          node _T_1251 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                          when _T_1251 : @[Conditional.scala 40:58]
                                            machine_state_next <= UInt<3>("h02") @[Core.scala 418:28]
                                            opcode_index <= UInt<1>("h01") @[Core.scala 419:22]
                                            node _mem_refer_addr_T_98 = add(PC_next, UInt<1>("h01")) @[Core.scala 421:37]
                                            node _mem_refer_addr_T_99 = tail(_mem_refer_addr_T_98, 1) @[Core.scala 421:37]
                                            mem_refer_addr <= _mem_refer_addr_T_99 @[Core.scala 421:26]
                                            skip @[Conditional.scala 40:58]
                                          skip @[Conditional.scala 40:58]
                                        else : @[Conditional.scala 39:67]
                                          node _T_1252 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                          when _T_1252 : @[Conditional.scala 39:67]
                                            node _T_1253 = bits(opcode_index, 1, 0) @[Core.scala 426:16]
                                            infer mport MPORT_334 = opcodes[_T_1253], clock @[Core.scala 426:16]
                                            MPORT_334 <= io.bus.data @[Core.scala 426:31]
                                            node _T_1254 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 428:25]
                                            when _T_1254 : @[Core.scala 428:34]
                                              node _mem_refer_addr_T_100 = add(PC_next, UInt<1>("h01")) @[Core.scala 429:37]
                                              node _mem_refer_addr_T_101 = tail(_mem_refer_addr_T_100, 1) @[Core.scala 429:37]
                                              mem_refer_addr <= _mem_refer_addr_T_101 @[Core.scala 429:26]
                                              node _T_1255 = eq(UInt<1>("h01"), opcode_index) @[Conditional.scala 37:30]
                                              when _T_1255 : @[Conditional.scala 40:58]
                                                node _opcode_index_T_102 = add(opcode_index, UInt<1>("h01")) @[Core.scala 432:44]
                                                node _opcode_index_T_103 = tail(_opcode_index_T_102, 1) @[Core.scala 432:44]
                                                opcode_index <= _opcode_index_T_103 @[Core.scala 432:28]
                                                node _PC_next_T_97 = add(PC_next, UInt<1>("h01")) @[Core.scala 433:34]
                                                node _PC_next_T_98 = tail(_PC_next_T_97, 1) @[Core.scala 433:34]
                                                PC_next <= _PC_next_T_98 @[Core.scala 433:23]
                                                skip @[Conditional.scala 40:58]
                                              else : @[Conditional.scala 39:67]
                                                node _T_1256 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                                when _T_1256 : @[Conditional.scala 39:67]
                                                  opcode_index <= UInt<1>("h00") @[Core.scala 436:28]
                                                  machine_state_next <= UInt<3>("h01") @[Core.scala 437:34]
                                                  node _cond_T_561 = eq(op_23, UInt<4>("h08")) @[Core.scala 443:23]
                                                  node _cond_T_562 = eq(op_23, UInt<1>("h00")) @[Core.scala 444:23]
                                                  node _cond_T_563 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 444:47]
                                                  node _cond_T_564 = and(_cond_T_562, _cond_T_563) @[Core.scala 444:37]
                                                  node _cond_T_565 = eq(op_23, UInt<1>("h01")) @[Core.scala 445:23]
                                                  node _cond_T_566 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 445:47]
                                                  node _cond_T_567 = and(_cond_T_565, _cond_T_566) @[Core.scala 445:37]
                                                  node _cond_T_568 = eq(op_23, UInt<2>("h02")) @[Core.scala 446:23]
                                                  node _cond_T_569 = eq(C_flag, UInt<1>("h00")) @[Core.scala 446:47]
                                                  node _cond_T_570 = and(_cond_T_568, _cond_T_569) @[Core.scala 446:37]
                                                  node _cond_T_571 = eq(op_23, UInt<2>("h03")) @[Core.scala 447:23]
                                                  node _cond_T_572 = eq(C_flag, UInt<1>("h01")) @[Core.scala 447:47]
                                                  node _cond_T_573 = and(_cond_T_571, _cond_T_572) @[Core.scala 447:37]
                                                  node _cond_T_574 = eq(op_23, UInt<3>("h04")) @[Core.scala 448:23]
                                                  node _cond_T_575 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 448:47]
                                                  node _cond_T_576 = and(_cond_T_574, _cond_T_575) @[Core.scala 448:37]
                                                  node _cond_T_577 = eq(op_23, UInt<3>("h05")) @[Core.scala 449:23]
                                                  node _cond_T_578 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 449:47]
                                                  node _cond_T_579 = and(_cond_T_577, _cond_T_578) @[Core.scala 449:37]
                                                  node _cond_T_580 = eq(op_23, UInt<3>("h06")) @[Core.scala 450:23]
                                                  node _cond_T_581 = eq(S_flag, UInt<1>("h00")) @[Core.scala 450:47]
                                                  node _cond_T_582 = and(_cond_T_580, _cond_T_581) @[Core.scala 450:37]
                                                  node _cond_T_583 = eq(op_23, UInt<3>("h07")) @[Core.scala 451:23]
                                                  node _cond_T_584 = eq(S_flag, UInt<1>("h01")) @[Core.scala 451:47]
                                                  node _cond_T_585 = and(_cond_T_583, _cond_T_584) @[Core.scala 451:37]
                                                  node _cond_T_586 = mux(_cond_T_585, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                                                  node _cond_T_587 = mux(_cond_T_582, UInt<1>("h01"), _cond_T_586) @[Mux.scala 98:16]
                                                  node _cond_T_588 = mux(_cond_T_579, UInt<1>("h01"), _cond_T_587) @[Mux.scala 98:16]
                                                  node _cond_T_589 = mux(_cond_T_576, UInt<1>("h01"), _cond_T_588) @[Mux.scala 98:16]
                                                  node _cond_T_590 = mux(_cond_T_573, UInt<1>("h01"), _cond_T_589) @[Mux.scala 98:16]
                                                  node _cond_T_591 = mux(_cond_T_570, UInt<1>("h01"), _cond_T_590) @[Mux.scala 98:16]
                                                  node _cond_T_592 = mux(_cond_T_567, UInt<1>("h01"), _cond_T_591) @[Mux.scala 98:16]
                                                  node _cond_T_593 = mux(_cond_T_564, UInt<1>("h01"), _cond_T_592) @[Mux.scala 98:16]
                                                  node cond_17 = mux(_cond_T_561, UInt<1>("h01"), _cond_T_593) @[Mux.scala 98:16]
                                                  node _T_1257 = eq(cond_17, UInt<1>("h00")) @[Core.scala 455:25]
                                                  when _T_1257 : @[Core.scala 455:34]
                                                    node _PC_next_T_99 = add(PC_next, UInt<1>("h01")) @[Core.scala 456:36]
                                                    node _PC_next_T_100 = tail(_PC_next_T_99, 1) @[Core.scala 456:36]
                                                    PC_next <= _PC_next_T_100 @[Core.scala 456:25]
                                                    skip @[Core.scala 455:34]
                                                  else : @[Core.scala 457:28]
                                                    infer mport PC_next_hi_17 = opcodes[UInt<1>("h01")], clock @[Core.scala 458:39]
                                                    infer mport PC_next_lo_11 = opcodes[UInt<2>("h02")], clock @[Core.scala 458:50]
                                                    node _PC_next_T_101 = cat(PC_next_hi_17, PC_next_lo_11) @[Cat.scala 30:58]
                                                    PC_next <= _PC_next_T_101 @[Core.scala 458:25]
                                                    skip @[Core.scala 457:28]
                                                  skip @[Conditional.scala 39:67]
                                              skip @[Core.scala 428:34]
                                            skip @[Conditional.scala 39:67]
                                        skip @[Core.scala 742:90]
                                      else : @[Core.scala 743:52]
                                        infer mport MPORT_335 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:23]
                                        node _T_1258 = and(MPORT_335, UInt<8>("h0ff")) @[Core.scala 743:27]
                                        node _T_1259 = eq(UInt<8>("h0dd"), _T_1258) @[Core.scala 743:27]
                                        when _T_1259 : @[Core.scala 743:52]
                                          node _T_1260 = asUInt(reset) @[Core.scala 743:59]
                                          node _T_1261 = eq(_T_1260, UInt<1>("h00")) @[Core.scala 743:59]
                                          when _T_1261 : @[Core.scala 743:59]
                                            printf(clock, UInt<1>(1), "DD") @[Core.scala 743:59]
                                            skip @[Core.scala 743:59]
                                          infer mport MPORT_336 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:87]
                                          node _T_1262 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                          when _T_1262 : @[Conditional.scala 40:58]
                                            node _T_1263 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                            when _T_1263 : @[Conditional.scala 40:58]
                                              node _opcode_index_T_104 = add(opcode_index, UInt<1>("h01")) @[Core.scala 126:42]
                                              node _opcode_index_T_105 = tail(_opcode_index_T_104, 1) @[Core.scala 126:42]
                                              opcode_index <= _opcode_index_T_105 @[Core.scala 126:26]
                                              skip @[Conditional.scala 40:58]
                                            else : @[Conditional.scala 39:67]
                                              node _T_1264 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                                              when _T_1264 : @[Conditional.scala 39:67]
                                                node _T_1265 = eq(opcode_index, UInt<1>("h01")) @[Core.scala 129:30]
                                                when _T_1265 : @[Core.scala 129:38]
                                                  machine_state_next <= UInt<3>("h01") @[Core.scala 130:34]
                                                  skip @[Core.scala 129:38]
                                                else : @[Core.scala 131:26]
                                                  machine_state_next <= UInt<3>("h02") @[Core.scala 132:34]
                                                  mem_refer_addr <= PC_next @[Core.scala 133:30]
                                                  skip @[Core.scala 131:26]
                                                skip @[Conditional.scala 39:67]
                                            skip @[Conditional.scala 40:58]
                                          else : @[Conditional.scala 39:67]
                                            node _T_1266 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                            when _T_1266 : @[Conditional.scala 39:67]
                                              node _T_1267 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                              when _T_1267 : @[Conditional.scala 40:58]
                                                mem_refer_addr <= PC_next @[Core.scala 141:28]
                                                node _T_1268 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 142:28]
                                                when _T_1268 : @[Core.scala 142:36]
                                                  machine_state_next <= UInt<3>("h04") @[Core.scala 143:36]
                                                  dummy_cycle <= UInt<3>("h05") @[Core.scala 144:29]
                                                  node _PC_next_T_102 = add(PC_next, UInt<1>("h01")) @[Core.scala 145:36]
                                                  node _PC_next_T_103 = tail(_PC_next_T_102, 1) @[Core.scala 145:36]
                                                  PC_next <= _PC_next_T_103 @[Core.scala 145:25]
                                                  node _opcode_index_T_106 = add(opcode_index, UInt<1>("h01")) @[Core.scala 146:46]
                                                  node _opcode_index_T_107 = tail(_opcode_index_T_106, 1) @[Core.scala 146:46]
                                                  opcode_index <= _opcode_index_T_107 @[Core.scala 146:30]
                                                  skip @[Core.scala 142:36]
                                                skip @[Conditional.scala 40:58]
                                              else : @[Conditional.scala 39:67]
                                                node _T_1269 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                                                when _T_1269 : @[Conditional.scala 39:67]
                                                  alu16.io.input_register <= IX @[Core.scala 150:37]
                                                  infer mport alu16_io_offset_MPORT_10 = opcodes[UInt<2>("h02")], clock @[Core.scala 151:39]
                                                  node _alu16_io_offset_T_28 = asSInt(alu16_io_offset_MPORT_10) @[Core.scala 151:49]
                                                  alu16.io.offset <= _alu16_io_offset_T_28 @[Core.scala 151:29]
                                                  mem_refer_addr <= alu16.io.output @[Core.scala 152:28]
                                                  node _T_1270 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 153:28]
                                                  when _T_1270 : @[Core.scala 153:36]
                                                    opcode_index <= UInt<1>("h00") @[Core.scala 154:28]
                                                    machine_state_next <= UInt<3>("h01") @[Core.scala 155:34]
                                                    infer mport MPORT_337 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 156:29]
                                                    MPORT_337 <= io.bus.data @[Core.scala 156:36]
                                                    skip @[Core.scala 153:36]
                                                  skip @[Conditional.scala 39:67]
                                              skip @[Conditional.scala 39:67]
                                            else : @[Conditional.scala 39:67]
                                              node _T_1271 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                              when _T_1271 : @[Conditional.scala 39:67]
                                                node _T_1272 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 162:24]
                                                when _T_1272 : @[Core.scala 162:32]
                                                  machine_state_next <= UInt<3>("h02") @[Core.scala 163:30]
                                                  skip @[Core.scala 162:32]
                                                node _T_1273 = eq(m1_t_cycle, UInt<3>("h04")) @[Core.scala 165:24]
                                                when _T_1273 : @[Core.scala 165:32]
                                                  alu16.io.input_register <= IX @[Core.scala 166:35]
                                                  infer mport alu16_io_offset_MPORT_11 = opcodes[UInt<2>("h02")], clock @[Core.scala 167:37]
                                                  node _alu16_io_offset_T_29 = asSInt(alu16_io_offset_MPORT_11) @[Core.scala 167:47]
                                                  alu16.io.offset <= _alu16_io_offset_T_29 @[Core.scala 167:27]
                                                  mem_refer_addr <= alu16.io.output @[Core.scala 168:26]
                                                  skip @[Core.scala 165:32]
                                                skip @[Conditional.scala 39:67]
                                          skip @[Core.scala 743:52]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_1274 = eq(UInt<3>("h05"), machine_state) @[Conditional.scala 37:30]
              when _T_1274 : @[Conditional.scala 39:67]
                node _T_1275 = lt(m1_t_cycle, UInt<3>("h04")) @[Core.scala 906:25]
                when _T_1275 : @[Core.scala 906:32]
                  node _m1_t_cycle_T_8 = add(m1_t_cycle, UInt<1>("h01")) @[Core.scala 907:36]
                  node _m1_t_cycle_T_9 = tail(_m1_t_cycle_T_8, 1) @[Core.scala 907:36]
                  m1_t_cycle <= _m1_t_cycle_T_9 @[Core.scala 907:22]
                  skip @[Core.scala 906:32]
                else : @[Core.scala 908:22]
                  m1_t_cycle <= UInt<1>("h01") @[Core.scala 909:22]
                  machine_state <= machine_state_next @[Core.scala 910:23]
                  skip @[Core.scala 908:22]
                infer mport MPORT_338 = opcodes[UInt<1>("h00")], clock @[Core.scala 729:46]
                infer mport MPORT_339 = opcodes[UInt<1>("h01")], clock @[Core.scala 729:73]
                node _T_1276 = asUInt(reset) @[Core.scala 729:11]
                node _T_1277 = eq(_T_1276, UInt<1>("h00")) @[Core.scala 729:11]
                when _T_1277 : @[Core.scala 729:11]
                  printf(clock, UInt<1>(1), "----decode %x %x\n", MPORT_338, MPORT_339) @[Core.scala 729:11]
                  skip @[Core.scala 729:11]
                infer mport MPORT_340 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:18]
                node _T_1278 = and(MPORT_340, UInt<8>("h0ff")) @[Core.scala 730:22]
                node _T_1279 = eq(UInt<1>("h00"), _T_1278) @[Core.scala 730:22]
                when _T_1279 : @[Core.scala 730:47]
                  node _T_1280 = asUInt(reset) @[Core.scala 730:54]
                  node _T_1281 = eq(_T_1280, UInt<1>("h00")) @[Core.scala 730:54]
                  when _T_1281 : @[Core.scala 730:54]
                    printf(clock, UInt<1>(1), "NOP\n") @[Core.scala 730:54]
                    skip @[Core.scala 730:54]
                  infer mport MPORT_341 = opcodes[UInt<1>("h00")], clock @[Core.scala 730:76]
                  machine_state_next <= UInt<3>("h01") @[Core.scala 479:24]
                  opcode_index <= UInt<1>("h00") @[Core.scala 480:18]
                  skip @[Core.scala 730:47]
                else : @[Core.scala 731:52]
                  infer mport MPORT_342 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:23]
                  node _T_1282 = and(MPORT_342, UInt<8>("h0f7")) @[Core.scala 731:27]
                  node _T_1283 = eq(UInt<8>("h0d3"), _T_1282) @[Core.scala 731:27]
                  when _T_1283 : @[Core.scala 731:52]
                    node _T_1284 = asUInt(reset) @[Core.scala 731:59]
                    node _T_1285 = eq(_T_1284, UInt<1>("h00")) @[Core.scala 731:59]
                    when _T_1285 : @[Core.scala 731:59]
                      printf(clock, UInt<1>(1), "inout\n") @[Core.scala 731:59]
                      skip @[Core.scala 731:59]
                    infer mport MPORT_343 = opcodes[UInt<1>("h00")], clock @[Core.scala 731:86]
                    node _T_1286 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                    when _T_1286 : @[Conditional.scala 40:58]
                      node _T_1287 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 551:24]
                      when _T_1287 : @[Core.scala 551:32]
                        machine_state_next <= UInt<3>("h02") @[Core.scala 552:30]
                        node _mem_refer_addr_T_102 = add(PC_next, UInt<1>("h01")) @[Core.scala 553:37]
                        node _mem_refer_addr_T_103 = tail(_mem_refer_addr_T_102, 1) @[Core.scala 553:37]
                        mem_refer_addr <= _mem_refer_addr_T_103 @[Core.scala 553:26]
                        node _opcode_index_T_108 = add(opcode_index, UInt<1>("h01")) @[Core.scala 554:40]
                        node _opcode_index_T_109 = tail(_opcode_index_T_108, 1) @[Core.scala 554:40]
                        opcode_index <= _opcode_index_T_109 @[Core.scala 554:24]
                        skip @[Core.scala 551:32]
                      skip @[Conditional.scala 40:58]
                    else : @[Conditional.scala 39:67]
                      node _T_1288 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                      when _T_1288 : @[Conditional.scala 39:67]
                        node _T_1289 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 558:24]
                        when _T_1289 : @[Core.scala 558:32]
                          machine_state_next <= UInt<3>("h05") @[Core.scala 559:30]
                          infer mport mem_refer_addr_lo_12 = opcodes[UInt<1>("h01")], clock @[Core.scala 560:43]
                          node _mem_refer_addr_T_104 = cat(A, mem_refer_addr_lo_12) @[Cat.scala 30:58]
                          mem_refer_addr <= _mem_refer_addr_T_104 @[Core.scala 560:26]
                          node _PC_next_T_104 = add(PC_next, UInt<1>("h01")) @[Core.scala 561:30]
                          node _PC_next_T_105 = tail(_PC_next_T_104, 1) @[Core.scala 561:30]
                          PC_next <= _PC_next_T_105 @[Core.scala 561:19]
                          skip @[Core.scala 558:32]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_1290 = eq(UInt<3>("h05"), machine_state) @[Conditional.scala 37:30]
                        when _T_1290 : @[Conditional.scala 39:67]
                          io.bus.addr <= mem_refer_addr @[Core.scala 565:21]
                          node _T_1291 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_1291 : @[Conditional.scala 40:58]
                            node _T_1292 = asUInt(clock) @[Core.scala 573:42]
                            node _T_1293 = bits(_T_1292, 0, 0) @[Core.scala 573:42]
                            node _T_1294 = eq(_T_1293, UInt<1>("h00")) @[Core.scala 772:30]
                            reg REG_27 : UInt<1>, clock @[Core.scala 772:43]
                            REG_27 <= _T_1293 @[Core.scala 772:43]
                            node _T_1295 = and(_T_1294, REG_27) @[Core.scala 772:33]
                            when _T_1295 : @[Core.scala 573:47]
                              infer mport MPORT_344 = opcodes[UInt<1>("h00")], clock @[Core.scala 574:27]
                              node _T_1296 = bits(MPORT_344, 3, 3) @[Core.scala 574:30]
                              node _T_1297 = eq(_T_1296, UInt<1>("h00")) @[Core.scala 574:33]
                              when _T_1297 : @[Core.scala 574:41]
                                io.bus.data1 <= A @[Core.scala 575:30]
                                skip @[Core.scala 574:41]
                              skip @[Core.scala 573:47]
                            skip @[Conditional.scala 40:58]
                          else : @[Conditional.scala 39:67]
                            node _T_1298 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_1298 : @[Conditional.scala 39:67]
                              infer mport MPORT_345 = opcodes[UInt<1>("h00")], clock @[Core.scala 580:25]
                              node _T_1299 = bits(MPORT_345, 3, 3) @[Core.scala 580:28]
                              node _T_1300 = eq(_T_1299, UInt<1>("h00")) @[Core.scala 580:31]
                              when _T_1300 : @[Core.scala 580:39]
                                io.bus.data1 <= A @[Core.scala 581:28]
                                skip @[Core.scala 580:39]
                              node _T_1301 = asUInt(clock) @[Core.scala 583:42]
                              node _T_1302 = bits(_T_1301, 0, 0) @[Core.scala 583:42]
                              node _T_1303 = eq(_T_1302, UInt<1>("h00")) @[Core.scala 772:30]
                              reg REG_28 : UInt<1>, clock @[Core.scala 772:43]
                              REG_28 <= _T_1302 @[Core.scala 772:43]
                              node _T_1304 = and(_T_1303, REG_28) @[Core.scala 772:33]
                              when _T_1304 : @[Core.scala 583:47]
                                io.bus.IORQ_ <= UInt<1>("h00") @[Core.scala 584:28]
                                infer mport MPORT_346 = opcodes[UInt<1>("h00")], clock @[Core.scala 585:27]
                                node _T_1305 = bits(MPORT_346, 3, 3) @[Core.scala 585:30]
                                node _T_1306 = eq(_T_1305, UInt<1>("h01")) @[Core.scala 585:33]
                                when _T_1306 : @[Core.scala 585:41]
                                  io.bus.RD_ <= UInt<1>("h00") @[Core.scala 586:28]
                                  skip @[Core.scala 585:41]
                                else : @[Core.scala 587:17]
                                  io.bus.WR_ <= UInt<1>("h00") @[Core.scala 588:28]
                                  skip @[Core.scala 587:17]
                                skip @[Core.scala 583:47]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_1307 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_1307 : @[Conditional.scala 39:67]
                                infer mport MPORT_347 = opcodes[UInt<1>("h00")], clock @[Core.scala 593:25]
                                node _T_1308 = bits(MPORT_347, 3, 3) @[Core.scala 593:28]
                                node _T_1309 = eq(_T_1308, UInt<1>("h00")) @[Core.scala 593:31]
                                when _T_1309 : @[Core.scala 593:39]
                                  io.bus.data1 <= A @[Core.scala 594:28]
                                  skip @[Core.scala 593:39]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 596:32]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_1310 = eq(UInt<3>("h04"), m1_t_cycle) @[Conditional.scala 37:30]
                                when _T_1310 : @[Conditional.scala 39:67]
                                  infer mport MPORT_348 = opcodes[UInt<1>("h00")], clock @[Core.scala 599:25]
                                  node _T_1311 = bits(MPORT_348, 3, 3) @[Core.scala 599:28]
                                  node _T_1312 = eq(_T_1311, UInt<1>("h00")) @[Core.scala 599:31]
                                  when _T_1312 : @[Core.scala 599:39]
                                    io.bus.data1 <= A @[Core.scala 600:28]
                                    skip @[Core.scala 599:39]
                                  node _T_1313 = asUInt(clock) @[Core.scala 602:43]
                                  node _T_1314 = bits(_T_1313, 0, 0) @[Core.scala 602:43]
                                  node _T_1315 = eq(_T_1314, UInt<1>("h00")) @[Core.scala 772:30]
                                  reg REG_29 : UInt<1>, clock @[Core.scala 772:43]
                                  REG_29 <= _T_1314 @[Core.scala 772:43]
                                  node _T_1316 = and(_T_1315, REG_29) @[Core.scala 772:33]
                                  when _T_1316 : @[Core.scala 602:48]
                                    io.bus.IORQ_ <= UInt<1>("h01") @[Core.scala 603:28]
                                    infer mport MPORT_349 = opcodes[UInt<1>("h00")], clock @[Core.scala 604:27]
                                    node _T_1317 = bits(MPORT_349, 3, 3) @[Core.scala 604:30]
                                    node _T_1318 = eq(_T_1317, UInt<1>("h01")) @[Core.scala 604:33]
                                    when _T_1318 : @[Core.scala 604:41]
                                      io.bus.RD_ <= UInt<1>("h01") @[Core.scala 605:28]
                                      skip @[Core.scala 604:41]
                                    else : @[Core.scala 606:17]
                                      io.bus.WR_ <= UInt<1>("h01") @[Core.scala 607:28]
                                      skip @[Core.scala 606:17]
                                    skip @[Core.scala 602:48]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 610:26]
                                  skip @[Conditional.scala 39:67]
                          skip @[Conditional.scala 39:67]
                    skip @[Core.scala 731:52]
                  else : @[Core.scala 732:52]
                    infer mport MPORT_350 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:23]
                    node _T_1319 = and(MPORT_350, UInt<8>("h0f7")) @[Core.scala 732:27]
                    node _T_1320 = eq(UInt<8>("h0f3"), _T_1319) @[Core.scala 732:27]
                    when _T_1320 : @[Core.scala 732:52]
                      node _T_1321 = asUInt(reset) @[Core.scala 732:59]
                      node _T_1322 = eq(_T_1321, UInt<1>("h00")) @[Core.scala 732:59]
                      when _T_1322 : @[Core.scala 732:59]
                        printf(clock, UInt<1>(1), "DI/EI\n") @[Core.scala 732:59]
                        skip @[Core.scala 732:59]
                      infer mport MPORT_351 = opcodes[UInt<1>("h00")], clock @[Core.scala 732:83]
                      infer mport IFF_MPORT_6 = opcodes[UInt<1>("h00")], clock @[Core.scala 484:19]
                      node _IFF_T_6 = bits(IFF_MPORT_6, 3, 3) @[Core.scala 484:22]
                      IFF <= _IFF_T_6 @[Core.scala 484:9]
                      skip @[Core.scala 732:52]
                    else : @[Core.scala 733:90]
                      infer mport MPORT_352 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:23]
                      node _T_1323 = and(MPORT_352, UInt<8>("h0ff")) @[Core.scala 733:27]
                      node _T_1324 = eq(UInt<8>("h0cd"), _T_1323) @[Core.scala 733:27]
                      infer mport MPORT_353 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:61]
                      node _T_1325 = and(MPORT_353, UInt<8>("h0c7")) @[Core.scala 733:65]
                      node _T_1326 = eq(UInt<8>("h0c4"), _T_1325) @[Core.scala 733:65]
                      node _T_1327 = or(_T_1324, _T_1326) @[Core.scala 733:51]
                      when _T_1327 : @[Core.scala 733:90]
                        node _T_1328 = asUInt(reset) @[Core.scala 733:97]
                        node _T_1329 = eq(_T_1328, UInt<1>("h00")) @[Core.scala 733:97]
                        when _T_1329 : @[Core.scala 733:97]
                          printf(clock, UInt<1>(1), "CALL\n") @[Core.scala 733:97]
                          skip @[Core.scala 733:97]
                        infer mport MPORT_354 = opcodes[UInt<1>("h00")], clock @[Core.scala 733:121]
                        node _T_1330 = asUInt(reset) @[Core.scala 621:9]
                        node _T_1331 = eq(_T_1330, UInt<1>("h00")) @[Core.scala 621:9]
                        when _T_1331 : @[Core.scala 621:9]
                          printf(clock, UInt<1>(1), "machine_state %d\n", machine_state) @[Core.scala 621:9]
                          skip @[Core.scala 621:9]
                        infer mport op_MPORT_36 = opcodes[UInt<1>("h00")], clock @[Core.scala 623:35]
                        node op_hi_18 = bits(op_MPORT_36, 0, 0) @[Core.scala 623:38]
                        infer mport op_MPORT_37 = opcodes[UInt<1>("h00")], clock @[Core.scala 623:50]
                        node op_lo_18 = bits(op_MPORT_37, 5, 3) @[Core.scala 623:53]
                        node _op_T_24 = cat(op_hi_18, op_lo_18) @[Cat.scala 30:58]
                        wire op_24 : UInt
                        op_24 <= _op_T_24
                        node _cond_T_594 = eq(op_24, UInt<4>("h09")) @[Core.scala 626:11]
                        node _cond_T_595 = eq(op_24, UInt<1>("h00")) @[Core.scala 627:11]
                        node _cond_T_596 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 627:35]
                        node _cond_T_597 = and(_cond_T_595, _cond_T_596) @[Core.scala 627:25]
                        node _cond_T_598 = eq(op_24, UInt<1>("h01")) @[Core.scala 628:11]
                        node _cond_T_599 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 628:35]
                        node _cond_T_600 = and(_cond_T_598, _cond_T_599) @[Core.scala 628:25]
                        node _cond_T_601 = eq(op_24, UInt<2>("h02")) @[Core.scala 629:11]
                        node _cond_T_602 = eq(C_flag, UInt<1>("h00")) @[Core.scala 629:35]
                        node _cond_T_603 = and(_cond_T_601, _cond_T_602) @[Core.scala 629:25]
                        node _cond_T_604 = eq(op_24, UInt<2>("h03")) @[Core.scala 630:11]
                        node _cond_T_605 = eq(C_flag, UInt<1>("h01")) @[Core.scala 630:35]
                        node _cond_T_606 = and(_cond_T_604, _cond_T_605) @[Core.scala 630:25]
                        node _cond_T_607 = eq(op_24, UInt<3>("h04")) @[Core.scala 631:11]
                        node _cond_T_608 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 631:35]
                        node _cond_T_609 = and(_cond_T_607, _cond_T_608) @[Core.scala 631:25]
                        node _cond_T_610 = eq(op_24, UInt<3>("h05")) @[Core.scala 632:11]
                        node _cond_T_611 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 632:35]
                        node _cond_T_612 = and(_cond_T_610, _cond_T_611) @[Core.scala 632:25]
                        node _cond_T_613 = eq(op_24, UInt<3>("h06")) @[Core.scala 633:11]
                        node _cond_T_614 = eq(S_flag, UInt<1>("h00")) @[Core.scala 633:35]
                        node _cond_T_615 = and(_cond_T_613, _cond_T_614) @[Core.scala 633:25]
                        node _cond_T_616 = eq(op_24, UInt<3>("h07")) @[Core.scala 634:11]
                        node _cond_T_617 = eq(S_flag, UInt<1>("h01")) @[Core.scala 634:35]
                        node _cond_T_618 = and(_cond_T_616, _cond_T_617) @[Core.scala 634:25]
                        node _cond_T_619 = mux(_cond_T_618, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                        node _cond_T_620 = mux(_cond_T_615, UInt<1>("h01"), _cond_T_619) @[Mux.scala 98:16]
                        node _cond_T_621 = mux(_cond_T_612, UInt<1>("h01"), _cond_T_620) @[Mux.scala 98:16]
                        node _cond_T_622 = mux(_cond_T_609, UInt<1>("h01"), _cond_T_621) @[Mux.scala 98:16]
                        node _cond_T_623 = mux(_cond_T_606, UInt<1>("h01"), _cond_T_622) @[Mux.scala 98:16]
                        node _cond_T_624 = mux(_cond_T_603, UInt<1>("h01"), _cond_T_623) @[Mux.scala 98:16]
                        node _cond_T_625 = mux(_cond_T_600, UInt<1>("h01"), _cond_T_624) @[Mux.scala 98:16]
                        node _cond_T_626 = mux(_cond_T_597, UInt<1>("h01"), _cond_T_625) @[Mux.scala 98:16]
                        node cond_18 = mux(_cond_T_594, UInt<1>("h01"), _cond_T_626) @[Mux.scala 98:16]
                        node _T_1332 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                        when _T_1332 : @[Conditional.scala 40:58]
                          node _T_1333 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                          when _T_1333 : @[Conditional.scala 40:58]
                            node _PC_next_T_106 = add(PC_next, UInt<1>("h01")) @[Core.scala 642:30]
                            node _PC_next_T_107 = tail(_PC_next_T_106, 1) @[Core.scala 642:30]
                            PC_next <= _PC_next_T_107 @[Core.scala 642:19]
                            skip @[Conditional.scala 40:58]
                          else : @[Conditional.scala 39:67]
                            node _T_1334 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_1334 : @[Conditional.scala 39:67]
                              machine_state_next <= UInt<3>("h02") @[Core.scala 646:30]
                              node _mem_refer_addr_T_105 = add(PC_next, UInt<1>("h01")) @[Core.scala 648:37]
                              node _mem_refer_addr_T_106 = tail(_mem_refer_addr_T_105, 1) @[Core.scala 648:37]
                              mem_refer_addr <= _mem_refer_addr_T_106 @[Core.scala 648:26]
                              node _opcode_index_T_110 = add(opcode_index, UInt<1>("h01")) @[Core.scala 649:40]
                              node _opcode_index_T_111 = tail(_opcode_index_T_110, 1) @[Core.scala 649:40]
                              opcode_index <= _opcode_index_T_111 @[Core.scala 649:24]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_1335 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_1335 : @[Conditional.scala 39:67]
                                skip @[Conditional.scala 39:67]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_1336 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                          when _T_1336 : @[Conditional.scala 39:67]
                            node _T_1337 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_1337 : @[Conditional.scala 40:58]
                              node _mem_refer_addr_T_107 = add(PC_next, UInt<1>("h01")) @[Core.scala 666:37]
                              node _mem_refer_addr_T_108 = tail(_mem_refer_addr_T_107, 1) @[Core.scala 666:37]
                              mem_refer_addr <= _mem_refer_addr_T_108 @[Core.scala 666:26]
                              node _PC_next_T_108 = add(PC_next, UInt<1>("h01")) @[Core.scala 667:34]
                              node _PC_next_T_109 = tail(_PC_next_T_108, 1) @[Core.scala 667:34]
                              PC_next <= _PC_next_T_109 @[Core.scala 667:23]
                              node _opcode_index_T_112 = add(opcode_index, UInt<1>("h01")) @[Core.scala 668:40]
                              node _opcode_index_T_113 = tail(_opcode_index_T_112, 1) @[Core.scala 668:40]
                              opcode_index <= _opcode_index_T_113 @[Core.scala 668:24]
                              node _T_1338 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 669:28]
                              when _T_1338 : @[Core.scala 669:36]
                                node _T_1339 = eq(cond_18, UInt<1>("h01")) @[Core.scala 670:23]
                                when _T_1339 : @[Core.scala 670:32]
                                  machine_state_next <= UInt<3>("h04") @[Core.scala 671:34]
                                  skip @[Core.scala 670:32]
                                else : @[Core.scala 672:26]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 673:34]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 674:28]
                                  skip @[Core.scala 672:26]
                                dummy_cycle <= UInt<1>("h01") @[Core.scala 677:25]
                                skip @[Core.scala 669:36]
                              skip @[Conditional.scala 40:58]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_1340 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                            when _T_1340 : @[Conditional.scala 39:67]
                              alu16.io.input_register <= SP @[Core.scala 688:31]
                              node _T_1341 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                              when _T_1341 : @[Conditional.scala 40:58]
                                machine_state_next <= UInt<3>("h03") @[Core.scala 691:30]
                                skip @[Conditional.scala 40:58]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_1342 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                              when _T_1342 : @[Conditional.scala 39:67]
                                alu16.io.input_register <= SP @[Core.scala 696:31]
                                mem_refer_addr <= alu16.io.output @[Core.scala 697:29]
                                node _T_1343 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 698:22]
                                when _T_1343 : @[Core.scala 698:30]
                                  node _T_1344 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                                  when _T_1344 : @[Conditional.scala 40:58]
                                    alu16.io.input_register <= SP @[Core.scala 701:31]
                                    alu16.io.offset <= asSInt(UInt<1>("h00")) @[Core.scala 702:23]
                                    mem_refer_addr <= alu16.io.output @[Core.scala 703:29]
                                    node _opcode_index_T_114 = add(opcode_index, UInt<1>("h01")) @[Core.scala 704:42]
                                    node _opcode_index_T_115 = tail(_opcode_index_T_114, 1) @[Core.scala 704:42]
                                    opcode_index <= _opcode_index_T_115 @[Core.scala 704:26]
                                    node _io_bus_data1_T_18 = bits(PC, 15, 8) @[Core.scala 706:30]
                                    io.bus.data1 <= _io_bus_data1_T_18 @[Core.scala 706:25]
                                    skip @[Conditional.scala 40:58]
                                  else : @[Conditional.scala 39:67]
                                    node _T_1345 = eq(UInt<3>("h04"), opcode_index) @[Conditional.scala 37:30]
                                    when _T_1345 : @[Conditional.scala 39:67]
                                      alu16.io.input_register <= SP @[Core.scala 709:31]
                                      alu16.io.offset <= asSInt(UInt<1>("h01")) @[Core.scala 711:30]
                                      machine_state_next <= UInt<3>("h01") @[Core.scala 712:32]
                                      opcode_index <= UInt<1>("h00") @[Core.scala 713:26]
                                      node _io_bus_data1_T_19 = bits(PC, 7, 0) @[Core.scala 714:30]
                                      io.bus.data1 <= _io_bus_data1_T_19 @[Core.scala 714:25]
                                      SP <= alu16.io.output @[Core.scala 715:16]
                                      infer mport PC_next_hi_18 = opcodes[UInt<2>("h02")], clock @[Core.scala 716:35]
                                      infer mport PC_next_lo_12 = opcodes[UInt<1>("h01")], clock @[Core.scala 716:46]
                                      node _PC_next_T_110 = cat(PC_next_hi_18, PC_next_lo_12) @[Cat.scala 30:58]
                                      PC_next <= _PC_next_T_110 @[Core.scala 716:21]
                                      skip @[Conditional.scala 39:67]
                                  skip @[Core.scala 698:30]
                                skip @[Conditional.scala 39:67]
                        skip @[Core.scala 733:90]
                      else : @[Core.scala 734:52]
                        infer mport MPORT_355 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:23]
                        node _T_1346 = and(MPORT_355, UInt<8>("h0c6")) @[Core.scala 734:27]
                        node _T_1347 = eq(UInt<8>("h0c0"), _T_1346) @[Core.scala 734:27]
                        when _T_1347 : @[Core.scala 734:52]
                          node _T_1348 = asUInt(reset) @[Core.scala 734:59]
                          node _T_1349 = eq(_T_1348, UInt<1>("h00")) @[Core.scala 734:59]
                          when _T_1349 : @[Core.scala 734:59]
                            printf(clock, UInt<1>(1), "RET\n") @[Core.scala 734:59]
                            skip @[Core.scala 734:59]
                          infer mport MPORT_356 = opcodes[UInt<1>("h00")], clock @[Core.scala 734:81]
                          infer mport op_MPORT_38 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:37]
                          node op_hi_19 = bits(op_MPORT_38, 0, 0) @[Core.scala 492:40]
                          infer mport op_MPORT_39 = opcodes[UInt<1>("h00")], clock @[Core.scala 492:52]
                          node op_lo_19 = bits(op_MPORT_39, 5, 3) @[Core.scala 492:55]
                          node _op_T_25 = cat(op_hi_19, op_lo_19) @[Cat.scala 30:58]
                          wire op_25 : UInt
                          op_25 <= _op_T_25
                          node _cond_T_627 = eq(op_25, UInt<4>("h09")) @[Core.scala 495:13]
                          node _cond_T_628 = eq(op_25, UInt<1>("h00")) @[Core.scala 496:13]
                          node _cond_T_629 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 496:37]
                          node _cond_T_630 = and(_cond_T_628, _cond_T_629) @[Core.scala 496:27]
                          node _cond_T_631 = eq(op_25, UInt<1>("h01")) @[Core.scala 497:13]
                          node _cond_T_632 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 497:37]
                          node _cond_T_633 = and(_cond_T_631, _cond_T_632) @[Core.scala 497:27]
                          node _cond_T_634 = eq(op_25, UInt<2>("h02")) @[Core.scala 498:13]
                          node _cond_T_635 = eq(C_flag, UInt<1>("h00")) @[Core.scala 498:37]
                          node _cond_T_636 = and(_cond_T_634, _cond_T_635) @[Core.scala 498:27]
                          node _cond_T_637 = eq(op_25, UInt<2>("h03")) @[Core.scala 499:13]
                          node _cond_T_638 = eq(C_flag, UInt<1>("h01")) @[Core.scala 499:37]
                          node _cond_T_639 = and(_cond_T_637, _cond_T_638) @[Core.scala 499:27]
                          node _cond_T_640 = eq(op_25, UInt<3>("h04")) @[Core.scala 500:13]
                          node _cond_T_641 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 500:37]
                          node _cond_T_642 = and(_cond_T_640, _cond_T_641) @[Core.scala 500:27]
                          node _cond_T_643 = eq(op_25, UInt<3>("h05")) @[Core.scala 501:13]
                          node _cond_T_644 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 501:37]
                          node _cond_T_645 = and(_cond_T_643, _cond_T_644) @[Core.scala 501:27]
                          node _cond_T_646 = eq(op_25, UInt<3>("h06")) @[Core.scala 502:13]
                          node _cond_T_647 = eq(S_flag, UInt<1>("h00")) @[Core.scala 502:37]
                          node _cond_T_648 = and(_cond_T_646, _cond_T_647) @[Core.scala 502:27]
                          node _cond_T_649 = eq(op_25, UInt<3>("h07")) @[Core.scala 503:13]
                          node _cond_T_650 = eq(S_flag, UInt<1>("h01")) @[Core.scala 503:37]
                          node _cond_T_651 = and(_cond_T_649, _cond_T_650) @[Core.scala 503:27]
                          node _cond_T_652 = mux(_cond_T_651, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                          node _cond_T_653 = mux(_cond_T_648, UInt<1>("h01"), _cond_T_652) @[Mux.scala 98:16]
                          node _cond_T_654 = mux(_cond_T_645, UInt<1>("h01"), _cond_T_653) @[Mux.scala 98:16]
                          node _cond_T_655 = mux(_cond_T_642, UInt<1>("h01"), _cond_T_654) @[Mux.scala 98:16]
                          node _cond_T_656 = mux(_cond_T_639, UInt<1>("h01"), _cond_T_655) @[Mux.scala 98:16]
                          node _cond_T_657 = mux(_cond_T_636, UInt<1>("h01"), _cond_T_656) @[Mux.scala 98:16]
                          node _cond_T_658 = mux(_cond_T_633, UInt<1>("h01"), _cond_T_657) @[Mux.scala 98:16]
                          node _cond_T_659 = mux(_cond_T_630, UInt<1>("h01"), _cond_T_658) @[Mux.scala 98:16]
                          node cond_19 = mux(_cond_T_627, UInt<1>("h01"), _cond_T_659) @[Mux.scala 98:16]
                          node _T_1350 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                          when _T_1350 : @[Conditional.scala 40:58]
                            node _T_1351 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                            when _T_1351 : @[Conditional.scala 40:58]
                              node _T_1352 = eq(op_25, UInt<4>("h09")) @[Core.scala 511:20]
                              when _T_1352 : @[Core.scala 511:34]
                                machine_state_next <= UInt<3>("h02") @[Core.scala 512:34]
                                skip @[Core.scala 511:34]
                              else : @[Core.scala 513:15]
                                machine_state_next <= UInt<3>("h04") @[Core.scala 514:34]
                                skip @[Core.scala 513:15]
                              dummy_cycle <= UInt<1>("h01") @[Core.scala 516:25]
                              mem_refer_addr <= SP @[Core.scala 517:28]
                              node _opcode_index_T_116 = add(opcode_index, UInt<1>("h01")) @[Core.scala 518:42]
                              node _opcode_index_T_117 = tail(_opcode_index_T_116, 1) @[Core.scala 518:42]
                              opcode_index <= _opcode_index_T_117 @[Core.scala 518:26]
                              skip @[Conditional.scala 40:58]
                            skip @[Conditional.scala 40:58]
                          else : @[Conditional.scala 39:67]
                            node _T_1353 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                            when _T_1353 : @[Conditional.scala 39:67]
                              node _T_1354 = eq(cond_19, UInt<1>("h01")) @[Core.scala 523:18]
                              when _T_1354 : @[Core.scala 523:26]
                                machine_state_next <= UInt<3>("h02") @[Core.scala 524:30]
                                skip @[Core.scala 523:26]
                              else : @[Core.scala 525:11]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 526:30]
                                opcode_index <= UInt<1>("h00") @[Core.scala 527:24]
                                skip @[Core.scala 525:11]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_1355 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                              when _T_1355 : @[Conditional.scala 39:67]
                                node _T_1356 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                when _T_1356 : @[Conditional.scala 40:58]
                                  node _SP_T_12 = add(SP, UInt<1>("h01")) @[Core.scala 534:22]
                                  node _SP_T_13 = tail(_SP_T_12, 1) @[Core.scala 534:22]
                                  SP <= _SP_T_13 @[Core.scala 534:16]
                                  node _opcode_index_T_118 = add(opcode_index, UInt<1>("h01")) @[Core.scala 535:42]
                                  node _opcode_index_T_119 = tail(_opcode_index_T_118, 1) @[Core.scala 535:42]
                                  opcode_index <= _opcode_index_T_119 @[Core.scala 535:26]
                                  node _mem_refer_addr_T_109 = add(SP, UInt<1>("h01")) @[Core.scala 536:34]
                                  node _mem_refer_addr_T_110 = tail(_mem_refer_addr_T_109, 1) @[Core.scala 536:34]
                                  mem_refer_addr <= _mem_refer_addr_T_110 @[Core.scala 536:28]
                                  node _T_1357 = eq(opcode_index, UInt<2>("h02")) @[Core.scala 537:30]
                                  when _T_1357 : @[Core.scala 537:38]
                                    infer mport PC_next_hi_19 = opcodes[UInt<1>("h01")], clock @[Core.scala 538:37]
                                    node _PC_next_T_111 = cat(PC_next_hi_19, io.bus.data) @[Cat.scala 30:58]
                                    PC_next <= _PC_next_T_111 @[Core.scala 538:23]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 539:28]
                                    machine_state_next <= UInt<3>("h01") @[Core.scala 540:34]
                                    skip @[Core.scala 537:38]
                                  skip @[Conditional.scala 40:58]
                                skip @[Conditional.scala 39:67]
                          skip @[Core.scala 734:52]
                        else : @[Core.scala 735:52]
                          infer mport MPORT_357 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:23]
                          node _T_1358 = and(MPORT_357, UInt<8>("h0c7")) @[Core.scala 735:27]
                          node _T_1359 = eq(UInt<2>("h03"), _T_1358) @[Core.scala 735:27]
                          when _T_1359 : @[Core.scala 735:52]
                            node _T_1360 = asUInt(reset) @[Core.scala 735:59]
                            node _T_1361 = eq(_T_1360, UInt<1>("h00")) @[Core.scala 735:59]
                            when _T_1361 : @[Core.scala 735:59]
                              printf(clock, UInt<1>(1), "inc/dec16\n") @[Core.scala 735:59]
                              skip @[Core.scala 735:59]
                            infer mport MPORT_358 = opcodes[UInt<1>("h00")], clock @[Core.scala 735:94]
                            node _register_T_96 = bits(MPORT_358, 5, 4) @[Core.scala 175:51]
                            node _register_T_97 = bits(MPORT_358, 5, 4) @[Core.scala 177:19]
                            node _register_T_98 = eq(_register_T_97, UInt<1>("h00")) @[Core.scala 177:25]
                            infer mport register_hi_18 = regfiles_front[UInt<3>("h00")], clock @[Core.scala 177:57]
                            infer mport register_lo_18 = regfiles_front[UInt<3>("h01")], clock @[Core.scala 177:79]
                            node _register_T_99 = cat(register_hi_18, register_lo_18) @[Cat.scala 30:58]
                            node _register_T_100 = bits(MPORT_358, 5, 4) @[Core.scala 178:19]
                            node _register_T_101 = eq(_register_T_100, UInt<1>("h01")) @[Core.scala 178:25]
                            infer mport register_hi_19 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 178:57]
                            infer mport register_lo_19 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 178:79]
                            node _register_T_102 = cat(register_hi_19, register_lo_19) @[Cat.scala 30:58]
                            node _register_T_103 = bits(MPORT_358, 5, 4) @[Core.scala 179:19]
                            node _register_T_104 = eq(_register_T_103, UInt<2>("h02")) @[Core.scala 179:25]
                            infer mport register_hi_20 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 179:57]
                            infer mport register_lo_20 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 179:79]
                            node _register_T_105 = cat(register_hi_20, register_lo_20) @[Cat.scala 30:58]
                            node _register_T_106 = bits(MPORT_358, 5, 4) @[Core.scala 180:19]
                            node _register_T_107 = eq(_register_T_106, UInt<2>("h03")) @[Core.scala 180:25]
                            node _register_T_108 = mux(_register_T_107, SP, _register_T_96) @[Mux.scala 98:16]
                            node _register_T_109 = mux(_register_T_104, _register_T_105, _register_T_108) @[Mux.scala 98:16]
                            node _register_T_110 = mux(_register_T_101, _register_T_102, _register_T_109) @[Mux.scala 98:16]
                            node _register_T_111 = mux(_register_T_98, _register_T_99, _register_T_110) @[Mux.scala 98:16]
                            wire register_6 : UInt
                            register_6 <= _register_T_111
                            reg input_6 : UInt, clock with : (reset => (reset, register_6)) @[Core.scala 183:24]
                            wire output_6 : UInt
                            output_6 <= register_6
                            reg result_6 : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 185:25]
                            reg oooo_6 : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Core.scala 186:23]
                            alu16.io.input_register <= input_6 @[Core.scala 188:29]
                            node _alu16_io_offset_T_30 = bits(MPORT_358, 3, 3) @[Core.scala 189:39]
                            node _alu16_io_offset_T_31 = eq(_alu16_io_offset_T_30, UInt<1>("h00")) @[Core.scala 189:43]
                            node _alu16_io_offset_T_32 = mux(_alu16_io_offset_T_31, asSInt(UInt<2>("h01")), asSInt(UInt<1>("h01"))) @[Core.scala 189:27]
                            alu16.io.offset <= _alu16_io_offset_T_32 @[Core.scala 189:21]
                            node _T_1362 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                            when _T_1362 : @[Conditional.scala 40:58]
                              input_6 <= register_6 @[Core.scala 192:15]
                              machine_state_next <= UInt<3>("h04") @[Core.scala 193:28]
                              alu16.io.input_register <= input_6 @[Core.scala 194:33]
                              dummy_cycle <= UInt<2>("h02") @[Core.scala 195:21]
                              node _T_1363 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 196:24]
                              when _T_1363 : @[Core.scala 196:32]
                                skip @[Core.scala 196:32]
                              else : @[Core.scala 197:39]
                                node _T_1364 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 197:31]
                                when _T_1364 : @[Core.scala 197:39]
                                  skip @[Core.scala 197:39]
                                else : @[Core.scala 198:22]
                                  input_6 <= register_6 @[Core.scala 199:17]
                                  skip @[Core.scala 198:22]
                              skip @[Conditional.scala 40:58]
                            else : @[Conditional.scala 39:67]
                              node _T_1365 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                              when _T_1365 : @[Conditional.scala 39:67]
                                node _T_1366 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                when _T_1366 : @[Conditional.scala 40:58]
                                  node _T_1367 = bits(MPORT_358, 5, 4) @[Core.scala 209:31]
                                  node _T_1368 = eq(UInt<1>("h00"), _T_1367) @[Conditional.scala 37:30]
                                  when _T_1368 : @[Conditional.scala 40:58]
                                    infer mport MPORT_359 = regfiles_front[UInt<3>("h00")], clock @[Core.scala 211:31]
                                    node _T_1369 = bits(alu16.io.output, 15, 8) @[Core.scala 211:56]
                                    MPORT_359 <= _T_1369 @[Core.scala 211:38]
                                    infer mport MPORT_360 = regfiles_front[UInt<3>("h01")], clock @[Core.scala 212:31]
                                    node _T_1370 = bits(alu16.io.output, 7, 0) @[Core.scala 212:56]
                                    MPORT_360 <= _T_1370 @[Core.scala 212:38]
                                    skip @[Conditional.scala 40:58]
                                  else : @[Conditional.scala 39:67]
                                    node _T_1371 = eq(UInt<1>("h01"), _T_1367) @[Conditional.scala 37:30]
                                    when _T_1371 : @[Conditional.scala 39:67]
                                      infer mport MPORT_361 = regfiles_front[UInt<3>("h02")], clock @[Core.scala 215:31]
                                      node _T_1372 = bits(alu16.io.output, 15, 8) @[Core.scala 215:56]
                                      MPORT_361 <= _T_1372 @[Core.scala 215:38]
                                      infer mport MPORT_362 = regfiles_front[UInt<3>("h03")], clock @[Core.scala 216:31]
                                      node _T_1373 = bits(alu16.io.output, 7, 0) @[Core.scala 216:56]
                                      MPORT_362 <= _T_1373 @[Core.scala 216:38]
                                      skip @[Conditional.scala 39:67]
                                    else : @[Conditional.scala 39:67]
                                      node _T_1374 = eq(UInt<2>("h02"), _T_1367) @[Conditional.scala 37:30]
                                      when _T_1374 : @[Conditional.scala 39:67]
                                        infer mport MPORT_363 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 219:31]
                                        node _T_1375 = bits(alu16.io.output, 15, 8) @[Core.scala 219:56]
                                        MPORT_363 <= _T_1375 @[Core.scala 219:38]
                                        infer mport MPORT_364 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 220:31]
                                        node _T_1376 = bits(alu16.io.output, 7, 0) @[Core.scala 220:56]
                                        MPORT_364 <= _T_1376 @[Core.scala 220:38]
                                        skip @[Conditional.scala 39:67]
                                      else : @[Conditional.scala 39:67]
                                        node _T_1377 = eq(UInt<2>("h03"), _T_1367) @[Conditional.scala 37:30]
                                        when _T_1377 : @[Conditional.scala 39:67]
                                          SP <= alu16.io.output @[Core.scala 223:20]
                                          skip @[Conditional.scala 39:67]
                                  machine_state_next <= UInt<3>("h01") @[Core.scala 227:32]
                                  opcode_index <= UInt<1>("h00") @[Core.scala 228:26]
                                  output_6 <= result_6 @[Core.scala 229:20]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_1378 = eq(UInt<1>("h01"), m1_t_cycle) @[Conditional.scala 37:30]
                                  when _T_1378 : @[Conditional.scala 39:67]
                                    machine_state_next <= UInt<3>("h01") @[Core.scala 232:32]
                                    opcode_index <= UInt<1>("h00") @[Core.scala 233:26]
                                    skip @[Conditional.scala 39:67]
                                skip @[Conditional.scala 39:67]
                            skip @[Core.scala 735:52]
                          else : @[Core.scala 736:52]
                            infer mport MPORT_365 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:23]
                            node _T_1379 = and(MPORT_365, UInt<8>("h0c6")) @[Core.scala 736:27]
                            node _T_1380 = eq(UInt<3>("h04"), _T_1379) @[Core.scala 736:27]
                            when _T_1380 : @[Core.scala 736:52]
                              node _T_1381 = asUInt(reset) @[Core.scala 736:59]
                              node _T_1382 = eq(_T_1381, UInt<1>("h00")) @[Core.scala 736:59]
                              when _T_1382 : @[Core.scala 736:59]
                                printf(clock, UInt<1>(1), "inc/dec\n") @[Core.scala 736:59]
                                skip @[Core.scala 736:59]
                              infer mport MPORT_366 = opcodes[UInt<1>("h00")], clock @[Core.scala 736:89]
                              alu.io.input_B <= UInt<1>("h01") @[Core.scala 241:20]
                              alu.io.input_carry <= UInt<1>("h00") @[Core.scala 242:24]
                              infer mport alu_io_calc_type_MPORT_6 = opcodes[UInt<1>("h00")], clock @[Core.scala 243:36]
                              node _alu_io_calc_type_T_18 = bits(alu_io_calc_type_MPORT_6, 0, 0) @[Core.scala 243:39]
                              node _alu_io_calc_type_T_19 = mux(_alu_io_calc_type_T_18, UInt<8>("h090"), UInt<8>("h080")) @[Core.scala 243:28]
                              alu.io.calc_type <= _alu_io_calc_type_T_19 @[Core.scala 243:22]
                              node _T_1383 = and(MPORT_366, UInt<8>("h0fe")) @[Core.scala 244:22]
                              node _T_1384 = eq(UInt<6>("h034"), _T_1383) @[Core.scala 244:22]
                              when _T_1384 : @[Core.scala 244:47]
                                reg temp_6 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 245:25]
                                infer mport alu_io_input_A_MPORT_24 = opcodes[UInt<1>("h01")], clock @[Core.scala 247:32]
                                alu.io.input_A <= alu_io_input_A_MPORT_24 @[Core.scala 247:22]
                                node _T_1385 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                when _T_1385 : @[Conditional.scala 40:58]
                                  machine_state_next <= UInt<3>("h02") @[Core.scala 250:30]
                                  node _mem_refer_addr_T_111 = cat(H, L) @[Cat.scala 30:58]
                                  mem_refer_addr <= _mem_refer_addr_T_111 @[Core.scala 251:26]
                                  opcode_index <= UInt<1>("h01") @[Core.scala 252:24]
                                  skip @[Conditional.scala 40:58]
                                else : @[Conditional.scala 39:67]
                                  node _T_1386 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                  when _T_1386 : @[Conditional.scala 39:67]
                                    machine_state_next <= UInt<3>("h04") @[Core.scala 256:30]
                                    node _T_1387 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 262:26]
                                    when _T_1387 : @[Core.scala 262:34]
                                      temp_6 <= alu.io.output_C @[Core.scala 263:18]
                                      skip @[Core.scala 262:34]
                                    dummy_cycle <= UInt<1>("h01") @[Core.scala 266:23]
                                    skip @[Conditional.scala 39:67]
                                  else : @[Conditional.scala 39:67]
                                    node _T_1388 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                    when _T_1388 : @[Conditional.scala 39:67]
                                      node _T_1389 = eq(m1_t_cycle, UInt<1>("h01")) @[Core.scala 269:27]
                                      when _T_1389 : @[Core.scala 269:36]
                                        machine_state_next <= UInt<3>("h03") @[Core.scala 270:32]
                                        skip @[Core.scala 269:36]
                                      skip @[Conditional.scala 39:67]
                                    else : @[Conditional.scala 39:67]
                                      node _T_1390 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                      when _T_1390 : @[Conditional.scala 39:67]
                                        machine_state_next <= UInt<3>("h01") @[Core.scala 274:30]
                                        node _T_1391 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 275:27]
                                        when _T_1391 : @[Core.scala 275:36]
                                          io.bus.data1 <= temp_6 @[Core.scala 276:26]
                                          mem_refer_addr <= PC_next @[Core.scala 277:28]
                                          opcode_index <= UInt<1>("h00") @[Core.scala 278:26]
                                          skip @[Core.scala 275:36]
                                        skip @[Conditional.scala 39:67]
                                skip @[Core.scala 244:47]
                              else : @[Core.scala 282:54]
                                node _T_1392 = and(MPORT_366, UInt<8>("h0c6")) @[Core.scala 282:29]
                                node _T_1393 = eq(UInt<3>("h04"), _T_1392) @[Core.scala 282:29]
                                when _T_1393 : @[Core.scala 282:54]
                                  infer mport alu_io_input_A_MPORT_25 = opcodes[UInt<1>("h00")], clock @[Core.scala 283:47]
                                  node _alu_io_input_A_T_6 = bits(alu_io_input_A_MPORT_25, 5, 3) @[Core.scala 283:50]
                                  infer mport alu_io_input_A_MPORT_26 = regfiles_front[_alu_io_input_A_T_6], clock @[Core.scala 283:39]
                                  alu.io.input_A <= alu_io_input_A_MPORT_26 @[Core.scala 283:22]
                                  node _T_1394 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 285:22]
                                  when _T_1394 : @[Core.scala 285:30]
                                    infer mport MPORT_367 = opcodes[UInt<1>("h00")], clock @[Core.scala 286:31]
                                    node _T_1395 = bits(MPORT_367, 5, 3) @[Core.scala 286:34]
                                    infer mport MPORT_368 = regfiles_front[_T_1395], clock @[Core.scala 286:23]
                                    MPORT_368 <= alu.io.output_C @[Core.scala 286:41]
                                    skip @[Core.scala 285:30]
                                  skip @[Core.scala 282:54]
                              skip @[Core.scala 736:52]
                            else : @[Core.scala 737:52]
                              infer mport MPORT_369 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:23]
                              node _T_1396 = and(MPORT_369, UInt<8>("h0ff")) @[Core.scala 737:27]
                              node _T_1397 = eq(UInt<7>("h076"), _T_1396) @[Core.scala 737:27]
                              when _T_1397 : @[Core.scala 737:52]
                                node _T_1398 = asUInt(reset) @[Core.scala 737:59]
                                node _T_1399 = eq(_T_1398, UInt<1>("h00")) @[Core.scala 737:59]
                                when _T_1399 : @[Core.scala 737:59]
                                  printf(clock, UInt<1>(1), "HALT\n") @[Core.scala 737:59]
                                  skip @[Core.scala 737:59]
                                infer mport MPORT_370 = opcodes[UInt<1>("h00")], clock @[Core.scala 737:83]
                                machine_state_next <= UInt<3>("h01") @[Core.scala 472:24]
                                opcode_index <= UInt<1>("h00") @[Core.scala 473:18]
                                mem_refer_addr <= PC @[Core.scala 474:20]
                                PC_next <= PC_next @[Core.scala 475:13]
                                skip @[Core.scala 737:52]
                              else : @[Core.scala 738:52]
                                infer mport MPORT_371 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:23]
                                node _T_1400 = and(MPORT_371, UInt<8>("h0f8")) @[Core.scala 738:27]
                                node _T_1401 = eq(UInt<7>("h070"), _T_1400) @[Core.scala 738:27]
                                when _T_1401 : @[Core.scala 738:52]
                                  node _T_1402 = asUInt(reset) @[Core.scala 738:59]
                                  node _T_1403 = eq(_T_1402, UInt<1>("h00")) @[Core.scala 738:59]
                                  when _T_1403 : @[Core.scala 738:59]
                                    printf(clock, UInt<1>(1), "LD (HL),r\n") @[Core.scala 738:59]
                                    skip @[Core.scala 738:59]
                                  infer mport MPORT_372 = opcodes[UInt<1>("h00")], clock @[Core.scala 738:92]
                                  node _T_1404 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                  when _T_1404 : @[Conditional.scala 40:58]
                                    node _T_1405 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 396:24]
                                    when _T_1405 : @[Core.scala 396:32]
                                      machine_state_next <= UInt<3>("h03") @[Core.scala 397:30]
                                      opcode_index <= UInt<1>("h01") @[Core.scala 398:24]
                                      node _mem_refer_addr_T_112 = cat(H, L) @[Cat.scala 30:58]
                                      mem_refer_addr <= _mem_refer_addr_T_112 @[Core.scala 399:26]
                                      skip @[Core.scala 396:32]
                                    skip @[Conditional.scala 40:58]
                                  else : @[Conditional.scala 39:67]
                                    node _T_1406 = eq(UInt<3>("h03"), machine_state) @[Conditional.scala 37:30]
                                    when _T_1406 : @[Conditional.scala 39:67]
                                      infer mport io_bus_data1_MPORT_12 = opcodes[UInt<1>("h00")], clock @[Core.scala 404:47]
                                      node _io_bus_data1_T_20 = bits(io_bus_data1_MPORT_12, 2, 0) @[Core.scala 404:50]
                                      infer mport io_bus_data1_MPORT_13 = regfiles_front[_io_bus_data1_T_20], clock @[Core.scala 404:39]
                                      io.bus.data1 <= io_bus_data1_MPORT_13 @[Core.scala 404:22]
                                      machine_state_next <= UInt<3>("h01") @[Core.scala 405:28]
                                      opcode_index <= UInt<1>("h00") @[Core.scala 406:22]
                                      skip @[Conditional.scala 39:67]
                                  skip @[Core.scala 738:52]
                                else : @[Core.scala 739:52]
                                  infer mport MPORT_373 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:23]
                                  node _T_1407 = and(MPORT_373, UInt<8>("h0c0")) @[Core.scala 739:27]
                                  node _T_1408 = eq(UInt<7>("h040"), _T_1407) @[Core.scala 739:27]
                                  when _T_1408 : @[Core.scala 739:52]
                                    node _T_1409 = asUInt(reset) @[Core.scala 739:59]
                                    node _T_1410 = eq(_T_1409, UInt<1>("h00")) @[Core.scala 739:59]
                                    when _T_1410 : @[Core.scala 739:59]
                                      printf(clock, UInt<1>(1), "LD r1,r2\n") @[Core.scala 739:59]
                                      skip @[Core.scala 739:59]
                                    infer mport MPORT_374 = opcodes[UInt<1>("h00")], clock @[Core.scala 739:94]
                                    wire op_26 : UInt<2> @[Core.scala 293:18]
                                    node _op_T_26 = bits(MPORT_374, 7, 6) @[Core.scala 294:22]
                                    op_26 <= _op_T_26 @[Core.scala 294:8]
                                    wire dst_reg_6 : UInt<3> @[Core.scala 295:23]
                                    node _dst_reg_T_6 = bits(MPORT_374, 5, 3) @[Core.scala 296:27]
                                    dst_reg_6 <= _dst_reg_T_6 @[Core.scala 296:13]
                                    wire src_reg_6 : UInt<3> @[Core.scala 297:23]
                                    node _src_reg_T_6 = bits(MPORT_374, 2, 0) @[Core.scala 298:27]
                                    src_reg_6 <= _src_reg_T_6 @[Core.scala 298:13]
                                    node _T_1411 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                    when _T_1411 : @[Conditional.scala 40:58]
                                      node _T_1412 = eq(src_reg_6, UInt<3>("h06")) @[Core.scala 302:22]
                                      when _T_1412 : @[Core.scala 302:36]
                                        machine_state_next <= UInt<3>("h02") @[Core.scala 303:30]
                                        infer mport mem_refer_addr_hi_6 = regfiles_front[UInt<3>("h04")], clock @[Core.scala 304:47]
                                        infer mport mem_refer_addr_lo_13 = regfiles_front[UInt<3>("h05")], clock @[Core.scala 304:69]
                                        node _mem_refer_addr_T_113 = cat(mem_refer_addr_hi_6, mem_refer_addr_lo_13) @[Cat.scala 30:58]
                                        mem_refer_addr <= _mem_refer_addr_T_113 @[Core.scala 304:26]
                                        opcode_index <= UInt<1>("h01") @[Core.scala 305:24]
                                        skip @[Core.scala 302:36]
                                      else : @[Core.scala 306:21]
                                        infer mport MPORT_375 = regfiles_front[dst_reg_6], clock @[Core.scala 307:25]
                                        infer mport MPORT_376 = regfiles_front[src_reg_6], clock @[Core.scala 307:52]
                                        MPORT_375 <= MPORT_376 @[Core.scala 307:35]
                                        opcode_index <= UInt<1>("h00") @[Core.scala 308:24]
                                        skip @[Core.scala 306:21]
                                      node _T_1413 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 310:24]
                                      when _T_1413 : @[Core.scala 310:32]
                                        skip @[Core.scala 310:32]
                                      skip @[Conditional.scala 40:58]
                                    else : @[Conditional.scala 39:67]
                                      node _T_1414 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                      when _T_1414 : @[Conditional.scala 39:67]
                                        node _T_1415 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 316:24]
                                        when _T_1415 : @[Core.scala 316:32]
                                          infer mport MPORT_377 = regfiles_front[dst_reg_6], clock @[Core.scala 317:25]
                                          MPORT_377 <= io.bus.data @[Core.scala 317:35]
                                          machine_state_next <= UInt<3>("h01") @[Core.scala 318:30]
                                          opcode_index <= UInt<1>("h00") @[Core.scala 319:24]
                                          skip @[Core.scala 316:32]
                                        skip @[Conditional.scala 39:67]
                                    skip @[Core.scala 739:52]
                                  else : @[Core.scala 740:52]
                                    infer mport MPORT_378 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:23]
                                    node _T_1416 = and(MPORT_378, UInt<8>("h087")) @[Core.scala 740:27]
                                    node _T_1417 = eq(UInt<3>("h06"), _T_1416) @[Core.scala 740:27]
                                    when _T_1417 : @[Core.scala 740:52]
                                      node _T_1418 = asUInt(reset) @[Core.scala 740:59]
                                      node _T_1419 = eq(_T_1418, UInt<1>("h00")) @[Core.scala 740:59]
                                      when _T_1419 : @[Core.scala 740:59]
                                        printf(clock, UInt<1>(1), "LD r,n_(hl)\n") @[Core.scala 740:59]
                                        skip @[Core.scala 740:59]
                                      infer mport MPORT_379 = opcodes[UInt<1>("h00")], clock @[Core.scala 740:92]
                                      node _T_1420 = asUInt(reset) @[Core.scala 326:11]
                                      node _T_1421 = eq(_T_1420, UInt<1>("h00")) @[Core.scala 326:11]
                                      when _T_1421 : @[Core.scala 326:11]
                                        printf(clock, UInt<1>(1), "ld_a_n%d\n", MPORT_379) @[Core.scala 326:11]
                                        skip @[Core.scala 326:11]
                                      node _T_1422 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                      when _T_1422 : @[Conditional.scala 40:58]
                                        node _T_1423 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 329:25]
                                        when _T_1423 : @[Core.scala 329:34]
                                          skip @[Core.scala 329:34]
                                        else : @[Core.scala 331:41]
                                          node _T_1424 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 331:32]
                                          when _T_1424 : @[Core.scala 331:41]
                                            opcode_index <= UInt<1>("h01") @[Core.scala 332:24]
                                            machine_state_next <= UInt<3>("h02") @[Core.scala 333:30]
                                            infer mport MPORT_380 = opcodes[UInt<1>("h00")], clock @[Core.scala 334:23]
                                            node _T_1425 = bits(MPORT_380, 6, 6) @[Core.scala 334:26]
                                            node _T_1426 = eq(_T_1425, UInt<1>("h00")) @[Core.scala 334:29]
                                            when _T_1426 : @[Core.scala 334:37]
                                              mem_refer_addr <= PC_next @[Core.scala 335:28]
                                              skip @[Core.scala 334:37]
                                            else : @[Core.scala 336:13]
                                              node _mem_refer_addr_T_114 = cat(H, L) @[Cat.scala 30:58]
                                              mem_refer_addr <= _mem_refer_addr_T_114 @[Core.scala 337:28]
                                              skip @[Core.scala 336:13]
                                            skip @[Core.scala 331:41]
                                        skip @[Conditional.scala 40:58]
                                      else : @[Conditional.scala 39:67]
                                        node _T_1427 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                        when _T_1427 : @[Conditional.scala 39:67]
                                          machine_state_next <= UInt<3>("h01") @[Core.scala 342:28]
                                          opcode_index <= UInt<1>("h00") @[Core.scala 343:22]
                                          infer mport MPORT_381 = opcodes[UInt<1>("h00")], clock @[Core.scala 344:31]
                                          node _T_1428 = bits(MPORT_381, 5, 3) @[Core.scala 344:34]
                                          infer mport MPORT_382 = regfiles_front[_T_1428], clock @[Core.scala 344:23]
                                          infer mport MPORT_383 = opcodes[UInt<1>("h01")], clock @[Core.scala 344:51]
                                          MPORT_382 <= MPORT_383 @[Core.scala 344:41]
                                          node _PC_next_T_112 = add(PC_next, UInt<1>("h01")) @[Core.scala 345:28]
                                          node _PC_next_T_113 = tail(_PC_next_T_112, 1) @[Core.scala 345:28]
                                          PC_next <= _PC_next_T_113 @[Core.scala 345:17]
                                          skip @[Conditional.scala 39:67]
                                      skip @[Core.scala 740:52]
                                    else : @[Core.scala 741:52]
                                      infer mport MPORT_384 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:23]
                                      node _T_1429 = and(MPORT_384, UInt<8>("h0c8")) @[Core.scala 741:27]
                                      node _T_1430 = eq(UInt<8>("h080"), _T_1429) @[Core.scala 741:27]
                                      when _T_1430 : @[Core.scala 741:52]
                                        node _T_1431 = asUInt(reset) @[Core.scala 741:59]
                                        node _T_1432 = eq(_T_1431, UInt<1>("h00")) @[Core.scala 741:59]
                                        when _T_1432 : @[Core.scala 741:59]
                                          printf(clock, UInt<1>(1), "ADD A,r\n") @[Core.scala 741:59]
                                          skip @[Core.scala 741:59]
                                        infer mport MPORT_385 = opcodes[UInt<1>("h00")], clock @[Core.scala 741:89]
                                        infer mport alu_io_input_A_MPORT_27 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 351:37]
                                        alu.io.input_A <= alu_io_input_A_MPORT_27 @[Core.scala 351:20]
                                        infer mport alu_io_input_B_MPORT_12 = opcodes[UInt<1>("h00")], clock @[Core.scala 352:45]
                                        node _alu_io_input_B_T_6 = bits(alu_io_input_B_MPORT_12, 2, 0) @[Core.scala 352:48]
                                        infer mport alu_io_input_B_MPORT_13 = regfiles_front[_alu_io_input_B_T_6], clock @[Core.scala 352:37]
                                        alu.io.input_B <= alu_io_input_B_MPORT_13 @[Core.scala 352:20]
                                        alu.io.input_carry <= C_flag @[Core.scala 353:24]
                                        node _alu_io_calc_type_T_20 = and(MPORT_385, UInt<8>("h0f8")) @[Core.scala 354:32]
                                        alu.io.calc_type <= _alu_io_calc_type_T_20 @[Core.scala 354:22]
                                        node _T_1433 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                        when _T_1433 : @[Conditional.scala 40:58]
                                          node _T_1434 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 358:24]
                                          when _T_1434 : @[Core.scala 358:32]
                                            node _T_1435 = bits(MPORT_385, 7, 4) @[Core.scala 359:22]
                                            node _T_1436 = eq(UInt<4>("h08"), _T_1435) @[Conditional.scala 37:30]
                                            when _T_1436 : @[Conditional.scala 40:58]
                                              node _T_1437 = bits(MPORT_385, 2, 0) @[Core.scala 362:24]
                                              node _T_1438 = eq(_T_1437, UInt<3>("h06")) @[Core.scala 362:30]
                                              when _T_1438 : @[Core.scala 362:42]
                                                skip @[Core.scala 362:42]
                                              skip @[Conditional.scala 40:58]
                                            else : @[Conditional.scala 39:67]
                                              node _T_1439 = eq(UInt<4>("h09"), _T_1435) @[Conditional.scala 37:30]
                                              when _T_1439 : @[Conditional.scala 39:67]
                                                node _T_1440 = bits(MPORT_385, 2, 0) @[Core.scala 368:24]
                                                node _T_1441 = eq(_T_1440, UInt<3>("h06")) @[Core.scala 368:30]
                                                when _T_1441 : @[Core.scala 368:42]
                                                  skip @[Core.scala 368:42]
                                                skip @[Conditional.scala 39:67]
                                              else : @[Conditional.scala 39:67]
                                                node _T_1442 = eq(UInt<4>("h0a"), _T_1435) @[Conditional.scala 37:30]
                                                when _T_1442 : @[Conditional.scala 39:67]
                                                  node _T_1443 = bits(MPORT_385, 2, 0) @[Core.scala 374:24]
                                                  node _T_1444 = eq(_T_1443, UInt<3>("h06")) @[Core.scala 374:30]
                                                  when _T_1444 : @[Core.scala 374:42]
                                                    skip @[Core.scala 374:42]
                                                  skip @[Conditional.scala 39:67]
                                                else : @[Conditional.scala 39:67]
                                                  node _T_1445 = eq(UInt<4>("h0b"), _T_1435) @[Conditional.scala 37:30]
                                                  when _T_1445 : @[Conditional.scala 39:67]
                                                    node _T_1446 = bits(MPORT_385, 2, 0) @[Core.scala 380:24]
                                                    node _T_1447 = eq(_T_1446, UInt<3>("h06")) @[Core.scala 380:30]
                                                    when _T_1447 : @[Core.scala 380:42]
                                                      skip @[Core.scala 380:42]
                                                    skip @[Conditional.scala 39:67]
                                            infer mport MPORT_386 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 386:23]
                                            MPORT_386 <= alu.io.output_C @[Core.scala 386:30]
                                            F <= alu.io.flag @[Core.scala 387:11]
                                            skip @[Core.scala 358:32]
                                          skip @[Conditional.scala 40:58]
                                        skip @[Core.scala 741:52]
                                      else : @[Core.scala 742:90]
                                        infer mport MPORT_387 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:23]
                                        node _T_1448 = and(MPORT_387, UInt<8>("h0ff")) @[Core.scala 742:27]
                                        node _T_1449 = eq(UInt<8>("h0c3"), _T_1448) @[Core.scala 742:27]
                                        infer mport MPORT_388 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:61]
                                        node _T_1450 = and(MPORT_388, UInt<8>("h0c7")) @[Core.scala 742:65]
                                        node _T_1451 = eq(UInt<8>("h0c2"), _T_1450) @[Core.scala 742:65]
                                        node _T_1452 = or(_T_1449, _T_1451) @[Core.scala 742:51]
                                        when _T_1452 : @[Core.scala 742:90]
                                          node _T_1453 = asUInt(reset) @[Core.scala 742:97]
                                          node _T_1454 = eq(_T_1453, UInt<1>("h00")) @[Core.scala 742:97]
                                          when _T_1454 : @[Core.scala 742:97]
                                            printf(clock, UInt<1>(1), "JP nn") @[Core.scala 742:97]
                                            skip @[Core.scala 742:97]
                                          infer mport MPORT_389 = opcodes[UInt<1>("h00")], clock @[Core.scala 742:118]
                                          infer mport op_MPORT_40 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:37]
                                          node op_hi_20 = bits(op_MPORT_40, 0, 0) @[Core.scala 413:40]
                                          infer mport op_MPORT_41 = opcodes[UInt<1>("h00")], clock @[Core.scala 413:52]
                                          node op_lo_20 = bits(op_MPORT_41, 5, 3) @[Core.scala 413:55]
                                          node _op_T_27 = cat(op_hi_20, op_lo_20) @[Cat.scala 30:58]
                                          wire op_27 : UInt
                                          op_27 <= _op_T_27
                                          node _T_1455 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                          when _T_1455 : @[Conditional.scala 40:58]
                                            node _T_1456 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                            when _T_1456 : @[Conditional.scala 40:58]
                                              machine_state_next <= UInt<3>("h02") @[Core.scala 418:28]
                                              opcode_index <= UInt<1>("h01") @[Core.scala 419:22]
                                              node _mem_refer_addr_T_115 = add(PC_next, UInt<1>("h01")) @[Core.scala 421:37]
                                              node _mem_refer_addr_T_116 = tail(_mem_refer_addr_T_115, 1) @[Core.scala 421:37]
                                              mem_refer_addr <= _mem_refer_addr_T_116 @[Core.scala 421:26]
                                              skip @[Conditional.scala 40:58]
                                            skip @[Conditional.scala 40:58]
                                          else : @[Conditional.scala 39:67]
                                            node _T_1457 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                            when _T_1457 : @[Conditional.scala 39:67]
                                              node _T_1458 = bits(opcode_index, 1, 0) @[Core.scala 426:16]
                                              infer mport MPORT_390 = opcodes[_T_1458], clock @[Core.scala 426:16]
                                              MPORT_390 <= io.bus.data @[Core.scala 426:31]
                                              node _T_1459 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 428:25]
                                              when _T_1459 : @[Core.scala 428:34]
                                                node _mem_refer_addr_T_117 = add(PC_next, UInt<1>("h01")) @[Core.scala 429:37]
                                                node _mem_refer_addr_T_118 = tail(_mem_refer_addr_T_117, 1) @[Core.scala 429:37]
                                                mem_refer_addr <= _mem_refer_addr_T_118 @[Core.scala 429:26]
                                                node _T_1460 = eq(UInt<1>("h01"), opcode_index) @[Conditional.scala 37:30]
                                                when _T_1460 : @[Conditional.scala 40:58]
                                                  node _opcode_index_T_120 = add(opcode_index, UInt<1>("h01")) @[Core.scala 432:44]
                                                  node _opcode_index_T_121 = tail(_opcode_index_T_120, 1) @[Core.scala 432:44]
                                                  opcode_index <= _opcode_index_T_121 @[Core.scala 432:28]
                                                  node _PC_next_T_114 = add(PC_next, UInt<1>("h01")) @[Core.scala 433:34]
                                                  node _PC_next_T_115 = tail(_PC_next_T_114, 1) @[Core.scala 433:34]
                                                  PC_next <= _PC_next_T_115 @[Core.scala 433:23]
                                                  skip @[Conditional.scala 40:58]
                                                else : @[Conditional.scala 39:67]
                                                  node _T_1461 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                                  when _T_1461 : @[Conditional.scala 39:67]
                                                    opcode_index <= UInt<1>("h00") @[Core.scala 436:28]
                                                    machine_state_next <= UInt<3>("h01") @[Core.scala 437:34]
                                                    node _cond_T_660 = eq(op_27, UInt<4>("h08")) @[Core.scala 443:23]
                                                    node _cond_T_661 = eq(op_27, UInt<1>("h00")) @[Core.scala 444:23]
                                                    node _cond_T_662 = eq(Z_flag, UInt<1>("h00")) @[Core.scala 444:47]
                                                    node _cond_T_663 = and(_cond_T_661, _cond_T_662) @[Core.scala 444:37]
                                                    node _cond_T_664 = eq(op_27, UInt<1>("h01")) @[Core.scala 445:23]
                                                    node _cond_T_665 = eq(Z_flag, UInt<1>("h01")) @[Core.scala 445:47]
                                                    node _cond_T_666 = and(_cond_T_664, _cond_T_665) @[Core.scala 445:37]
                                                    node _cond_T_667 = eq(op_27, UInt<2>("h02")) @[Core.scala 446:23]
                                                    node _cond_T_668 = eq(C_flag, UInt<1>("h00")) @[Core.scala 446:47]
                                                    node _cond_T_669 = and(_cond_T_667, _cond_T_668) @[Core.scala 446:37]
                                                    node _cond_T_670 = eq(op_27, UInt<2>("h03")) @[Core.scala 447:23]
                                                    node _cond_T_671 = eq(C_flag, UInt<1>("h01")) @[Core.scala 447:47]
                                                    node _cond_T_672 = and(_cond_T_670, _cond_T_671) @[Core.scala 447:37]
                                                    node _cond_T_673 = eq(op_27, UInt<3>("h04")) @[Core.scala 448:23]
                                                    node _cond_T_674 = eq(PV_flag, UInt<1>("h00")) @[Core.scala 448:47]
                                                    node _cond_T_675 = and(_cond_T_673, _cond_T_674) @[Core.scala 448:37]
                                                    node _cond_T_676 = eq(op_27, UInt<3>("h05")) @[Core.scala 449:23]
                                                    node _cond_T_677 = eq(PV_flag, UInt<1>("h01")) @[Core.scala 449:47]
                                                    node _cond_T_678 = and(_cond_T_676, _cond_T_677) @[Core.scala 449:37]
                                                    node _cond_T_679 = eq(op_27, UInt<3>("h06")) @[Core.scala 450:23]
                                                    node _cond_T_680 = eq(S_flag, UInt<1>("h00")) @[Core.scala 450:47]
                                                    node _cond_T_681 = and(_cond_T_679, _cond_T_680) @[Core.scala 450:37]
                                                    node _cond_T_682 = eq(op_27, UInt<3>("h07")) @[Core.scala 451:23]
                                                    node _cond_T_683 = eq(S_flag, UInt<1>("h01")) @[Core.scala 451:47]
                                                    node _cond_T_684 = and(_cond_T_682, _cond_T_683) @[Core.scala 451:37]
                                                    node _cond_T_685 = mux(_cond_T_684, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
                                                    node _cond_T_686 = mux(_cond_T_681, UInt<1>("h01"), _cond_T_685) @[Mux.scala 98:16]
                                                    node _cond_T_687 = mux(_cond_T_678, UInt<1>("h01"), _cond_T_686) @[Mux.scala 98:16]
                                                    node _cond_T_688 = mux(_cond_T_675, UInt<1>("h01"), _cond_T_687) @[Mux.scala 98:16]
                                                    node _cond_T_689 = mux(_cond_T_672, UInt<1>("h01"), _cond_T_688) @[Mux.scala 98:16]
                                                    node _cond_T_690 = mux(_cond_T_669, UInt<1>("h01"), _cond_T_689) @[Mux.scala 98:16]
                                                    node _cond_T_691 = mux(_cond_T_666, UInt<1>("h01"), _cond_T_690) @[Mux.scala 98:16]
                                                    node _cond_T_692 = mux(_cond_T_663, UInt<1>("h01"), _cond_T_691) @[Mux.scala 98:16]
                                                    node cond_20 = mux(_cond_T_660, UInt<1>("h01"), _cond_T_692) @[Mux.scala 98:16]
                                                    node _T_1462 = eq(cond_20, UInt<1>("h00")) @[Core.scala 455:25]
                                                    when _T_1462 : @[Core.scala 455:34]
                                                      node _PC_next_T_116 = add(PC_next, UInt<1>("h01")) @[Core.scala 456:36]
                                                      node _PC_next_T_117 = tail(_PC_next_T_116, 1) @[Core.scala 456:36]
                                                      PC_next <= _PC_next_T_117 @[Core.scala 456:25]
                                                      skip @[Core.scala 455:34]
                                                    else : @[Core.scala 457:28]
                                                      infer mport PC_next_hi_20 = opcodes[UInt<1>("h01")], clock @[Core.scala 458:39]
                                                      infer mport PC_next_lo_13 = opcodes[UInt<2>("h02")], clock @[Core.scala 458:50]
                                                      node _PC_next_T_118 = cat(PC_next_hi_20, PC_next_lo_13) @[Cat.scala 30:58]
                                                      PC_next <= _PC_next_T_118 @[Core.scala 458:25]
                                                      skip @[Core.scala 457:28]
                                                    skip @[Conditional.scala 39:67]
                                                skip @[Core.scala 428:34]
                                              skip @[Conditional.scala 39:67]
                                          skip @[Core.scala 742:90]
                                        else : @[Core.scala 743:52]
                                          infer mport MPORT_391 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:23]
                                          node _T_1463 = and(MPORT_391, UInt<8>("h0ff")) @[Core.scala 743:27]
                                          node _T_1464 = eq(UInt<8>("h0dd"), _T_1463) @[Core.scala 743:27]
                                          when _T_1464 : @[Core.scala 743:52]
                                            node _T_1465 = asUInt(reset) @[Core.scala 743:59]
                                            node _T_1466 = eq(_T_1465, UInt<1>("h00")) @[Core.scala 743:59]
                                            when _T_1466 : @[Core.scala 743:59]
                                              printf(clock, UInt<1>(1), "DD") @[Core.scala 743:59]
                                              skip @[Core.scala 743:59]
                                            infer mport MPORT_392 = opcodes[UInt<1>("h00")], clock @[Core.scala 743:87]
                                            node _T_1467 = eq(UInt<3>("h01"), machine_state) @[Conditional.scala 37:30]
                                            when _T_1467 : @[Conditional.scala 40:58]
                                              node _T_1468 = eq(UInt<2>("h02"), m1_t_cycle) @[Conditional.scala 37:30]
                                              when _T_1468 : @[Conditional.scala 40:58]
                                                node _opcode_index_T_122 = add(opcode_index, UInt<1>("h01")) @[Core.scala 126:42]
                                                node _opcode_index_T_123 = tail(_opcode_index_T_122, 1) @[Core.scala 126:42]
                                                opcode_index <= _opcode_index_T_123 @[Core.scala 126:26]
                                                skip @[Conditional.scala 40:58]
                                              else : @[Conditional.scala 39:67]
                                                node _T_1469 = eq(UInt<2>("h03"), m1_t_cycle) @[Conditional.scala 37:30]
                                                when _T_1469 : @[Conditional.scala 39:67]
                                                  node _T_1470 = eq(opcode_index, UInt<1>("h01")) @[Core.scala 129:30]
                                                  when _T_1470 : @[Core.scala 129:38]
                                                    machine_state_next <= UInt<3>("h01") @[Core.scala 130:34]
                                                    skip @[Core.scala 129:38]
                                                  else : @[Core.scala 131:26]
                                                    machine_state_next <= UInt<3>("h02") @[Core.scala 132:34]
                                                    mem_refer_addr <= PC_next @[Core.scala 133:30]
                                                    skip @[Core.scala 131:26]
                                                  skip @[Conditional.scala 39:67]
                                              skip @[Conditional.scala 40:58]
                                            else : @[Conditional.scala 39:67]
                                              node _T_1471 = eq(UInt<3>("h02"), machine_state) @[Conditional.scala 37:30]
                                              when _T_1471 : @[Conditional.scala 39:67]
                                                node _T_1472 = eq(UInt<2>("h02"), opcode_index) @[Conditional.scala 37:30]
                                                when _T_1472 : @[Conditional.scala 40:58]
                                                  mem_refer_addr <= PC_next @[Core.scala 141:28]
                                                  node _T_1473 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 142:28]
                                                  when _T_1473 : @[Core.scala 142:36]
                                                    machine_state_next <= UInt<3>("h04") @[Core.scala 143:36]
                                                    dummy_cycle <= UInt<3>("h05") @[Core.scala 144:29]
                                                    node _PC_next_T_119 = add(PC_next, UInt<1>("h01")) @[Core.scala 145:36]
                                                    node _PC_next_T_120 = tail(_PC_next_T_119, 1) @[Core.scala 145:36]
                                                    PC_next <= _PC_next_T_120 @[Core.scala 145:25]
                                                    node _opcode_index_T_124 = add(opcode_index, UInt<1>("h01")) @[Core.scala 146:46]
                                                    node _opcode_index_T_125 = tail(_opcode_index_T_124, 1) @[Core.scala 146:46]
                                                    opcode_index <= _opcode_index_T_125 @[Core.scala 146:30]
                                                    skip @[Core.scala 142:36]
                                                  skip @[Conditional.scala 40:58]
                                                else : @[Conditional.scala 39:67]
                                                  node _T_1474 = eq(UInt<2>("h03"), opcode_index) @[Conditional.scala 37:30]
                                                  when _T_1474 : @[Conditional.scala 39:67]
                                                    alu16.io.input_register <= IX @[Core.scala 150:37]
                                                    infer mport alu16_io_offset_MPORT_12 = opcodes[UInt<2>("h02")], clock @[Core.scala 151:39]
                                                    node _alu16_io_offset_T_33 = asSInt(alu16_io_offset_MPORT_12) @[Core.scala 151:49]
                                                    alu16.io.offset <= _alu16_io_offset_T_33 @[Core.scala 151:29]
                                                    mem_refer_addr <= alu16.io.output @[Core.scala 152:28]
                                                    node _T_1475 = eq(m1_t_cycle, UInt<2>("h02")) @[Core.scala 153:28]
                                                    when _T_1475 : @[Core.scala 153:36]
                                                      opcode_index <= UInt<1>("h00") @[Core.scala 154:28]
                                                      machine_state_next <= UInt<3>("h01") @[Core.scala 155:34]
                                                      infer mport MPORT_393 = regfiles_front[UInt<3>("h07")], clock @[Core.scala 156:29]
                                                      MPORT_393 <= io.bus.data @[Core.scala 156:36]
                                                      skip @[Core.scala 153:36]
                                                    skip @[Conditional.scala 39:67]
                                                skip @[Conditional.scala 39:67]
                                              else : @[Conditional.scala 39:67]
                                                node _T_1476 = eq(UInt<3>("h04"), machine_state) @[Conditional.scala 37:30]
                                                when _T_1476 : @[Conditional.scala 39:67]
                                                  node _T_1477 = eq(m1_t_cycle, UInt<2>("h03")) @[Core.scala 162:24]
                                                  when _T_1477 : @[Core.scala 162:32]
                                                    machine_state_next <= UInt<3>("h02") @[Core.scala 163:30]
                                                    skip @[Core.scala 162:32]
                                                  node _T_1478 = eq(m1_t_cycle, UInt<3>("h04")) @[Core.scala 165:24]
                                                  when _T_1478 : @[Core.scala 165:32]
                                                    alu16.io.input_register <= IX @[Core.scala 166:35]
                                                    infer mport alu16_io_offset_MPORT_13 = opcodes[UInt<2>("h02")], clock @[Core.scala 167:37]
                                                    node _alu16_io_offset_T_34 = asSInt(alu16_io_offset_MPORT_13) @[Core.scala 167:47]
                                                    alu16.io.offset <= _alu16_io_offset_T_34 @[Core.scala 167:27]
                                                    mem_refer_addr <= alu16.io.output @[Core.scala 168:26]
                                                    skip @[Core.scala 165:32]
                                                  skip @[Conditional.scala 39:67]
                                            skip @[Core.scala 743:52]
                skip @[Conditional.scala 39:67]
      skip @[Core.scala 777:21]
    node _T_1479 = asUInt(reset) @[Core.scala 917:26]
    node _T_1480 = eq(_T_1479, UInt<1>("h00")) @[Core.scala 772:30]
    reg REG_30 : UInt<1>, clock @[Core.scala 772:43]
    REG_30 <= _T_1479 @[Core.scala 772:43]
    node _T_1481 = and(_T_1480, REG_30) @[Core.scala 772:33]
    when _T_1481 : @[Core.scala 917:35]
      PC <= UInt<1>("h00") @[Core.scala 918:8]
      m1_t_cycle <= UInt<1>("h01") @[Core.scala 919:16]
      skip @[Core.scala 917:35]
    node _io_exit_T = and(io.bus.data, UInt<8>("h0ff")) @[Core.scala 926:27]
    node _io_exit_T_1 = eq(UInt<8>("h0ff"), _io_exit_T) @[Core.scala 926:27]
    io.exit <= _io_exit_T_1 @[Core.scala 926:11]
    node _T_1482 = asUInt(reset) @[Core.scala 927:9]
    node _T_1483 = eq(_T_1482, UInt<1>("h00")) @[Core.scala 927:9]
    when _T_1483 : @[Core.scala 927:9]
      printf(clock, UInt<1>(1), "--------\n") @[Core.scala 927:9]
      skip @[Core.scala 927:9]
    node _T_1484 = asUInt(reset) @[Core.scala 928:9]
    node _T_1485 = eq(_T_1484, UInt<1>("h00")) @[Core.scala 928:9]
    when _T_1485 : @[Core.scala 928:9]
      printf(clock, UInt<1>(1), "PC: 0x%x\n", PC) @[Core.scala 928:9]
      skip @[Core.scala 928:9]
    infer mport MPORT_394 = opcodes[UInt<1>("h00")], clock @[Core.scala 929:43]
    node _T_1486 = asUInt(reset) @[Core.scala 929:9]
    node _T_1487 = eq(_T_1486, UInt<1>("h00")) @[Core.scala 929:9]
    when _T_1487 : @[Core.scala 929:9]
      printf(clock, UInt<1>(1), "opcode: 0x%x\n", MPORT_394) @[Core.scala 929:9]
      skip @[Core.scala 929:9]
    node _T_1488 = asUInt(reset) @[Core.scala 931:9]
    node _T_1489 = eq(_T_1488, UInt<1>("h00")) @[Core.scala 931:9]
    when _T_1489 : @[Core.scala 931:9]
      printf(clock, UInt<1>(1), "m1: 0x%x\n", m1_t_cycle) @[Core.scala 931:9]
      skip @[Core.scala 931:9]
    node _T_1490 = asUInt(reset) @[Core.scala 932:9]
    node _T_1491 = eq(_T_1490, UInt<1>("h00")) @[Core.scala 932:9]
    when _T_1491 : @[Core.scala 932:9]
      printf(clock, UInt<1>(1), "iff: 0x%x\n", IFF) @[Core.scala 932:9]
      skip @[Core.scala 932:9]
    
  module Memory : 
    input clock : Clock
    input reset : Reset
    output io : {imem : {flip addr : UInt<16>, data : UInt<8>, flip data1 : UInt<8>, flip RD_ : UInt<1>, flip WR_ : UInt<1>, flip MREQ_ : UInt<1>, flip IORQ_ : UInt<1>, flip M1_ : UInt<1>, flip RFSH_ : UInt<1>}}
    
    cmem mem : UInt<8>[65536] @[Memory.scala 38:16]
    infer mport peek = mem[UInt<13>("h01000")], clock @[Memory.scala 39:17]
    io.imem.data <= UInt<1>("h00") @[Memory.scala 42:16]
    node _T = eq(io.imem.MREQ_, UInt<1>("h00")) @[Memory.scala 44:22]
    when _T : @[Memory.scala 44:31]
      node _T_1 = eq(io.imem.RD_, UInt<1>("h00")) @[Memory.scala 45:22]
      when _T_1 : @[Memory.scala 45:31]
        infer mport io_imem_data_MPORT = mem[io.imem.addr], clock @[Memory.scala 46:26]
        io.imem.data <= io_imem_data_MPORT @[Memory.scala 46:20]
        skip @[Memory.scala 45:31]
      node _T_2 = eq(io.imem.WR_, UInt<1>("h00")) @[Memory.scala 48:22]
      when _T_2 : @[Memory.scala 48:31]
        write mport MPORT = mem[io.imem.addr], clock
        MPORT <= io.imem.data1
        skip @[Memory.scala 48:31]
      skip @[Memory.scala 44:31]
    node _T_3 = asUInt(reset) @[Memory.scala 53:9]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[Memory.scala 53:9]
    when _T_4 : @[Memory.scala 53:9]
      printf(clock, UInt<1>(1), "%d\n", peek) @[Memory.scala 53:9]
      skip @[Memory.scala 53:9]
    
  module Top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {exit : UInt<1>}
    
    inst core of Core @[Top.scala 11:22]
    core.clock <= clock
    core.reset <= reset
    inst memory of Memory @[Top.scala 12:22]
    memory.clock <= clock
    memory.reset <= reset
    memory.io.imem.RFSH_ <= core.io.bus.RFSH_ @[Top.scala 14:15]
    memory.io.imem.M1_ <= core.io.bus.M1_ @[Top.scala 14:15]
    memory.io.imem.IORQ_ <= core.io.bus.IORQ_ @[Top.scala 14:15]
    memory.io.imem.MREQ_ <= core.io.bus.MREQ_ @[Top.scala 14:15]
    memory.io.imem.WR_ <= core.io.bus.WR_ @[Top.scala 14:15]
    memory.io.imem.RD_ <= core.io.bus.RD_ @[Top.scala 14:15]
    memory.io.imem.data1 <= core.io.bus.data1 @[Top.scala 14:15]
    core.io.bus.data <= memory.io.imem.data @[Top.scala 14:15]
    memory.io.imem.addr <= core.io.bus.addr @[Top.scala 14:15]
    io.exit <= core.io.exit @[Top.scala 16:11]
    
