$date
	Fri Nov 22 12:30:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! o $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module x $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! o $end
$var wire 1 $ s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#10
1!
1#
#20
0#
1"
0$
#30
1#
#40
