INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:47:51 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.305ns period=6.610ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.305ns period=6.610ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.610ns  (clk rise@6.610ns - clk rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 2.121ns (35.048%)  route 3.931ns (64.952%))
  Logic Levels:           19  (CARRY4=7 LUT3=3 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.093 - 6.610 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1990, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y153        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/Q
                         net (fo=24, routed)          0.435     1.197    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]
    SLICE_X20Y153        LUT4 (Prop_lut4_I1_O)        0.043     1.240 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.240    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X20Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.478 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.478    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X20Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.528 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.528    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X20Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.680 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[1]
                         net (fo=5, routed)           0.228     1.907    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_6
    SLICE_X21Y153        LUT3 (Prop_lut3_I1_O)        0.121     2.028 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          0.452     2.480    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_2
    SLICE_X23Y152        LUT6 (Prop_lut6_I2_O)        0.043     2.523 r  lsq1/handshake_lsq_lsq1_core/dataReg[17]_i_2/O
                         net (fo=2, routed)           0.317     2.841    lsq1/handshake_lsq_lsq1_core/dataReg[17]_i_2_n_0
    SLICE_X23Y153        LUT5 (Prop_lut5_I2_O)        0.043     2.884 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_14/O
                         net (fo=7, routed)           0.452     3.335    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_14_n_0
    SLICE_X19Y155        LUT4 (Prop_lut4_I2_O)        0.043     3.378 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.177     3.555    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X19Y157        LUT5 (Prop_lut5_I4_O)        0.043     3.598 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.289     3.887    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X19Y156        LUT5 (Prop_lut5_I2_O)        0.043     3.930 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.254     4.184    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.043     4.227 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.227    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X18Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.400 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.400    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y157        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.522 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=84, routed)          0.275     4.797    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X17Y157        LUT6 (Prop_lut6_I5_O)        0.127     4.924 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.097     5.022    addf0/operator/p_1_in[0]
    SLICE_X16Y157        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.298 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.298    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X16Y158        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     5.400 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.313     5.712    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X16Y159        LUT4 (Prop_lut4_I2_O)        0.119     5.831 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.230     6.062    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X16Y159        LUT5 (Prop_lut5_I0_O)        0.043     6.105 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.120     6.225    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X16Y159        LUT3 (Prop_lut3_I1_O)        0.043     6.268 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.292     6.560    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X17Y158        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.610     6.610 r  
                                                      0.000     6.610 r  clk (IN)
                         net (fo=1990, unset)         0.483     7.093    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y158        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     7.093    
                         clock uncertainty           -0.035     7.057    
    SLICE_X17Y158        FDRE (Setup_fdre_C_R)       -0.295     6.762    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  0.203    




