$comment
	File created using the following command:
		vcd file SingleCycle.msim.vcd -direction
$end
$date
	Sun Jun 30 14:58:53 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module fullAdder_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var wire 1 $ Cout $end
$var wire 1 % S $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - S~output_o $end
$var wire 1 . Cout~output_o $end
$var wire 1 / B~input_o $end
$var wire 1 0 A~input_o $end
$var wire 1 1 C~input_o $end
$var wire 1 2 S~0_combout $end
$var wire 1 3 Cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
1%
x&
0'
1(
x)
1*
1+
1,
1-
0.
1/
00
01
12
03
$end
#1000000
