<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: Afec Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">Afec Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> hardware registers.  
 <a href="struct_afec.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="afec_8h_source.html">afec.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Afec:</div>
<div class="dyncontent">
<div class="center"><img src="struct_afec__coll__graph.gif" border="0" usemap="#a_afec_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a57a6c900fa0bf41a7af4b2163d844553"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a57a6c900fa0bf41a7af4b2163d844553">AFEC_ACR</a></td></tr>
<tr class="memdesc:a57a6c900fa0bf41a7af4b2163d844553"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x94) AFEC Analog Control Register  <br /></td></tr>
<tr class="separator:a57a6c900fa0bf41a7af4b2163d844553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2511dc698c07554bfc49fa46e51d4939"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a2511dc698c07554bfc49fa46e51d4939">AFEC_CDR</a></td></tr>
<tr class="memdesc:a2511dc698c07554bfc49fa46e51d4939"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x68) AFEC Channel Data Register  <br /></td></tr>
<tr class="separator:a2511dc698c07554bfc49fa46e51d4939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e860021a4b2bd1e05d1a9dabb4bcfd6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a1e860021a4b2bd1e05d1a9dabb4bcfd6">AFEC_CECR</a></td></tr>
<tr class="memdesc:a1e860021a4b2bd1e05d1a9dabb4bcfd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xD8) AFEC Channel Error Correction Register  <br /></td></tr>
<tr class="separator:a1e860021a4b2bd1e05d1a9dabb4bcfd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7e6832afd27e46e49e28b0ec019f3a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#aed7e6832afd27e46e49e28b0ec019f3a">AFEC_CGR</a></td></tr>
<tr class="memdesc:aed7e6832afd27e46e49e28b0ec019f3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x54) AFEC Channel Gain Register  <br /></td></tr>
<tr class="separator:aed7e6832afd27e46e49e28b0ec019f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be162885811f55a2221fa848bf0f16b"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a8be162885811f55a2221fa848bf0f16b">AFEC_CHDR</a></td></tr>
<tr class="memdesc:a8be162885811f55a2221fa848bf0f16b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x18) AFEC Channel Disable Register  <br /></td></tr>
<tr class="separator:a8be162885811f55a2221fa848bf0f16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe97d9d9fd482bed00dbd9d974c1b843"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#abe97d9d9fd482bed00dbd9d974c1b843">AFEC_CHER</a></td></tr>
<tr class="memdesc:abe97d9d9fd482bed00dbd9d974c1b843"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x14) AFEC Channel Enable Register  <br /></td></tr>
<tr class="separator:abe97d9d9fd482bed00dbd9d974c1b843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07aeeca355ca3abae0ee7195bd406555"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a07aeeca355ca3abae0ee7195bd406555">AFEC_CHSR</a></td></tr>
<tr class="memdesc:a07aeeca355ca3abae0ee7195bd406555"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x1C) AFEC Channel Status Register  <br /></td></tr>
<tr class="separator:a07aeeca355ca3abae0ee7195bd406555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24451f90e1e0434b5f6b8522066fdc67"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a24451f90e1e0434b5f6b8522066fdc67">AFEC_COCR</a></td></tr>
<tr class="memdesc:a24451f90e1e0434b5f6b8522066fdc67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x6C) AFEC Channel Offset Compensation Register  <br /></td></tr>
<tr class="separator:a24451f90e1e0434b5f6b8522066fdc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6328d8b21fc8150a839bd8350f87dd36"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a6328d8b21fc8150a839bd8350f87dd36">AFEC_COSR</a></td></tr>
<tr class="memdesc:a6328d8b21fc8150a839bd8350f87dd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xD0) AFEC Correction Select Register  <br /></td></tr>
<tr class="separator:a6328d8b21fc8150a839bd8350f87dd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29b1d3db73de4b64488f7ee7963156f"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#ac29b1d3db73de4b64488f7ee7963156f">AFEC_CR</a></td></tr>
<tr class="memdesc:ac29b1d3db73de4b64488f7ee7963156f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x00) AFEC Control Register  <br /></td></tr>
<tr class="separator:ac29b1d3db73de4b64488f7ee7963156f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b446a6ad57fd557f1b923a845f7b8e6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a2b446a6ad57fd557f1b923a845f7b8e6">AFEC_CSELR</a></td></tr>
<tr class="memdesc:a2b446a6ad57fd557f1b923a845f7b8e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x64) AFEC Channel Selection Register  <br /></td></tr>
<tr class="separator:a2b446a6ad57fd557f1b923a845f7b8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd1f9289fd9eb9510b929515ef76d05"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#adcd1f9289fd9eb9510b929515ef76d05">AFEC_CVR</a></td></tr>
<tr class="memdesc:adcd1f9289fd9eb9510b929515ef76d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xD4) AFEC Correction Values Register  <br /></td></tr>
<tr class="separator:adcd1f9289fd9eb9510b929515ef76d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8080af793cfe3d1157fd16c09ccf93d6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a8080af793cfe3d1157fd16c09ccf93d6">AFEC_CWR</a></td></tr>
<tr class="memdesc:a8080af793cfe3d1157fd16c09ccf93d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x50) AFEC Compare Window Register  <br /></td></tr>
<tr class="separator:a8080af793cfe3d1157fd16c09ccf93d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c16f2f9eff021e925d5b5cee528b373"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a8c16f2f9eff021e925d5b5cee528b373">AFEC_DIFFR</a></td></tr>
<tr class="memdesc:a8c16f2f9eff021e925d5b5cee528b373"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x60) AFEC Channel Differential Register  <br /></td></tr>
<tr class="separator:a8c16f2f9eff021e925d5b5cee528b373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273bb4498b610cbe4cbe26a6824a0763"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a273bb4498b610cbe4cbe26a6824a0763">AFEC_EMR</a></td></tr>
<tr class="memdesc:a273bb4498b610cbe4cbe26a6824a0763"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x08) AFEC Extended Mode Register  <br /></td></tr>
<tr class="separator:a273bb4498b610cbe4cbe26a6824a0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16015793734f7be14b2134cfe6d052cd"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a16015793734f7be14b2134cfe6d052cd">AFEC_IDR</a></td></tr>
<tr class="memdesc:a16015793734f7be14b2134cfe6d052cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x28) AFEC Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a16015793734f7be14b2134cfe6d052cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183a66ff6f94f5be0d2eaea0b2ce849a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a183a66ff6f94f5be0d2eaea0b2ce849a">AFEC_IER</a></td></tr>
<tr class="memdesc:a183a66ff6f94f5be0d2eaea0b2ce849a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x24) AFEC Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a183a66ff6f94f5be0d2eaea0b2ce849a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf60f5ce0c0fbbbcdc62d7aa2da419e9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#abf60f5ce0c0fbbbcdc62d7aa2da419e9">AFEC_IMR</a></td></tr>
<tr class="memdesc:abf60f5ce0c0fbbbcdc62d7aa2da419e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x2C) AFEC Interrupt Mask Register  <br /></td></tr>
<tr class="separator:abf60f5ce0c0fbbbcdc62d7aa2da419e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1190e24f761f4753b4cbdb5cba72ef2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#ae1190e24f761f4753b4cbdb5cba72ef2">AFEC_ISR</a></td></tr>
<tr class="memdesc:ae1190e24f761f4753b4cbdb5cba72ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x30) AFEC Interrupt Status Register  <br /></td></tr>
<tr class="separator:ae1190e24f761f4753b4cbdb5cba72ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1228afdea284396de8b912149ea8ae"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a0d1228afdea284396de8b912149ea8ae">AFEC_LCDR</a></td></tr>
<tr class="memdesc:a0d1228afdea284396de8b912149ea8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x20) AFEC Last Converted Data Register  <br /></td></tr>
<tr class="separator:a0d1228afdea284396de8b912149ea8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec338750aa7f92bbc3da2a095330ba1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#acec338750aa7f92bbc3da2a095330ba1">AFEC_MR</a></td></tr>
<tr class="memdesc:acec338750aa7f92bbc3da2a095330ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x04) AFEC Mode Register  <br /></td></tr>
<tr class="separator:acec338750aa7f92bbc3da2a095330ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa860cb580b3b8026bd061d8d26fdbe94"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#aa860cb580b3b8026bd061d8d26fdbe94">AFEC_OVER</a></td></tr>
<tr class="memdesc:aa860cb580b3b8026bd061d8d26fdbe94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x4C) AFEC Overrun Status Register  <br /></td></tr>
<tr class="separator:aa860cb580b3b8026bd061d8d26fdbe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade9a7257dcca6c8ab465a0976c215234"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#ade9a7257dcca6c8ab465a0976c215234">AFEC_SEQ1R</a></td></tr>
<tr class="memdesc:ade9a7257dcca6c8ab465a0976c215234"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x0C) AFEC Channel Sequence 1 Register  <br /></td></tr>
<tr class="separator:ade9a7257dcca6c8ab465a0976c215234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f6c465fafe6bb642b597840f1fda53"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a59f6c465fafe6bb642b597840f1fda53">AFEC_SEQ2R</a></td></tr>
<tr class="memdesc:a59f6c465fafe6bb642b597840f1fda53"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x10) AFEC Channel Sequence 2 Register  <br /></td></tr>
<tr class="separator:a59f6c465fafe6bb642b597840f1fda53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9467752a3207b64652eeacef9a2ca4a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#ac9467752a3207b64652eeacef9a2ca4a">AFEC_SHMR</a></td></tr>
<tr class="memdesc:ac9467752a3207b64652eeacef9a2ca4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xA0) AFEC Sample &amp; Hold Mode Register  <br /></td></tr>
<tr class="separator:ac9467752a3207b64652eeacef9a2ca4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd7492511e01f9b5b480053fdbee28e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a7fd7492511e01f9b5b480053fdbee28e">AFEC_TEMPCWR</a></td></tr>
<tr class="memdesc:a7fd7492511e01f9b5b480053fdbee28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x74) AFEC Temperature Compare Window Register  <br /></td></tr>
<tr class="separator:a7fd7492511e01f9b5b480053fdbee28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8422ca0c9f24c0298228beeae159b9df"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a8422ca0c9f24c0298228beeae159b9df">AFEC_TEMPMR</a></td></tr>
<tr class="memdesc:a8422ca0c9f24c0298228beeae159b9df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x70) AFEC Temperature Sensor Mode Register  <br /></td></tr>
<tr class="separator:a8422ca0c9f24c0298228beeae159b9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af978f50c15b343db6e4a813121e7c718"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#af978f50c15b343db6e4a813121e7c718">AFEC_VERSION</a></td></tr>
<tr class="memdesc:af978f50c15b343db6e4a813121e7c718"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xFC) AFEC Version Register  <br /></td></tr>
<tr class="separator:af978f50c15b343db6e4a813121e7c718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86fecee02e4e45e21d694ebd7eb4811e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a86fecee02e4e45e21d694ebd7eb4811e">AFEC_WPMR</a></td></tr>
<tr class="memdesc:a86fecee02e4e45e21d694ebd7eb4811e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xE4) AFEC Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a86fecee02e4e45e21d694ebd7eb4811e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada320d843e1a82d21fc18942ec4f1623"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#ada320d843e1a82d21fc18942ec4f1623">AFEC_WPSR</a></td></tr>
<tr class="memdesc:ada320d843e1a82d21fc18942ec4f1623"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xE8) AFEC Write Protection Status Register  <br /></td></tr>
<tr class="separator:ada320d843e1a82d21fc18942ec4f1623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a89df4ac652148219cc3e3570e8a628"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a8a89df4ac652148219cc3e3570e8a628">Reserved1</a> [6]</td></tr>
<tr class="separator:a8a89df4ac652148219cc3e3570e8a628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0aad52be4651623213834d9da4de6e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a7b0aad52be4651623213834d9da4de6e">Reserved2</a> [2]</td></tr>
<tr class="separator:a7b0aad52be4651623213834d9da4de6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbb7e65fa52cfbbdd47409d9dee7790"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a3dbb7e65fa52cfbbdd47409d9dee7790">Reserved3</a> [7]</td></tr>
<tr class="separator:a3dbb7e65fa52cfbbdd47409d9dee7790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae543ef9a97f548ee6a7035852eca434b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#ae543ef9a97f548ee6a7035852eca434b">Reserved4</a> [2]</td></tr>
<tr class="separator:ae543ef9a97f548ee6a7035852eca434b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02cd9a270183f9d59dc4f3d5a7b4b5ec"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a02cd9a270183f9d59dc4f3d5a7b4b5ec">Reserved5</a> [11]</td></tr>
<tr class="separator:a02cd9a270183f9d59dc4f3d5a7b4b5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614ae581067c17b40218c1513cb5bd9d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a614ae581067c17b40218c1513cb5bd9d">Reserved6</a> [2]</td></tr>
<tr class="separator:a614ae581067c17b40218c1513cb5bd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db0f799a539d669b65886c0734a2fd7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.html#a1db0f799a539d669b65886c0734a2fd7">Reserved7</a> [4]</td></tr>
<tr class="separator:a1db0f799a539d669b65886c0734a2fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00046">46</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a57a6c900fa0bf41a7af4b2163d844553" name="a57a6c900fa0bf41a7af4b2163d844553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57a6c900fa0bf41a7af4b2163d844553">&#9670;&#160;</a></span>AFEC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_ACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x94) AFEC Analog Control Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00072">72</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a2511dc698c07554bfc49fa46e51d4939" name="a2511dc698c07554bfc49fa46e51d4939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2511dc698c07554bfc49fa46e51d4939">&#9670;&#160;</a></span>AFEC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::AFEC_CDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x68) AFEC Channel Data Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00067">67</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a1e860021a4b2bd1e05d1a9dabb4bcfd6" name="a1e860021a4b2bd1e05d1a9dabb4bcfd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e860021a4b2bd1e05d1a9dabb4bcfd6">&#9670;&#160;</a></span>AFEC_CECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_CECR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xD8) AFEC Channel Error Correction Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00078">78</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="aed7e6832afd27e46e49e28b0ec019f3a" name="aed7e6832afd27e46e49e28b0ec019f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7e6832afd27e46e49e28b0ec019f3a">&#9670;&#160;</a></span>AFEC_CGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_CGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x54) AFEC Channel Gain Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00063">63</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a8be162885811f55a2221fa848bf0f16b" name="a8be162885811f55a2221fa848bf0f16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be162885811f55a2221fa848bf0f16b">&#9670;&#160;</a></span>AFEC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Afec::AFEC_CHDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x18) AFEC Channel Disable Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00053">53</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="abe97d9d9fd482bed00dbd9d974c1b843" name="abe97d9d9fd482bed00dbd9d974c1b843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe97d9d9fd482bed00dbd9d974c1b843">&#9670;&#160;</a></span>AFEC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Afec::AFEC_CHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x14) AFEC Channel Enable Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00052">52</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a07aeeca355ca3abae0ee7195bd406555" name="a07aeeca355ca3abae0ee7195bd406555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07aeeca355ca3abae0ee7195bd406555">&#9670;&#160;</a></span>AFEC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::AFEC_CHSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x1C) AFEC Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00054">54</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a24451f90e1e0434b5f6b8522066fdc67" name="a24451f90e1e0434b5f6b8522066fdc67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24451f90e1e0434b5f6b8522066fdc67">&#9670;&#160;</a></span>AFEC_COCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_COCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x6C) AFEC Channel Offset Compensation Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00068">68</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a6328d8b21fc8150a839bd8350f87dd36" name="a6328d8b21fc8150a839bd8350f87dd36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6328d8b21fc8150a839bd8350f87dd36">&#9670;&#160;</a></span>AFEC_COSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_COSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xD0) AFEC Correction Select Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00076">76</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="ac29b1d3db73de4b64488f7ee7963156f" name="ac29b1d3db73de4b64488f7ee7963156f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac29b1d3db73de4b64488f7ee7963156f">&#9670;&#160;</a></span>AFEC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Afec::AFEC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x00) AFEC Control Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00047">47</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a2b446a6ad57fd557f1b923a845f7b8e6" name="a2b446a6ad57fd557f1b923a845f7b8e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b446a6ad57fd557f1b923a845f7b8e6">&#9670;&#160;</a></span>AFEC_CSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_CSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x64) AFEC Channel Selection Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00066">66</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="adcd1f9289fd9eb9510b929515ef76d05" name="adcd1f9289fd9eb9510b929515ef76d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd1f9289fd9eb9510b929515ef76d05">&#9670;&#160;</a></span>AFEC_CVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_CVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xD4) AFEC Correction Values Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00077">77</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a8080af793cfe3d1157fd16c09ccf93d6" name="a8080af793cfe3d1157fd16c09ccf93d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8080af793cfe3d1157fd16c09ccf93d6">&#9670;&#160;</a></span>AFEC_CWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_CWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x50) AFEC Compare Window Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00062">62</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a8c16f2f9eff021e925d5b5cee528b373" name="a8c16f2f9eff021e925d5b5cee528b373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c16f2f9eff021e925d5b5cee528b373">&#9670;&#160;</a></span>AFEC_DIFFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_DIFFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x60) AFEC Channel Differential Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00065">65</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a273bb4498b610cbe4cbe26a6824a0763" name="a273bb4498b610cbe4cbe26a6824a0763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273bb4498b610cbe4cbe26a6824a0763">&#9670;&#160;</a></span>AFEC_EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_EMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x08) AFEC Extended Mode Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00049">49</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a16015793734f7be14b2134cfe6d052cd" name="a16015793734f7be14b2134cfe6d052cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16015793734f7be14b2134cfe6d052cd">&#9670;&#160;</a></span>AFEC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Afec::AFEC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x28) AFEC Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00057">57</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a183a66ff6f94f5be0d2eaea0b2ce849a" name="a183a66ff6f94f5be0d2eaea0b2ce849a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183a66ff6f94f5be0d2eaea0b2ce849a">&#9670;&#160;</a></span>AFEC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Afec::AFEC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x24) AFEC Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00056">56</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="abf60f5ce0c0fbbbcdc62d7aa2da419e9" name="abf60f5ce0c0fbbbcdc62d7aa2da419e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf60f5ce0c0fbbbcdc62d7aa2da419e9">&#9670;&#160;</a></span>AFEC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::AFEC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x2C) AFEC Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00058">58</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="ae1190e24f761f4753b4cbdb5cba72ef2" name="ae1190e24f761f4753b4cbdb5cba72ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1190e24f761f4753b4cbdb5cba72ef2">&#9670;&#160;</a></span>AFEC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::AFEC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x30) AFEC Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00059">59</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a0d1228afdea284396de8b912149ea8ae" name="a0d1228afdea284396de8b912149ea8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d1228afdea284396de8b912149ea8ae">&#9670;&#160;</a></span>AFEC_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::AFEC_LCDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x20) AFEC Last Converted Data Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00055">55</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="acec338750aa7f92bbc3da2a095330ba1" name="acec338750aa7f92bbc3da2a095330ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec338750aa7f92bbc3da2a095330ba1">&#9670;&#160;</a></span>AFEC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x04) AFEC Mode Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00048">48</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="aa860cb580b3b8026bd061d8d26fdbe94" name="aa860cb580b3b8026bd061d8d26fdbe94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa860cb580b3b8026bd061d8d26fdbe94">&#9670;&#160;</a></span>AFEC_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::AFEC_OVER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x4C) AFEC Overrun Status Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00061">61</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="ade9a7257dcca6c8ab465a0976c215234" name="ade9a7257dcca6c8ab465a0976c215234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade9a7257dcca6c8ab465a0976c215234">&#9670;&#160;</a></span>AFEC_SEQ1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_SEQ1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x0C) AFEC Channel Sequence 1 Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00050">50</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a59f6c465fafe6bb642b597840f1fda53" name="a59f6c465fafe6bb642b597840f1fda53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f6c465fafe6bb642b597840f1fda53">&#9670;&#160;</a></span>AFEC_SEQ2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_SEQ2R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x10) AFEC Channel Sequence 2 Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00051">51</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="ac9467752a3207b64652eeacef9a2ca4a" name="ac9467752a3207b64652eeacef9a2ca4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9467752a3207b64652eeacef9a2ca4a">&#9670;&#160;</a></span>AFEC_SHMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_SHMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xA0) AFEC Sample &amp; Hold Mode Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00074">74</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a7fd7492511e01f9b5b480053fdbee28e" name="a7fd7492511e01f9b5b480053fdbee28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fd7492511e01f9b5b480053fdbee28e">&#9670;&#160;</a></span>AFEC_TEMPCWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_TEMPCWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x74) AFEC Temperature Compare Window Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00070">70</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a8422ca0c9f24c0298228beeae159b9df" name="a8422ca0c9f24c0298228beeae159b9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8422ca0c9f24c0298228beeae159b9df">&#9670;&#160;</a></span>AFEC_TEMPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_TEMPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0x70) AFEC Temperature Sensor Mode Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00069">69</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="af978f50c15b343db6e4a813121e7c718" name="af978f50c15b343db6e4a813121e7c718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af978f50c15b343db6e4a813121e7c718">&#9670;&#160;</a></span>AFEC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::AFEC_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xFC) AFEC Version Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00083">83</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a86fecee02e4e45e21d694ebd7eb4811e" name="a86fecee02e4e45e21d694ebd7eb4811e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86fecee02e4e45e21d694ebd7eb4811e">&#9670;&#160;</a></span>AFEC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Afec::AFEC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xE4) AFEC Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00080">80</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="ada320d843e1a82d21fc18942ec4f1623" name="ada320d843e1a82d21fc18942ec4f1623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada320d843e1a82d21fc18942ec4f1623">&#9670;&#160;</a></span>AFEC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::AFEC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.html" title="Afec hardware registers.">Afec</a> Offset: 0xE8) AFEC Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00081">81</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a8a89df4ac652148219cc3e3570e8a628" name="a8a89df4ac652148219cc3e3570e8a628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a89df4ac652148219cc3e3570e8a628">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::Reserved1[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00060">60</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a7b0aad52be4651623213834d9da4de6e" name="a7b0aad52be4651623213834d9da4de6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b0aad52be4651623213834d9da4de6e">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::Reserved2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00064">64</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a3dbb7e65fa52cfbbdd47409d9dee7790" name="a3dbb7e65fa52cfbbdd47409d9dee7790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dbb7e65fa52cfbbdd47409d9dee7790">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::Reserved3[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00071">71</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="ae543ef9a97f548ee6a7035852eca434b" name="ae543ef9a97f548ee6a7035852eca434b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae543ef9a97f548ee6a7035852eca434b">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::Reserved4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00073">73</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a02cd9a270183f9d59dc4f3d5a7b4b5ec" name="a02cd9a270183f9d59dc4f3d5a7b4b5ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02cd9a270183f9d59dc4f3d5a7b4b5ec">&#9670;&#160;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::Reserved5[11]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00075">75</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a614ae581067c17b40218c1513cb5bd9d" name="a614ae581067c17b40218c1513cb5bd9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a614ae581067c17b40218c1513cb5bd9d">&#9670;&#160;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::Reserved6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00079">79</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
<a id="a1db0f799a539d669b65886c0734a2fd7" name="a1db0f799a539d669b65886c0734a2fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1db0f799a539d669b65886c0734a2fd7">&#9670;&#160;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Afec::Reserved7[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="afec_8h_source.html#l00082">82</a> of file <a class="el" href="afec_8h_source.html">afec.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
