--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Measurement.twx Measurement.ncd -o Measurement.twr
Measurement.pcf

Design file:              Measurement.ncd
Physical constraint file: Measurement.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "DCM/clkfx" derived from  NET 
"DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.13 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2737 paths analyzed, 316 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.590ns.
--------------------------------------------------------------------------------

Paths for end point ctrl/r_address_4 (OLOGIC_X3Y3.D1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_init_counter_4 (FF)
  Destination:          ctrl/r_address_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.865ns (Levels of Logic = 3)
  Clock Path Skew:      0.510ns (1.335 - 0.825)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_init_counter_4 to ctrl/r_address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.AQ       Tcko                  0.525   ctrl/r_init_counter<7>
                                                       ctrl/r_init_counter_4
    SLICE_X3Y49.D2       net (fanout=6)        0.993   ctrl/r_init_counter<4>
    SLICE_X3Y49.D        Tilo                  0.259   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1_SW0_SW0
    SLICE_X3Y49.A3       net (fanout=1)        0.359   N45
    SLICE_X3Y49.A        Tilo                  0.259   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y40.B6       net (fanout=6)        1.178   ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y40.B        Tilo                  0.254   ctrl/r_address_4_1
                                                       ctrl/Mmux__n039071
    OLOGIC_X3Y3.D1       net (fanout=1)        2.860   ctrl/_n0390<4>
    OLOGIC_X3Y3.CLK0     Todck                 1.178   ctrl/r_address<4>
                                                       ctrl/r_address_4
    -------------------------------------------------  ---------------------------
    Total                                      7.865ns (2.475ns logic, 5.390ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_init_counter_1 (FF)
  Destination:          ctrl/r_address_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.705ns (Levels of Logic = 3)
  Clock Path Skew:      0.573ns (1.335 - 0.762)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_init_counter_1 to ctrl/r_address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.BQ       Tcko                  0.525   ctrl/r_init_counter<3>
                                                       ctrl/r_init_counter_1
    SLICE_X3Y49.D3       net (fanout=4)        0.833   ctrl/r_init_counter<1>
    SLICE_X3Y49.D        Tilo                  0.259   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1_SW0_SW0
    SLICE_X3Y49.A3       net (fanout=1)        0.359   N45
    SLICE_X3Y49.A        Tilo                  0.259   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y40.B6       net (fanout=6)        1.178   ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y40.B        Tilo                  0.254   ctrl/r_address_4_1
                                                       ctrl/Mmux__n039071
    OLOGIC_X3Y3.D1       net (fanout=1)        2.860   ctrl/_n0390<4>
    OLOGIC_X3Y3.CLK0     Todck                 1.178   ctrl/r_address<4>
                                                       ctrl/r_address_4
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (2.475ns logic, 5.230ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_init_counter_3 (FF)
  Destination:          ctrl/r_address_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 3)
  Clock Path Skew:      0.573ns (1.335 - 0.762)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_init_counter_3 to ctrl/r_address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.DQ       Tcko                  0.525   ctrl/r_init_counter<3>
                                                       ctrl/r_init_counter_3
    SLICE_X3Y48.B2       net (fanout=4)        0.804   ctrl/r_init_counter<3>
    SLICE_X3Y48.B        Tilo                  0.259   N65
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>11_SW2
    SLICE_X3Y49.A6       net (fanout=1)        0.327   N65
    SLICE_X3Y49.A        Tilo                  0.259   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y40.B6       net (fanout=6)        1.178   ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y40.B        Tilo                  0.254   ctrl/r_address_4_1
                                                       ctrl/Mmux__n039071
    OLOGIC_X3Y3.D1       net (fanout=1)        2.860   ctrl/_n0390<4>
    OLOGIC_X3Y3.CLK0     Todck                 1.178   ctrl/r_address<4>
                                                       ctrl/r_address_4
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (2.475ns logic, 5.169ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/r_address_5 (OLOGIC_X3Y2.D1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_init_counter_4 (FF)
  Destination:          ctrl/r_address_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.739ns (Levels of Logic = 3)
  Clock Path Skew:      0.510ns (1.335 - 0.825)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_init_counter_4 to ctrl/r_address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.AQ       Tcko                  0.525   ctrl/r_init_counter<7>
                                                       ctrl/r_init_counter_4
    SLICE_X3Y49.D2       net (fanout=6)        0.993   ctrl/r_init_counter<4>
    SLICE_X3Y49.D        Tilo                  0.259   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1_SW0_SW0
    SLICE_X3Y49.A3       net (fanout=1)        0.359   N45
    SLICE_X3Y49.A        Tilo                  0.259   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y40.A6       net (fanout=6)        1.178   ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y40.A        Tilo                  0.254   ctrl/r_address_4_1
                                                       ctrl/Mmux__n039081
    OLOGIC_X3Y2.D1       net (fanout=1)        2.734   ctrl/_n0390<5>
    OLOGIC_X3Y2.CLK0     Todck                 1.178   ctrl/r_address<5>
                                                       ctrl/r_address_5
    -------------------------------------------------  ---------------------------
    Total                                      7.739ns (2.475ns logic, 5.264ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_init_counter_1 (FF)
  Destination:          ctrl/r_address_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 3)
  Clock Path Skew:      0.573ns (1.335 - 0.762)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_init_counter_1 to ctrl/r_address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.BQ       Tcko                  0.525   ctrl/r_init_counter<3>
                                                       ctrl/r_init_counter_1
    SLICE_X3Y49.D3       net (fanout=4)        0.833   ctrl/r_init_counter<1>
    SLICE_X3Y49.D        Tilo                  0.259   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1_SW0_SW0
    SLICE_X3Y49.A3       net (fanout=1)        0.359   N45
    SLICE_X3Y49.A        Tilo                  0.259   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y40.A6       net (fanout=6)        1.178   ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y40.A        Tilo                  0.254   ctrl/r_address_4_1
                                                       ctrl/Mmux__n039081
    OLOGIC_X3Y2.D1       net (fanout=1)        2.734   ctrl/_n0390<5>
    OLOGIC_X3Y2.CLK0     Todck                 1.178   ctrl/r_address<5>
                                                       ctrl/r_address_5
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (2.475ns logic, 5.104ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_init_counter_3 (FF)
  Destination:          ctrl/r_address_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.518ns (Levels of Logic = 3)
  Clock Path Skew:      0.573ns (1.335 - 0.762)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_init_counter_3 to ctrl/r_address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.DQ       Tcko                  0.525   ctrl/r_init_counter<3>
                                                       ctrl/r_init_counter_3
    SLICE_X3Y48.B2       net (fanout=4)        0.804   ctrl/r_init_counter<3>
    SLICE_X3Y48.B        Tilo                  0.259   N65
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>11_SW2
    SLICE_X3Y49.A6       net (fanout=1)        0.327   N65
    SLICE_X3Y49.A        Tilo                  0.259   ctrl/r_address_1_1
                                                       ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y40.A6       net (fanout=6)        1.178   ctrl/GND_14_o_GND_14_o_equal_32_o<14>1
    SLICE_X4Y40.A        Tilo                  0.254   ctrl/r_address_4_1
                                                       ctrl/Mmux__n039081
    OLOGIC_X3Y2.D1       net (fanout=1)        2.734   ctrl/_n0390<5>
    OLOGIC_X3Y2.CLK0     Todck                 1.178   ctrl/r_address<5>
                                                       ctrl/r_address_5
    -------------------------------------------------  ---------------------------
    Total                                      7.518ns (2.475ns logic, 5.043ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/statep_FSM_FFd8 (OLOGIC_X0Y50.D1), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_rf_pending (FF)
  Destination:          ctrl/statep_FSM_FFd8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.611ns (Levels of Logic = 3)
  Clock Path Skew:      0.595ns (1.244 - 0.649)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_rf_pending to ctrl/statep_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.AQ       Tcko                  0.525   ctrl/r_rf_pending
                                                       ctrl/r_rf_pending
    SLICE_X2Y45.C1       net (fanout=11)       1.771   ctrl/r_rf_pending
    SLICE_X2Y45.C        Tilo                  0.235   ctrl/statep_FSM_FFd4
                                                       ctrl/statep_FSM_FFd8-In2
    SLICE_X3Y45.A4       net (fanout=1)        0.298   ctrl/statep_FSM_FFd8-In2
    SLICE_X3Y45.A        Tilo                  0.259   ctrl/statep_FSM_FFd8_1
                                                       ctrl/statep_FSM_FFd8-In3
    SLICE_X3Y45.B2       net (fanout=1)        0.998   ctrl/statep_FSM_FFd8-In3
    SLICE_X3Y45.B        Tilo                  0.259   ctrl/statep_FSM_FFd8_1
                                                       ctrl/statep_FSM_FFd8-In6
    OLOGIC_X0Y50.D1      net (fanout=1)        1.088   ctrl/statep_FSM_FFd8-In
    OLOGIC_X0Y50.CLK0    Todck                 1.178   ctrl/statep_FSM_FFd8
                                                       ctrl/statep_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      6.611ns (2.456ns logic, 4.155ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/r_rd_pending (FF)
  Destination:          ctrl/statep_FSM_FFd8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 3)
  Clock Path Skew:      0.587ns (1.244 - 0.657)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/r_rd_pending to ctrl/statep_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.CQ       Tcko                  0.525   ctrl/r_rd_pending
                                                       ctrl/r_rd_pending
    SLICE_X4Y43.B5       net (fanout=12)       0.654   ctrl/r_rd_pending
    SLICE_X4Y43.B        Tilo                  0.254   ctrl/r_rd_pending
                                                       ctrl/statep_FSM_FFd5-In111
    SLICE_X3Y45.A6       net (fanout=5)        1.016   ctrl/statep_FSM_FFd5-In11
    SLICE_X3Y45.A        Tilo                  0.259   ctrl/statep_FSM_FFd8_1
                                                       ctrl/statep_FSM_FFd8-In3
    SLICE_X3Y45.B2       net (fanout=1)        0.998   ctrl/statep_FSM_FFd8-In3
    SLICE_X3Y45.B        Tilo                  0.259   ctrl/statep_FSM_FFd8_1
                                                       ctrl/statep_FSM_FFd8-In6
    OLOGIC_X0Y50.D1      net (fanout=1)        1.088   ctrl/statep_FSM_FFd8-In
    OLOGIC_X0Y50.CLK0    Todck                 1.178   ctrl/statep_FSM_FFd8
                                                       ctrl/statep_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (2.475ns logic, 3.756ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/statep_FSM_FFd1 (FF)
  Destination:          ctrl/statep_FSM_FFd8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.188ns (Levels of Logic = 3)
  Clock Path Skew:      0.580ns (1.244 - 0.664)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/statep_FSM_FFd1 to ctrl/statep_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   ctrl/statep_FSM_FFd2
                                                       ctrl/statep_FSM_FFd1
    SLICE_X2Y47.D3       net (fanout=25)       1.121   ctrl/statep_FSM_FFd1
    SLICE_X2Y47.D        Tilo                  0.235   ctrl/statep_FSM_FFd7_1
                                                       ctrl/statep_FSM_FFd8-In1_SW1
    SLICE_X3Y45.A3       net (fanout=1)        0.574   N68
    SLICE_X3Y45.A        Tilo                  0.259   ctrl/statep_FSM_FFd8_1
                                                       ctrl/statep_FSM_FFd8-In3
    SLICE_X3Y45.B2       net (fanout=1)        0.998   ctrl/statep_FSM_FFd8-In3
    SLICE_X3Y45.B        Tilo                  0.259   ctrl/statep_FSM_FFd8_1
                                                       ctrl/statep_FSM_FFd8-In6
    OLOGIC_X0Y50.D1      net (fanout=1)        1.088   ctrl/statep_FSM_FFd8-In
    OLOGIC_X0Y50.CLK0    Todck                 1.178   ctrl/statep_FSM_FFd8
                                                       ctrl/statep_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      6.188ns (2.407ns logic, 3.781ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point ctrl/r_rf_counter_11 (SLICE_X11Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ctrl/r_rf_counter_11 (FF)
  Destination:          ctrl/r_rf_counter_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ctrl/r_rf_counter_11 to ctrl/r_rf_counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.198   ctrl/r_rf_counter<14>
                                                       ctrl/r_rf_counter_11
    SLICE_X11Y44.A6      net (fanout=3)        0.024   ctrl/r_rf_counter<11>
    SLICE_X11Y44.CLK     Tah         (-Th)    -0.215   ctrl/r_rf_counter<14>
                                                       ctrl/r_rf_counter_11_rstpot
                                                       ctrl/r_rf_counter_11
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/r_rf_counter_15 (SLICE_X11Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ctrl/r_rf_counter_15 (FF)
  Destination:          ctrl/r_rf_counter_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ctrl/r_rf_counter_15 to ctrl/r_rf_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y45.AQ      Tcko                  0.198   ctrl/r_rf_counter<18>
                                                       ctrl/r_rf_counter_15
    SLICE_X11Y45.A6      net (fanout=3)        0.024   ctrl/r_rf_counter<15>
    SLICE_X11Y45.CLK     Tah         (-Th)    -0.215   ctrl/r_rf_counter<18>
                                                       ctrl/r_rf_counter_15_rstpot
                                                       ctrl/r_rf_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/r_rf_counter_8 (SLICE_X9Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ctrl/r_rf_counter_8 (FF)
  Destination:          ctrl/r_rf_counter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ctrl/r_rf_counter_8 to ctrl/r_rf_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.198   ctrl/r_rf_counter<10>
                                                       ctrl/r_rf_counter_8
    SLICE_X9Y43.A6       net (fanout=3)        0.025   ctrl/r_rf_counter<8>
    SLICE_X9Y43.CLK      Tah         (-Th)    -0.215   ctrl/r_rf_counter<10>
                                                       ctrl/r_rf_counter_8_rstpot
                                                       ctrl/r_rf_counter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: DCM/dcm_sp_inst/CLKFX
  Logical resource: DCM/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y3.CLKFX
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: DCM/clkout1_buf/I0
  Logical resource: DCM/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: DRAM_CLK_OBUF/CLK0
  Logical resource: ctrl/ODDR2_inst/CK0
  Location pin: OLOGIC_X0Y6.CLK0
  Clock network: clk100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for DCM/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|DCM/clkin1                     |     31.250ns|     16.000ns|     23.719ns|            0|            0|            0|         2737|
| DCM/clkfx                     |     10.000ns|      7.590ns|          N/A|            0|            0|         2737|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.590|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2737 paths, 0 nets, and 668 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed TUE 16 JUN 15:17:28 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



