#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1570c70 .scope module, "cpuTest" "cpuTest" 2 2;
 .timescale 0 0;
v0x1846670_0 .var "clk", 0 0;
v0x1846710_0 .var/i "regfAddress", 31 0;
S_0x15a1030 .scope module, "dut" "cpu" 2 9, 3 10 0, S_0x1570c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x1844bc0_0 .net "ALUop", 2 0, v0x1738b00_0;  1 drivers
v0x1844c80_0 .net *"_s1", 3 0, L_0x1847260;  1 drivers
v0x1844d60_0 .net "aluResult", 31 0, L_0x1893680;  1 drivers
v0x1844e00_0 .net "branchALUin", 31 0, L_0x1857d70;  1 drivers
v0x1844f10_0 .net "branchAddress", 31 0, L_0x19121c0;  1 drivers
v0x1845070_0 .net "clk", 0 0, v0x1846670_0;  1 drivers
v0x1845110_0 .net "dataOut", 31 0, L_0x1846ba0;  1 drivers
v0x1845220_0 .net "dm_we", 0 0, v0x1738c30_0;  1 drivers
v0x1845310_0 .net "instruction", 31 0, L_0x1847150;  1 drivers
v0x1845460_0 .net "jumpShifted", 27 0, L_0x1858040;  1 drivers
v0x1845500_0 .net "muxAselect", 0 0, v0x1738dc0_0;  1 drivers
v0x18455a0_0 .net "muxB_en", 1 0, v0x1738e90_0;  1 drivers
v0x1845690_0 .net "muxWd3_en", 0 0, v0x1739050_0;  1 drivers
v0x1845780_0 .net "opA", 31 0, v0x1736270_0;  1 drivers
v0x1845890_0 .net "opB", 31 0, v0x1736bb0_0;  1 drivers
v0x18459a0_0 .net "pcIn", 31 0, v0x1737540_0;  1 drivers
v0x1845ab0_0 .net "pcMuxSelect", 1 0, v0x1738f80_0;  1 drivers
v0x1845c60_0 .net "pcOut", 31 0, v0x1739ae0_0;  1 drivers
v0x1845d90_0 .net "pcPlusFour", 31 0, L_0x18d3e70;  1 drivers
v0x1845e50_0 .net "readOut1", 31 0, L_0x1897450;  1 drivers
v0x1845f10_0 .net "readOut2", 31 0, L_0x18961e0;  1 drivers
v0x1845fd0_0 .net "regWrAddress", 4 0, v0x1737ed0_0;  1 drivers
v0x1846090_0 .net "regWr_en", 0 0, v0x17392f0_0;  1 drivers
v0x1846130_0 .net "regWriteSelectControl", 1 0, v0x17393b0_0;  1 drivers
v0x18461f0_0 .net "signExtended", 31 0, L_0x1857880;  1 drivers
v0x18462b0_0 .net "writeData", 31 0, v0x1738620_0;  1 drivers
v0x1846370_0 .net "zeroFlag", 0 0, L_0x18941b0;  1 drivers
L_0x1847260 .part L_0x18d3e70, 28, 4;
L_0x1847390 .concat [ 28 4 0 0], L_0x1858040, L_0x1847260;
L_0x1847480 .part L_0x1847150, 16, 5;
L_0x1847520 .part L_0x1847150, 11, 5;
L_0x1857c30 .part L_0x1847150, 0, 16;
L_0x1858180 .part L_0x1847150, 0, 26;
L_0x1897a60 .part L_0x1847150, 21, 5;
L_0x1899180 .part L_0x1847150, 16, 5;
L_0x1899480 .part L_0x1847150, 26, 6;
L_0x1899520 .part L_0x1847150, 0, 6;
S_0x15cfb60 .scope module, "OpALU" "ALU" 3 102, 4 106 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1891ec0 .functor NOT 1, L_0x1875930, C4<0>, C4<0>, C4<0>;
L_0x1875a60 .functor NOT 1, L_0x1893830, C4<0>, C4<0>, C4<0>;
L_0x1875ad0 .functor NOT 1, L_0x18938d0, C4<0>, C4<0>, C4<0>;
L_0x18939c0 .functor AND 1, L_0x1875ad0, L_0x1875a60, L_0x1891ec0, C4<1>;
L_0x1894280 .functor AND 1, L_0x1875ad0, L_0x18942f0, C4<1>, C4<1>;
L_0x18943e0 .functor OR 1, L_0x18939c0, L_0x1894280, C4<0>, C4<0>;
L_0x18944f0 .functor XOR 1, L_0x1892040, L_0x18945f0, C4<0>, C4<0>;
L_0x1893f50 .functor AND 1, L_0x18944f0, L_0x18943e0, C4<1>, C4<1>;
L_0x18940b0 .functor XOR 1, L_0x1893f50, L_0x1892150, C4<0>, C4<0>;
L_0x18941b0/0/0 .functor OR 1, L_0x1894ae0, L_0x1894b80, L_0x1894690, L_0x1894890;
L_0x18941b0/0/4 .functor OR 1, L_0x1894fd0, L_0x1895070, L_0x1894c70, L_0x1894d60;
L_0x18941b0/0/8 .functor OR 1, L_0x1894e50, L_0x1895490, L_0x1895110, L_0x1894780;
L_0x18941b0/0/12 .functor OR 1, L_0x18958d0, L_0x1895970, L_0x1895530, L_0x1895620;
L_0x18941b0/0/16 .functor OR 1, L_0x1895710, L_0x1895800, L_0x1895a60, L_0x1895b50;
L_0x18941b0/0/20 .functor OR 1, L_0x1895c40, L_0x1895d30, L_0x1896260, L_0x1896350;
L_0x18941b0/0/24 .functor OR 1, L_0x1895e70, L_0x1895f10, L_0x1896000, L_0x18960f0;
L_0x18941b0/0/28 .functor OR 1, L_0x1895200, L_0x18952f0, L_0x1896440, L_0x1896530;
L_0x18941b0/1/0 .functor OR 1, L_0x18941b0/0/0, L_0x18941b0/0/4, L_0x18941b0/0/8, L_0x18941b0/0/12;
L_0x18941b0/1/4 .functor OR 1, L_0x18941b0/0/16, L_0x18941b0/0/20, L_0x18941b0/0/24, L_0x18941b0/0/28;
L_0x18941b0 .functor NOR 1, L_0x18941b0/1/0, L_0x18941b0/1/4, C4<0>, C4<0>;
v0x1731800_0 .net "Cout", 30 0, L_0x1891a00;  1 drivers
v0x17318a0_0 .net *"_s231", 0 0, L_0x1875930;  1 drivers
v0x1731940_0 .net *"_s233", 0 0, L_0x1893830;  1 drivers
v0x17319e0_0 .net *"_s235", 0 0, L_0x18938d0;  1 drivers
v0x1731a80_0 .net *"_s237", 0 0, L_0x18942f0;  1 drivers
v0x1731b20_0 .net *"_s239", 0 0, L_0x18945f0;  1 drivers
v0x1731bc0_0 .net *"_s241", 0 0, L_0x1894ae0;  1 drivers
v0x1731c60_0 .net *"_s243", 0 0, L_0x1894b80;  1 drivers
v0x1731d00_0 .net *"_s245", 0 0, L_0x1894690;  1 drivers
v0x1731da0_0 .net *"_s247", 0 0, L_0x1894890;  1 drivers
v0x1731e40_0 .net *"_s249", 0 0, L_0x1894fd0;  1 drivers
v0x1731ee0_0 .net *"_s251", 0 0, L_0x1895070;  1 drivers
v0x1731f80_0 .net *"_s253", 0 0, L_0x1894c70;  1 drivers
v0x1732020_0 .net *"_s255", 0 0, L_0x1894d60;  1 drivers
v0x17320c0_0 .net *"_s257", 0 0, L_0x1894e50;  1 drivers
v0x1732160_0 .net *"_s259", 0 0, L_0x1895490;  1 drivers
v0x1732200_0 .net *"_s261", 0 0, L_0x1895110;  1 drivers
v0x17323b0_0 .net *"_s263", 0 0, L_0x1894780;  1 drivers
v0x1732450_0 .net *"_s265", 0 0, L_0x18958d0;  1 drivers
v0x17324f0_0 .net *"_s267", 0 0, L_0x1895970;  1 drivers
v0x1732590_0 .net *"_s269", 0 0, L_0x1895530;  1 drivers
v0x1732630_0 .net *"_s271", 0 0, L_0x1895620;  1 drivers
v0x17326f0_0 .net *"_s273", 0 0, L_0x1895710;  1 drivers
v0x17327d0_0 .net *"_s275", 0 0, L_0x1895800;  1 drivers
v0x17328b0_0 .net *"_s277", 0 0, L_0x1895a60;  1 drivers
v0x1732990_0 .net *"_s279", 0 0, L_0x1895b50;  1 drivers
v0x1732a70_0 .net *"_s281", 0 0, L_0x1895c40;  1 drivers
v0x1732b50_0 .net *"_s283", 0 0, L_0x1895d30;  1 drivers
v0x1732c30_0 .net *"_s285", 0 0, L_0x1896260;  1 drivers
v0x1732d10_0 .net *"_s287", 0 0, L_0x1896350;  1 drivers
v0x1732df0_0 .net *"_s289", 0 0, L_0x1895e70;  1 drivers
v0x1732ed0_0 .net *"_s291", 0 0, L_0x1895f10;  1 drivers
v0x1732fb0_0 .net *"_s293", 0 0, L_0x1896000;  1 drivers
v0x17322a0_0 .net *"_s295", 0 0, L_0x18960f0;  1 drivers
v0x1733260_0 .net *"_s297", 0 0, L_0x1895200;  1 drivers
v0x1733300_0 .net *"_s299", 0 0, L_0x18952f0;  1 drivers
v0x17333e0_0 .net *"_s301", 0 0, L_0x1896440;  1 drivers
v0x17334c0_0 .net *"_s303", 0 0, L_0x1896530;  1 drivers
v0x17335a0_0 .net "addMode", 0 0, L_0x18939c0;  1 drivers
v0x1733660_0 .net "carryout", 0 0, L_0x1892040;  1 drivers
v0x1733750_0 .net "command", 2 0, v0x1738b00_0;  alias, 1 drivers
v0x1733810_0 .net "invertB", 0 0, v0x1585010_0;  1 drivers
v0x17338b0_0 .net "invertOut", 0 0, v0x15850d0_0;  1 drivers
v0x1733950_0 .net "muxindex", 2 0, v0x1585510_0;  1 drivers
v0x17339f0_0 .net "ncmd0", 0 0, L_0x1891ec0;  1 drivers
v0x1733ab0_0 .net "ncmd1", 0 0, L_0x1875a60;  1 drivers
v0x1733b70_0 .net "ncmd2", 0 0, L_0x1875ad0;  1 drivers
v0x1733c30_0 .net "opOvf", 0 0, L_0x18943e0;  1 drivers
v0x1733cf0_0 .net "operandA", 31 0, v0x1736270_0;  alias, 1 drivers
v0x1733dd0_0 .net "operandB", 31 0, v0x1736bb0_0;  alias, 1 drivers
v0x1733eb0_0 .net "overflow", 0 0, L_0x1893f50;  1 drivers
v0x1733f70_0 .net "ovf_internal", 0 0, L_0x18944f0;  1 drivers
v0x1734030_0 .net "result", 31 0, L_0x1893680;  alias, 1 drivers
v0x1734110_0 .net "set_in", 0 0, L_0x18940b0;  1 drivers
v0x1734200_0 .net "set_out", 0 0, L_0x1892150;  1 drivers
v0x17342a0_0 .net "subSltMode", 0 0, L_0x1894280;  1 drivers
v0x1734360_0 .net "zero", 0 0, L_0x18941b0;  alias, 1 drivers
L_0x1859d00 .part v0x1736270_0, 1, 1;
L_0x1859da0 .part v0x1736bb0_0, 1, 1;
L_0x1859e40 .part L_0x1891a00, 0, 1;
L_0x185b9b0 .part v0x1736270_0, 2, 1;
L_0x185bae0 .part v0x1736bb0_0, 2, 1;
L_0x185bc10 .part L_0x1891a00, 1, 1;
L_0x185d6a0 .part v0x1736270_0, 3, 1;
L_0x185d740 .part v0x1736bb0_0, 3, 1;
L_0x185d830 .part L_0x1891a00, 2, 1;
L_0x185f2e0 .part v0x1736270_0, 4, 1;
L_0x185f3e0 .part v0x1736bb0_0, 4, 1;
L_0x185f480 .part L_0x1891a00, 3, 1;
L_0x1860f90 .part v0x1736270_0, 5, 1;
L_0x1861030 .part v0x1736bb0_0, 5, 1;
L_0x1861150 .part L_0x1891a00, 4, 1;
L_0x1862bd0 .part v0x1736270_0, 6, 1;
L_0x1862d80 .part v0x1736bb0_0, 6, 1;
L_0x1862f30 .part L_0x1891a00, 5, 1;
L_0x1864980 .part v0x1736270_0, 7, 1;
L_0x1864a20 .part v0x1736bb0_0, 7, 1;
L_0x1862fd0 .part L_0x1891a00, 6, 1;
L_0x1731400 .part v0x1736270_0, 8, 1;
L_0x1864ac0 .part v0x1736bb0_0, 8, 1;
L_0x1731560 .part L_0x1891a00, 7, 1;
L_0x1868980 .part v0x1736270_0, 9, 1;
L_0x1868a20 .part v0x1736bb0_0, 9, 1;
L_0x1867100 .part L_0x1891a00, 8, 1;
L_0x186a6e0 .part v0x1736270_0, 10, 1;
L_0x1868ac0 .part v0x1736bb0_0, 10, 1;
L_0x186a870 .part L_0x1891a00, 9, 1;
L_0x186c340 .part v0x1736270_0, 11, 1;
L_0x186c3e0 .part v0x1736bb0_0, 11, 1;
L_0x186a9a0 .part L_0x1891a00, 10, 1;
L_0x186dfe0 .part v0x1736270_0, 12, 1;
L_0x186c480 .part v0x1736bb0_0, 12, 1;
L_0x186e1a0 .part L_0x1891a00, 11, 1;
L_0x186fc00 .part v0x1736270_0, 13, 1;
L_0x186fca0 .part v0x1736bb0_0, 13, 1;
L_0x186e2d0 .part L_0x1891a00, 12, 1;
L_0x1871890 .part v0x1736270_0, 14, 1;
L_0x1862c70 .part v0x1736bb0_0, 14, 1;
L_0x1862e20 .part L_0x1891a00, 13, 1;
L_0x18736b0 .part v0x1736270_0, 15, 1;
L_0x1873750 .part v0x1736bb0_0, 15, 1;
L_0x1871ea0 .part L_0x1891a00, 14, 1;
L_0x1875680 .part v0x1736270_0, 16, 1;
L_0x18737f0 .part v0x1736bb0_0, 16, 1;
L_0x1873890 .part L_0x1891a00, 15, 1;
L_0x1877420 .part v0x1736270_0, 17, 1;
L_0x18774c0 .part v0x1736bb0_0, 17, 1;
L_0x1875b40 .part L_0x1891a00, 16, 1;
L_0x18790c0 .part v0x1736270_0, 18, 1;
L_0x1877560 .part v0x1736bb0_0, 18, 1;
L_0x1877600 .part L_0x1891a00, 17, 1;
L_0x187ad70 .part v0x1736270_0, 19, 1;
L_0x187ae10 .part v0x1736bb0_0, 19, 1;
L_0x18793a0 .part L_0x1891a00, 18, 1;
L_0x187ca60 .part v0x1736270_0, 20, 1;
L_0x187aeb0 .part v0x1736bb0_0, 20, 1;
L_0x187af50 .part L_0x1891a00, 19, 1;
L_0x187e5b0 .part v0x1736270_0, 21, 1;
L_0x187e650 .part v0x1736bb0_0, 21, 1;
L_0x187cb00 .part L_0x1891a00, 20, 1;
L_0x1880230 .part v0x1736270_0, 22, 1;
L_0x187e6f0 .part v0x1736bb0_0, 22, 1;
L_0x187e790 .part L_0x1891a00, 21, 1;
L_0x1881eb0 .part v0x1736270_0, 23, 1;
L_0x1881f50 .part v0x1736bb0_0, 23, 1;
L_0x18802d0 .part L_0x1891a00, 22, 1;
L_0x18665c0 .part v0x1736270_0, 24, 1;
L_0x1881ff0 .part v0x1736bb0_0, 24, 1;
L_0x1882090 .part L_0x1891a00, 23, 1;
L_0x1886770 .part v0x1736270_0, 25, 1;
L_0x1886810 .part v0x1736bb0_0, 25, 1;
L_0x1866660 .part L_0x1891a00, 24, 1;
L_0x18884f0 .part v0x1736270_0, 26, 1;
L_0x18868b0 .part v0x1736bb0_0, 26, 1;
L_0x1886950 .part L_0x1891a00, 25, 1;
L_0x188a1f0 .part v0x1736270_0, 27, 1;
L_0x188a290 .part v0x1736bb0_0, 27, 1;
L_0x1888590 .part L_0x1891a00, 26, 1;
L_0x188be90 .part v0x1736270_0, 28, 1;
L_0x188a330 .part v0x1736bb0_0, 28, 1;
L_0x188a3d0 .part L_0x1891a00, 27, 1;
L_0x188de60 .part v0x1736270_0, 29, 1;
L_0x188df00 .part v0x1736bb0_0, 29, 1;
L_0x188bf30 .part L_0x1891a00, 28, 1;
L_0x188faa0 .part v0x1736270_0, 30, 1;
L_0x1871930 .part v0x1736bb0_0, 30, 1;
L_0x18719d0 .part L_0x1891a00, 29, 1;
LS_0x1891a00_0_0 .concat8 [ 1 1 1 1], L_0x188dfa0, L_0x18585b0, L_0x185a2a0, L_0x185bfe0;
LS_0x1891a00_0_4 .concat8 [ 1 1 1 1], L_0x185dc50, L_0x185f900, L_0x1861500, L_0x18632f0;
LS_0x1891a00_0_8 .concat8 [ 1 1 1 1], L_0x1864ef0, L_0x1867340, L_0x1869010, L_0x186acb0;
LS_0x1891a00_0_12 .concat8 [ 1 1 1 1], L_0x186c8c0, L_0x186e570, L_0x18701c0, L_0x1872070;
LS_0x1891a00_0_16 .concat8 [ 1 1 1 1], L_0x1873c50, L_0x1875d90, L_0x18779a0, L_0x1879660;
LS_0x1891a00_0_20 .concat8 [ 1 1 1 1], L_0x187b350, L_0x187cfe0, L_0x187eb20, L_0x18807e0;
LS_0x1891a00_0_24 .concat8 [ 1 1 1 1], L_0x1882430, L_0x1866ba0, L_0x1886e20, L_0x1888ae0;
LS_0x1891a00_0_28 .concat8 [ 1 1 1 0], L_0x188a780, L_0x1233630, L_0x188e3d0;
LS_0x1891a00_1_0 .concat8 [ 4 4 4 4], LS_0x1891a00_0_0, LS_0x1891a00_0_4, LS_0x1891a00_0_8, LS_0x1891a00_0_12;
LS_0x1891a00_1_4 .concat8 [ 4 4 4 3], LS_0x1891a00_0_16, LS_0x1891a00_0_20, LS_0x1891a00_0_24, LS_0x1891a00_0_28;
L_0x1891a00 .concat8 [ 16 15 0 0], LS_0x1891a00_1_0, LS_0x1891a00_1_4;
L_0x1891bb0 .part v0x1736270_0, 0, 1;
L_0x1890630 .part v0x1736bb0_0, 0, 1;
LS_0x1893680_0_0 .concat8 [ 1 1 1 1], L_0x18917b0, L_0x1859ab0, L_0x185b760, L_0x185d450;
LS_0x1893680_0_4 .concat8 [ 1 1 1 1], L_0x185f090, L_0x1860d40, L_0x1862980, L_0x1864730;
LS_0x1893680_0_8 .concat8 [ 1 1 1 1], L_0x17311b0, L_0x1868730, L_0x186a490, L_0x186c0f0;
LS_0x1893680_0_12 .concat8 [ 1 1 1 1], L_0x186dd90, L_0x186f9b0, L_0x1871640, L_0x1873460;
LS_0x1893680_0_16 .concat8 [ 1 1 1 1], L_0x1875430, L_0x18771d0, L_0x1878e70, L_0x187ab20;
LS_0x1893680_0_20 .concat8 [ 1 1 1 1], L_0x187c810, L_0x187e360, L_0x187ffe0, L_0x1881c60;
LS_0x1893680_0_24 .concat8 [ 1 1 1 1], L_0x1866370, L_0x1886520, L_0x18882a0, L_0x1889fa0;
LS_0x1893680_0_28 .concat8 [ 1 1 1 1], L_0x188bc40, L_0x188dc10, L_0x188f850, L_0x1893430;
LS_0x1893680_1_0 .concat8 [ 4 4 4 4], LS_0x1893680_0_0, LS_0x1893680_0_4, LS_0x1893680_0_8, LS_0x1893680_0_12;
LS_0x1893680_1_4 .concat8 [ 4 4 4 4], LS_0x1893680_0_16, LS_0x1893680_0_20, LS_0x1893680_0_24, LS_0x1893680_0_28;
L_0x1893680 .concat8 [ 16 16 0 0], LS_0x1893680_1_0, LS_0x1893680_1_4;
L_0x1891c50 .part v0x1736270_0, 31, 1;
L_0x1891cf0 .part v0x1736bb0_0, 31, 1;
L_0x1891d90 .part L_0x1891a00, 30, 1;
L_0x1875930 .part v0x1738b00_0, 0, 1;
L_0x1893830 .part v0x1738b00_0, 1, 1;
L_0x18938d0 .part v0x1738b00_0, 2, 1;
L_0x18942f0 .part v0x1738b00_0, 0, 1;
L_0x18945f0 .part L_0x1891a00, 30, 1;
L_0x1894ae0 .part L_0x1893680, 0, 1;
L_0x1894b80 .part L_0x1893680, 1, 1;
L_0x1894690 .part L_0x1893680, 2, 1;
L_0x1894890 .part L_0x1893680, 3, 1;
L_0x1894fd0 .part L_0x1893680, 4, 1;
L_0x1895070 .part L_0x1893680, 5, 1;
L_0x1894c70 .part L_0x1893680, 6, 1;
L_0x1894d60 .part L_0x1893680, 7, 1;
L_0x1894e50 .part L_0x1893680, 8, 1;
L_0x1895490 .part L_0x1893680, 9, 1;
L_0x1895110 .part L_0x1893680, 10, 1;
L_0x1894780 .part L_0x1893680, 11, 1;
L_0x18958d0 .part L_0x1893680, 12, 1;
L_0x1895970 .part L_0x1893680, 13, 1;
L_0x1895530 .part L_0x1893680, 14, 1;
L_0x1895620 .part L_0x1893680, 15, 1;
L_0x1895710 .part L_0x1893680, 16, 1;
L_0x1895800 .part L_0x1893680, 17, 1;
L_0x1895a60 .part L_0x1893680, 18, 1;
L_0x1895b50 .part L_0x1893680, 19, 1;
L_0x1895c40 .part L_0x1893680, 20, 1;
L_0x1895d30 .part L_0x1893680, 21, 1;
L_0x1896260 .part L_0x1893680, 22, 1;
L_0x1896350 .part L_0x1893680, 23, 1;
L_0x1895e70 .part L_0x1893680, 24, 1;
L_0x1895f10 .part L_0x1893680, 25, 1;
L_0x1896000 .part L_0x1893680, 26, 1;
L_0x18960f0 .part L_0x1893680, 27, 1;
L_0x1895200 .part L_0x1893680, 28, 1;
L_0x18952f0 .part L_0x1893680, 29, 1;
L_0x1896440 .part L_0x1893680, 30, 1;
L_0x1896530 .part L_0x1893680, 31, 1;
S_0x16a80c0 .scope module, "aluOneBit0" "ALU_slice" 4 122, 4 26 0, S_0x15cfb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x16d25b0 .functor XOR 1, L_0x1890630, v0x1585010_0, C4<0>, C4<0>;
L_0x188e170 .functor NOR 1, L_0x1891bb0, L_0x1890630, C4<0>, C4<0>;
L_0x188ffe0 .functor XOR 1, L_0x1891bb0, L_0x1890630, C4<0>, C4<0>;
L_0x18900a0 .functor NAND 1, L_0x1891bb0, L_0x1890630, C4<1>, C4<1>;
L_0x188e1e0 .functor XOR 1, v0x15850d0_0, L_0x188e170, C4<0>, C4<0>;
L_0x1890910 .functor XOR 1, v0x15850d0_0, L_0x18900a0, C4<0>, C4<0>;
v0x16cc4e0_0 .net "a", 0 0, L_0x1891bb0;  1 drivers
v0x1608230_0 .net "addSubtract", 0 0, L_0x188e100;  1 drivers
v0x16082d0_0 .net "b", 0 0, L_0x1890630;  1 drivers
v0x1602fe0_0 .net "bOut", 0 0, L_0x16d25b0;  1 drivers
v0x15ee3f0_0 .net "carryin", 0 0, v0x1585010_0;  alias, 1 drivers
v0x15ee490_0 .net "carryout", 0 0, L_0x188dfa0;  1 drivers
v0x166a860_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x16655e0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x1665680_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1650a70_0 .net "nandOut", 0 0, L_0x1890910;  1 drivers
v0x1631890_0 .net "nandgate", 0 0, L_0x18900a0;  1 drivers
v0x1631930_0 .net "norOut", 0 0, L_0x188e1e0;  1 drivers
v0x162c5e0_0 .net "norgate", 0 0, L_0x188e170;  1 drivers
v0x162c680_0 .net "result", 0 0, L_0x18917b0;  1 drivers
v0x1627330_0 .net "slt", 0 0, L_0x18940b0;  alias, 1 drivers
v0x1508b40_0 .net "xorgate", 0 0, L_0x188ffe0;  1 drivers
S_0x17054a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x16a80c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1871c90 .functor AND 1, L_0x1891bb0, L_0x16d25b0, C4<1>, C4<1>;
L_0x1871d00 .functor XOR 1, L_0x1891bb0, L_0x16d25b0, C4<0>, C4<0>;
L_0x1871e00 .functor AND 1, L_0x1871d00, v0x1585010_0, C4<1>, C4<1>;
L_0x188dfa0 .functor OR 1, L_0x1871e00, L_0x1871c90, C4<0>, C4<0>;
L_0x188e100 .functor XOR 1, L_0x1871d00, v0x1585010_0, C4<0>, C4<0>;
v0x15ae5d0_0 .net "G", 0 0, L_0x1871c90;  1 drivers
v0x15c7970_0 .net "P", 0 0, L_0x1871d00;  1 drivers
v0x15c7e70_0 .net "PandCin", 0 0, L_0x1871e00;  1 drivers
v0x14fd430_0 .net "a", 0 0, L_0x1891bb0;  alias, 1 drivers
v0x167f360_0 .net "b", 0 0, L_0x16d25b0;  alias, 1 drivers
v0x167f5c0_0 .net "carryin", 0 0, v0x1585010_0;  alias, 1 drivers
v0x14f91a0_0 .net "carryout", 0 0, L_0x188dfa0;  alias, 1 drivers
v0x12d1c10_0 .net "sum", 0 0, L_0x188e100;  alias, 1 drivers
S_0x1448c90 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x16a80c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1890a20 .functor NOT 1, L_0x1890a90, C4<0>, C4<0>, C4<0>;
L_0x1890b80 .functor NOT 1, L_0x1890bf0, C4<0>, C4<0>, C4<0>;
L_0x1890ce0 .functor NOT 1, L_0x1890d50, C4<0>, C4<0>, C4<0>;
L_0x1890e40 .functor AND 1, L_0x1890ce0, L_0x1890b80, L_0x1890a20, L_0x188e100;
L_0x1891030 .functor AND 1, L_0x1890ce0, L_0x1890b80, L_0x18910a0, L_0x188ffe0;
L_0x1891140 .functor AND 1, L_0x1890ce0, L_0x1891240, L_0x1890a20, L_0x18940b0;
L_0x18912e0 .functor AND 1, L_0x1890ce0, L_0x1891350, L_0x1891440, L_0x1890910;
L_0x1891530 .functor AND 1, L_0x18916c0, L_0x1890b80, L_0x1890a20, L_0x188e1e0;
L_0x18917b0/0/0 .functor OR 1, L_0x1890e40, L_0x1891030, L_0x1891140, L_0x18912e0;
L_0x18917b0/0/4 .functor OR 1, L_0x1891530, C4<0>, C4<0>, C4<0>;
L_0x18917b0 .functor OR 1, L_0x18917b0/0/0, L_0x18917b0/0/4, C4<0>, C4<0>;
v0x15c2710_0 .net *"_s1", 0 0, L_0x1890a90;  1 drivers
v0x15c27b0_0 .net *"_s11", 0 0, L_0x1891350;  1 drivers
v0x15c32a0_0 .net *"_s13", 0 0, L_0x1891440;  1 drivers
v0x15c3e00_0 .net *"_s15", 0 0, L_0x18916c0;  1 drivers
v0x15c49a0_0 .net *"_s3", 0 0, L_0x1890bf0;  1 drivers
v0x15b1780_0 .net *"_s5", 0 0, L_0x1890d50;  1 drivers
v0x15b0be0_0 .net *"_s7", 0 0, L_0x18910a0;  1 drivers
v0x15b0040_0 .net *"_s9", 0 0, L_0x1891240;  1 drivers
v0x15af4a0_0 .net "a0", 0 0, L_0x188e100;  alias, 1 drivers
v0x15ae8b0_0 .net "a1", 0 0, L_0x188ffe0;  alias, 1 drivers
v0x15ae950_0 .net "a2", 0 0, L_0x18940b0;  alias, 1 drivers
v0x16c7220_0 .net "a3", 0 0, L_0x1890910;  alias, 1 drivers
v0x16890a0_0 .net "a4", 0 0, L_0x188e1e0;  alias, 1 drivers
v0x16ad3d0_0 .net "addWire", 0 0, L_0x1890e40;  1 drivers
v0x1683c90_0 .net "nandWire", 0 0, L_0x18912e0;  1 drivers
v0x170fa20_0 .net "norWire", 0 0, L_0x1891530;  1 drivers
v0x168e350_0 .net "ns0", 0 0, L_0x1890a20;  1 drivers
v0x168e3f0_0 .net "ns1", 0 0, L_0x1890b80;  1 drivers
v0x15af540_0 .net "ns2", 0 0, L_0x1890ce0;  1 drivers
v0x16e6390_0 .net "out", 0 0, L_0x18917b0;  alias, 1 drivers
v0x16e6430_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x16d17a0_0 .net "sltWire", 0 0, L_0x1891140;  1 drivers
v0x16d1840_0 .net "xorWire", 0 0, L_0x1891030;  1 drivers
L_0x1890a90 .part v0x1585510_0, 0, 1;
L_0x1890bf0 .part v0x1585510_0, 1, 1;
L_0x1890d50 .part v0x1585510_0, 2, 1;
L_0x18910a0 .part v0x1585510_0, 0, 1;
L_0x1891240 .part v0x1585510_0, 1, 1;
L_0x1891350 .part v0x1585510_0, 1, 1;
L_0x1891440 .part v0x1585510_0, 0, 1;
L_0x18916c0 .part v0x1585510_0, 2, 1;
S_0x15e90f0 .scope module, "aluOneBit31" "ALU_slice_MSB" 4 133, 4 54 0, S_0x15cfb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 1 "slt"
    .port_info 7 /INPUT 1 "invertB"
    .port_info 8 /INPUT 1 "invertOut"
    .port_info 9 /INPUT 3 "muxindex"
L_0x18906d0 .functor XOR 1, L_0x1891cf0, v0x1585010_0, C4<0>, C4<0>;
L_0x1892250 .functor NOR 1, L_0x1891c50, L_0x1891cf0, C4<0>, C4<0>;
L_0x1892350 .functor XOR 1, L_0x1891c50, L_0x1891cf0, C4<0>, C4<0>;
L_0x18923c0 .functor NAND 1, L_0x1891c50, L_0x1891cf0, C4<1>, C4<1>;
L_0x18924c0 .functor XOR 1, v0x15850d0_0, L_0x1892250, C4<0>, C4<0>;
L_0x1892580 .functor XOR 1, v0x15850d0_0, L_0x18923c0, C4<0>, C4<0>;
v0x1551b20_0 .net "a", 0 0, L_0x1891c50;  1 drivers
v0x1551bc0_0 .net "b", 0 0, L_0x1891cf0;  1 drivers
v0x15093a0_0 .net "bOut", 0 0, L_0x18906d0;  1 drivers
v0x1503c10_0 .net "carryin", 0 0, L_0x1891d90;  1 drivers
v0x14fa800_0 .net "carryout", 0 0, L_0x1892040;  alias, 1 drivers
v0x15c7300_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x15c73a0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x16bca40_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x16bcae0_0 .net "nandOut", 0 0, L_0x1892580;  1 drivers
v0x1541850_0 .net "nandgate", 0 0, L_0x18923c0;  1 drivers
v0x15418f0_0 .net "norOut", 0 0, L_0x18924c0;  1 drivers
v0x170a740_0 .net "norgate", 0 0, L_0x1892250;  1 drivers
v0x170a7e0_0 .net "result", 0 0, L_0x1893430;  1 drivers
v0x164b700_0 .net "set", 0 0, L_0x1892150;  alias, 1 drivers
L_0x7f942ba84ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x164b7a0_0 .net "slt", 0 0, L_0x7f942ba84ac8;  1 drivers
v0x158a270_0 .net "xorgate", 0 0, L_0x1892350;  1 drivers
S_0x1671d60 .scope module, "adder" "structuralFullAdder" 4 71, 5 8 0, S_0x15e90f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1890790 .functor AND 1, L_0x1891c50, L_0x18906d0, C4<1>, C4<1>;
L_0x1890850 .functor XOR 1, L_0x1891c50, L_0x18906d0, C4<0>, C4<0>;
L_0x1891fd0 .functor AND 1, L_0x1890850, L_0x1891d90, C4<1>, C4<1>;
L_0x1892040 .functor OR 1, L_0x1891fd0, L_0x1890790, C4<0>, C4<0>;
L_0x1892150 .functor XOR 1, L_0x1890850, L_0x1891d90, C4<0>, C4<0>;
v0x15229d0_0 .net "G", 0 0, L_0x1890790;  1 drivers
v0x158f550_0 .net "P", 0 0, L_0x1890850;  1 drivers
v0x150ddf0_0 .net "PandCin", 0 0, L_0x1891fd0;  1 drivers
v0x1570410_0 .net "a", 0 0, L_0x1891c50;  alias, 1 drivers
v0x156b160_0 .net "b", 0 0, L_0x18906d0;  alias, 1 drivers
v0x1565eb0_0 .net "carryin", 0 0, L_0x1891d90;  alias, 1 drivers
v0x15512c0_0 .net "carryout", 0 0, L_0x1892040;  alias, 1 drivers
v0x154c000_0 .net "sum", 0 0, L_0x1892150;  alias, 1 drivers
S_0x139fc00 .scope module, "mux" "multiplexer" 4 79, 4 154 0, S_0x15e90f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1892690 .functor NOT 1, L_0x1892700, C4<0>, C4<0>, C4<0>;
L_0x18927f0 .functor NOT 1, L_0x1892860, C4<0>, C4<0>, C4<0>;
L_0x1892950 .functor NOT 1, L_0x18929c0, C4<0>, C4<0>, C4<0>;
L_0x1892ab0 .functor AND 1, L_0x1892950, L_0x18927f0, L_0x1892690, L_0x1892150;
L_0x1892c10 .functor AND 1, L_0x1892950, L_0x18927f0, L_0x1892c80, L_0x1892350;
L_0x1892d70 .functor AND 1, L_0x1892950, L_0x1892e70, L_0x1892690, L_0x7f942ba84ac8;
L_0x1892f60 .functor AND 1, L_0x1892950, L_0x1892fd0, L_0x18930c0, L_0x1892580;
L_0x18931b0 .functor AND 1, L_0x1893340, L_0x18927f0, L_0x1892690, L_0x18924c0;
L_0x1893430/0/0 .functor OR 1, L_0x1892ab0, L_0x1892c10, L_0x1892d70, L_0x1892f60;
L_0x1893430/0/4 .functor OR 1, L_0x18931b0, C4<0>, C4<0>, C4<0>;
L_0x1893430 .functor OR 1, L_0x1893430/0/0, L_0x1893430/0/4, C4<0>, C4<0>;
v0x16c1de0_0 .net *"_s1", 0 0, L_0x1892700;  1 drivers
v0x15c42a0_0 .net *"_s11", 0 0, L_0x1892fd0;  1 drivers
v0x15c4e40_0 .net *"_s13", 0 0, L_0x18930c0;  1 drivers
v0x15c4f00_0 .net *"_s15", 0 0, L_0x1893340;  1 drivers
v0x15c8910_0 .net *"_s3", 0 0, L_0x1892860;  1 drivers
v0x15b1c20_0 .net *"_s5", 0 0, L_0x18929c0;  1 drivers
v0x16d1c80_0 .net *"_s7", 0 0, L_0x1892c80;  1 drivers
v0x1689900_0 .net *"_s9", 0 0, L_0x1892e70;  1 drivers
v0x1684170_0 .net "a0", 0 0, L_0x1892150;  alias, 1 drivers
v0x160d4d0_0 .net "a1", 0 0, L_0x1892350;  alias, 1 drivers
v0x160d570_0 .net "a2", 0 0, L_0x7f942ba84ac8;  alias, 1 drivers
v0x1671f30_0 .net "a3", 0 0, L_0x1892580;  alias, 1 drivers
v0x1671ff0_0 .net "a4", 0 0, L_0x18924c0;  alias, 1 drivers
v0x1622070_0 .net "addWire", 0 0, L_0x1892ab0;  1 drivers
v0x1622130_0 .net "nandWire", 0 0, L_0x1892f60;  1 drivers
v0x166b0c0_0 .net "norWire", 0 0, L_0x18931b0;  1 drivers
v0x166b180_0 .net "ns0", 0 0, L_0x1892690;  1 drivers
v0x15e99a0_0 .net "ns1", 0 0, L_0x18927f0;  1 drivers
v0x15e9a60_0 .net "ns2", 0 0, L_0x1892950;  1 drivers
v0x1503710_0 .net "out", 0 0, L_0x1893430;  alias, 1 drivers
v0x15037d0_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1585850_0 .net "sltWire", 0 0, L_0x1892d70;  1 drivers
v0x1585910_0 .net "xorWire", 0 0, L_0x1892c10;  1 drivers
L_0x1892700 .part v0x1585510_0, 0, 1;
L_0x1892860 .part v0x1585510_0, 1, 1;
L_0x18929c0 .part v0x1585510_0, 2, 1;
L_0x1892c80 .part v0x1585510_0, 0, 1;
L_0x1892e70 .part v0x1585510_0, 1, 1;
L_0x1892fd0 .part v0x1585510_0, 1, 1;
L_0x18930c0 .part v0x1585510_0, 0, 1;
L_0x1893340 .part v0x1585510_0, 2, 1;
S_0x16225a0 .scope module, "control" "ALUcontrolLUT" 4 120, 4 83 0, S_0x15cfb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "muxindex"
    .port_info 1 /OUTPUT 1 "invertB"
    .port_info 2 /OUTPUT 1 "invertOut"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x1546cf0_0 .net "ALUcommand", 2 0, v0x1738b00_0;  alias, 1 drivers
v0x1585010_0 .var "invertB", 0 0;
v0x15850d0_0 .var "invertOut", 0 0;
v0x1585510_0 .var "muxindex", 2 0;
E_0x14f9260 .event edge, v0x1546cf0_0;
S_0x156af00 .scope generate, "genALUs[1]" "genALUs[1]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x15704d0 .param/l "bit" 0 4 127, +C4<01>;
S_0x12f1010 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x156af00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1858270 .functor XOR 1, L_0x1859da0, v0x1585010_0, C4<0>, C4<0>;
L_0x1858780 .functor NOR 1, L_0x1859d00, L_0x1859da0, C4<0>, C4<0>;
L_0x1858880 .functor XOR 1, L_0x1859d00, L_0x1859da0, C4<0>, C4<0>;
L_0x1858940 .functor NAND 1, L_0x1859d00, L_0x1859da0, C4<1>, C4<1>;
L_0x1858a40 .functor XOR 1, v0x15850d0_0, L_0x1858780, C4<0>, C4<0>;
L_0x1858b00 .functor XOR 1, v0x15850d0_0, L_0x1858940, C4<0>, C4<0>;
v0x15c3700_0 .net "a", 0 0, L_0x1859d00;  1 drivers
v0x15c37a0_0 .net "addSubtract", 0 0, L_0x1858710;  1 drivers
v0x15c2b70_0 .net "b", 0 0, L_0x1859da0;  1 drivers
v0x15c2c10_0 .net "bOut", 0 0, L_0x1858270;  1 drivers
v0x15b04e0_0 .net "carryin", 0 0, L_0x1859e40;  1 drivers
v0x15b05d0_0 .net "carryout", 0 0, L_0x18585b0;  1 drivers
v0x15af940_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x15af9e0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x16c7a80_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x16c7b20_0 .net "nandOut", 0 0, L_0x1858b00;  1 drivers
v0x16c27c0_0 .net "nandgate", 0 0, L_0x1858940;  1 drivers
v0x16c2860_0 .net "norOut", 0 0, L_0x1858a40;  1 drivers
v0x16adc30_0 .net "norgate", 0 0, L_0x1858780;  1 drivers
v0x16adcd0_0 .net "result", 0 0, L_0x1859ab0;  1 drivers
L_0x7f942ba84258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16a8970_0 .net "slt", 0 0, L_0x7f942ba84258;  1 drivers
v0x16a8a10_0 .net "xorgate", 0 0, L_0x1858880;  1 drivers
S_0x12ec310 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x12f1010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1858330 .functor AND 1, L_0x1859d00, L_0x1858270, C4<1>, C4<1>;
L_0x18583f0 .functor XOR 1, L_0x1859d00, L_0x1858270, C4<0>, C4<0>;
L_0x18584f0 .functor AND 1, L_0x18583f0, L_0x1859e40, C4<1>, C4<1>;
L_0x18585b0 .functor OR 1, L_0x18584f0, L_0x1858330, C4<0>, C4<0>;
L_0x1858710 .functor XOR 1, L_0x18583f0, L_0x1859e40, C4<0>, C4<0>;
v0x12ed8f0_0 .net "G", 0 0, L_0x1858330;  1 drivers
v0x12f0910_0 .net "P", 0 0, L_0x18583f0;  1 drivers
v0x12f09f0_0 .net "PandCin", 0 0, L_0x18584f0;  1 drivers
v0x12f0210_0 .net "a", 0 0, L_0x1859d00;  alias, 1 drivers
v0x12f02d0_0 .net "b", 0 0, L_0x1858270;  alias, 1 drivers
v0x12ef790_0 .net "carryin", 0 0, L_0x1859e40;  alias, 1 drivers
v0x12ef850_0 .net "carryout", 0 0, L_0x18585b0;  alias, 1 drivers
v0x12e8b10_0 .net "sum", 0 0, L_0x1858710;  alias, 1 drivers
S_0x12e7610 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x12f1010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1858c50 .functor NOT 1, L_0x1858cc0, C4<0>, C4<0>, C4<0>;
L_0x1858db0 .functor NOT 1, L_0x1858e20, C4<0>, C4<0>, C4<0>;
L_0x1858f10 .functor NOT 1, L_0x1858f80, C4<0>, C4<0>, C4<0>;
L_0x1859070 .functor AND 1, L_0x1858f10, L_0x1858db0, L_0x1858c50, L_0x1858710;
L_0x1859260 .functor AND 1, L_0x1858f10, L_0x1858db0, L_0x18592d0, L_0x1858880;
L_0x1859370 .functor AND 1, L_0x1858f10, L_0x18594b0, L_0x1858c50, L_0x7f942ba84258;
L_0x18595a0 .functor AND 1, L_0x1858f10, L_0x1859610, L_0x1859740, L_0x1858b00;
L_0x1859830 .functor AND 1, L_0x18599c0, L_0x1858db0, L_0x1858c50, L_0x1858a40;
L_0x1859ab0/0/0 .functor OR 1, L_0x1859070, L_0x1859260, L_0x1859370, L_0x18595a0;
L_0x1859ab0/0/4 .functor OR 1, L_0x1859830, C4<0>, C4<0>, C4<0>;
L_0x1859ab0 .functor OR 1, L_0x1859ab0/0/0, L_0x1859ab0/0/4, C4<0>, C4<0>;
v0x12ebcc0_0 .net *"_s1", 0 0, L_0x1858cc0;  1 drivers
v0x12eb510_0 .net *"_s11", 0 0, L_0x1859610;  1 drivers
v0x12eaa90_0 .net *"_s13", 0 0, L_0x1859740;  1 drivers
v0x12eab50_0 .net *"_s15", 0 0, L_0x18599c0;  1 drivers
v0x16a2e70_0 .net *"_s3", 0 0, L_0x1858e20;  1 drivers
v0x16f08a0_0 .net *"_s5", 0 0, L_0x1858f80;  1 drivers
v0x16f0980_0 .net *"_s7", 0 0, L_0x18592d0;  1 drivers
v0x15e3e70_0 .net *"_s9", 0 0, L_0x18594b0;  1 drivers
v0x15e3f50_0 .net "a0", 0 0, L_0x1858710;  alias, 1 drivers
v0x1646430_0 .net "a1", 0 0, L_0x1858880;  alias, 1 drivers
v0x16464d0_0 .net "a2", 0 0, L_0x7f942ba84258;  alias, 1 drivers
v0x152ce90_0 .net "a3", 0 0, L_0x1858b00;  alias, 1 drivers
v0x152cf50_0 .net "a4", 0 0, L_0x1858a40;  alias, 1 drivers
v0x15b1080_0 .net "addWire", 0 0, L_0x1859070;  1 drivers
v0x15b1140_0 .net "nandWire", 0 0, L_0x18595a0;  1 drivers
v0x172e6f0_0 .net "norWire", 0 0, L_0x1859830;  1 drivers
v0x172e7b0_0 .net "ns0", 0 0, L_0x1858c50;  1 drivers
v0x15c8610_0 .net "ns1", 0 0, L_0x1858db0;  1 drivers
v0x15c86b0_0 .net "ns2", 0 0, L_0x1858f10;  1 drivers
v0x14fca30_0 .net "out", 0 0, L_0x1859ab0;  alias, 1 drivers
v0x14fcaf0_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x14fe5b0_0 .net "sltWire", 0 0, L_0x1859370;  1 drivers
v0x14fe650_0 .net "xorWire", 0 0, L_0x1859260;  1 drivers
L_0x1858cc0 .part v0x1585510_0, 0, 1;
L_0x1858e20 .part v0x1585510_0, 1, 1;
L_0x1858f80 .part v0x1585510_0, 2, 1;
L_0x18592d0 .part v0x1585510_0, 0, 1;
L_0x18594b0 .part v0x1585510_0, 1, 1;
L_0x1859610 .part v0x1585510_0, 1, 1;
L_0x1859740 .part v0x1585510_0, 0, 1;
L_0x18599c0 .part v0x1585510_0, 2, 1;
S_0x16a36b0 .scope generate, "genALUs[2]" "genALUs[2]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x16c7bc0 .param/l "bit" 0 4 127, +C4<010>;
S_0x168ebb0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x16a36b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x185a000 .functor XOR 1, L_0x185bae0, v0x1585010_0, C4<0>, C4<0>;
L_0x185a470 .functor NOR 1, L_0x185b9b0, L_0x185bae0, C4<0>, C4<0>;
L_0x185a570 .functor XOR 1, L_0x185b9b0, L_0x185bae0, C4<0>, C4<0>;
L_0x185a630 .functor NAND 1, L_0x185b9b0, L_0x185bae0, C4<1>, C4<1>;
L_0x185a730 .functor XOR 1, v0x15850d0_0, L_0x185a470, C4<0>, C4<0>;
L_0x185a7f0 .functor XOR 1, v0x15850d0_0, L_0x185a630, C4<0>, C4<0>;
v0x15cfdf0_0 .net "a", 0 0, L_0x185b9b0;  1 drivers
v0x15cfee0_0 .net "addSubtract", 0 0, L_0x185a400;  1 drivers
v0x1660710_0 .net "b", 0 0, L_0x185bae0;  1 drivers
v0x16607b0_0 .net "bOut", 0 0, L_0x185a000;  1 drivers
v0x165b410_0 .net "carryin", 0 0, L_0x185bc10;  1 drivers
v0x165b4b0_0 .net "carryout", 0 0, L_0x185a2a0;  1 drivers
v0x1656110_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x16561b0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x1641600_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1637000_0 .net "nandOut", 0 0, L_0x185a7f0;  1 drivers
v0x16370a0_0 .net "nandgate", 0 0, L_0x185a630;  1 drivers
v0x161d210_0 .net "norOut", 0 0, L_0x185a730;  1 drivers
v0x161d2b0_0 .net "norgate", 0 0, L_0x185a470;  1 drivers
v0x1617f20_0 .net "result", 0 0, L_0x185b760;  1 drivers
L_0x7f942ba842a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1617ff0_0 .net "slt", 0 0, L_0x7f942ba842a0;  1 drivers
v0x1612fc0_0 .net "xorgate", 0 0, L_0x185a570;  1 drivers
S_0x171a450 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x168ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x185a070 .functor AND 1, L_0x185b9b0, L_0x185a000, C4<1>, C4<1>;
L_0x185a0e0 .functor XOR 1, L_0x185b9b0, L_0x185a000, C4<0>, C4<0>;
L_0x185a1e0 .functor AND 1, L_0x185a0e0, L_0x185bc10, C4<1>, C4<1>;
L_0x185a2a0 .functor OR 1, L_0x185a1e0, L_0x185a070, C4<0>, C4<0>;
L_0x185a400 .functor XOR 1, L_0x185a0e0, L_0x185bc10, C4<0>, C4<0>;
v0x17151d0_0 .net "G", 0 0, L_0x185a070;  1 drivers
v0x1700620_0 .net "P", 0 0, L_0x185a0e0;  1 drivers
v0x17006c0_0 .net "PandCin", 0 0, L_0x185a1e0;  1 drivers
v0x16fb320_0 .net "a", 0 0, L_0x185b9b0;  alias, 1 drivers
v0x16fb3e0_0 .net "b", 0 0, L_0x185a000;  alias, 1 drivers
v0x16f6020_0 .net "carryin", 0 0, L_0x185bc10;  alias, 1 drivers
v0x16f60e0_0 .net "carryout", 0 0, L_0x185a2a0;  alias, 1 drivers
v0x16e1510_0 .net "sum", 0 0, L_0x185a400;  alias, 1 drivers
S_0x16dc210 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x168ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x185a900 .functor NOT 1, L_0x185a970, C4<0>, C4<0>, C4<0>;
L_0x185aa60 .functor NOT 1, L_0x185aad0, C4<0>, C4<0>, C4<0>;
L_0x185abc0 .functor NOT 1, L_0x185ac30, C4<0>, C4<0>, C4<0>;
L_0x185ad20 .functor AND 1, L_0x185abc0, L_0x185aa60, L_0x185a900, L_0x185a400;
L_0x185af10 .functor AND 1, L_0x185abc0, L_0x185aa60, L_0x185af80, L_0x185a570;
L_0x185b020 .functor AND 1, L_0x185abc0, L_0x185b160, L_0x185a900, L_0x7f942ba842a0;
L_0x185b250 .functor AND 1, L_0x185abc0, L_0x185b2c0, L_0x185b3f0, L_0x185a7f0;
L_0x185b4e0 .functor AND 1, L_0x185b670, L_0x185aa60, L_0x185a900, L_0x185a730;
L_0x185b760/0/0 .functor OR 1, L_0x185ad20, L_0x185af10, L_0x185b020, L_0x185b250;
L_0x185b760/0/4 .functor OR 1, L_0x185b4e0, C4<0>, C4<0>, C4<0>;
L_0x185b760 .functor OR 1, L_0x185b760/0/0, L_0x185b760/0/4, C4<0>, C4<0>;
v0x16d7010_0 .net *"_s1", 0 0, L_0x185a970;  1 drivers
v0x16bd0e0_0 .net *"_s11", 0 0, L_0x185b2c0;  1 drivers
v0x16bd1c0_0 .net *"_s13", 0 0, L_0x185b3f0;  1 drivers
v0x16b7df0_0 .net *"_s15", 0 0, L_0x185b670;  1 drivers
v0x16b7ed0_0 .net *"_s3", 0 0, L_0x185aad0;  1 drivers
v0x16b2f00_0 .net *"_s5", 0 0, L_0x185ac30;  1 drivers
v0x16b2b10_0 .net *"_s7", 0 0, L_0x185af80;  1 drivers
v0x16b2bf0_0 .net *"_s9", 0 0, L_0x185b160;  1 drivers
v0x169dfb0_0 .net "a0", 0 0, L_0x185a400;  alias, 1 drivers
v0x1698cb0_0 .net "a1", 0 0, L_0x185a570;  alias, 1 drivers
v0x1698d50_0 .net "a2", 0 0, L_0x7f942ba842a0;  alias, 1 drivers
v0x1693d50_0 .net "a3", 0 0, L_0x185a7f0;  alias, 1 drivers
v0x1693e10_0 .net "a4", 0 0, L_0x185a730;  alias, 1 drivers
v0x16939d0_0 .net "addWire", 0 0, L_0x185ad20;  1 drivers
v0x1693a70_0 .net "nandWire", 0 0, L_0x185b250;  1 drivers
v0x160dd50_0 .net "norWire", 0 0, L_0x185b4e0;  1 drivers
v0x160de10_0 .net "ns0", 0 0, L_0x185a900;  1 drivers
v0x169e050_0 .net "ns1", 0 0, L_0x185aa60;  1 drivers
v0x16037d0_0 .net "ns2", 0 0, L_0x185abc0;  1 drivers
v0x1603890_0 .net "out", 0 0, L_0x185b760;  alias, 1 drivers
v0x15eec50_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x15eecf0_0 .net "sltWire", 0 0, L_0x185b020;  1 drivers
v0x15e46e0_0 .net "xorWire", 0 0, L_0x185af10;  1 drivers
L_0x185a970 .part v0x1585510_0, 0, 1;
L_0x185aad0 .part v0x1585510_0, 1, 1;
L_0x185ac30 .part v0x1585510_0, 2, 1;
L_0x185af80 .part v0x1585510_0, 0, 1;
L_0x185b160 .part v0x1585510_0, 1, 1;
L_0x185b2c0 .part v0x1585510_0, 1, 1;
L_0x185b3f0 .part v0x1585510_0, 0, 1;
L_0x185b670 .part v0x1585510_0, 2, 1;
S_0x1612c40 .scope generate, "genALUs[3]" "genALUs[3]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x166a900 .param/l "bit" 0 4 127, +C4<011>;
S_0x15fe0f0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1612c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x185bd40 .functor XOR 1, L_0x185d740, v0x1585010_0, C4<0>, C4<0>;
L_0x185c160 .functor NOR 1, L_0x185d6a0, L_0x185d740, C4<0>, C4<0>;
L_0x185c260 .functor XOR 1, L_0x185d6a0, L_0x185d740, C4<0>, C4<0>;
L_0x185c320 .functor NAND 1, L_0x185d6a0, L_0x185d740, C4<1>, C4<1>;
L_0x185c420 .functor XOR 1, v0x15850d0_0, L_0x185c160, C4<0>, C4<0>;
L_0x185c4e0 .functor XOR 1, v0x15850d0_0, L_0x185c320, C4<0>, C4<0>;
v0x155bd30_0 .net "a", 0 0, L_0x185d6a0;  1 drivers
v0x155be20_0 .net "addSubtract", 0 0, L_0x185c0f0;  1 drivers
v0x1556a30_0 .net "b", 0 0, L_0x185d740;  1 drivers
v0x1556ad0_0 .net "bOut", 0 0, L_0x185bd40;  1 drivers
v0x1541ef0_0 .net "carryin", 0 0, L_0x185d830;  1 drivers
v0x1541fe0_0 .net "carryout", 0 0, L_0x185bfe0;  1 drivers
v0x153cc00_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x153cca0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x1537910_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x15379b0_0 .net "nandOut", 0 0, L_0x185c4e0;  1 drivers
v0x15329b0_0 .net "nandgate", 0 0, L_0x185c320;  1 drivers
v0x1532a50_0 .net "norOut", 0 0, L_0x185c420;  1 drivers
v0x1532630_0 .net "norgate", 0 0, L_0x185c160;  1 drivers
v0x15326d0_0 .net "result", 0 0, L_0x185d450;  1 drivers
L_0x7f942ba842e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x151dac0_0 .net "slt", 0 0, L_0x7f942ba842e8;  1 drivers
v0x151db90_0 .net "xorgate", 0 0, L_0x185c260;  1 drivers
S_0x15f3ea0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x15fe0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x185bdb0 .functor AND 1, L_0x185d6a0, L_0x185bd40, C4<1>, C4<1>;
L_0x185be20 .functor XOR 1, L_0x185d6a0, L_0x185bd40, C4<0>, C4<0>;
L_0x185bf20 .functor AND 1, L_0x185be20, L_0x185d830, C4<1>, C4<1>;
L_0x185bfe0 .functor OR 1, L_0x185bf20, L_0x185bdb0, C4<0>, C4<0>;
L_0x185c0f0 .functor XOR 1, L_0x185be20, L_0x185d830, C4<0>, C4<0>;
v0x15f8ee0_0 .net "G", 0 0, L_0x185bdb0;  1 drivers
v0x15f3b20_0 .net "P", 0 0, L_0x185be20;  1 drivers
v0x15f3bc0_0 .net "PandCin", 0 0, L_0x185bf20;  1 drivers
v0x15defe0_0 .net "a", 0 0, L_0x185d6a0;  alias, 1 drivers
v0x15df0a0_0 .net "b", 0 0, L_0x185bd40;  alias, 1 drivers
v0x15da080_0 .net "carryin", 0 0, L_0x185d830;  alias, 1 drivers
v0x15da140_0 .net "carryout", 0 0, L_0x185bfe0;  alias, 1 drivers
v0x15d9d00_0 .net "sum", 0 0, L_0x185c0f0;  alias, 1 drivers
S_0x15475a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x15fe0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x185c5f0 .functor NOT 1, L_0x185c660, C4<0>, C4<0>, C4<0>;
L_0x185c750 .functor NOT 1, L_0x185c7c0, C4<0>, C4<0>, C4<0>;
L_0x185c8b0 .functor NOT 1, L_0x185c920, C4<0>, C4<0>, C4<0>;
L_0x185ca10 .functor AND 1, L_0x185c8b0, L_0x185c750, L_0x185c5f0, L_0x185c0f0;
L_0x185cc00 .functor AND 1, L_0x185c8b0, L_0x185c750, L_0x185cc70, L_0x185c260;
L_0x185cd10 .functor AND 1, L_0x185c8b0, L_0x185ce50, L_0x185c5f0, L_0x7f942ba842e8;
L_0x185cf40 .functor AND 1, L_0x185c8b0, L_0x185cfb0, L_0x185d0e0, L_0x185c4e0;
L_0x185d1d0 .functor AND 1, L_0x185d360, L_0x185c750, L_0x185c5f0, L_0x185c420;
L_0x185d450/0/0 .functor OR 1, L_0x185ca10, L_0x185cc00, L_0x185cd10, L_0x185cf40;
L_0x185d450/0/4 .functor OR 1, L_0x185d1d0, C4<0>, C4<0>, C4<0>;
L_0x185d450 .functor OR 1, L_0x185d450/0/0, L_0x185d450/0/4, C4<0>, C4<0>;
v0x1542390_0 .net *"_s1", 0 0, L_0x185c660;  1 drivers
v0x152d740_0 .net *"_s11", 0 0, L_0x185cfb0;  1 drivers
v0x152d820_0 .net *"_s13", 0 0, L_0x185d0e0;  1 drivers
v0x1528480_0 .net *"_s15", 0 0, L_0x185d360;  1 drivers
v0x1528560_0 .net *"_s3", 0 0, L_0x185c7c0;  1 drivers
v0x15231c0_0 .net *"_s5", 0 0, L_0x185c920;  1 drivers
v0x15232a0_0 .net *"_s7", 0 0, L_0x185cc70;  1 drivers
v0x1565c50_0 .net *"_s9", 0 0, L_0x185ce50;  1 drivers
v0x1565d30_0 .net "a0", 0 0, L_0x185c0f0;  alias, 1 drivers
v0x150e650_0 .net "a1", 0 0, L_0x185c260;  alias, 1 drivers
v0x150e6f0_0 .net "a2", 0 0, L_0x7f942ba842e8;  alias, 1 drivers
v0x154c860_0 .net "a3", 0 0, L_0x185c4e0;  alias, 1 drivers
v0x154c920_0 .net "a4", 0 0, L_0x185c420;  alias, 1 drivers
v0x1599f90_0 .net "addWire", 0 0, L_0x185ca10;  1 drivers
v0x159a030_0 .net "nandWire", 0 0, L_0x185cf40;  1 drivers
v0x1594c90_0 .net "norWire", 0 0, L_0x185d1d0;  1 drivers
v0x1594d50_0 .net "ns0", 0 0, L_0x185c5f0;  1 drivers
v0x157ae50_0 .net "ns1", 0 0, L_0x185c750;  1 drivers
v0x157aef0_0 .net "ns2", 0 0, L_0x185c8b0;  1 drivers
v0x1575b50_0 .net "out", 0 0, L_0x185d450;  alias, 1 drivers
v0x1575c10_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1561030_0 .net "sltWire", 0 0, L_0x185cd10;  1 drivers
v0x15610d0_0 .net "xorWire", 0 0, L_0x185cc00;  1 drivers
L_0x185c660 .part v0x1585510_0, 0, 1;
L_0x185c7c0 .part v0x1585510_0, 1, 1;
L_0x185c920 .part v0x1585510_0, 2, 1;
L_0x185cc70 .part v0x1585510_0, 0, 1;
L_0x185ce50 .part v0x1585510_0, 1, 1;
L_0x185cfb0 .part v0x1585510_0, 1, 1;
L_0x185d0e0 .part v0x1585510_0, 0, 1;
L_0x185d360 .part v0x1585510_0, 2, 1;
S_0x15187c0 .scope generate, "genALUs[4]" "genALUs[4]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x1532770 .param/l "bit" 0 4 127, +C4<0100>;
S_0x15134e0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x15187c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x185d960 .functor XOR 1, L_0x185f3e0, v0x1585010_0, C4<0>, C4<0>;
L_0x185de20 .functor NOR 1, L_0x185f2e0, L_0x185f3e0, C4<0>, C4<0>;
L_0x185df20 .functor XOR 1, L_0x185f2e0, L_0x185f3e0, C4<0>, C4<0>;
L_0x185dfe0 .functor NAND 1, L_0x185f2e0, L_0x185f3e0, C4<1>, C4<1>;
L_0x185e0e0 .functor XOR 1, v0x15850d0_0, L_0x185de20, C4<0>, C4<0>;
L_0x185e1a0 .functor XOR 1, v0x15850d0_0, L_0x185dfe0, C4<0>, C4<0>;
v0x14cead0_0 .net "a", 0 0, L_0x185f2e0;  1 drivers
v0x14ceb90_0 .net "addSubtract", 0 0, L_0x185ddb0;  1 drivers
v0x14cd410_0 .net "b", 0 0, L_0x185f3e0;  1 drivers
v0x14cd4b0_0 .net "bOut", 0 0, L_0x185d960;  1 drivers
v0x14d1fb0_0 .net "carryin", 0 0, L_0x185f480;  1 drivers
v0x14d2050_0 .net "carryout", 0 0, L_0x185dc50;  1 drivers
v0x14d17f0_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x14d0cb0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x14d0d50_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x14c97d0_0 .net "nandOut", 0 0, L_0x185e1a0;  1 drivers
v0x14c98a0_0 .net "nandgate", 0 0, L_0x185dfe0;  1 drivers
v0x14c8110_0 .net "norOut", 0 0, L_0x185e0e0;  1 drivers
v0x14c81e0_0 .net "norgate", 0 0, L_0x185de20;  1 drivers
v0x14cccb0_0 .net "result", 0 0, L_0x185f090;  1 drivers
L_0x7f942ba84330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ccd80_0 .net "slt", 0 0, L_0x7f942ba84330;  1 drivers
v0x14cc4f0_0 .net "xorgate", 0 0, L_0x185df20;  1 drivers
S_0x14e2010 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x15134e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x185d9d0 .functor AND 1, L_0x185f2e0, L_0x185d960, C4<1>, C4<1>;
L_0x185da90 .functor XOR 1, L_0x185f2e0, L_0x185d960, C4<0>, C4<0>;
L_0x185db90 .functor AND 1, L_0x185da90, L_0x185f480, C4<1>, C4<1>;
L_0x185dc50 .functor OR 1, L_0x185db90, L_0x185d9d0, C4<0>, C4<0>;
L_0x185ddb0 .functor XOR 1, L_0x185da90, L_0x185f480, C4<0>, C4<0>;
v0x14e6bb0_0 .net "G", 0 0, L_0x185d9d0;  1 drivers
v0x14e6c90_0 .net "P", 0 0, L_0x185da90;  1 drivers
v0x14e63f0_0 .net "PandCin", 0 0, L_0x185db90;  1 drivers
v0x14e64e0_0 .net "a", 0 0, L_0x185f2e0;  alias, 1 drivers
v0x14e58b0_0 .net "b", 0 0, L_0x185d960;  alias, 1 drivers
v0x14e5970_0 .net "carryin", 0 0, L_0x185f480;  alias, 1 drivers
v0x14de3d0_0 .net "carryout", 0 0, L_0x185dc50;  alias, 1 drivers
v0x14de490_0 .net "sum", 0 0, L_0x185ddb0;  alias, 1 drivers
S_0x14dcd10 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x15134e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x185e2b0 .functor NOT 1, L_0x185e320, C4<0>, C4<0>, C4<0>;
L_0x185e410 .functor NOT 1, L_0x185e480, C4<0>, C4<0>, C4<0>;
L_0x185e570 .functor NOT 1, L_0x185e5e0, C4<0>, C4<0>, C4<0>;
L_0x185e6d0 .functor AND 1, L_0x185e570, L_0x185e410, L_0x185e2b0, L_0x185ddb0;
L_0x185e8c0 .functor AND 1, L_0x185e570, L_0x185e410, L_0x185e930, L_0x185df20;
L_0x185e9d0 .functor AND 1, L_0x185e570, L_0x185ead0, L_0x185e2b0, L_0x7f942ba84330;
L_0x185ebc0 .functor AND 1, L_0x185e570, L_0x185ec30, L_0x185ed20, L_0x185e1a0;
L_0x185ee10 .functor AND 1, L_0x185efa0, L_0x185e410, L_0x185e2b0, L_0x185e0e0;
L_0x185f090/0/0 .functor OR 1, L_0x185e6d0, L_0x185e8c0, L_0x185e9d0, L_0x185ebc0;
L_0x185f090/0/4 .functor OR 1, L_0x185ee10, C4<0>, C4<0>, C4<0>;
L_0x185f090 .functor OR 1, L_0x185f090/0/0, L_0x185f090/0/4, C4<0>, C4<0>;
v0x14e19b0_0 .net *"_s1", 0 0, L_0x185e320;  1 drivers
v0x14e1110_0 .net *"_s11", 0 0, L_0x185ec30;  1 drivers
v0x14e11f0_0 .net *"_s13", 0 0, L_0x185ed20;  1 drivers
v0x14e05d0_0 .net *"_s15", 0 0, L_0x185efa0;  1 drivers
v0x14e06b0_0 .net *"_s3", 0 0, L_0x185e480;  1 drivers
v0x14d9160_0 .net *"_s5", 0 0, L_0x185e5e0;  1 drivers
v0x14d7a10_0 .net *"_s7", 0 0, L_0x185e930;  1 drivers
v0x14d7af0_0 .net *"_s9", 0 0, L_0x185ead0;  1 drivers
v0x14dc5b0_0 .net "a0", 0 0, L_0x185ddb0;  alias, 1 drivers
v0x14dbdf0_0 .net "a1", 0 0, L_0x185df20;  alias, 1 drivers
v0x14dbe90_0 .net "a2", 0 0, L_0x7f942ba84330;  alias, 1 drivers
v0x14db2b0_0 .net "a3", 0 0, L_0x185e1a0;  alias, 1 drivers
v0x14db370_0 .net "a4", 0 0, L_0x185e0e0;  alias, 1 drivers
v0x14d3dd0_0 .net "addWire", 0 0, L_0x185e6d0;  1 drivers
v0x14d3e90_0 .net "nandWire", 0 0, L_0x185ebc0;  1 drivers
v0x14d2710_0 .net "norWire", 0 0, L_0x185ee10;  1 drivers
v0x14d27d0_0 .net "ns0", 0 0, L_0x185e2b0;  1 drivers
v0x14d73c0_0 .net "ns1", 0 0, L_0x185e410;  1 drivers
v0x14dc650_0 .net "ns2", 0 0, L_0x185e570;  1 drivers
v0x14d6af0_0 .net "out", 0 0, L_0x185f090;  alias, 1 drivers
v0x14d6bb0_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x14d5fb0_0 .net "sltWire", 0 0, L_0x185e9d0;  1 drivers
v0x14d6070_0 .net "xorWire", 0 0, L_0x185e8c0;  1 drivers
L_0x185e320 .part v0x1585510_0, 0, 1;
L_0x185e480 .part v0x1585510_0, 1, 1;
L_0x185e5e0 .part v0x1585510_0, 2, 1;
L_0x185e930 .part v0x1585510_0, 0, 1;
L_0x185ead0 .part v0x1585510_0, 1, 1;
L_0x185ec30 .part v0x1585510_0, 1, 1;
L_0x185ed20 .part v0x1585510_0, 0, 1;
L_0x185efa0 .part v0x1585510_0, 2, 1;
S_0x14cb9b0 .scope generate, "genALUs[5]" "genALUs[5]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x14cec30 .param/l "bit" 0 4 127, +C4<0101>;
S_0x14c44d0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x14cb9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x185f6b0 .functor XOR 1, L_0x1861030, v0x1585010_0, C4<0>, C4<0>;
L_0x185fad0 .functor NOR 1, L_0x1860f90, L_0x1861030, C4<0>, C4<0>;
L_0x185fbd0 .functor XOR 1, L_0x1860f90, L_0x1861030, C4<0>, C4<0>;
L_0x185fc90 .functor NAND 1, L_0x1860f90, L_0x1861030, C4<1>, C4<1>;
L_0x185fd90 .functor XOR 1, v0x15850d0_0, L_0x185fad0, C4<0>, C4<0>;
L_0x185fe50 .functor XOR 1, v0x15850d0_0, L_0x185fc90, C4<0>, C4<0>;
v0x14b2db0_0 .net "a", 0 0, L_0x1860f90;  1 drivers
v0x14b2e50_0 .net "addSubtract", 0 0, L_0x185fa60;  1 drivers
v0x14b25f0_0 .net "b", 0 0, L_0x1861030;  1 drivers
v0x14b2690_0 .net "bOut", 0 0, L_0x185f6b0;  1 drivers
v0x14b1ab0_0 .net "carryin", 0 0, L_0x1861150;  1 drivers
v0x14b1ba0_0 .net "carryout", 0 0, L_0x185f900;  1 drivers
v0x14aa5d0_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x14aa670_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x14a8f10_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x14a8fb0_0 .net "nandOut", 0 0, L_0x185fe50;  1 drivers
v0x14adab0_0 .net "nandgate", 0 0, L_0x185fc90;  1 drivers
v0x14adb50_0 .net "norOut", 0 0, L_0x185fd90;  1 drivers
v0x14ad2f0_0 .net "norgate", 0 0, L_0x185fad0;  1 drivers
v0x14ad390_0 .net "result", 0 0, L_0x1860d40;  1 drivers
L_0x7f942ba84378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ac7b0_0 .net "slt", 0 0, L_0x7f942ba84378;  1 drivers
v0x14ac880_0 .net "xorgate", 0 0, L_0x185fbd0;  1 drivers
S_0x14c79b0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x14c44d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x185f720 .functor AND 1, L_0x1860f90, L_0x185f6b0, C4<1>, C4<1>;
L_0x185f790 .functor XOR 1, L_0x1860f90, L_0x185f6b0, C4<0>, C4<0>;
L_0x185f890 .functor AND 1, L_0x185f790, L_0x1861150, C4<1>, C4<1>;
L_0x185f900 .functor OR 1, L_0x185f890, L_0x185f720, C4<0>, C4<0>;
L_0x185fa60 .functor XOR 1, L_0x185f790, L_0x1861150, C4<0>, C4<0>;
v0x14c7270_0 .net "G", 0 0, L_0x185f720;  1 drivers
v0x14c66b0_0 .net "P", 0 0, L_0x185f790;  1 drivers
v0x14c6770_0 .net "PandCin", 0 0, L_0x185f890;  1 drivers
v0x14bf1d0_0 .net "a", 0 0, L_0x1860f90;  alias, 1 drivers
v0x14bf290_0 .net "b", 0 0, L_0x185f6b0;  alias, 1 drivers
v0x14bdb10_0 .net "carryin", 0 0, L_0x1861150;  alias, 1 drivers
v0x14bdbd0_0 .net "carryout", 0 0, L_0x185f900;  alias, 1 drivers
v0x14c26b0_0 .net "sum", 0 0, L_0x185fa60;  alias, 1 drivers
S_0x14c1ef0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x14c44d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x185ff60 .functor NOT 1, L_0x185ffd0, C4<0>, C4<0>, C4<0>;
L_0x18600c0 .functor NOT 1, L_0x1860130, C4<0>, C4<0>, C4<0>;
L_0x1860220 .functor NOT 1, L_0x1860290, C4<0>, C4<0>, C4<0>;
L_0x1860380 .functor AND 1, L_0x1860220, L_0x18600c0, L_0x185ff60, L_0x185fa60;
L_0x1860570 .functor AND 1, L_0x1860220, L_0x18600c0, L_0x18605e0, L_0x185fbd0;
L_0x1860680 .functor AND 1, L_0x1860220, L_0x1860780, L_0x185ff60, L_0x7f942ba84378;
L_0x1860870 .functor AND 1, L_0x1860220, L_0x18608e0, L_0x18609d0, L_0x185fe50;
L_0x1860ac0 .functor AND 1, L_0x1860c50, L_0x18600c0, L_0x185ff60, L_0x185fd90;
L_0x1860d40/0/0 .functor OR 1, L_0x1860380, L_0x1860570, L_0x1860680, L_0x1860870;
L_0x1860d40/0/4 .functor OR 1, L_0x1860ac0, C4<0>, C4<0>, C4<0>;
L_0x1860d40 .functor OR 1, L_0x1860d40/0/0, L_0x1860d40/0/4, C4<0>, C4<0>;
v0x14c1460_0 .net *"_s1", 0 0, L_0x185ffd0;  1 drivers
v0x14b9ed0_0 .net *"_s11", 0 0, L_0x18608e0;  1 drivers
v0x14b9fb0_0 .net *"_s13", 0 0, L_0x18609d0;  1 drivers
v0x14b8810_0 .net *"_s15", 0 0, L_0x1860c50;  1 drivers
v0x14b88f0_0 .net *"_s3", 0 0, L_0x1860130;  1 drivers
v0x14bd3b0_0 .net *"_s5", 0 0, L_0x1860290;  1 drivers
v0x14bd490_0 .net *"_s7", 0 0, L_0x18605e0;  1 drivers
v0x14bcbf0_0 .net *"_s9", 0 0, L_0x1860780;  1 drivers
v0x14bccd0_0 .net "a0", 0 0, L_0x185fa60;  alias, 1 drivers
v0x14bc140_0 .net "a1", 0 0, L_0x185fbd0;  alias, 1 drivers
v0x14b4bd0_0 .net "a2", 0 0, L_0x7f942ba84378;  alias, 1 drivers
v0x14b4c90_0 .net "a3", 0 0, L_0x185fe50;  alias, 1 drivers
v0x14b3510_0 .net "a4", 0 0, L_0x185fd90;  alias, 1 drivers
v0x14b35d0_0 .net "addWire", 0 0, L_0x1860380;  1 drivers
v0x14b80b0_0 .net "nandWire", 0 0, L_0x1860870;  1 drivers
v0x14b8170_0 .net "norWire", 0 0, L_0x1860ac0;  1 drivers
v0x14b78f0_0 .net "ns0", 0 0, L_0x185ff60;  1 drivers
v0x14b6db0_0 .net "ns1", 0 0, L_0x18600c0;  1 drivers
v0x14b6e70_0 .net "ns2", 0 0, L_0x1860220;  1 drivers
v0x14af8d0_0 .net "out", 0 0, L_0x1860d40;  alias, 1 drivers
v0x14af990_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x14ae210_0 .net "sltWire", 0 0, L_0x1860680;  1 drivers
v0x14ae2d0_0 .net "xorWire", 0 0, L_0x1860570;  1 drivers
L_0x185ffd0 .part v0x1585510_0, 0, 1;
L_0x1860130 .part v0x1585510_0, 1, 1;
L_0x1860290 .part v0x1585510_0, 2, 1;
L_0x18605e0 .part v0x1585510_0, 0, 1;
L_0x1860780 .part v0x1585510_0, 1, 1;
L_0x18608e0 .part v0x1585510_0, 1, 1;
L_0x18609d0 .part v0x1585510_0, 0, 1;
L_0x1860c50 .part v0x1585510_0, 2, 1;
S_0x14a52d0 .scope generate, "genALUs[6]" "genALUs[6]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x14a3ca0 .param/l "bit" 0 4 127, +C4<0110>;
S_0x14a87b0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x14a52d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x185f640 .functor XOR 1, L_0x1862d80, v0x1585010_0, C4<0>, C4<0>;
L_0x18616d0 .functor NOR 1, L_0x1862bd0, L_0x1862d80, C4<0>, C4<0>;
L_0x18617d0 .functor XOR 1, L_0x1862bd0, L_0x1862d80, C4<0>, C4<0>;
L_0x1861890 .functor NAND 1, L_0x1862bd0, L_0x1862d80, C4<1>, C4<1>;
L_0x1861990 .functor XOR 1, v0x15850d0_0, L_0x18616d0, C4<0>, C4<0>;
L_0x1861a50 .functor XOR 1, v0x15850d0_0, L_0x1861890, C4<0>, C4<0>;
v0x14933f0_0 .net "a", 0 0, L_0x1862bd0;  1 drivers
v0x14934c0_0 .net "addSubtract", 0 0, L_0x1861660;  1 drivers
v0x14928b0_0 .net "b", 0 0, L_0x1862d80;  1 drivers
v0x1492950_0 .net "bOut", 0 0, L_0x185f640;  1 drivers
v0x148b3d0_0 .net "carryin", 0 0, L_0x1862f30;  1 drivers
v0x148b470_0 .net "carryout", 0 0, L_0x1861500;  1 drivers
v0x1489d10_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x1489db0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x148e9c0_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x163c300_0 .net "nandOut", 0 0, L_0x1861a50;  1 drivers
v0x148e0f0_0 .net "nandgate", 0 0, L_0x1861890;  1 drivers
v0x148e190_0 .net "norOut", 0 0, L_0x1861990;  1 drivers
v0x148d5b0_0 .net "norgate", 0 0, L_0x18616d0;  1 drivers
v0x148d650_0 .net "result", 0 0, L_0x1862980;  1 drivers
L_0x7f942ba843c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14860d0_0 .net "slt", 0 0, L_0x7f942ba843c0;  1 drivers
v0x14861a0_0 .net "xorgate", 0 0, L_0x18617d0;  1 drivers
S_0x14a74b0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x14a87b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1861280 .functor AND 1, L_0x1862bd0, L_0x185f640, C4<1>, C4<1>;
L_0x1861340 .functor XOR 1, L_0x1862bd0, L_0x185f640, C4<0>, C4<0>;
L_0x1861440 .functor AND 1, L_0x1861340, L_0x1862f30, C4<1>, C4<1>;
L_0x1861500 .functor OR 1, L_0x1861440, L_0x1861280, C4<0>, C4<0>;
L_0x1861660 .functor XOR 1, L_0x1861340, L_0x1862f30, C4<0>, C4<0>;
v0x14a80d0_0 .net "G", 0 0, L_0x1861280;  1 drivers
v0x149ffd0_0 .net "P", 0 0, L_0x1861340;  1 drivers
v0x14a0090_0 .net "PandCin", 0 0, L_0x1861440;  1 drivers
v0x149e910_0 .net "a", 0 0, L_0x1862bd0;  alias, 1 drivers
v0x149e9d0_0 .net "b", 0 0, L_0x185f640;  alias, 1 drivers
v0x14a34b0_0 .net "carryin", 0 0, L_0x1862f30;  alias, 1 drivers
v0x14a3570_0 .net "carryout", 0 0, L_0x1861500;  alias, 1 drivers
v0x14a2cf0_0 .net "sum", 0 0, L_0x1861660;  alias, 1 drivers
S_0x14a21b0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x14a87b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1861b60 .functor NOT 1, L_0x1861bd0, C4<0>, C4<0>, C4<0>;
L_0x1861cc0 .functor NOT 1, L_0x1861d30, C4<0>, C4<0>, C4<0>;
L_0x1861e20 .functor NOT 1, L_0x1861e90, C4<0>, C4<0>, C4<0>;
L_0x1861f80 .functor AND 1, L_0x1861e20, L_0x1861cc0, L_0x1861b60, L_0x1861660;
L_0x1862170 .functor AND 1, L_0x1861e20, L_0x1861cc0, L_0x18621e0, L_0x18617d0;
L_0x1862280 .functor AND 1, L_0x1861e20, L_0x1862380, L_0x1861b60, L_0x7f942ba843c0;
L_0x1862470 .functor AND 1, L_0x1861e20, L_0x18624e0, L_0x1862610, L_0x1861a50;
L_0x1862700 .functor AND 1, L_0x1862890, L_0x1861cc0, L_0x1861b60, L_0x1861990;
L_0x1862980/0/0 .functor OR 1, L_0x1861f80, L_0x1862170, L_0x1862280, L_0x1862470;
L_0x1862980/0/4 .functor OR 1, L_0x1862700, C4<0>, C4<0>, C4<0>;
L_0x1862980 .functor OR 1, L_0x1862980/0/0, L_0x1862980/0/4, C4<0>, C4<0>;
v0x149ad80_0 .net *"_s1", 0 0, L_0x1861bd0;  1 drivers
v0x1499610_0 .net *"_s11", 0 0, L_0x18624e0;  1 drivers
v0x14996f0_0 .net *"_s13", 0 0, L_0x1862610;  1 drivers
v0x149e1b0_0 .net *"_s15", 0 0, L_0x1862890;  1 drivers
v0x149e290_0 .net *"_s3", 0 0, L_0x1861d30;  1 drivers
v0x149da80_0 .net *"_s5", 0 0, L_0x1861e90;  1 drivers
v0x149ceb0_0 .net *"_s7", 0 0, L_0x18621e0;  1 drivers
v0x149cf90_0 .net *"_s9", 0 0, L_0x1862380;  1 drivers
v0x14959d0_0 .net "a0", 0 0, L_0x1861660;  alias, 1 drivers
v0x1494310_0 .net "a1", 0 0, L_0x18617d0;  alias, 1 drivers
v0x14943b0_0 .net "a2", 0 0, L_0x7f942ba843c0;  alias, 1 drivers
v0x1498eb0_0 .net "a3", 0 0, L_0x1861a50;  alias, 1 drivers
v0x1498f70_0 .net "a4", 0 0, L_0x1861990;  alias, 1 drivers
v0x14986f0_0 .net "addWire", 0 0, L_0x1861f80;  1 drivers
v0x14987b0_0 .net "nandWire", 0 0, L_0x1862470;  1 drivers
v0x1497bb0_0 .net "norWire", 0 0, L_0x1862700;  1 drivers
v0x1497c70_0 .net "ns0", 0 0, L_0x1861b60;  1 drivers
v0x14907e0_0 .net "ns1", 0 0, L_0x1861cc0;  1 drivers
v0x1495a70_0 .net "ns2", 0 0, L_0x1861e20;  1 drivers
v0x148f010_0 .net "out", 0 0, L_0x1862980;  alias, 1 drivers
v0x148f0d0_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1493bb0_0 .net "sltWire", 0 0, L_0x1862280;  1 drivers
v0x1493c70_0 .net "xorWire", 0 0, L_0x1862170;  1 drivers
L_0x1861bd0 .part v0x1585510_0, 0, 1;
L_0x1861d30 .part v0x1585510_0, 1, 1;
L_0x1861e90 .part v0x1585510_0, 2, 1;
L_0x18621e0 .part v0x1585510_0, 0, 1;
L_0x1862380 .part v0x1585510_0, 1, 1;
L_0x18624e0 .part v0x1585510_0, 1, 1;
L_0x1862610 .part v0x1585510_0, 0, 1;
L_0x1862890 .part v0x1585510_0, 2, 1;
S_0x1484a10 .scope generate, "genALUs[7]" "genALUs[7]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x1497d10 .param/l "bit" 0 4 127, +C4<0111>;
S_0x14895b0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1484a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x185ba50 .functor XOR 1, L_0x1864a20, v0x1585010_0, C4<0>, C4<0>;
L_0x18634c0 .functor NOR 1, L_0x1864980, L_0x1864a20, C4<0>, C4<0>;
L_0x18635c0 .functor XOR 1, L_0x1864980, L_0x1864a20, C4<0>, C4<0>;
L_0x1863680 .functor NAND 1, L_0x1864980, L_0x1864a20, C4<1>, C4<1>;
L_0x1863780 .functor XOR 1, v0x15850d0_0, L_0x18634c0, C4<0>, C4<0>;
L_0x1863840 .functor XOR 1, v0x15850d0_0, L_0x1863680, C4<0>, C4<0>;
v0x14736b0_0 .net "a", 0 0, L_0x1864980;  1 drivers
v0x14737a0_0 .net "addSubtract", 0 0, L_0x1863450;  1 drivers
v0x146c1d0_0 .net "b", 0 0, L_0x1864a20;  1 drivers
v0x146c270_0 .net "bOut", 0 0, L_0x185ba50;  1 drivers
v0x146ab10_0 .net "carryin", 0 0, L_0x1862fd0;  1 drivers
v0x146ac00_0 .net "carryout", 0 0, L_0x18632f0;  1 drivers
v0x146f6b0_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x146f750_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x146eef0_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x146ef90_0 .net "nandOut", 0 0, L_0x1863840;  1 drivers
v0x146e3b0_0 .net "nandgate", 0 0, L_0x1863680;  1 drivers
v0x146e450_0 .net "norOut", 0 0, L_0x1863780;  1 drivers
v0x1466ed0_0 .net "norgate", 0 0, L_0x18634c0;  1 drivers
v0x1466f70_0 .net "result", 0 0, L_0x1864730;  1 drivers
L_0x7f942ba84408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1465810_0 .net "slt", 0 0, L_0x7f942ba84408;  1 drivers
v0x14658e0_0 .net "xorgate", 0 0, L_0x18635c0;  1 drivers
S_0x14882b0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x14895b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1863070 .functor AND 1, L_0x1864980, L_0x185ba50, C4<1>, C4<1>;
L_0x1863130 .functor XOR 1, L_0x1864980, L_0x185ba50, C4<0>, C4<0>;
L_0x1863230 .functor AND 1, L_0x1863130, L_0x1862fd0, C4<1>, C4<1>;
L_0x18632f0 .functor OR 1, L_0x1863230, L_0x1863070, C4<0>, C4<0>;
L_0x1863450 .functor XOR 1, L_0x1863130, L_0x1862fd0, C4<0>, C4<0>;
v0x1480e50_0 .net "G", 0 0, L_0x1863070;  1 drivers
v0x147f710_0 .net "P", 0 0, L_0x1863130;  1 drivers
v0x147f7d0_0 .net "PandCin", 0 0, L_0x1863230;  1 drivers
v0x14842b0_0 .net "a", 0 0, L_0x1864980;  alias, 1 drivers
v0x1484370_0 .net "b", 0 0, L_0x185ba50;  alias, 1 drivers
v0x1483af0_0 .net "carryin", 0 0, L_0x1862fd0;  alias, 1 drivers
v0x1483bb0_0 .net "carryout", 0 0, L_0x18632f0;  alias, 1 drivers
v0x1482fb0_0 .net "sum", 0 0, L_0x1863450;  alias, 1 drivers
S_0x147bad0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x14895b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1863950 .functor NOT 1, L_0x18639c0, C4<0>, C4<0>, C4<0>;
L_0x1863ab0 .functor NOT 1, L_0x1863b20, C4<0>, C4<0>, C4<0>;
L_0x1863c10 .functor NOT 1, L_0x1863c80, C4<0>, C4<0>, C4<0>;
L_0x1863d70 .functor AND 1, L_0x1863c10, L_0x1863ab0, L_0x1863950, L_0x1863450;
L_0x1863f60 .functor AND 1, L_0x1863c10, L_0x1863ab0, L_0x1863fd0, L_0x18635c0;
L_0x1864070 .functor AND 1, L_0x1863c10, L_0x1864170, L_0x1863950, L_0x7f942ba84408;
L_0x1864260 .functor AND 1, L_0x1863c10, L_0x18642d0, L_0x18643c0, L_0x1863840;
L_0x18644b0 .functor AND 1, L_0x1864640, L_0x1863ab0, L_0x1863950, L_0x1863780;
L_0x1864730/0/0 .functor OR 1, L_0x1863d70, L_0x1863f60, L_0x1864070, L_0x1864260;
L_0x1864730/0/4 .functor OR 1, L_0x18644b0, C4<0>, C4<0>, C4<0>;
L_0x1864730 .functor OR 1, L_0x1864730/0/0, L_0x1864730/0/4, C4<0>, C4<0>;
v0x147a4c0_0 .net *"_s1", 0 0, L_0x18639c0;  1 drivers
v0x147efb0_0 .net *"_s11", 0 0, L_0x18642d0;  1 drivers
v0x147f090_0 .net *"_s13", 0 0, L_0x18643c0;  1 drivers
v0x147e7f0_0 .net *"_s15", 0 0, L_0x1864640;  1 drivers
v0x147e8d0_0 .net *"_s3", 0 0, L_0x1863b20;  1 drivers
v0x147dcb0_0 .net *"_s5", 0 0, L_0x1863c80;  1 drivers
v0x147dd90_0 .net *"_s7", 0 0, L_0x1863fd0;  1 drivers
v0x14767d0_0 .net *"_s9", 0 0, L_0x1864170;  1 drivers
v0x14768b0_0 .net "a0", 0 0, L_0x1863450;  alias, 1 drivers
v0x14751a0_0 .net "a1", 0 0, L_0x18635c0;  alias, 1 drivers
v0x1479cb0_0 .net "a2", 0 0, L_0x7f942ba84408;  alias, 1 drivers
v0x1479d70_0 .net "a3", 0 0, L_0x1863840;  alias, 1 drivers
v0x14794f0_0 .net "a4", 0 0, L_0x1863780;  alias, 1 drivers
v0x14795b0_0 .net "addWire", 0 0, L_0x1863d70;  1 drivers
v0x14789b0_0 .net "nandWire", 0 0, L_0x1864260;  1 drivers
v0x1478a70_0 .net "norWire", 0 0, L_0x18644b0;  1 drivers
v0x14714d0_0 .net "ns0", 0 0, L_0x1863950;  1 drivers
v0x146fe10_0 .net "ns1", 0 0, L_0x1863ab0;  1 drivers
v0x146fed0_0 .net "ns2", 0 0, L_0x1863c10;  1 drivers
v0x14749b0_0 .net "out", 0 0, L_0x1864730;  alias, 1 drivers
v0x1474a70_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x14741f0_0 .net "sltWire", 0 0, L_0x1864070;  1 drivers
v0x14742b0_0 .net "xorWire", 0 0, L_0x1863f60;  1 drivers
L_0x18639c0 .part v0x1585510_0, 0, 1;
L_0x1863b20 .part v0x1585510_0, 1, 1;
L_0x1863c80 .part v0x1585510_0, 2, 1;
L_0x1863fd0 .part v0x1585510_0, 0, 1;
L_0x1864170 .part v0x1585510_0, 1, 1;
L_0x18642d0 .part v0x1585510_0, 1, 1;
L_0x18643c0 .part v0x1585510_0, 0, 1;
L_0x1864640 .part v0x1585510_0, 2, 1;
S_0x146a3b0 .scope generate, "genALUs[8]" "genALUs[8]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x146f7f0 .param/l "bit" 0 4 127, +C4<01000>;
S_0x1469bf0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x146a3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1864c00 .functor XOR 1, L_0x1864ac0, v0x1585010_0, C4<0>, C4<0>;
L_0x18650c0 .functor NOR 1, L_0x1731400, L_0x1864ac0, C4<0>, C4<0>;
L_0x18651c0 .functor XOR 1, L_0x1731400, L_0x1864ac0, C4<0>, C4<0>;
L_0x1865280 .functor NAND 1, L_0x1731400, L_0x1864ac0, C4<1>, C4<1>;
L_0x1865380 .functor XOR 1, v0x15850d0_0, L_0x18650c0, C4<0>, C4<0>;
L_0x1865440 .functor XOR 1, v0x15850d0_0, L_0x1865280, C4<0>, C4<0>;
v0x144cfd0_0 .net "a", 0 0, L_0x1731400;  1 drivers
v0x144d0a0_0 .net "addSubtract", 0 0, L_0x1865050;  1 drivers
v0x144b910_0 .net "b", 0 0, L_0x1864ac0;  1 drivers
v0x144b9b0_0 .net "bOut", 0 0, L_0x1864c00;  1 drivers
v0x14504b0_0 .net "carryin", 0 0, L_0x1731560;  1 drivers
v0x1450550_0 .net "carryout", 0 0, L_0x1864ef0;  1 drivers
v0x144fcf0_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x144fd90_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x144f1b0_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x14ee260_0 .net "nandOut", 0 0, L_0x1865440;  1 drivers
v0x14ee330_0 .net "nandgate", 0 0, L_0x1865280;  1 drivers
v0x14ecba0_0 .net "norOut", 0 0, L_0x1865380;  1 drivers
v0x14ecc70_0 .net "norgate", 0 0, L_0x18650c0;  1 drivers
v0x14f1920_0 .net "result", 0 0, L_0x17311b0;  1 drivers
L_0x7f942ba84450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14f19f0_0 .net "slt", 0 0, L_0x7f942ba84450;  1 drivers
v0x14f1160_0 .net "xorgate", 0 0, L_0x18651c0;  1 drivers
S_0x1461bd0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1469bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1864c70 .functor AND 1, L_0x1731400, L_0x1864c00, C4<1>, C4<1>;
L_0x1864d30 .functor XOR 1, L_0x1731400, L_0x1864c00, C4<0>, C4<0>;
L_0x1864e30 .functor AND 1, L_0x1864d30, L_0x1731560, C4<1>, C4<1>;
L_0x1864ef0 .functor OR 1, L_0x1864e30, L_0x1864c70, C4<0>, C4<0>;
L_0x1865050 .functor XOR 1, L_0x1864d30, L_0x1731560, C4<0>, C4<0>;
v0x1460600_0 .net "G", 0 0, L_0x1864c70;  1 drivers
v0x14650b0_0 .net "P", 0 0, L_0x1864d30;  1 drivers
v0x1465170_0 .net "PandCin", 0 0, L_0x1864e30;  1 drivers
v0x14648f0_0 .net "a", 0 0, L_0x1731400;  alias, 1 drivers
v0x14649b0_0 .net "b", 0 0, L_0x1864c00;  alias, 1 drivers
v0x1463db0_0 .net "carryin", 0 0, L_0x1731560;  alias, 1 drivers
v0x1463e70_0 .net "carryout", 0 0, L_0x1864ef0;  alias, 1 drivers
v0x145c8d0_0 .net "sum", 0 0, L_0x1865050;  alias, 1 drivers
S_0x145b210 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1469bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1865550 .functor NOT 1, L_0x18655c0, C4<0>, C4<0>, C4<0>;
L_0x18656b0 .functor NOT 1, L_0x1865720, C4<0>, C4<0>, C4<0>;
L_0x1865810 .functor NOT 1, L_0x1865880, C4<0>, C4<0>, C4<0>;
L_0x1865970 .functor AND 1, L_0x1865810, L_0x18656b0, L_0x1865550, L_0x1865050;
L_0x1865b60 .functor AND 1, L_0x1865810, L_0x18656b0, L_0x1865bd0, L_0x18651c0;
L_0x1865c70 .functor AND 1, L_0x1865810, L_0x1865d70, L_0x1865550, L_0x7f942ba84450;
L_0x1865e60 .functor AND 1, L_0x1865810, L_0x1865ed0, L_0x1866000, L_0x1865440;
L_0x18610d0 .functor AND 1, L_0x1731110, L_0x18656b0, L_0x1865550, L_0x1865380;
L_0x17311b0/0/0 .functor OR 1, L_0x1865970, L_0x1865b60, L_0x1865c70, L_0x1865e60;
L_0x17311b0/0/4 .functor OR 1, L_0x18610d0, C4<0>, C4<0>, C4<0>;
L_0x17311b0 .functor OR 1, L_0x17311b0/0/0, L_0x17311b0/0/4, C4<0>, C4<0>;
v0x145fe60_0 .net *"_s1", 0 0, L_0x18655c0;  1 drivers
v0x145f5f0_0 .net *"_s11", 0 0, L_0x1865ed0;  1 drivers
v0x145f6d0_0 .net *"_s13", 0 0, L_0x1866000;  1 drivers
v0x145eab0_0 .net *"_s15", 0 0, L_0x1731110;  1 drivers
v0x145eb90_0 .net *"_s3", 0 0, L_0x1865720;  1 drivers
v0x1457660_0 .net *"_s5", 0 0, L_0x1865880;  1 drivers
v0x1455f10_0 .net *"_s7", 0 0, L_0x1865bd0;  1 drivers
v0x1455ff0_0 .net *"_s9", 0 0, L_0x1865d70;  1 drivers
v0x145aab0_0 .net "a0", 0 0, L_0x1865050;  alias, 1 drivers
v0x145a2f0_0 .net "a1", 0 0, L_0x18651c0;  alias, 1 drivers
v0x145a390_0 .net "a2", 0 0, L_0x7f942ba84450;  alias, 1 drivers
v0x14597b0_0 .net "a3", 0 0, L_0x1865440;  alias, 1 drivers
v0x1459870_0 .net "a4", 0 0, L_0x1865380;  alias, 1 drivers
v0x14522d0_0 .net "addWire", 0 0, L_0x1865970;  1 drivers
v0x1452390_0 .net "nandWire", 0 0, L_0x1865e60;  1 drivers
v0x1450c10_0 .net "norWire", 0 0, L_0x18610d0;  1 drivers
v0x1450cd0_0 .net "ns0", 0 0, L_0x1865550;  1 drivers
v0x14558c0_0 .net "ns1", 0 0, L_0x18656b0;  1 drivers
v0x145ab50_0 .net "ns2", 0 0, L_0x1865810;  1 drivers
v0x1454ff0_0 .net "out", 0 0, L_0x17311b0;  alias, 1 drivers
v0x14550b0_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x14544b0_0 .net "sltWire", 0 0, L_0x1865c70;  1 drivers
v0x1454570_0 .net "xorWire", 0 0, L_0x1865b60;  1 drivers
L_0x18655c0 .part v0x1585510_0, 0, 1;
L_0x1865720 .part v0x1585510_0, 1, 1;
L_0x1865880 .part v0x1585510_0, 2, 1;
L_0x1865bd0 .part v0x1585510_0, 0, 1;
L_0x1865d70 .part v0x1585510_0, 1, 1;
L_0x1865ed0 .part v0x1585510_0, 1, 1;
L_0x1866000 .part v0x1585510_0, 0, 1;
L_0x1731110 .part v0x1585510_0, 2, 1;
S_0x14f0620 .scope generate, "genALUs[9]" "genALUs[9]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x1450d70 .param/l "bit" 0 4 127, +C4<01001>;
S_0x14e9140 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x14f0620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x185f5b0 .functor XOR 1, L_0x1868a20, v0x1585010_0, C4<0>, C4<0>;
L_0x18674c0 .functor NOR 1, L_0x1868980, L_0x1868a20, C4<0>, C4<0>;
L_0x18675c0 .functor XOR 1, L_0x1868980, L_0x1868a20, C4<0>, C4<0>;
L_0x1867680 .functor NAND 1, L_0x1868980, L_0x1868a20, C4<1>, C4<1>;
L_0x1867780 .functor XOR 1, v0x15850d0_0, L_0x18674c0, C4<0>, C4<0>;
L_0x1867840 .functor XOR 1, v0x15850d0_0, L_0x1867680, C4<0>, C4<0>;
v0x1429680_0 .net "a", 0 0, L_0x1868980;  1 drivers
v0x1429750_0 .net "addSubtract", 0 0, L_0x1867450;  1 drivers
v0x142e220_0 .net "b", 0 0, L_0x1868a20;  1 drivers
v0x142e2c0_0 .net "bOut", 0 0, L_0x185f5b0;  1 drivers
v0x142da60_0 .net "carryin", 0 0, L_0x1867100;  1 drivers
v0x142db00_0 .net "carryout", 0 0, L_0x1867340;  1 drivers
v0x142cf20_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x142cfc0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x1425a40_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1424380_0 .net "nandOut", 0 0, L_0x1867840;  1 drivers
v0x1424450_0 .net "nandgate", 0 0, L_0x1867680;  1 drivers
v0x1428f20_0 .net "norOut", 0 0, L_0x1867780;  1 drivers
v0x1428ff0_0 .net "norgate", 0 0, L_0x18674c0;  1 drivers
v0x1428760_0 .net "result", 0 0, L_0x1868730;  1 drivers
L_0x7f942ba84498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1428830_0 .net "slt", 0 0, L_0x7f942ba84498;  1 drivers
v0x1427c20_0 .net "xorgate", 0 0, L_0x18675c0;  1 drivers
S_0x14ec620 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x14e9140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x17314a0 .functor AND 1, L_0x1868980, L_0x185f5b0, C4<1>, C4<1>;
L_0x18671d0 .functor XOR 1, L_0x1868980, L_0x185f5b0, C4<0>, C4<0>;
L_0x18672d0 .functor AND 1, L_0x18671d0, L_0x1867100, C4<1>, C4<1>;
L_0x1867340 .functor OR 1, L_0x18672d0, L_0x17314a0, C4<0>, C4<0>;
L_0x1867450 .functor XOR 1, L_0x18671d0, L_0x1867100, C4<0>, C4<0>;
v0x14ebe60_0 .net "G", 0 0, L_0x17314a0;  1 drivers
v0x14ebf20_0 .net "P", 0 0, L_0x18671d0;  1 drivers
v0x14eb320_0 .net "PandCin", 0 0, L_0x18672d0;  1 drivers
v0x14eb3c0_0 .net "a", 0 0, L_0x1868980;  alias, 1 drivers
v0x143a640_0 .net "b", 0 0, L_0x185f5b0;  alias, 1 drivers
v0x143a700_0 .net "carryin", 0 0, L_0x1867100;  alias, 1 drivers
v0x1438f80_0 .net "carryout", 0 0, L_0x1867340;  alias, 1 drivers
v0x1439040_0 .net "sum", 0 0, L_0x1867450;  alias, 1 drivers
S_0x143db20 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x14e9140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1867950 .functor NOT 1, L_0x18679c0, C4<0>, C4<0>, C4<0>;
L_0x1867ab0 .functor NOT 1, L_0x1867b20, C4<0>, C4<0>, C4<0>;
L_0x1867c10 .functor NOT 1, L_0x1867c80, C4<0>, C4<0>, C4<0>;
L_0x1867d70 .functor AND 1, L_0x1867c10, L_0x1867ab0, L_0x1867950, L_0x1867450;
L_0x1867f60 .functor AND 1, L_0x1867c10, L_0x1867ab0, L_0x1867fd0, L_0x18675c0;
L_0x1868070 .functor AND 1, L_0x1867c10, L_0x1868170, L_0x1867950, L_0x7f942ba84498;
L_0x1868260 .functor AND 1, L_0x1867c10, L_0x18682d0, L_0x18683c0, L_0x1867840;
L_0x18684b0 .functor AND 1, L_0x1868640, L_0x1867ab0, L_0x1867950, L_0x1867780;
L_0x1868730/0/0 .functor OR 1, L_0x1867d70, L_0x1867f60, L_0x1868070, L_0x1868260;
L_0x1868730/0/4 .functor OR 1, L_0x18684b0, C4<0>, C4<0>, C4<0>;
L_0x1868730 .functor OR 1, L_0x1868730/0/0, L_0x1868730/0/4, C4<0>, C4<0>;
v0x143d410_0 .net *"_s1", 0 0, L_0x18679c0;  1 drivers
v0x143c820_0 .net *"_s11", 0 0, L_0x18682d0;  1 drivers
v0x143c900_0 .net *"_s13", 0 0, L_0x18683c0;  1 drivers
v0x1435340_0 .net *"_s15", 0 0, L_0x1868640;  1 drivers
v0x1435420_0 .net *"_s3", 0 0, L_0x1867b20;  1 drivers
v0x1433d10_0 .net *"_s5", 0 0, L_0x1867c80;  1 drivers
v0x1438820_0 .net *"_s7", 0 0, L_0x1867fd0;  1 drivers
v0x1438900_0 .net *"_s9", 0 0, L_0x1868170;  1 drivers
v0x1438060_0 .net "a0", 0 0, L_0x1867450;  alias, 1 drivers
v0x1437520_0 .net "a1", 0 0, L_0x18675c0;  alias, 1 drivers
v0x14375c0_0 .net "a2", 0 0, L_0x7f942ba84498;  alias, 1 drivers
v0x1430040_0 .net "a3", 0 0, L_0x1867840;  alias, 1 drivers
v0x1430100_0 .net "a4", 0 0, L_0x1867780;  alias, 1 drivers
v0x142e980_0 .net "addWire", 0 0, L_0x1867d70;  1 drivers
v0x142ea40_0 .net "nandWire", 0 0, L_0x1868260;  1 drivers
v0x1433520_0 .net "norWire", 0 0, L_0x18684b0;  1 drivers
v0x14335e0_0 .net "ns0", 0 0, L_0x1867950;  1 drivers
v0x1432e70_0 .net "ns1", 0 0, L_0x1867ab0;  1 drivers
v0x1438100_0 .net "ns2", 0 0, L_0x1867c10;  1 drivers
v0x1432220_0 .net "out", 0 0, L_0x1868730;  alias, 1 drivers
v0x14322e0_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x142ad40_0 .net "sltWire", 0 0, L_0x1868070;  1 drivers
v0x142ae00_0 .net "xorWire", 0 0, L_0x1867f60;  1 drivers
L_0x18679c0 .part v0x1585510_0, 0, 1;
L_0x1867b20 .part v0x1585510_0, 1, 1;
L_0x1867c80 .part v0x1585510_0, 2, 1;
L_0x1867fd0 .part v0x1585510_0, 0, 1;
L_0x1868170 .part v0x1585510_0, 1, 1;
L_0x18682d0 .part v0x1585510_0, 1, 1;
L_0x18683c0 .part v0x1585510_0, 0, 1;
L_0x1868640 .part v0x1585510_0, 2, 1;
S_0x1420740 .scope generate, "genALUs[10]" "genALUs[10]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x1433680 .param/l "bit" 0 4 127, +C4<01010>;
S_0x141f080 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1420740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1859f70 .functor XOR 1, L_0x1868ac0, v0x1585010_0, C4<0>, C4<0>;
L_0x18691e0 .functor NOR 1, L_0x186a6e0, L_0x1868ac0, C4<0>, C4<0>;
L_0x18692e0 .functor XOR 1, L_0x186a6e0, L_0x1868ac0, C4<0>, C4<0>;
L_0x18693a0 .functor NAND 1, L_0x186a6e0, L_0x1868ac0, C4<1>, C4<1>;
L_0x18694a0 .functor XOR 1, v0x15850d0_0, L_0x18691e0, C4<0>, C4<0>;
L_0x1869560 .functor XOR 1, v0x15850d0_0, L_0x18693a0, C4<0>, C4<0>;
v0x140f020_0 .net "a", 0 0, L_0x186a6e0;  1 drivers
v0x140f0f0_0 .net "addSubtract", 0 0, L_0x1869170;  1 drivers
v0x140e860_0 .net "b", 0 0, L_0x1868ac0;  1 drivers
v0x140e900_0 .net "bOut", 0 0, L_0x1859f70;  1 drivers
v0x140dd20_0 .net "carryin", 0 0, L_0x186a870;  1 drivers
v0x140ddc0_0 .net "carryout", 0 0, L_0x1869010;  1 drivers
v0x1406840_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x14068e0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x1405180_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1409d20_0 .net "nandOut", 0 0, L_0x1869560;  1 drivers
v0x1409df0_0 .net "nandgate", 0 0, L_0x18693a0;  1 drivers
v0x1409560_0 .net "norOut", 0 0, L_0x18694a0;  1 drivers
v0x1409630_0 .net "norgate", 0 0, L_0x18691e0;  1 drivers
v0x1408a20_0 .net "result", 0 0, L_0x186a490;  1 drivers
L_0x7f942ba844e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1408af0_0 .net "slt", 0 0, L_0x7f942ba844e0;  1 drivers
v0x1401540_0 .net "xorgate", 0 0, L_0x18692e0;  1 drivers
S_0x1423460 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x141f080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1868d90 .functor AND 1, L_0x186a6e0, L_0x1859f70, C4<1>, C4<1>;
L_0x1868e50 .functor XOR 1, L_0x186a6e0, L_0x1859f70, C4<0>, C4<0>;
L_0x1868f50 .functor AND 1, L_0x1868e50, L_0x186a870, C4<1>, C4<1>;
L_0x1869010 .functor OR 1, L_0x1868f50, L_0x1868d90, C4<0>, C4<0>;
L_0x1869170 .functor XOR 1, L_0x1868e50, L_0x186a870, C4<0>, C4<0>;
v0x1422920_0 .net "G", 0 0, L_0x1868d90;  1 drivers
v0x14229e0_0 .net "P", 0 0, L_0x1868e50;  1 drivers
v0x141b440_0 .net "PandCin", 0 0, L_0x1868f50;  1 drivers
v0x141b4e0_0 .net "a", 0 0, L_0x186a6e0;  alias, 1 drivers
v0x1419d80_0 .net "b", 0 0, L_0x1859f70;  alias, 1 drivers
v0x1419e40_0 .net "carryin", 0 0, L_0x186a870;  alias, 1 drivers
v0x141e920_0 .net "carryout", 0 0, L_0x1869010;  alias, 1 drivers
v0x141e9e0_0 .net "sum", 0 0, L_0x1869170;  alias, 1 drivers
S_0x141e160 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x141f080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1869670 .functor NOT 1, L_0x18696e0, C4<0>, C4<0>, C4<0>;
L_0x18697d0 .functor NOT 1, L_0x1869840, C4<0>, C4<0>, C4<0>;
L_0x1869930 .functor NOT 1, L_0x18699a0, C4<0>, C4<0>, C4<0>;
L_0x1869a90 .functor AND 1, L_0x1869930, L_0x18697d0, L_0x1869670, L_0x1869170;
L_0x1869c80 .functor AND 1, L_0x1869930, L_0x18697d0, L_0x1869cf0, L_0x18692e0;
L_0x1869d90 .functor AND 1, L_0x1869930, L_0x1869e90, L_0x1869670, L_0x7f942ba844e0;
L_0x1869f80 .functor AND 1, L_0x1869930, L_0x1869ff0, L_0x186a120, L_0x1869560;
L_0x186a210 .functor AND 1, L_0x186a3a0, L_0x18697d0, L_0x1869670, L_0x18694a0;
L_0x186a490/0/0 .functor OR 1, L_0x1869a90, L_0x1869c80, L_0x1869d90, L_0x1869f80;
L_0x186a490/0/4 .functor OR 1, L_0x186a210, C4<0>, C4<0>, C4<0>;
L_0x186a490 .functor OR 1, L_0x186a490/0/0, L_0x186a490/0/4, C4<0>, C4<0>;
v0x141d6d0_0 .net *"_s1", 0 0, L_0x18696e0;  1 drivers
v0x1416140_0 .net *"_s11", 0 0, L_0x1869ff0;  1 drivers
v0x1416220_0 .net *"_s13", 0 0, L_0x186a120;  1 drivers
v0x1414a80_0 .net *"_s15", 0 0, L_0x186a3a0;  1 drivers
v0x1414b60_0 .net *"_s3", 0 0, L_0x1869840;  1 drivers
v0x14196b0_0 .net *"_s5", 0 0, L_0x18699a0;  1 drivers
v0x1418e60_0 .net *"_s7", 0 0, L_0x1869cf0;  1 drivers
v0x1418f40_0 .net *"_s9", 0 0, L_0x1869e90;  1 drivers
v0x1418320_0 .net "a0", 0 0, L_0x1869170;  alias, 1 drivers
v0x1410e40_0 .net "a1", 0 0, L_0x18692e0;  alias, 1 drivers
v0x1410ee0_0 .net "a2", 0 0, L_0x7f942ba844e0;  alias, 1 drivers
v0x140f780_0 .net "a3", 0 0, L_0x1869560;  alias, 1 drivers
v0x140f840_0 .net "a4", 0 0, L_0x18694a0;  alias, 1 drivers
v0x1414320_0 .net "addWire", 0 0, L_0x1869a90;  1 drivers
v0x14143e0_0 .net "nandWire", 0 0, L_0x1869f80;  1 drivers
v0x1413b60_0 .net "norWire", 0 0, L_0x186a210;  1 drivers
v0x1413c20_0 .net "ns0", 0 0, L_0x1869670;  1 drivers
v0x1413130_0 .net "ns1", 0 0, L_0x18697d0;  1 drivers
v0x14183c0_0 .net "ns2", 0 0, L_0x1869930;  1 drivers
v0x140bb40_0 .net "out", 0 0, L_0x186a490;  alias, 1 drivers
v0x140bc00_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x140a480_0 .net "sltWire", 0 0, L_0x1869d90;  1 drivers
v0x140a540_0 .net "xorWire", 0 0, L_0x1869c80;  1 drivers
L_0x18696e0 .part v0x1585510_0, 0, 1;
L_0x1869840 .part v0x1585510_0, 1, 1;
L_0x18699a0 .part v0x1585510_0, 2, 1;
L_0x1869cf0 .part v0x1585510_0, 0, 1;
L_0x1869e90 .part v0x1585510_0, 1, 1;
L_0x1869ff0 .part v0x1585510_0, 1, 1;
L_0x186a120 .part v0x1585510_0, 0, 1;
L_0x186a3a0 .part v0x1585510_0, 2, 1;
S_0x13ffe80 .scope generate, "genALUs[11]" "genALUs[11]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x1413cc0 .param/l "bit" 0 4 127, +C4<01011>;
S_0x1404a20 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x13ffe80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x186a780 .functor XOR 1, L_0x186c3e0, v0x1585010_0, C4<0>, C4<0>;
L_0x186ae80 .functor NOR 1, L_0x186c340, L_0x186c3e0, C4<0>, C4<0>;
L_0x186af80 .functor XOR 1, L_0x186c340, L_0x186c3e0, C4<0>, C4<0>;
L_0x186b040 .functor NAND 1, L_0x186c340, L_0x186c3e0, C4<1>, C4<1>;
L_0x186b140 .functor XOR 1, v0x15850d0_0, L_0x186ae80, C4<0>, C4<0>;
L_0x186b200 .functor XOR 1, v0x15850d0_0, L_0x186b040, C4<0>, C4<0>;
v0x13ef660_0 .net "a", 0 0, L_0x186c340;  1 drivers
v0x13ef730_0 .net "addSubtract", 0 0, L_0x186ae10;  1 drivers
v0x13eeb20_0 .net "b", 0 0, L_0x186c3e0;  1 drivers
v0x13eebc0_0 .net "bOut", 0 0, L_0x186a780;  1 drivers
v0x13e7640_0 .net "carryin", 0 0, L_0x186a9a0;  1 drivers
v0x13e76e0_0 .net "carryout", 0 0, L_0x186acb0;  1 drivers
v0x13e5f80_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x13e6020_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x13eab20_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x13ea360_0 .net "nandOut", 0 0, L_0x186b200;  1 drivers
v0x13ea430_0 .net "nandgate", 0 0, L_0x186b040;  1 drivers
v0x13e9820_0 .net "norOut", 0 0, L_0x186b140;  1 drivers
v0x13e98f0_0 .net "norgate", 0 0, L_0x186ae80;  1 drivers
v0x13e2340_0 .net "result", 0 0, L_0x186c0f0;  1 drivers
L_0x7f942ba84528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13e2410_0 .net "slt", 0 0, L_0x7f942ba84528;  1 drivers
v0x13e0c80_0 .net "xorgate", 0 0, L_0x186af80;  1 drivers
S_0x1403720 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1404a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x186a7f0 .functor AND 1, L_0x186c340, L_0x186a780, C4<1>, C4<1>;
L_0x186aaf0 .functor XOR 1, L_0x186c340, L_0x186a780, C4<0>, C4<0>;
L_0x186abf0 .functor AND 1, L_0x186aaf0, L_0x186a9a0, C4<1>, C4<1>;
L_0x186acb0 .functor OR 1, L_0x186abf0, L_0x186a7f0, C4<0>, C4<0>;
L_0x186ae10 .functor XOR 1, L_0x186aaf0, L_0x186a9a0, C4<0>, C4<0>;
v0x13fc240_0 .net "G", 0 0, L_0x186a7f0;  1 drivers
v0x13fc300_0 .net "P", 0 0, L_0x186aaf0;  1 drivers
v0x13fab80_0 .net "PandCin", 0 0, L_0x186abf0;  1 drivers
v0x13fac20_0 .net "a", 0 0, L_0x186c340;  alias, 1 drivers
v0x13ff720_0 .net "b", 0 0, L_0x186a780;  alias, 1 drivers
v0x13ff7e0_0 .net "carryin", 0 0, L_0x186a9a0;  alias, 1 drivers
v0x13fef60_0 .net "carryout", 0 0, L_0x186acb0;  alias, 1 drivers
v0x13ff020_0 .net "sum", 0 0, L_0x186ae10;  alias, 1 drivers
S_0x13fe420 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1404a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x186b310 .functor NOT 1, L_0x186b380, C4<0>, C4<0>, C4<0>;
L_0x186b470 .functor NOT 1, L_0x186b4e0, C4<0>, C4<0>, C4<0>;
L_0x186b5d0 .functor NOT 1, L_0x186b640, C4<0>, C4<0>, C4<0>;
L_0x186b730 .functor AND 1, L_0x186b5d0, L_0x186b470, L_0x186b310, L_0x186ae10;
L_0x186b920 .functor AND 1, L_0x186b5d0, L_0x186b470, L_0x186b990, L_0x186af80;
L_0x186ba30 .functor AND 1, L_0x186b5d0, L_0x186bb30, L_0x186b310, L_0x7f942ba84528;
L_0x186bc20 .functor AND 1, L_0x186b5d0, L_0x186bc90, L_0x186bd80, L_0x186b200;
L_0x186be70 .functor AND 1, L_0x186c000, L_0x186b470, L_0x186b310, L_0x186b140;
L_0x186c0f0/0/0 .functor OR 1, L_0x186b730, L_0x186b920, L_0x186ba30, L_0x186bc20;
L_0x186c0f0/0/4 .functor OR 1, L_0x186be70, C4<0>, C4<0>, C4<0>;
L_0x186c0f0 .functor OR 1, L_0x186c0f0/0/0, L_0x186c0f0/0/4, C4<0>, C4<0>;
v0x13f6ff0_0 .net *"_s1", 0 0, L_0x186b380;  1 drivers
v0x13f5880_0 .net *"_s11", 0 0, L_0x186bc90;  1 drivers
v0x13f5960_0 .net *"_s13", 0 0, L_0x186bd80;  1 drivers
v0x13fa420_0 .net *"_s15", 0 0, L_0x186c000;  1 drivers
v0x13fa500_0 .net *"_s3", 0 0, L_0x186b4e0;  1 drivers
v0x13f9cf0_0 .net *"_s5", 0 0, L_0x186b640;  1 drivers
v0x13f9120_0 .net *"_s7", 0 0, L_0x186b990;  1 drivers
v0x13f9200_0 .net *"_s9", 0 0, L_0x186bb30;  1 drivers
v0x13f1c40_0 .net "a0", 0 0, L_0x186ae10;  alias, 1 drivers
v0x13f0580_0 .net "a1", 0 0, L_0x186af80;  alias, 1 drivers
v0x13f0620_0 .net "a2", 0 0, L_0x7f942ba84528;  alias, 1 drivers
v0x13f5120_0 .net "a3", 0 0, L_0x186b200;  alias, 1 drivers
v0x13f51e0_0 .net "a4", 0 0, L_0x186b140;  alias, 1 drivers
v0x13f4960_0 .net "addWire", 0 0, L_0x186b730;  1 drivers
v0x13f4a20_0 .net "nandWire", 0 0, L_0x186bc20;  1 drivers
v0x13f3e20_0 .net "norWire", 0 0, L_0x186be70;  1 drivers
v0x13f3ee0_0 .net "ns0", 0 0, L_0x186b310;  1 drivers
v0x13eca50_0 .net "ns1", 0 0, L_0x186b470;  1 drivers
v0x13f1ce0_0 .net "ns2", 0 0, L_0x186b5d0;  1 drivers
v0x13eb280_0 .net "out", 0 0, L_0x186c0f0;  alias, 1 drivers
v0x13eb340_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x13efe20_0 .net "sltWire", 0 0, L_0x186ba30;  1 drivers
v0x13efee0_0 .net "xorWire", 0 0, L_0x186b920;  1 drivers
L_0x186b380 .part v0x1585510_0, 0, 1;
L_0x186b4e0 .part v0x1585510_0, 1, 1;
L_0x186b640 .part v0x1585510_0, 2, 1;
L_0x186b990 .part v0x1585510_0, 0, 1;
L_0x186bb30 .part v0x1585510_0, 1, 1;
L_0x186bc90 .part v0x1585510_0, 1, 1;
L_0x186bd80 .part v0x1585510_0, 0, 1;
L_0x186c000 .part v0x1585510_0, 2, 1;
S_0x13e5820 .scope generate, "genALUs[12]" "genALUs[12]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x13f3f80 .param/l "bit" 0 4 127, +C4<01100>;
S_0x13e5060 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x13e5820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x186c620 .functor XOR 1, L_0x186c480, v0x1585010_0, C4<0>, C4<0>;
L_0x186ca90 .functor NOR 1, L_0x186dfe0, L_0x186c480, C4<0>, C4<0>;
L_0x186cbe0 .functor XOR 1, L_0x186dfe0, L_0x186c480, C4<0>, C4<0>;
L_0x186cca0 .functor NAND 1, L_0x186dfe0, L_0x186c480, C4<1>, C4<1>;
L_0x186cda0 .functor XOR 1, v0x15850d0_0, L_0x186ca90, C4<0>, C4<0>;
L_0x186ce60 .functor XOR 1, v0x15850d0_0, L_0x186cca0, C4<0>, C4<0>;
v0x13cf920_0 .net "a", 0 0, L_0x186dfe0;  1 drivers
v0x13cf9f0_0 .net "addSubtract", 0 0, L_0x186ca20;  1 drivers
v0x13c8440_0 .net "b", 0 0, L_0x186c480;  1 drivers
v0x13c84e0_0 .net "bOut", 0 0, L_0x186c620;  1 drivers
v0x13c6d80_0 .net "carryin", 0 0, L_0x186e1a0;  1 drivers
v0x13c6e20_0 .net "carryout", 0 0, L_0x186c8c0;  1 drivers
v0x13cb920_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x13cb9c0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x14d1890_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x13cb1f0_0 .net "nandOut", 0 0, L_0x186ce60;  1 drivers
v0x13ca620_0 .net "nandgate", 0 0, L_0x186cca0;  1 drivers
v0x13ca6c0_0 .net "norOut", 0 0, L_0x186cda0;  1 drivers
v0x13c3140_0 .net "norgate", 0 0, L_0x186ca90;  1 drivers
v0x13c31e0_0 .net "result", 0 0, L_0x186dd90;  1 drivers
L_0x7f942ba84570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13c1a80_0 .net "slt", 0 0, L_0x7f942ba84570;  1 drivers
v0x13c1b50_0 .net "xorgate", 0 0, L_0x186cbe0;  1 drivers
S_0x13dd040 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x13e5060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x186c690 .functor AND 1, L_0x186dfe0, L_0x186c620, C4<1>, C4<1>;
L_0x186c700 .functor XOR 1, L_0x186dfe0, L_0x186c620, C4<0>, C4<0>;
L_0x186c800 .functor AND 1, L_0x186c700, L_0x186e1a0, C4<1>, C4<1>;
L_0x186c8c0 .functor OR 1, L_0x186c800, L_0x186c690, C4<0>, C4<0>;
L_0x186ca20 .functor XOR 1, L_0x186c700, L_0x186e1a0, C4<0>, C4<0>;
v0x13db980_0 .net "G", 0 0, L_0x186c690;  1 drivers
v0x13dba40_0 .net "P", 0 0, L_0x186c700;  1 drivers
v0x13e0520_0 .net "PandCin", 0 0, L_0x186c800;  1 drivers
v0x13e05c0_0 .net "a", 0 0, L_0x186dfe0;  alias, 1 drivers
v0x13dfd60_0 .net "b", 0 0, L_0x186c620;  alias, 1 drivers
v0x13dfe20_0 .net "carryin", 0 0, L_0x186e1a0;  alias, 1 drivers
v0x13df220_0 .net "carryout", 0 0, L_0x186c8c0;  alias, 1 drivers
v0x13df2e0_0 .net "sum", 0 0, L_0x186ca20;  alias, 1 drivers
S_0x13d7d40 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x13e5060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x186cf70 .functor NOT 1, L_0x186cfe0, C4<0>, C4<0>, C4<0>;
L_0x186d0d0 .functor NOT 1, L_0x186d140, C4<0>, C4<0>, C4<0>;
L_0x186d230 .functor NOT 1, L_0x186d2a0, C4<0>, C4<0>, C4<0>;
L_0x186d390 .functor AND 1, L_0x186d230, L_0x186d0d0, L_0x186cf70, L_0x186ca20;
L_0x186d580 .functor AND 1, L_0x186d230, L_0x186d0d0, L_0x186d5f0, L_0x186cbe0;
L_0x186d690 .functor AND 1, L_0x186d230, L_0x186d790, L_0x186cf70, L_0x7f942ba84570;
L_0x186d880 .functor AND 1, L_0x186d230, L_0x186d8f0, L_0x186da20, L_0x186ce60;
L_0x186db10 .functor AND 1, L_0x186dca0, L_0x186d0d0, L_0x186cf70, L_0x186cda0;
L_0x186dd90/0/0 .functor OR 1, L_0x186d390, L_0x186d580, L_0x186d690, L_0x186d880;
L_0x186dd90/0/4 .functor OR 1, L_0x186db10, C4<0>, C4<0>, C4<0>;
L_0x186dd90 .functor OR 1, L_0x186dd90/0/0, L_0x186dd90/0/4, C4<0>, C4<0>;
v0x13d6730_0 .net *"_s1", 0 0, L_0x186cfe0;  1 drivers
v0x13db220_0 .net *"_s11", 0 0, L_0x186d8f0;  1 drivers
v0x13db300_0 .net *"_s13", 0 0, L_0x186da20;  1 drivers
v0x13daa60_0 .net *"_s15", 0 0, L_0x186dca0;  1 drivers
v0x13dab40_0 .net *"_s3", 0 0, L_0x186d140;  1 drivers
v0x13d9fb0_0 .net *"_s5", 0 0, L_0x186d2a0;  1 drivers
v0x13d2a40_0 .net *"_s7", 0 0, L_0x186d5f0;  1 drivers
v0x13d2b20_0 .net *"_s9", 0 0, L_0x186d790;  1 drivers
v0x13d1380_0 .net "a0", 0 0, L_0x186ca20;  alias, 1 drivers
v0x13d5f20_0 .net "a1", 0 0, L_0x186cbe0;  alias, 1 drivers
v0x13d5fc0_0 .net "a2", 0 0, L_0x7f942ba84570;  alias, 1 drivers
v0x13d5760_0 .net "a3", 0 0, L_0x186ce60;  alias, 1 drivers
v0x13d5820_0 .net "a4", 0 0, L_0x186cda0;  alias, 1 drivers
v0x13d4c20_0 .net "addWire", 0 0, L_0x186d390;  1 drivers
v0x13d4ce0_0 .net "nandWire", 0 0, L_0x186d880;  1 drivers
v0x13cd740_0 .net "norWire", 0 0, L_0x186db10;  1 drivers
v0x13cd800_0 .net "ns0", 0 0, L_0x186cf70;  1 drivers
v0x13cc190_0 .net "ns1", 0 0, L_0x186d0d0;  1 drivers
v0x13d1420_0 .net "ns2", 0 0, L_0x186d230;  1 drivers
v0x13d0c20_0 .net "out", 0 0, L_0x186dd90;  alias, 1 drivers
v0x13d0ce0_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x13d0460_0 .net "sltWire", 0 0, L_0x186d690;  1 drivers
v0x13d0520_0 .net "xorWire", 0 0, L_0x186d580;  1 drivers
L_0x186cfe0 .part v0x1585510_0, 0, 1;
L_0x186d140 .part v0x1585510_0, 1, 1;
L_0x186d2a0 .part v0x1585510_0, 2, 1;
L_0x186d5f0 .part v0x1585510_0, 0, 1;
L_0x186d790 .part v0x1585510_0, 1, 1;
L_0x186d8f0 .part v0x1585510_0, 1, 1;
L_0x186da20 .part v0x1585510_0, 0, 1;
L_0x186dca0 .part v0x1585510_0, 2, 1;
S_0x13c6620 .scope generate, "genALUs[13]" "genALUs[13]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x13cd8a0 .param/l "bit" 0 4 127, +C4<01101>;
S_0x13c5e60 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x13c6620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x186c520 .functor XOR 1, L_0x186fca0, v0x1585010_0, C4<0>, C4<0>;
L_0x186e740 .functor NOR 1, L_0x186fc00, L_0x186fca0, C4<0>, C4<0>;
L_0x186e840 .functor XOR 1, L_0x186fc00, L_0x186fca0, C4<0>, C4<0>;
L_0x186e900 .functor NAND 1, L_0x186fc00, L_0x186fca0, C4<1>, C4<1>;
L_0x186ea00 .functor XOR 1, v0x15850d0_0, L_0x186e740, C4<0>, C4<0>;
L_0x186eac0 .functor XOR 1, v0x15850d0_0, L_0x186e900, C4<0>, C4<0>;
v0x13b0720_0 .net "a", 0 0, L_0x186fc00;  1 drivers
v0x13b07f0_0 .net "addSubtract", 0 0, L_0x186e6d0;  1 drivers
v0x13a9240_0 .net "b", 0 0, L_0x186fca0;  1 drivers
v0x13a92e0_0 .net "bOut", 0 0, L_0x186c520;  1 drivers
v0x13a7b80_0 .net "carryin", 0 0, L_0x186e2d0;  1 drivers
v0x13a7c70_0 .net "carryout", 0 0, L_0x186e570;  1 drivers
v0x13ac720_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x13ac7c0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x13abf60_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x13ac000_0 .net "nandOut", 0 0, L_0x186eac0;  1 drivers
v0x13ab420_0 .net "nandgate", 0 0, L_0x186e900;  1 drivers
v0x13ab4c0_0 .net "norOut", 0 0, L_0x186ea00;  1 drivers
v0x13a3f40_0 .net "norgate", 0 0, L_0x186e740;  1 drivers
v0x13a3fe0_0 .net "result", 0 0, L_0x186f9b0;  1 drivers
L_0x7f942ba845b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a2880_0 .net "slt", 0 0, L_0x7f942ba845b8;  1 drivers
v0x13a2950_0 .net "xorgate", 0 0, L_0x186e840;  1 drivers
S_0x13bde40 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x13c5e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x186e080 .functor AND 1, L_0x186fc00, L_0x186c520, C4<1>, C4<1>;
L_0x186e400 .functor XOR 1, L_0x186fc00, L_0x186c520, C4<0>, C4<0>;
L_0x186e500 .functor AND 1, L_0x186e400, L_0x186e2d0, C4<1>, C4<1>;
L_0x186e570 .functor OR 1, L_0x186e500, L_0x186e080, C4<0>, C4<0>;
L_0x186e6d0 .functor XOR 1, L_0x186e400, L_0x186e2d0, C4<0>, C4<0>;
v0x13bc780_0 .net "G", 0 0, L_0x186e080;  1 drivers
v0x13bc820_0 .net "P", 0 0, L_0x186e400;  1 drivers
v0x13c1320_0 .net "PandCin", 0 0, L_0x186e500;  1 drivers
v0x13c13c0_0 .net "a", 0 0, L_0x186fc00;  alias, 1 drivers
v0x13c0b60_0 .net "b", 0 0, L_0x186c520;  alias, 1 drivers
v0x13c0c20_0 .net "carryin", 0 0, L_0x186e2d0;  alias, 1 drivers
v0x13c0020_0 .net "carryout", 0 0, L_0x186e570;  alias, 1 drivers
v0x13c00e0_0 .net "sum", 0 0, L_0x186e6d0;  alias, 1 drivers
S_0x13b8b40 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x13c5e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x186ebd0 .functor NOT 1, L_0x186ec40, C4<0>, C4<0>, C4<0>;
L_0x186ed30 .functor NOT 1, L_0x186eda0, C4<0>, C4<0>, C4<0>;
L_0x186ee90 .functor NOT 1, L_0x186ef00, C4<0>, C4<0>, C4<0>;
L_0x186eff0 .functor AND 1, L_0x186ee90, L_0x186ed30, L_0x186ebd0, L_0x186e6d0;
L_0x186f1e0 .functor AND 1, L_0x186ee90, L_0x186ed30, L_0x186f250, L_0x186e840;
L_0x186f2f0 .functor AND 1, L_0x186ee90, L_0x186f3f0, L_0x186ebd0, L_0x7f942ba845b8;
L_0x186f4e0 .functor AND 1, L_0x186ee90, L_0x186f550, L_0x186f640, L_0x186eac0;
L_0x186f730 .functor AND 1, L_0x186f8c0, L_0x186ed30, L_0x186ebd0, L_0x186ea00;
L_0x186f9b0/0/0 .functor OR 1, L_0x186eff0, L_0x186f1e0, L_0x186f2f0, L_0x186f4e0;
L_0x186f9b0/0/4 .functor OR 1, L_0x186f730, C4<0>, C4<0>, C4<0>;
L_0x186f9b0 .functor OR 1, L_0x186f9b0/0/0, L_0x186f9b0/0/4, C4<0>, C4<0>;
v0x13b7530_0 .net *"_s1", 0 0, L_0x186ec40;  1 drivers
v0x13bc020_0 .net *"_s11", 0 0, L_0x186f550;  1 drivers
v0x13bc100_0 .net *"_s13", 0 0, L_0x186f640;  1 drivers
v0x13bb860_0 .net *"_s15", 0 0, L_0x186f8c0;  1 drivers
v0x13bb940_0 .net *"_s3", 0 0, L_0x186eda0;  1 drivers
v0x13bad20_0 .net *"_s5", 0 0, L_0x186ef00;  1 drivers
v0x13bade0_0 .net *"_s7", 0 0, L_0x186f250;  1 drivers
v0x13b3840_0 .net *"_s9", 0 0, L_0x186f3f0;  1 drivers
v0x13b3920_0 .net "a0", 0 0, L_0x186e6d0;  alias, 1 drivers
v0x13b2210_0 .net "a1", 0 0, L_0x186e840;  alias, 1 drivers
v0x13b6d20_0 .net "a2", 0 0, L_0x7f942ba845b8;  alias, 1 drivers
v0x13b6de0_0 .net "a3", 0 0, L_0x186eac0;  alias, 1 drivers
v0x13b6560_0 .net "a4", 0 0, L_0x186ea00;  alias, 1 drivers
v0x13b6620_0 .net "addWire", 0 0, L_0x186eff0;  1 drivers
v0x13b5a20_0 .net "nandWire", 0 0, L_0x186f4e0;  1 drivers
v0x13b5ae0_0 .net "norWire", 0 0, L_0x186f730;  1 drivers
v0x13ae540_0 .net "ns0", 0 0, L_0x186ebd0;  1 drivers
v0x13ace80_0 .net "ns1", 0 0, L_0x186ed30;  1 drivers
v0x13acf40_0 .net "ns2", 0 0, L_0x186ee90;  1 drivers
v0x13b1a20_0 .net "out", 0 0, L_0x186f9b0;  alias, 1 drivers
v0x13b1ae0_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x13b1260_0 .net "sltWire", 0 0, L_0x186f2f0;  1 drivers
v0x13b1320_0 .net "xorWire", 0 0, L_0x186f1e0;  1 drivers
L_0x186ec40 .part v0x1585510_0, 0, 1;
L_0x186eda0 .part v0x1585510_0, 1, 1;
L_0x186ef00 .part v0x1585510_0, 2, 1;
L_0x186f250 .part v0x1585510_0, 0, 1;
L_0x186f3f0 .part v0x1585510_0, 1, 1;
L_0x186f550 .part v0x1585510_0, 1, 1;
L_0x186f640 .part v0x1585510_0, 0, 1;
L_0x186f8c0 .part v0x1585510_0, 2, 1;
S_0x13a7420 .scope generate, "genALUs[14]" "genALUs[14]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x13ac860 .param/l "bit" 0 4 127, +C4<01110>;
S_0x13a6120 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x13a7420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x186fe80 .functor XOR 1, L_0x1862c70, v0x1585010_0, C4<0>, C4<0>;
L_0x1870390 .functor NOR 1, L_0x1871890, L_0x1862c70, C4<0>, C4<0>;
L_0x1870490 .functor XOR 1, L_0x1871890, L_0x1862c70, C4<0>, C4<0>;
L_0x1870550 .functor NAND 1, L_0x1871890, L_0x1862c70, C4<1>, C4<1>;
L_0x1870650 .functor XOR 1, v0x15850d0_0, L_0x1870390, C4<0>, C4<0>;
L_0x1870710 .functor XOR 1, v0x15850d0_0, L_0x1870550, C4<0>, C4<0>;
v0x1374020_0 .net "a", 0 0, L_0x1871890;  1 drivers
v0x13740e0_0 .net "addSubtract", 0 0, L_0x1870320;  1 drivers
v0x1372960_0 .net "b", 0 0, L_0x1862c70;  1 drivers
v0x1372a00_0 .net "bOut", 0 0, L_0x186fe80;  1 drivers
v0x1377500_0 .net "carryin", 0 0, L_0x1862e20;  1 drivers
v0x13775a0_0 .net "carryout", 0 0, L_0x18701c0;  1 drivers
v0x1376d40_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x1376de0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x148e8b0_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1376200_0 .net "nandOut", 0 0, L_0x1870710;  1 drivers
v0x13762d0_0 .net "nandgate", 0 0, L_0x1870550;  1 drivers
v0x136ed20_0 .net "norOut", 0 0, L_0x1870650;  1 drivers
v0x136edf0_0 .net "norgate", 0 0, L_0x1870390;  1 drivers
v0x136d660_0 .net "result", 0 0, L_0x1871640;  1 drivers
L_0x7f942ba84600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x136d730_0 .net "slt", 0 0, L_0x7f942ba84600;  1 drivers
v0x1372200_0 .net "xorgate", 0 0, L_0x1870490;  1 drivers
S_0x1443b10 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x13a6120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x186ff40 .functor AND 1, L_0x1871890, L_0x186fe80, C4<1>, C4<1>;
L_0x1870000 .functor XOR 1, L_0x1871890, L_0x186fe80, C4<0>, C4<0>;
L_0x1870100 .functor AND 1, L_0x1870000, L_0x1862e20, C4<1>, C4<1>;
L_0x18701c0 .functor OR 1, L_0x1870100, L_0x186ff40, C4<0>, C4<0>;
L_0x1870320 .functor XOR 1, L_0x1870000, L_0x1862e20, C4<0>, C4<0>;
v0x1448890_0 .net "G", 0 0, L_0x186ff40;  1 drivers
v0x1448970_0 .net "P", 0 0, L_0x1870000;  1 drivers
v0x14480d0_0 .net "PandCin", 0 0, L_0x1870100;  1 drivers
v0x1448190_0 .net "a", 0 0, L_0x1871890;  alias, 1 drivers
v0x1447590_0 .net "b", 0 0, L_0x186fe80;  alias, 1 drivers
v0x1447650_0 .net "carryin", 0 0, L_0x1862e20;  alias, 1 drivers
v0x14400b0_0 .net "carryout", 0 0, L_0x18701c0;  alias, 1 drivers
v0x1440170_0 .net "sum", 0 0, L_0x1870320;  alias, 1 drivers
S_0x143e9f0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x13a6120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1870820 .functor NOT 1, L_0x1870890, C4<0>, C4<0>, C4<0>;
L_0x1870980 .functor NOT 1, L_0x18709f0, C4<0>, C4<0>, C4<0>;
L_0x1870ae0 .functor NOT 1, L_0x1870b50, C4<0>, C4<0>, C4<0>;
L_0x1870c40 .functor AND 1, L_0x1870ae0, L_0x1870980, L_0x1870820, L_0x1870320;
L_0x1870e30 .functor AND 1, L_0x1870ae0, L_0x1870980, L_0x1870ea0, L_0x1870490;
L_0x1870f40 .functor AND 1, L_0x1870ae0, L_0x1871040, L_0x1870820, L_0x7f942ba84600;
L_0x1871130 .functor AND 1, L_0x1870ae0, L_0x18711a0, L_0x18712d0, L_0x1870710;
L_0x18713c0 .functor AND 1, L_0x1871550, L_0x1870980, L_0x1870820, L_0x1870650;
L_0x1871640/0/0 .functor OR 1, L_0x1870c40, L_0x1870e30, L_0x1870f40, L_0x1871130;
L_0x1871640/0/4 .functor OR 1, L_0x18713c0, C4<0>, C4<0>, C4<0>;
L_0x1871640 .functor OR 1, L_0x1871640/0/0, L_0x1871640/0/4, C4<0>, C4<0>;
v0x1443690_0 .net *"_s1", 0 0, L_0x1870890;  1 drivers
v0x1442dd0_0 .net *"_s11", 0 0, L_0x18711a0;  1 drivers
v0x1442ed0_0 .net *"_s13", 0 0, L_0x18712d0;  1 drivers
v0x1442290_0 .net *"_s15", 0 0, L_0x1871550;  1 drivers
v0x1442350_0 .net *"_s3", 0 0, L_0x18709f0;  1 drivers
v0x137e620_0 .net *"_s5", 0 0, L_0x1870b50;  1 drivers
v0x137e700_0 .net *"_s7", 0 0, L_0x1870ea0;  1 drivers
v0x137cf60_0 .net *"_s9", 0 0, L_0x1871040;  1 drivers
v0x137d020_0 .net "a0", 0 0, L_0x1870320;  alias, 1 drivers
v0x1381b90_0 .net "a1", 0 0, L_0x1870490;  alias, 1 drivers
v0x1381340_0 .net "a2", 0 0, L_0x7f942ba84600;  alias, 1 drivers
v0x1381400_0 .net "a3", 0 0, L_0x1870710;  alias, 1 drivers
v0x1380800_0 .net "a4", 0 0, L_0x1870650;  alias, 1 drivers
v0x13808c0_0 .net "addWire", 0 0, L_0x1870c40;  1 drivers
v0x1379320_0 .net "nandWire", 0 0, L_0x1871130;  1 drivers
v0x13793e0_0 .net "norWire", 0 0, L_0x18713c0;  1 drivers
v0x1377c60_0 .net "ns0", 0 0, L_0x1870820;  1 drivers
v0x137c800_0 .net "ns1", 0 0, L_0x1870980;  1 drivers
v0x137c8c0_0 .net "ns2", 0 0, L_0x1870ae0;  1 drivers
v0x137c040_0 .net "out", 0 0, L_0x1871640;  alias, 1 drivers
v0x137c100_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x137b500_0 .net "sltWire", 0 0, L_0x1870f40;  1 drivers
v0x137b5c0_0 .net "xorWire", 0 0, L_0x1870e30;  1 drivers
L_0x1870890 .part v0x1585510_0, 0, 1;
L_0x18709f0 .part v0x1585510_0, 1, 1;
L_0x1870b50 .part v0x1585510_0, 2, 1;
L_0x1870ea0 .part v0x1585510_0, 0, 1;
L_0x1871040 .part v0x1585510_0, 1, 1;
L_0x18711a0 .part v0x1585510_0, 1, 1;
L_0x18712d0 .part v0x1585510_0, 0, 1;
L_0x1871550 .part v0x1585510_0, 2, 1;
S_0x1371a40 .scope generate, "genALUs[15]" "genALUs[15]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x137d0c0 .param/l "bit" 0 4 127, +C4<01111>;
S_0x1370f00 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1371a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1862d10 .functor XOR 1, L_0x1873750, v0x1585010_0, C4<0>, C4<0>;
L_0x18721f0 .functor NOR 1, L_0x18736b0, L_0x1873750, C4<0>, C4<0>;
L_0x18722f0 .functor XOR 1, L_0x18736b0, L_0x1873750, C4<0>, C4<0>;
L_0x18723b0 .functor NAND 1, L_0x18736b0, L_0x1873750, C4<1>, C4<1>;
L_0x18724b0 .functor XOR 1, v0x15850d0_0, L_0x18721f0, C4<0>, C4<0>;
L_0x1872570 .functor XOR 1, v0x15850d0_0, L_0x18723b0, C4<0>, C4<0>;
v0x1354e20_0 .net "a", 0 0, L_0x18736b0;  1 drivers
v0x1354f10_0 .net "addSubtract", 0 0, L_0x1872180;  1 drivers
v0x1353760_0 .net "b", 0 0, L_0x1873750;  1 drivers
v0x1353800_0 .net "bOut", 0 0, L_0x1862d10;  1 drivers
v0x1358300_0 .net "carryin", 0 0, L_0x1871ea0;  1 drivers
v0x13583f0_0 .net "carryout", 0 0, L_0x1872070;  1 drivers
v0x1357b40_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x1357be0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x1357000_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x13570a0_0 .net "nandOut", 0 0, L_0x1872570;  1 drivers
v0x134fb20_0 .net "nandgate", 0 0, L_0x18723b0;  1 drivers
v0x134fbc0_0 .net "norOut", 0 0, L_0x18724b0;  1 drivers
v0x134e460_0 .net "norgate", 0 0, L_0x18721f0;  1 drivers
v0x134e500_0 .net "result", 0 0, L_0x1873460;  1 drivers
L_0x7f942ba84648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1353000_0 .net "slt", 0 0, L_0x7f942ba84648;  1 drivers
v0x13530d0_0 .net "xorgate", 0 0, L_0x18722f0;  1 drivers
S_0x1368360 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1370f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1862ec0 .functor AND 1, L_0x18736b0, L_0x1862d10, C4<1>, C4<1>;
L_0x1871b40 .functor XOR 1, L_0x18736b0, L_0x1862d10, C4<0>, C4<0>;
L_0x1872000 .functor AND 1, L_0x1871b40, L_0x1871ea0, C4<1>, C4<1>;
L_0x1872070 .functor OR 1, L_0x1872000, L_0x1862ec0, C4<0>, C4<0>;
L_0x1872180 .functor XOR 1, L_0x1871b40, L_0x1871ea0, C4<0>, C4<0>;
v0x1369b00_0 .net "G", 0 0, L_0x1862ec0;  1 drivers
v0x136cf00_0 .net "P", 0 0, L_0x1871b40;  1 drivers
v0x136cfc0_0 .net "PandCin", 0 0, L_0x1872000;  1 drivers
v0x136c740_0 .net "a", 0 0, L_0x18736b0;  alias, 1 drivers
v0x136c800_0 .net "b", 0 0, L_0x1862d10;  alias, 1 drivers
v0x136bc00_0 .net "carryin", 0 0, L_0x1871ea0;  alias, 1 drivers
v0x136bcc0_0 .net "carryout", 0 0, L_0x1872070;  alias, 1 drivers
v0x1364720_0 .net "sum", 0 0, L_0x1872180;  alias, 1 drivers
S_0x1363060 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1370f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1872680 .functor NOT 1, L_0x18726f0, C4<0>, C4<0>, C4<0>;
L_0x18727e0 .functor NOT 1, L_0x1872850, C4<0>, C4<0>, C4<0>;
L_0x1872940 .functor NOT 1, L_0x18729b0, C4<0>, C4<0>, C4<0>;
L_0x1872aa0 .functor AND 1, L_0x1872940, L_0x18727e0, L_0x1872680, L_0x1872180;
L_0x1872c90 .functor AND 1, L_0x1872940, L_0x18727e0, L_0x1872d00, L_0x18722f0;
L_0x1872da0 .functor AND 1, L_0x1872940, L_0x1872ea0, L_0x1872680, L_0x7f942ba84648;
L_0x1872f90 .functor AND 1, L_0x1872940, L_0x1873000, L_0x18730f0, L_0x1872570;
L_0x18731e0 .functor AND 1, L_0x1873370, L_0x18727e0, L_0x1872680, L_0x18724b0;
L_0x1873460/0/0 .functor OR 1, L_0x1872aa0, L_0x1872c90, L_0x1872da0, L_0x1872f90;
L_0x1873460/0/4 .functor OR 1, L_0x18731e0, C4<0>, C4<0>, C4<0>;
L_0x1873460 .functor OR 1, L_0x1873460/0/0, L_0x1873460/0/4, C4<0>, C4<0>;
v0x1367cb0_0 .net *"_s1", 0 0, L_0x18726f0;  1 drivers
v0x1367440_0 .net *"_s11", 0 0, L_0x1873000;  1 drivers
v0x1367520_0 .net *"_s13", 0 0, L_0x18730f0;  1 drivers
v0x1366900_0 .net *"_s15", 0 0, L_0x1873370;  1 drivers
v0x13669e0_0 .net *"_s3", 0 0, L_0x1872850;  1 drivers
v0x135f420_0 .net *"_s5", 0 0, L_0x18729b0;  1 drivers
v0x135f500_0 .net *"_s7", 0 0, L_0x1872d00;  1 drivers
v0x135dd60_0 .net *"_s9", 0 0, L_0x1872ea0;  1 drivers
v0x135de40_0 .net "a0", 0 0, L_0x1872180;  alias, 1 drivers
v0x1362990_0 .net "a1", 0 0, L_0x18722f0;  alias, 1 drivers
v0x1362140_0 .net "a2", 0 0, L_0x7f942ba84648;  alias, 1 drivers
v0x1362200_0 .net "a3", 0 0, L_0x1872570;  alias, 1 drivers
v0x1361600_0 .net "a4", 0 0, L_0x18724b0;  alias, 1 drivers
v0x13616c0_0 .net "addWire", 0 0, L_0x1872aa0;  1 drivers
v0x135a120_0 .net "nandWire", 0 0, L_0x1872f90;  1 drivers
v0x135a1e0_0 .net "norWire", 0 0, L_0x18731e0;  1 drivers
v0x1358a60_0 .net "ns0", 0 0, L_0x1872680;  1 drivers
v0x135d600_0 .net "ns1", 0 0, L_0x18727e0;  1 drivers
v0x135d6c0_0 .net "ns2", 0 0, L_0x1872940;  1 drivers
v0x135ce40_0 .net "out", 0 0, L_0x1873460;  alias, 1 drivers
v0x135cf00_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x135c300_0 .net "sltWire", 0 0, L_0x1872da0;  1 drivers
v0x135c3c0_0 .net "xorWire", 0 0, L_0x1872c90;  1 drivers
L_0x18726f0 .part v0x1585510_0, 0, 1;
L_0x1872850 .part v0x1585510_0, 1, 1;
L_0x18729b0 .part v0x1585510_0, 2, 1;
L_0x1872d00 .part v0x1585510_0, 0, 1;
L_0x1872ea0 .part v0x1585510_0, 1, 1;
L_0x1873000 .part v0x1585510_0, 1, 1;
L_0x18730f0 .part v0x1585510_0, 0, 1;
L_0x1873370 .part v0x1585510_0, 2, 1;
S_0x1352840 .scope generate, "genALUs[16]" "genALUs[16]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x148e950 .param/l "bit" 0 4 127, +C4<010000>;
S_0x1351d00 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1352840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1873960 .functor XOR 1, L_0x18737f0, v0x1585010_0, C4<0>, C4<0>;
L_0x1873e20 .functor NOR 1, L_0x1875680, L_0x18737f0, C4<0>, C4<0>;
L_0x1873f20 .functor XOR 1, L_0x1875680, L_0x18737f0, C4<0>, C4<0>;
L_0x1873fe0 .functor NAND 1, L_0x1875680, L_0x18737f0, C4<1>, C4<1>;
L_0x18740e0 .functor XOR 1, v0x15850d0_0, L_0x1873e20, C4<0>, C4<0>;
L_0x1730be0 .functor XOR 1, v0x15850d0_0, L_0x1873fe0, C4<0>, C4<0>;
v0x1335c20_0 .net "a", 0 0, L_0x1875680;  1 drivers
v0x1335ce0_0 .net "addSubtract", 0 0, L_0x1873db0;  1 drivers
v0x1334560_0 .net "b", 0 0, L_0x18737f0;  1 drivers
v0x1334600_0 .net "bOut", 0 0, L_0x1873960;  1 drivers
v0x1339100_0 .net "carryin", 0 0, L_0x1873890;  1 drivers
v0x13391a0_0 .net "carryout", 0 0, L_0x1873c50;  1 drivers
v0x1338940_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x13389e0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x1337e00_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1330920_0 .net "nandOut", 0 0, L_0x1730be0;  1 drivers
v0x13309f0_0 .net "nandgate", 0 0, L_0x1873fe0;  1 drivers
v0x132f260_0 .net "norOut", 0 0, L_0x18740e0;  1 drivers
v0x132f330_0 .net "norgate", 0 0, L_0x1873e20;  1 drivers
v0x1333e00_0 .net "result", 0 0, L_0x1875430;  1 drivers
L_0x7f942ba84690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1333ed0_0 .net "slt", 0 0, L_0x7f942ba84690;  1 drivers
v0x1333640_0 .net "xorgate", 0 0, L_0x1873f20;  1 drivers
S_0x1349160 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1351d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18739d0 .functor AND 1, L_0x1875680, L_0x1873960, C4<1>, C4<1>;
L_0x1873a90 .functor XOR 1, L_0x1875680, L_0x1873960, C4<0>, C4<0>;
L_0x1873b90 .functor AND 1, L_0x1873a90, L_0x1873890, C4<1>, C4<1>;
L_0x1873c50 .functor OR 1, L_0x1873b90, L_0x18739d0, C4<0>, C4<0>;
L_0x1873db0 .functor XOR 1, L_0x1873a90, L_0x1873890, C4<0>, C4<0>;
v0x134dd00_0 .net "G", 0 0, L_0x18739d0;  1 drivers
v0x134dde0_0 .net "P", 0 0, L_0x1873a90;  1 drivers
v0x134d540_0 .net "PandCin", 0 0, L_0x1873b90;  1 drivers
v0x134d600_0 .net "a", 0 0, L_0x1875680;  alias, 1 drivers
v0x134ca00_0 .net "b", 0 0, L_0x1873960;  alias, 1 drivers
v0x134cb10_0 .net "carryin", 0 0, L_0x1873890;  alias, 1 drivers
v0x1345520_0 .net "carryout", 0 0, L_0x1873c50;  alias, 1 drivers
v0x13455e0_0 .net "sum", 0 0, L_0x1873db0;  alias, 1 drivers
S_0x1343e60 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1351d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1730cf0 .functor NOT 1, L_0x1730d60, C4<0>, C4<0>, C4<0>;
L_0x1730e50 .functor NOT 1, L_0x1730ec0, C4<0>, C4<0>, C4<0>;
L_0x1874960 .functor NOT 1, L_0x18749d0, C4<0>, C4<0>, C4<0>;
L_0x1874a70 .functor AND 1, L_0x1874960, L_0x1730e50, L_0x1730cf0, L_0x1873db0;
L_0x1874c10 .functor AND 1, L_0x1874960, L_0x1730e50, L_0x1874c80, L_0x1873f20;
L_0x1874d20 .functor AND 1, L_0x1874960, L_0x1874e70, L_0x1730cf0, L_0x7f942ba84690;
L_0x1874f60 .functor AND 1, L_0x1874960, L_0x1874fd0, L_0x18750c0, L_0x1730be0;
L_0x18751b0 .functor AND 1, L_0x1875340, L_0x1730e50, L_0x1730cf0, L_0x18740e0;
L_0x1875430/0/0 .functor OR 1, L_0x1874a70, L_0x1874c10, L_0x1874d20, L_0x1874f60;
L_0x1875430/0/4 .functor OR 1, L_0x18751b0, C4<0>, C4<0>, C4<0>;
L_0x1875430 .functor OR 1, L_0x1875430/0/0, L_0x1875430/0/4, C4<0>, C4<0>;
v0x1348b00_0 .net *"_s1", 0 0, L_0x1730d60;  1 drivers
v0x1348240_0 .net *"_s11", 0 0, L_0x1874fd0;  1 drivers
v0x1348300_0 .net *"_s13", 0 0, L_0x18750c0;  1 drivers
v0x1347700_0 .net *"_s15", 0 0, L_0x1875340;  1 drivers
v0x13477e0_0 .net *"_s3", 0 0, L_0x1730ec0;  1 drivers
v0x13402b0_0 .net *"_s5", 0 0, L_0x18749d0;  1 drivers
v0x133eb60_0 .net *"_s7", 0 0, L_0x1874c80;  1 drivers
v0x133ec40_0 .net *"_s9", 0 0, L_0x1874e70;  1 drivers
v0x1343700_0 .net "a0", 0 0, L_0x1873db0;  alias, 1 drivers
v0x1342f40_0 .net "a1", 0 0, L_0x1873f20;  alias, 1 drivers
v0x1342fe0_0 .net "a2", 0 0, L_0x7f942ba84690;  alias, 1 drivers
v0x1342400_0 .net "a3", 0 0, L_0x1730be0;  alias, 1 drivers
v0x13424c0_0 .net "a4", 0 0, L_0x18740e0;  alias, 1 drivers
v0x133af20_0 .net "addWire", 0 0, L_0x1874a70;  1 drivers
v0x133afe0_0 .net "nandWire", 0 0, L_0x1874f60;  1 drivers
v0x1339860_0 .net "norWire", 0 0, L_0x18751b0;  1 drivers
v0x1339920_0 .net "ns0", 0 0, L_0x1730cf0;  1 drivers
v0x133e510_0 .net "ns1", 0 0, L_0x1730e50;  1 drivers
v0x13437a0_0 .net "ns2", 0 0, L_0x1874960;  1 drivers
v0x133dc40_0 .net "out", 0 0, L_0x1875430;  alias, 1 drivers
v0x133dd00_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x133d100_0 .net "sltWire", 0 0, L_0x1874d20;  1 drivers
v0x133d1c0_0 .net "xorWire", 0 0, L_0x1874c10;  1 drivers
L_0x1730d60 .part v0x1585510_0, 0, 1;
L_0x1730ec0 .part v0x1585510_0, 1, 1;
L_0x18749d0 .part v0x1585510_0, 2, 1;
L_0x1874c80 .part v0x1585510_0, 0, 1;
L_0x1874e70 .part v0x1585510_0, 1, 1;
L_0x1874fd0 .part v0x1585510_0, 1, 1;
L_0x18750c0 .part v0x1585510_0, 0, 1;
L_0x1875340 .part v0x1585510_0, 2, 1;
S_0x1332b00 .scope generate, "genALUs[17]" "genALUs[17]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x13399c0 .param/l "bit" 0 4 127, +C4<010001>;
S_0x132b620 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1332b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1731690 .functor XOR 1, L_0x18774c0, v0x1585010_0, C4<0>, C4<0>;
L_0x1875f60 .functor NOR 1, L_0x1877420, L_0x18774c0, C4<0>, C4<0>;
L_0x1876060 .functor XOR 1, L_0x1877420, L_0x18774c0, C4<0>, C4<0>;
L_0x1876120 .functor NAND 1, L_0x1877420, L_0x18774c0, C4<1>, C4<1>;
L_0x1876220 .functor XOR 1, v0x15850d0_0, L_0x1875f60, C4<0>, C4<0>;
L_0x18762e0 .functor XOR 1, v0x15850d0_0, L_0x1876120, C4<0>, C4<0>;
v0x1315360_0 .net "a", 0 0, L_0x1877420;  1 drivers
v0x1315450_0 .net "addSubtract", 0 0, L_0x1875ef0;  1 drivers
v0x1319f00_0 .net "b", 0 0, L_0x18774c0;  1 drivers
v0x1319fa0_0 .net "bOut", 0 0, L_0x1731690;  1 drivers
v0x1319740_0 .net "carryin", 0 0, L_0x1875b40;  1 drivers
v0x1319830_0 .net "carryout", 0 0, L_0x1875d90;  1 drivers
v0x1318c00_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x1318ca0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x1311720_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x13117c0_0 .net "nandOut", 0 0, L_0x18762e0;  1 drivers
v0x1310060_0 .net "nandgate", 0 0, L_0x1876120;  1 drivers
v0x1310100_0 .net "norOut", 0 0, L_0x1876220;  1 drivers
v0x1314c00_0 .net "norgate", 0 0, L_0x1875f60;  1 drivers
v0x1314ca0_0 .net "result", 0 0, L_0x18771d0;  1 drivers
L_0x7f942ba846d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1314440_0 .net "slt", 0 0, L_0x7f942ba846d8;  1 drivers
v0x1314510_0 .net "xorgate", 0 0, L_0x1876060;  1 drivers
S_0x132eb00 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x132b620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1731700 .functor AND 1, L_0x1877420, L_0x1731690, C4<1>, C4<1>;
L_0x1875770 .functor XOR 1, L_0x1877420, L_0x1731690, C4<0>, C4<0>;
L_0x1875cd0 .functor AND 1, L_0x1875770, L_0x1875b40, C4<1>, C4<1>;
L_0x1875d90 .functor OR 1, L_0x1875cd0, L_0x1731700, C4<0>, C4<0>;
L_0x1875ef0 .functor XOR 1, L_0x1875770, L_0x1875b40, C4<0>, C4<0>;
v0x132a040_0 .net "G", 0 0, L_0x1731700;  1 drivers
v0x132e340_0 .net "P", 0 0, L_0x1875770;  1 drivers
v0x132e400_0 .net "PandCin", 0 0, L_0x1875cd0;  1 drivers
v0x132d800_0 .net "a", 0 0, L_0x1877420;  alias, 1 drivers
v0x132d8c0_0 .net "b", 0 0, L_0x1731690;  alias, 1 drivers
v0x1326320_0 .net "carryin", 0 0, L_0x1875b40;  alias, 1 drivers
v0x13263e0_0 .net "carryout", 0 0, L_0x1875d90;  alias, 1 drivers
v0x1324c60_0 .net "sum", 0 0, L_0x1875ef0;  alias, 1 drivers
S_0x1329800 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x132b620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18763f0 .functor NOT 1, L_0x1876460, C4<0>, C4<0>, C4<0>;
L_0x1876550 .functor NOT 1, L_0x18765c0, C4<0>, C4<0>, C4<0>;
L_0x18766b0 .functor NOT 1, L_0x1876720, C4<0>, C4<0>, C4<0>;
L_0x1876810 .functor AND 1, L_0x18766b0, L_0x1876550, L_0x18763f0, L_0x1875ef0;
L_0x1876a00 .functor AND 1, L_0x18766b0, L_0x1876550, L_0x1876a70, L_0x1876060;
L_0x1876b10 .functor AND 1, L_0x18766b0, L_0x1876c10, L_0x18763f0, L_0x7f942ba846d8;
L_0x1876d00 .functor AND 1, L_0x18766b0, L_0x1876d70, L_0x1876e60, L_0x18762e0;
L_0x1876f50 .functor AND 1, L_0x18770e0, L_0x1876550, L_0x18763f0, L_0x1876220;
L_0x18771d0/0/0 .functor OR 1, L_0x1876810, L_0x1876a00, L_0x1876b10, L_0x1876d00;
L_0x18771d0/0/4 .functor OR 1, L_0x1876f50, C4<0>, C4<0>, C4<0>;
L_0x18771d0 .functor OR 1, L_0x18771d0/0/0, L_0x18771d0/0/4, C4<0>, C4<0>;
v0x13290f0_0 .net *"_s1", 0 0, L_0x1876460;  1 drivers
v0x1328500_0 .net *"_s11", 0 0, L_0x1876d70;  1 drivers
v0x13285e0_0 .net *"_s13", 0 0, L_0x1876e60;  1 drivers
v0x1321020_0 .net *"_s15", 0 0, L_0x18770e0;  1 drivers
v0x1321100_0 .net *"_s3", 0 0, L_0x18765c0;  1 drivers
v0x131f960_0 .net *"_s5", 0 0, L_0x1876720;  1 drivers
v0x131fa40_0 .net *"_s7", 0 0, L_0x1876a70;  1 drivers
v0x1324500_0 .net *"_s9", 0 0, L_0x1876c10;  1 drivers
v0x13245e0_0 .net "a0", 0 0, L_0x1875ef0;  alias, 1 drivers
v0x1323dd0_0 .net "a1", 0 0, L_0x1876060;  alias, 1 drivers
v0x1323200_0 .net "a2", 0 0, L_0x7f942ba846d8;  alias, 1 drivers
v0x13232c0_0 .net "a3", 0 0, L_0x18762e0;  alias, 1 drivers
v0x131bd20_0 .net "a4", 0 0, L_0x1876220;  alias, 1 drivers
v0x131bde0_0 .net "addWire", 0 0, L_0x1876810;  1 drivers
v0x131a660_0 .net "nandWire", 0 0, L_0x1876d00;  1 drivers
v0x131a720_0 .net "norWire", 0 0, L_0x1876f50;  1 drivers
v0x131f200_0 .net "ns0", 0 0, L_0x18763f0;  1 drivers
v0x131ea40_0 .net "ns1", 0 0, L_0x1876550;  1 drivers
v0x131eb00_0 .net "ns2", 0 0, L_0x18766b0;  1 drivers
v0x131df00_0 .net "out", 0 0, L_0x18771d0;  alias, 1 drivers
v0x131dfc0_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1316a20_0 .net "sltWire", 0 0, L_0x1876b10;  1 drivers
v0x1316ae0_0 .net "xorWire", 0 0, L_0x1876a00;  1 drivers
L_0x1876460 .part v0x1585510_0, 0, 1;
L_0x18765c0 .part v0x1585510_0, 1, 1;
L_0x1876720 .part v0x1585510_0, 2, 1;
L_0x1876a70 .part v0x1585510_0, 0, 1;
L_0x1876c10 .part v0x1585510_0, 1, 1;
L_0x1876d70 .part v0x1585510_0, 1, 1;
L_0x1876e60 .part v0x1585510_0, 0, 1;
L_0x18770e0 .part v0x1585510_0, 2, 1;
S_0x1313900 .scope generate, "genALUs[18]" "genALUs[18]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x1323e70 .param/l "bit" 0 4 127, +C4<010010>;
S_0x130ad60 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1313900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1877700 .functor XOR 1, L_0x1877560, v0x1585010_0, C4<0>, C4<0>;
L_0x1877b70 .functor NOR 1, L_0x18790c0, L_0x1877560, C4<0>, C4<0>;
L_0x1877cc0 .functor XOR 1, L_0x18790c0, L_0x1877560, C4<0>, C4<0>;
L_0x1877d80 .functor NAND 1, L_0x18790c0, L_0x1877560, C4<1>, C4<1>;
L_0x1877e80 .functor XOR 1, v0x15850d0_0, L_0x1877b70, C4<0>, C4<0>;
L_0x1877f40 .functor XOR 1, v0x15850d0_0, L_0x1877d80, C4<0>, C4<0>;
v0x12fa590_0 .net "a", 0 0, L_0x18790c0;  1 drivers
v0x12fa650_0 .net "addSubtract", 0 0, L_0x1877b00;  1 drivers
v0x12f9a50_0 .net "b", 0 0, L_0x1877560;  1 drivers
v0x12f9af0_0 .net "bOut", 0 0, L_0x1877700;  1 drivers
v0x12f2570_0 .net "carryin", 0 0, L_0x1877600;  1 drivers
v0x12f2610_0 .net "carryout", 0 0, L_0x18779a0;  1 drivers
v0x12f5a50_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x12f5af0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x12f5290_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x12f5330_0 .net "nandOut", 0 0, L_0x1877f40;  1 drivers
v0x12f4750_0 .net "nandgate", 0 0, L_0x1877d80;  1 drivers
v0x12f47f0_0 .net "norOut", 0 0, L_0x1877e80;  1 drivers
v0x13891b0_0 .net "norgate", 0 0, L_0x1877b70;  1 drivers
v0x1389250_0 .net "result", 0 0, L_0x1878e70;  1 drivers
L_0x7f942ba84720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1387af0_0 .net "slt", 0 0, L_0x7f942ba84720;  1 drivers
v0x1387bc0_0 .net "xorgate", 0 0, L_0x1877cc0;  1 drivers
S_0x130f140 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x130ad60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1877770 .functor AND 1, L_0x18790c0, L_0x1877700, C4<1>, C4<1>;
L_0x18777e0 .functor XOR 1, L_0x18790c0, L_0x1877700, C4<0>, C4<0>;
L_0x18778e0 .functor AND 1, L_0x18777e0, L_0x1877600, C4<1>, C4<1>;
L_0x18779a0 .functor OR 1, L_0x18778e0, L_0x1877770, C4<0>, C4<0>;
L_0x1877b00 .functor XOR 1, L_0x18777e0, L_0x1877600, C4<0>, C4<0>;
v0x130e600_0 .net "G", 0 0, L_0x1877770;  1 drivers
v0x130e6e0_0 .net "P", 0 0, L_0x18777e0;  1 drivers
v0x1307120_0 .net "PandCin", 0 0, L_0x18778e0;  1 drivers
v0x13071e0_0 .net "a", 0 0, L_0x18790c0;  alias, 1 drivers
v0x1305a60_0 .net "b", 0 0, L_0x1877700;  alias, 1 drivers
v0x1305b20_0 .net "carryin", 0 0, L_0x1877600;  alias, 1 drivers
v0x130a600_0 .net "carryout", 0 0, L_0x18779a0;  alias, 1 drivers
v0x130a6c0_0 .net "sum", 0 0, L_0x1877b00;  alias, 1 drivers
S_0x1309e40 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x130ad60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1878050 .functor NOT 1, L_0x18780c0, C4<0>, C4<0>, C4<0>;
L_0x18781b0 .functor NOT 1, L_0x1878220, C4<0>, C4<0>, C4<0>;
L_0x1878310 .functor NOT 1, L_0x1878380, C4<0>, C4<0>, C4<0>;
L_0x1878470 .functor AND 1, L_0x1878310, L_0x18781b0, L_0x1878050, L_0x1877b00;
L_0x1878660 .functor AND 1, L_0x1878310, L_0x18781b0, L_0x18786d0, L_0x1877cc0;
L_0x1878770 .functor AND 1, L_0x1878310, L_0x1878870, L_0x1878050, L_0x7f942ba84720;
L_0x1878960 .functor AND 1, L_0x1878310, L_0x18789d0, L_0x1878b00, L_0x1877f40;
L_0x1878bf0 .functor AND 1, L_0x1878d80, L_0x18781b0, L_0x1878050, L_0x1877e80;
L_0x1878e70/0/0 .functor OR 1, L_0x1878470, L_0x1878660, L_0x1878770, L_0x1878960;
L_0x1878e70/0/4 .functor OR 1, L_0x1878bf0, C4<0>, C4<0>, C4<0>;
L_0x1878e70 .functor OR 1, L_0x1878e70/0/0, L_0x1878e70/0/4, C4<0>, C4<0>;
v0x1301e20_0 .net *"_s1", 0 0, L_0x18780c0;  1 drivers
v0x1301f00_0 .net *"_s11", 0 0, L_0x18789d0;  1 drivers
v0x13007b0_0 .net *"_s13", 0 0, L_0x1878b00;  1 drivers
v0x1300890_0 .net *"_s15", 0 0, L_0x1878d80;  1 drivers
v0x1305300_0 .net *"_s3", 0 0, L_0x1878220;  1 drivers
v0x1304b40_0 .net *"_s5", 0 0, L_0x1878380;  1 drivers
v0x1304c20_0 .net *"_s7", 0 0, L_0x18786d0;  1 drivers
v0x1304000_0 .net *"_s9", 0 0, L_0x1878870;  1 drivers
v0x13040c0_0 .net "a0", 0 0, L_0x1877b00;  alias, 1 drivers
v0x12fcb70_0 .net "a1", 0 0, L_0x1877cc0;  alias, 1 drivers
v0x12fcc10_0 .net "a2", 0 0, L_0x7f942ba84720;  alias, 1 drivers
v0x12fb4b0_0 .net "a3", 0 0, L_0x1877f40;  alias, 1 drivers
v0x12fb570_0 .net "a4", 0 0, L_0x1877e80;  alias, 1 drivers
v0x1300050_0 .net "addWire", 0 0, L_0x1878470;  1 drivers
v0x1300110_0 .net "nandWire", 0 0, L_0x1878960;  1 drivers
v0x12ff890_0 .net "norWire", 0 0, L_0x1878bf0;  1 drivers
v0x12ff950_0 .net "ns0", 0 0, L_0x1878050;  1 drivers
v0x12fee60_0 .net "ns1", 0 0, L_0x18781b0;  1 drivers
v0x12f7870_0 .net "ns2", 0 0, L_0x1878310;  1 drivers
v0x12f7930_0 .net "out", 0 0, L_0x1878e70;  alias, 1 drivers
v0x12f61b0_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x12f6270_0 .net "sltWire", 0 0, L_0x1878770;  1 drivers
v0x12fad50_0 .net "xorWire", 0 0, L_0x1878660;  1 drivers
L_0x18780c0 .part v0x1585510_0, 0, 1;
L_0x1878220 .part v0x1585510_0, 1, 1;
L_0x1878380 .part v0x1585510_0, 2, 1;
L_0x18786d0 .part v0x1585510_0, 0, 1;
L_0x1878870 .part v0x1585510_0, 1, 1;
L_0x18789d0 .part v0x1585510_0, 1, 1;
L_0x1878b00 .part v0x1585510_0, 0, 1;
L_0x1878d80 .part v0x1585510_0, 2, 1;
S_0x138c870 .scope generate, "genALUs[19]" "genALUs[19]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x12fccd0 .param/l "bit" 0 4 127, +C4<010011>;
S_0x138c0b0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x138c870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1879160 .functor XOR 1, L_0x187ae10, v0x1585010_0, C4<0>, C4<0>;
L_0x1879830 .functor NOR 1, L_0x187ad70, L_0x187ae10, C4<0>, C4<0>;
L_0x1879930 .functor XOR 1, L_0x187ad70, L_0x187ae10, C4<0>, C4<0>;
L_0x18799f0 .functor NAND 1, L_0x187ad70, L_0x187ae10, C4<1>, C4<1>;
L_0x1879af0 .functor XOR 1, v0x15850d0_0, L_0x1879830, C4<0>, C4<0>;
L_0x1879bb0 .functor XOR 1, v0x15850d0_0, L_0x18799f0, C4<0>, C4<0>;
v0x16e6bf0_0 .net "a", 0 0, L_0x187ad70;  1 drivers
v0x16e6cb0_0 .net "addSubtract", 0 0, L_0x18797c0;  1 drivers
v0x171a7d0_0 .net "b", 0 0, L_0x187ae10;  1 drivers
v0x171a870_0 .net "bOut", 0 0, L_0x1879160;  1 drivers
v0x17154d0_0 .net "carryin", 0 0, L_0x18793a0;  1 drivers
v0x1715570_0 .net "carryout", 0 0, L_0x1879660;  1 drivers
v0x170ff00_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x170ffa0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x170ac50_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x170acf0_0 .net "nandOut", 0 0, L_0x1879bb0;  1 drivers
v0x17059a0_0 .net "nandgate", 0 0, L_0x18799f0;  1 drivers
v0x1705a40_0 .net "norOut", 0 0, L_0x1879af0;  1 drivers
v0x17009a0_0 .net "norgate", 0 0, L_0x1879830;  1 drivers
v0x1700a40_0 .net "result", 0 0, L_0x187ab20;  1 drivers
L_0x7f942ba84768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16fb6a0_0 .net "slt", 0 0, L_0x7f942ba84768;  1 drivers
v0x16fb770_0 .net "xorgate", 0 0, L_0x1879930;  1 drivers
S_0x1384090 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x138c0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18791d0 .functor AND 1, L_0x187ad70, L_0x1879160, C4<1>, C4<1>;
L_0x1879290 .functor XOR 1, L_0x187ad70, L_0x1879160, C4<0>, C4<0>;
L_0x18795f0 .functor AND 1, L_0x1879290, L_0x18793a0, C4<1>, C4<1>;
L_0x1879660 .functor OR 1, L_0x18795f0, L_0x18791d0, C4<0>, C4<0>;
L_0x18797c0 .functor XOR 1, L_0x1879290, L_0x18793a0, C4<0>, C4<0>;
v0x138b650_0 .net "G", 0 0, L_0x18791d0;  1 drivers
v0x13829d0_0 .net "P", 0 0, L_0x1879290;  1 drivers
v0x1382a90_0 .net "PandCin", 0 0, L_0x18795f0;  1 drivers
v0x1387570_0 .net "a", 0 0, L_0x187ad70;  alias, 1 drivers
v0x1387630_0 .net "b", 0 0, L_0x1879160;  alias, 1 drivers
v0x1386db0_0 .net "carryin", 0 0, L_0x18793a0;  alias, 1 drivers
v0x1386e70_0 .net "carryout", 0 0, L_0x1879660;  alias, 1 drivers
v0x1386270_0 .net "sum", 0 0, L_0x18797c0;  alias, 1 drivers
S_0x15c8290 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x138c0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1879cc0 .functor NOT 1, L_0x1879d30, C4<0>, C4<0>, C4<0>;
L_0x1879e20 .functor NOT 1, L_0x1879e90, C4<0>, C4<0>, C4<0>;
L_0x1879f80 .functor NOT 1, L_0x1879ff0, C4<0>, C4<0>, C4<0>;
L_0x187a0e0 .functor AND 1, L_0x1879f80, L_0x1879e20, L_0x1879cc0, L_0x18797c0;
L_0x187a2d0 .functor AND 1, L_0x1879f80, L_0x1879e20, L_0x187a340, L_0x1879930;
L_0x187a3e0 .functor AND 1, L_0x1879f80, L_0x187a520, L_0x1879cc0, L_0x7f942ba84768;
L_0x187a610 .functor AND 1, L_0x1879f80, L_0x187a680, L_0x187a7b0, L_0x1879bb0;
L_0x187a8a0 .functor AND 1, L_0x187aa30, L_0x1879e20, L_0x1879cc0, L_0x1879af0;
L_0x187ab20/0/0 .functor OR 1, L_0x187a0e0, L_0x187a2d0, L_0x187a3e0, L_0x187a610;
L_0x187ab20/0/4 .functor OR 1, L_0x187a8a0, C4<0>, C4<0>, C4<0>;
L_0x187ab20 .functor OR 1, L_0x187ab20/0/0, L_0x187ab20/0/4, C4<0>, C4<0>;
v0x16e0f20_0 .net *"_s1", 0 0, L_0x1879d30;  1 drivers
v0x14f95c0_0 .net *"_s11", 0 0, L_0x187a680;  1 drivers
v0x14f96a0_0 .net *"_s13", 0 0, L_0x187a7b0;  1 drivers
v0x14f8f60_0 .net *"_s15", 0 0, L_0x187aa30;  1 drivers
v0x14f9040_0 .net *"_s3", 0 0, L_0x1879e90;  1 drivers
v0x14ff1c0_0 .net *"_s5", 0 0, L_0x1879ff0;  1 drivers
v0x14ff2a0_0 .net *"_s7", 0 0, L_0x187a340;  1 drivers
v0x15c67d0_0 .net *"_s9", 0 0, L_0x187a520;  1 drivers
v0x15c68b0_0 .net "a0", 0 0, L_0x18797c0;  alias, 1 drivers
v0x15c5a40_0 .net "a1", 0 0, L_0x1879930;  alias, 1 drivers
v0x15c5ae0_0 .net "a2", 0 0, L_0x7f942ba84768;  alias, 1 drivers
v0x15aed40_0 .net "a3", 0 0, L_0x1879bb0;  alias, 1 drivers
v0x15aee00_0 .net "a4", 0 0, L_0x1879af0;  alias, 1 drivers
v0x1684520_0 .net "addWire", 0 0, L_0x187a0e0;  1 drivers
v0x16845e0_0 .net "nandWire", 0 0, L_0x187a610;  1 drivers
v0x1710280_0 .net "norWire", 0 0, L_0x187a8a0;  1 drivers
v0x1710340_0 .net "ns0", 0 0, L_0x1879cc0;  1 drivers
v0x170b0e0_0 .net "ns1", 0 0, L_0x1879e20;  1 drivers
v0x1705d20_0 .net "ns2", 0 0, L_0x1879f80;  1 drivers
v0x1705de0_0 .net "out", 0 0, L_0x187ab20;  alias, 1 drivers
v0x16f1150_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x16f1210_0 .net "sltWire", 0 0, L_0x187a3e0;  1 drivers
v0x16ebea0_0 .net "xorWire", 0 0, L_0x187a2d0;  1 drivers
L_0x1879d30 .part v0x1585510_0, 0, 1;
L_0x1879e90 .part v0x1585510_0, 1, 1;
L_0x1879ff0 .part v0x1585510_0, 2, 1;
L_0x187a340 .part v0x1585510_0, 0, 1;
L_0x187a520 .part v0x1585510_0, 1, 1;
L_0x187a680 .part v0x1585510_0, 1, 1;
L_0x187a7b0 .part v0x1585510_0, 0, 1;
L_0x187aa30 .part v0x1585510_0, 2, 1;
S_0x16f63a0 .scope generate, "genALUs[20]" "genALUs[20]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x15aeec0 .param/l "bit" 0 4 127, +C4<010100>;
S_0x16f0dd0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x16f63a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18794d0 .functor XOR 1, L_0x187aeb0, v0x1585010_0, C4<0>, C4<0>;
L_0x187b520 .functor NOR 1, L_0x187ca60, L_0x187aeb0, C4<0>, C4<0>;
L_0x187b620 .functor XOR 1, L_0x187ca60, L_0x187aeb0, C4<0>, C4<0>;
L_0x187b6e0 .functor NAND 1, L_0x187ca60, L_0x187aeb0, C4<1>, C4<1>;
L_0x187b7e0 .functor XOR 1, v0x15850d0_0, L_0x187b520, C4<0>, C4<0>;
L_0x187b8a0 .functor XOR 1, v0x15850d0_0, L_0x187b6e0, C4<0>, C4<0>;
v0x1656490_0 .net "a", 0 0, L_0x187ca60;  1 drivers
v0x1656580_0 .net "addSubtract", 0 0, L_0x187b4b0;  1 drivers
v0x1650ec0_0 .net "b", 0 0, L_0x187aeb0;  1 drivers
v0x1650f60_0 .net "bOut", 0 0, L_0x18794d0;  1 drivers
v0x164bc10_0 .net "carryin", 0 0, L_0x187af50;  1 drivers
v0x164bcb0_0 .net "carryout", 0 0, L_0x187b350;  1 drivers
v0x1646960_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x1646a00_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x163c680_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x163c720_0 .net "nandOut", 0 0, L_0x187b8a0;  1 drivers
v0x1637380_0 .net "nandgate", 0 0, L_0x187b6e0;  1 drivers
v0x1637420_0 .net "norOut", 0 0, L_0x187b7e0;  1 drivers
v0x162cac0_0 .net "norgate", 0 0, L_0x187b520;  1 drivers
v0x162cb60_0 .net "result", 0 0, L_0x187c810;  1 drivers
L_0x7f942ba847b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1627810_0 .net "slt", 0 0, L_0x7f942ba847b0;  1 drivers
v0x16278e0_0 .net "xorgate", 0 0, L_0x187b620;  1 drivers
S_0x16e6870 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x16f0dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x187b0d0 .functor AND 1, L_0x187ca60, L_0x18794d0, C4<1>, C4<1>;
L_0x187b190 .functor XOR 1, L_0x187ca60, L_0x18794d0, C4<0>, C4<0>;
L_0x187b290 .functor AND 1, L_0x187b190, L_0x187af50, C4<1>, C4<1>;
L_0x187b350 .functor OR 1, L_0x187b290, L_0x187b0d0, C4<0>, C4<0>;
L_0x187b4b0 .functor XOR 1, L_0x187b190, L_0x187af50, C4<0>, C4<0>;
v0x16ebc00_0 .net "G", 0 0, L_0x187b0d0;  1 drivers
v0x16dc590_0 .net "P", 0 0, L_0x187b190;  1 drivers
v0x16dc650_0 .net "PandCin", 0 0, L_0x187b290;  1 drivers
v0x16d7290_0 .net "a", 0 0, L_0x187ca60;  alias, 1 drivers
v0x16d7350_0 .net "b", 0 0, L_0x18794d0;  alias, 1 drivers
v0x16d1f90_0 .net "carryin", 0 0, L_0x187af50;  alias, 1 drivers
v0x16d2030_0 .net "carryout", 0 0, L_0x187b350;  alias, 1 drivers
v0x16bd460_0 .net "sum", 0 0, L_0x187b4b0;  alias, 1 drivers
S_0x16b8170 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x16f0dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x187b9b0 .functor NOT 1, L_0x187ba20, C4<0>, C4<0>, C4<0>;
L_0x187bb10 .functor NOT 1, L_0x187bb80, C4<0>, C4<0>, C4<0>;
L_0x187bc70 .functor NOT 1, L_0x187bce0, C4<0>, C4<0>, C4<0>;
L_0x187bdd0 .functor AND 1, L_0x187bc70, L_0x187bb10, L_0x187b9b0, L_0x187b4b0;
L_0x187bfc0 .functor AND 1, L_0x187bc70, L_0x187bb10, L_0x187c030, L_0x187b620;
L_0x187c0d0 .functor AND 1, L_0x187bc70, L_0x187c210, L_0x187b9b0, L_0x7f942ba847b0;
L_0x187c300 .functor AND 1, L_0x187bc70, L_0x187c370, L_0x187c4a0, L_0x187b8a0;
L_0x187c590 .functor AND 1, L_0x187c720, L_0x187bb10, L_0x187b9b0, L_0x187b7e0;
L_0x187c810/0/0 .functor OR 1, L_0x187bdd0, L_0x187bfc0, L_0x187c0d0, L_0x187c300;
L_0x187c810/0/4 .functor OR 1, L_0x187c590, C4<0>, C4<0>, C4<0>;
L_0x187c810 .functor OR 1, L_0x187c810/0/0, L_0x187c810/0/4, C4<0>, C4<0>;
v0x169e3e0_0 .net *"_s1", 0 0, L_0x187ba20;  1 drivers
v0x1699030_0 .net *"_s11", 0 0, L_0x187c370;  1 drivers
v0x1699110_0 .net *"_s13", 0 0, L_0x187c4a0;  1 drivers
v0x1665e10_0 .net *"_s15", 0 0, L_0x187c720;  1 drivers
v0x1665ef0_0 .net *"_s3", 0 0, L_0x187bb80;  1 drivers
v0x1651240_0 .net *"_s5", 0 0, L_0x187bce0;  1 drivers
v0x1651320_0 .net *"_s7", 0 0, L_0x187c030;  1 drivers
v0x164bf90_0 .net *"_s9", 0 0, L_0x187c210;  1 drivers
v0x164c070_0 .net "a0", 0 0, L_0x187b4b0;  alias, 1 drivers
v0x1646d70_0 .net "a1", 0 0, L_0x187b620;  alias, 1 drivers
v0x1646e10_0 .net "a2", 0 0, L_0x7f942ba847b0;  alias, 1 drivers
v0x162ce40_0 .net "a3", 0 0, L_0x187b8a0;  alias, 1 drivers
v0x162cee0_0 .net "a4", 0 0, L_0x187b7e0;  alias, 1 drivers
v0x1627b90_0 .net "addWire", 0 0, L_0x187bdd0;  1 drivers
v0x1627c50_0 .net "nandWire", 0 0, L_0x187c300;  1 drivers
v0x16228e0_0 .net "norWire", 0 0, L_0x187c590;  1 drivers
v0x16229a0_0 .net "ns0", 0 0, L_0x187b9b0;  1 drivers
v0x166ae50_0 .net "ns1", 0 0, L_0x187bb10;  1 drivers
v0x1665a90_0 .net "ns2", 0 0, L_0x187bc70;  1 drivers
v0x1665b50_0 .net "out", 0 0, L_0x187c810;  alias, 1 drivers
v0x1660a90_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1660b50_0 .net "sltWire", 0 0, L_0x187c0d0;  1 drivers
v0x165b790_0 .net "xorWire", 0 0, L_0x187bfc0;  1 drivers
L_0x187ba20 .part v0x1585510_0, 0, 1;
L_0x187bb80 .part v0x1585510_0, 1, 1;
L_0x187bce0 .part v0x1585510_0, 2, 1;
L_0x187c030 .part v0x1585510_0, 0, 1;
L_0x187c210 .part v0x1585510_0, 1, 1;
L_0x187c370 .part v0x1585510_0, 1, 1;
L_0x187c4a0 .part v0x1585510_0, 0, 1;
L_0x187c720 .part v0x1585510_0, 2, 1;
S_0x161d590 .scope generate, "genALUs[21]" "genALUs[21]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x1665c10 .param/l "bit" 0 4 127, +C4<010101>;
S_0x16182a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x161d590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x187ccf0 .functor XOR 1, L_0x187e650, v0x1585010_0, C4<0>, C4<0>;
L_0x187d0c0 .functor NOR 1, L_0x187e5b0, L_0x187e650, C4<0>, C4<0>;
L_0x187d1c0 .functor XOR 1, L_0x187e5b0, L_0x187e650, C4<0>, C4<0>;
L_0x187d230 .functor NAND 1, L_0x187e5b0, L_0x187e650, C4<1>, C4<1>;
L_0x187d330 .functor XOR 1, v0x15850d0_0, L_0x187d0c0, C4<0>, C4<0>;
L_0x187d3f0 .functor XOR 1, v0x15850d0_0, L_0x187d230, C4<0>, C4<0>;
v0x1575ed0_0 .net "a", 0 0, L_0x187e5b0;  1 drivers
v0x1575fc0_0 .net "addSubtract", 0 0, L_0x187d050;  1 drivers
v0x15708f0_0 .net "b", 0 0, L_0x187e650;  1 drivers
v0x1570990_0 .net "bOut", 0 0, L_0x187ccf0;  1 drivers
v0x156b640_0 .net "carryin", 0 0, L_0x187cb00;  1 drivers
v0x156b6e0_0 .net "carryout", 0 0, L_0x187cfe0;  1 drivers
v0x1566390_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x1566430_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x155c0b0_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x155c150_0 .net "nandOut", 0 0, L_0x187d3f0;  1 drivers
v0x1556db0_0 .net "nandgate", 0 0, L_0x187d230;  1 drivers
v0x1556e50_0 .net "norOut", 0 0, L_0x187d330;  1 drivers
v0x153cf80_0 .net "norgate", 0 0, L_0x187d0c0;  1 drivers
v0x153d020_0 .net "result", 0 0, L_0x187e360;  1 drivers
L_0x7f942ba847f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1537c90_0 .net "slt", 0 0, L_0x7f942ba847f8;  1 drivers
v0x1537d60_0 .net "xorgate", 0 0, L_0x187d1c0;  1 drivers
S_0x15f9180 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x16182a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x187cd60 .functor AND 1, L_0x187e5b0, L_0x187ccf0, C4<1>, C4<1>;
L_0x187ce20 .functor XOR 1, L_0x187e5b0, L_0x187ccf0, C4<0>, C4<0>;
L_0x187cf20 .functor AND 1, L_0x187ce20, L_0x187cb00, C4<1>, C4<1>;
L_0x187cfe0 .functor OR 1, L_0x187cf20, L_0x187cd60, C4<0>, C4<0>;
L_0x187d050 .functor XOR 1, L_0x187ce20, L_0x187cb00, C4<0>, C4<0>;
v0x15fe550_0 .net "G", 0 0, L_0x187cd60;  1 drivers
v0x15df360_0 .net "P", 0 0, L_0x187ce20;  1 drivers
v0x15df420_0 .net "PandCin", 0 0, L_0x187cf20;  1 drivers
v0x15d4cc0_0 .net "a", 0 0, L_0x187e5b0;  alias, 1 drivers
v0x15d4d80_0 .net "b", 0 0, L_0x187ccf0;  alias, 1 drivers
v0x15d4910_0 .net "carryin", 0 0, L_0x187cb00;  alias, 1 drivers
v0x15d49d0_0 .net "carryout", 0 0, L_0x187cfe0;  alias, 1 drivers
v0x14f3030_0 .net "sum", 0 0, L_0x187d050;  alias, 1 drivers
S_0x14f57b0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x16182a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x187d500 .functor NOT 1, L_0x187d570, C4<0>, C4<0>, C4<0>;
L_0x187d660 .functor NOT 1, L_0x187d6d0, C4<0>, C4<0>, C4<0>;
L_0x187d7c0 .functor NOT 1, L_0x187d830, C4<0>, C4<0>, C4<0>;
L_0x187d920 .functor AND 1, L_0x187d7c0, L_0x187d660, L_0x187d500, L_0x187d050;
L_0x187db10 .functor AND 1, L_0x187d7c0, L_0x187d660, L_0x187db80, L_0x187d1c0;
L_0x187dc20 .functor AND 1, L_0x187d7c0, L_0x187dd60, L_0x187d500, L_0x7f942ba847f8;
L_0x187de50 .functor AND 1, L_0x187d7c0, L_0x187dec0, L_0x187dff0, L_0x187d3f0;
L_0x187e0e0 .functor AND 1, L_0x187e270, L_0x187d660, L_0x187d500, L_0x187d330;
L_0x187e360/0/0 .functor OR 1, L_0x187d920, L_0x187db10, L_0x187dc20, L_0x187de50;
L_0x187e360/0/4 .functor OR 1, L_0x187e0e0, C4<0>, C4<0>, C4<0>;
L_0x187e360 .functor OR 1, L_0x187e360/0/0, L_0x187e360/0/4, C4<0>, C4<0>;
v0x14f3eb0_0 .net *"_s1", 0 0, L_0x187d570;  1 drivers
v0x14f2bb0_0 .net *"_s11", 0 0, L_0x187dec0;  1 drivers
v0x14f2c90_0 .net *"_s13", 0 0, L_0x187dff0;  1 drivers
v0x1503fc0_0 .net *"_s15", 0 0, L_0x187e270;  1 drivers
v0x15040a0_0 .net *"_s3", 0 0, L_0x187d6d0;  1 drivers
v0x158fdb0_0 .net *"_s5", 0 0, L_0x187d830;  1 drivers
v0x158fe90_0 .net *"_s7", 0 0, L_0x187db80;  1 drivers
v0x158ab00_0 .net *"_s9", 0 0, L_0x187dd60;  1 drivers
v0x158abe0_0 .net "a0", 0 0, L_0x187d050;  alias, 1 drivers
v0x156ba50_0 .net "a1", 0 0, L_0x187d1c0;  alias, 1 drivers
v0x156baf0_0 .net "a2", 0 0, L_0x7f942ba847f8;  alias, 1 drivers
v0x1566710_0 .net "a3", 0 0, L_0x187d3f0;  alias, 1 drivers
v0x15667b0_0 .net "a4", 0 0, L_0x187d330;  alias, 1 drivers
v0x159a310_0 .net "addWire", 0 0, L_0x187d920;  1 drivers
v0x159a3d0_0 .net "nandWire", 0 0, L_0x187de50;  1 drivers
v0x1595010_0 .net "norWire", 0 0, L_0x187e0e0;  1 drivers
v0x15950d0_0 .net "ns0", 0 0, L_0x187d500;  1 drivers
v0x158fb40_0 .net "ns1", 0 0, L_0x187d660;  1 drivers
v0x158a780_0 .net "ns2", 0 0, L_0x187d7c0;  1 drivers
v0x158a840_0 .net "out", 0 0, L_0x187e360;  alias, 1 drivers
v0x15804e0_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x15805a0_0 .net "sltWire", 0 0, L_0x187dc20;  1 drivers
v0x157b1d0_0 .net "xorWire", 0 0, L_0x187db10;  1 drivers
L_0x187d570 .part v0x1585510_0, 0, 1;
L_0x187d6d0 .part v0x1585510_0, 1, 1;
L_0x187d830 .part v0x1585510_0, 2, 1;
L_0x187db80 .part v0x1585510_0, 0, 1;
L_0x187dd60 .part v0x1585510_0, 1, 1;
L_0x187dec0 .part v0x1585510_0, 1, 1;
L_0x187dff0 .part v0x1585510_0, 0, 1;
L_0x187e270 .part v0x1585510_0, 2, 1;
S_0x151de40 .scope generate, "genALUs[22]" "genALUs[22]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x1651030 .param/l "bit" 0 4 127, +C4<010110>;
S_0x1518b40 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x151de40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x187cc30 .functor XOR 1, L_0x187e6f0, v0x1585010_0, C4<0>, C4<0>;
L_0x187ecf0 .functor NOR 1, L_0x1880230, L_0x187e6f0, C4<0>, C4<0>;
L_0x187edf0 .functor XOR 1, L_0x1880230, L_0x187e6f0, C4<0>, C4<0>;
L_0x187eeb0 .functor NAND 1, L_0x1880230, L_0x187e6f0, C4<1>, C4<1>;
L_0x187efb0 .functor XOR 1, v0x15850d0_0, L_0x187ecf0, C4<0>, C4<0>;
L_0x187f070 .functor XOR 1, v0x15850d0_0, L_0x187eeb0, C4<0>, C4<0>;
v0x15e9620_0 .net "a", 0 0, L_0x1880230;  1 drivers
v0x15e9710_0 .net "addSubtract", 0 0, L_0x187ec80;  1 drivers
v0x15e4360_0 .net "b", 0 0, L_0x187e6f0;  1 drivers
v0x15e4400_0 .net "bOut", 0 0, L_0x187cc30;  1 drivers
v0x15e44d0_0 .net "carryin", 0 0, L_0x187e790;  1 drivers
v0x15517a0_0 .net "carryout", 0 0, L_0x187eb20;  1 drivers
v0x1551870_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x1551910_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x154c4e0_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x154c580_0 .net "nandOut", 0 0, L_0x187f070;  1 drivers
v0x154c650_0 .net "nandgate", 0 0, L_0x187eeb0;  1 drivers
v0x1547220_0 .net "norOut", 0 0, L_0x187efb0;  1 drivers
v0x15472f0_0 .net "norgate", 0 0, L_0x187ecf0;  1 drivers
v0x1547390_0 .net "result", 0 0, L_0x187ffe0;  1 drivers
L_0x7f942ba84840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x152d3c0_0 .net "slt", 0 0, L_0x7f942ba84840;  1 drivers
v0x152d490_0 .net "xorgate", 0 0, L_0x187edf0;  1 drivers
S_0x1603490 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1518b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x187e8f0 .functor AND 1, L_0x1880230, L_0x187cc30, C4<1>, C4<1>;
L_0x187e960 .functor XOR 1, L_0x1880230, L_0x187cc30, C4<0>, C4<0>;
L_0x187ea60 .functor AND 1, L_0x187e960, L_0x187e790, C4<1>, C4<1>;
L_0x187eb20 .functor OR 1, L_0x187ea60, L_0x187e8f0, C4<0>, C4<0>;
L_0x187ec80 .functor XOR 1, L_0x187e960, L_0x187e790, C4<0>, C4<0>;
v0x16a3450_0 .net "G", 0 0, L_0x187e8f0;  1 drivers
v0x1522e80_0 .net "P", 0 0, L_0x187e960;  1 drivers
v0x1522f20_0 .net "PandCin", 0 0, L_0x187ea60;  1 drivers
v0x1632050_0 .net "a", 0 0, L_0x1880230;  alias, 1 drivers
v0x1632110_0 .net "b", 0 0, L_0x187cc30;  alias, 1 drivers
v0x16e1890_0 .net "carryin", 0 0, L_0x187e790;  alias, 1 drivers
v0x16e1950_0 .net "carryout", 0 0, L_0x187eb20;  alias, 1 drivers
v0x14fd020_0 .net "sum", 0 0, L_0x187ec80;  alias, 1 drivers
S_0x15c1f60 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1518b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x187f180 .functor NOT 1, L_0x187f1f0, C4<0>, C4<0>, C4<0>;
L_0x187f2e0 .functor NOT 1, L_0x187f350, C4<0>, C4<0>, C4<0>;
L_0x187f440 .functor NOT 1, L_0x187f4b0, C4<0>, C4<0>, C4<0>;
L_0x187f5a0 .functor AND 1, L_0x187f440, L_0x187f2e0, L_0x187f180, L_0x187ec80;
L_0x187f790 .functor AND 1, L_0x187f440, L_0x187f2e0, L_0x187f800, L_0x187edf0;
L_0x187f8a0 .functor AND 1, L_0x187f440, L_0x187f9e0, L_0x187f180, L_0x7f942ba84840;
L_0x187fad0 .functor AND 1, L_0x187f440, L_0x187fb40, L_0x187fc70, L_0x187f070;
L_0x187fd60 .functor AND 1, L_0x187fef0, L_0x187f2e0, L_0x187f180, L_0x187efb0;
L_0x187ffe0/0/0 .functor OR 1, L_0x187f5a0, L_0x187f790, L_0x187f8a0, L_0x187fad0;
L_0x187ffe0/0/4 .functor OR 1, L_0x187fd60, C4<0>, C4<0>, C4<0>;
L_0x187ffe0 .functor OR 1, L_0x187ffe0/0/0, L_0x187ffe0/0/4, C4<0>, C4<0>;
v0x16cc9c0_0 .net *"_s1", 0 0, L_0x187f1f0;  1 drivers
v0x16ccaa0_0 .net *"_s11", 0 0, L_0x187fb40;  1 drivers
v0x16c7700_0 .net *"_s13", 0 0, L_0x187fc70;  1 drivers
v0x16c77c0_0 .net *"_s15", 0 0, L_0x187fef0;  1 drivers
v0x16c2440_0 .net *"_s3", 0 0, L_0x187f350;  1 drivers
v0x16c2570_0 .net *"_s5", 0 0, L_0x187f4b0;  1 drivers
v0x16ad8b0_0 .net *"_s7", 0 0, L_0x187f800;  1 drivers
v0x16ad990_0 .net *"_s9", 0 0, L_0x187f9e0;  1 drivers
v0x16a85f0_0 .net "a0", 0 0, L_0x187ec80;  alias, 1 drivers
v0x16a8690_0 .net "a1", 0 0, L_0x187edf0;  alias, 1 drivers
v0x16a8730_0 .net "a2", 0 0, L_0x7f942ba84840;  alias, 1 drivers
v0x168e830_0 .net "a3", 0 0, L_0x187f070;  alias, 1 drivers
v0x168e8f0_0 .net "a4", 0 0, L_0x187efb0;  alias, 1 drivers
v0x168e9b0_0 .net "addWire", 0 0, L_0x187f5a0;  1 drivers
v0x1689580_0 .net "nandWire", 0 0, L_0x187fad0;  1 drivers
v0x1689620_0 .net "norWire", 0 0, L_0x187fd60;  1 drivers
v0x16896e0_0 .net "ns0", 0 0, L_0x187f180;  1 drivers
v0x160dae0_0 .net "ns1", 0 0, L_0x187f2e0;  1 drivers
v0x1608710_0 .net "ns2", 0 0, L_0x187f440;  1 drivers
v0x16087d0_0 .net "out", 0 0, L_0x187ffe0;  alias, 1 drivers
v0x1608890_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x15ee8d0_0 .net "sltWire", 0 0, L_0x187f8a0;  1 drivers
v0x15ee990_0 .net "xorWire", 0 0, L_0x187f790;  1 drivers
L_0x187f1f0 .part v0x1585510_0, 0, 1;
L_0x187f350 .part v0x1585510_0, 1, 1;
L_0x187f4b0 .part v0x1585510_0, 2, 1;
L_0x187f800 .part v0x1585510_0, 0, 1;
L_0x187f9e0 .part v0x1585510_0, 1, 1;
L_0x187fb40 .part v0x1585510_0, 1, 1;
L_0x187fc70 .part v0x1585510_0, 0, 1;
L_0x187fef0 .part v0x1585510_0, 2, 1;
S_0x1528100 .scope generate, "genALUs[23]" "genALUs[23]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x153d0f0 .param/l "bit" 0 4 127, +C4<010111>;
S_0x150e2d0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1528100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18804f0 .functor XOR 1, L_0x1881f50, v0x1585010_0, C4<0>, C4<0>;
L_0x18809b0 .functor NOR 1, L_0x1881eb0, L_0x1881f50, C4<0>, C4<0>;
L_0x1880ab0 .functor XOR 1, L_0x1881eb0, L_0x1881f50, C4<0>, C4<0>;
L_0x1880b70 .functor NAND 1, L_0x1881eb0, L_0x1881f50, C4<1>, C4<1>;
L_0x1880c70 .functor XOR 1, v0x15850d0_0, L_0x18809b0, C4<0>, C4<0>;
L_0x1880d30 .functor XOR 1, v0x15850d0_0, L_0x1880b70, C4<0>, C4<0>;
v0x15b6260_0 .net "a", 0 0, L_0x1881eb0;  1 drivers
v0x15b6320_0 .net "addSubtract", 0 0, L_0x1880940;  1 drivers
v0x15b63c0_0 .net "b", 0 0, L_0x1881f50;  1 drivers
v0x15b5690_0 .net "bOut", 0 0, L_0x18804f0;  1 drivers
v0x15b5760_0 .net "carryin", 0 0, L_0x18802d0;  1 drivers
v0x15b4ac0_0 .net "carryout", 0 0, L_0x18807e0;  1 drivers
v0x15b4b90_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x15b4c30_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x15b3ef0_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x15b3f90_0 .net "nandOut", 0 0, L_0x1880d30;  1 drivers
v0x15b4060_0 .net "nandgate", 0 0, L_0x1880b70;  1 drivers
v0x15b3320_0 .net "norOut", 0 0, L_0x1880c70;  1 drivers
v0x15b33f0_0 .net "norgate", 0 0, L_0x18809b0;  1 drivers
v0x15b3490_0 .net "result", 0 0, L_0x1881c60;  1 drivers
L_0x7f942ba84888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b2750_0 .net "slt", 0 0, L_0x7f942ba84888;  1 drivers
v0x15b2820_0 .net "xorgate", 0 0, L_0x1880ab0;  1 drivers
S_0x15c1390 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x150e2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1880560 .functor AND 1, L_0x1881eb0, L_0x18804f0, C4<1>, C4<1>;
L_0x1880620 .functor XOR 1, L_0x1881eb0, L_0x18804f0, C4<0>, C4<0>;
L_0x1880720 .functor AND 1, L_0x1880620, L_0x18802d0, C4<1>, C4<1>;
L_0x18807e0 .functor OR 1, L_0x1880720, L_0x1880560, C4<0>, C4<0>;
L_0x1880940 .functor XOR 1, L_0x1880620, L_0x18802d0, C4<0>, C4<0>;
v0x1509100_0 .net "G", 0 0, L_0x1880560;  1 drivers
v0x15c07c0_0 .net "P", 0 0, L_0x1880620;  1 drivers
v0x15c0880_0 .net "PandCin", 0 0, L_0x1880720;  1 drivers
v0x15bfbf0_0 .net "a", 0 0, L_0x1881eb0;  alias, 1 drivers
v0x15bfcb0_0 .net "b", 0 0, L_0x18804f0;  alias, 1 drivers
v0x15bf020_0 .net "carryin", 0 0, L_0x18802d0;  alias, 1 drivers
v0x15bf0e0_0 .net "carryout", 0 0, L_0x18807e0;  alias, 1 drivers
v0x15bf1a0_0 .net "sum", 0 0, L_0x1880940;  alias, 1 drivers
S_0x15be450 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x150e2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1880e40 .functor NOT 1, L_0x1880eb0, C4<0>, C4<0>, C4<0>;
L_0x1880fa0 .functor NOT 1, L_0x1881010, C4<0>, C4<0>, C4<0>;
L_0x1881100 .functor NOT 1, L_0x1881170, C4<0>, C4<0>, C4<0>;
L_0x1881260 .functor AND 1, L_0x1881100, L_0x1880fa0, L_0x1880e40, L_0x1880940;
L_0x1881450 .functor AND 1, L_0x1881100, L_0x1880fa0, L_0x18814c0, L_0x1880ab0;
L_0x1881560 .functor AND 1, L_0x1881100, L_0x1881660, L_0x1880e40, L_0x7f942ba84888;
L_0x1881750 .functor AND 1, L_0x1881100, L_0x18817c0, L_0x18818f0, L_0x1880d30;
L_0x18819e0 .functor AND 1, L_0x1881b70, L_0x1880fa0, L_0x1880e40, L_0x1880c70;
L_0x1881c60/0/0 .functor OR 1, L_0x1881260, L_0x1881450, L_0x1881560, L_0x1881750;
L_0x1881c60/0/4 .functor OR 1, L_0x18819e0, C4<0>, C4<0>, C4<0>;
L_0x1881c60 .functor OR 1, L_0x1881c60/0/0, L_0x1881c60/0/4, C4<0>, C4<0>;
v0x15bd930_0 .net *"_s1", 0 0, L_0x1880eb0;  1 drivers
v0x15bccb0_0 .net *"_s11", 0 0, L_0x18817c0;  1 drivers
v0x15bcd90_0 .net *"_s13", 0 0, L_0x18818f0;  1 drivers
v0x15bc0e0_0 .net *"_s15", 0 0, L_0x1881b70;  1 drivers
v0x15bc1c0_0 .net *"_s3", 0 0, L_0x1881010;  1 drivers
v0x15bb510_0 .net *"_s5", 0 0, L_0x1881170;  1 drivers
v0x15bb5f0_0 .net *"_s7", 0 0, L_0x18814c0;  1 drivers
v0x15ba940_0 .net *"_s9", 0 0, L_0x1881660;  1 drivers
v0x15baa20_0 .net "a0", 0 0, L_0x1880940;  alias, 1 drivers
v0x15baac0_0 .net "a1", 0 0, L_0x1880ab0;  alias, 1 drivers
v0x15b9d70_0 .net "a2", 0 0, L_0x7f942ba84888;  alias, 1 drivers
v0x15b9e30_0 .net "a3", 0 0, L_0x1880d30;  alias, 1 drivers
v0x15b9ef0_0 .net "a4", 0 0, L_0x1880c70;  alias, 1 drivers
v0x15b91a0_0 .net "addWire", 0 0, L_0x1881260;  1 drivers
v0x15b9260_0 .net "nandWire", 0 0, L_0x1881750;  1 drivers
v0x15b9320_0 .net "norWire", 0 0, L_0x18819e0;  1 drivers
v0x15b85d0_0 .net "ns0", 0 0, L_0x1880e40;  1 drivers
v0x15b7a00_0 .net "ns1", 0 0, L_0x1880fa0;  1 drivers
v0x15b7ac0_0 .net "ns2", 0 0, L_0x1881100;  1 drivers
v0x15b7b80_0 .net "out", 0 0, L_0x1881c60;  alias, 1 drivers
v0x15b6e30_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x15b6ef0_0 .net "sltWire", 0 0, L_0x1881560;  1 drivers
v0x15b6fb0_0 .net "xorWire", 0 0, L_0x1881450;  1 drivers
L_0x1880eb0 .part v0x1585510_0, 0, 1;
L_0x1881010 .part v0x1585510_0, 1, 1;
L_0x1881170 .part v0x1585510_0, 2, 1;
L_0x18814c0 .part v0x1585510_0, 0, 1;
L_0x1881660 .part v0x1585510_0, 1, 1;
L_0x18817c0 .part v0x1585510_0, 1, 1;
L_0x18818f0 .part v0x1585510_0, 0, 1;
L_0x1881b70 .part v0x1585510_0, 2, 1;
S_0x15380f0 .scope generate, "genALUs[24]" "genALUs[24]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x1538290 .param/l "bit" 0 4 127, +C4<011000>;
S_0x153d3e0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x15380f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1880400 .functor XOR 1, L_0x1881ff0, v0x1585010_0, C4<0>, C4<0>;
L_0x1882600 .functor NOR 1, L_0x18665c0, L_0x1881ff0, C4<0>, C4<0>;
L_0x1882700 .functor XOR 1, L_0x18665c0, L_0x1881ff0, C4<0>, C4<0>;
L_0x18827c0 .functor NAND 1, L_0x18665c0, L_0x1881ff0, C4<1>, C4<1>;
L_0x18828c0 .functor XOR 1, v0x15850d0_0, L_0x1882600, C4<0>, C4<0>;
L_0x1882980 .functor XOR 1, v0x15850d0_0, L_0x18827c0, C4<0>, C4<0>;
v0x16377d0_0 .net "a", 0 0, L_0x18665c0;  1 drivers
v0x16378c0_0 .net "addSubtract", 0 0, L_0x1882590;  1 drivers
v0x1637960_0 .net "b", 0 0, L_0x1881ff0;  1 drivers
v0x163cad0_0 .net "bOut", 0 0, L_0x1880400;  1 drivers
v0x163cba0_0 .net "carryin", 0 0, L_0x1882090;  1 drivers
v0x163cc40_0 .net "carryout", 0 0, L_0x1882430;  1 drivers
v0x1641dd0_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x1641e70_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x1641f10_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x16568e0_0 .net "nandOut", 0 0, L_0x1882980;  1 drivers
v0x16569b0_0 .net "nandgate", 0 0, L_0x18827c0;  1 drivers
v0x1656a50_0 .net "norOut", 0 0, L_0x18828c0;  1 drivers
v0x165bbe0_0 .net "norgate", 0 0, L_0x1882600;  1 drivers
v0x165bc80_0 .net "result", 0 0, L_0x1866370;  1 drivers
L_0x7f942ba848d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x165bd50_0 .net "slt", 0 0, L_0x7f942ba848d0;  1 drivers
v0x1660ee0_0 .net "xorgate", 0 0, L_0x1882700;  1 drivers
S_0x1557200 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x153d3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1880470 .functor AND 1, L_0x18665c0, L_0x1880400, C4<1>, C4<1>;
L_0x1882270 .functor XOR 1, L_0x18665c0, L_0x1880400, C4<0>, C4<0>;
L_0x1882370 .functor AND 1, L_0x1882270, L_0x1882090, C4<1>, C4<1>;
L_0x1882430 .functor OR 1, L_0x1882370, L_0x1880470, C4<0>, C4<0>;
L_0x1882590 .functor XOR 1, L_0x1882270, L_0x1882090, C4<0>, C4<0>;
v0x1551fe0_0 .net "G", 0 0, L_0x1880470;  1 drivers
v0x155c500_0 .net "P", 0 0, L_0x1882270;  1 drivers
v0x155c5c0_0 .net "PandCin", 0 0, L_0x1882370;  1 drivers
v0x155c690_0 .net "a", 0 0, L_0x18665c0;  alias, 1 drivers
v0x1561800_0 .net "b", 0 0, L_0x1880400;  alias, 1 drivers
v0x15618f0_0 .net "carryin", 0 0, L_0x1882090;  alias, 1 drivers
v0x1576320_0 .net "carryout", 0 0, L_0x1882430;  alias, 1 drivers
v0x15763e0_0 .net "sum", 0 0, L_0x1882590;  alias, 1 drivers
S_0x157b620 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x153d3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1882a90 .functor NOT 1, L_0x1882b00, C4<0>, C4<0>, C4<0>;
L_0x1882bf0 .functor NOT 1, L_0x1882c60, C4<0>, C4<0>, C4<0>;
L_0x1882d50 .functor NOT 1, L_0x1882dc0, C4<0>, C4<0>, C4<0>;
L_0x1882eb0 .functor AND 1, L_0x1882d50, L_0x1882bf0, L_0x1882a90, L_0x1882590;
L_0x18830a0 .functor AND 1, L_0x1882d50, L_0x1882bf0, L_0x1883110, L_0x1882700;
L_0x18831b0 .functor AND 1, L_0x1882d50, L_0x18832f0, L_0x1882a90, L_0x7f942ba848d0;
L_0x18833e0 .functor AND 1, L_0x1882d50, L_0x1883450, L_0x1883580, L_0x1882980;
L_0x18660f0 .functor AND 1, L_0x1866280, L_0x1882bf0, L_0x1882a90, L_0x18828c0;
L_0x1866370/0/0 .functor OR 1, L_0x1882eb0, L_0x18830a0, L_0x18831b0, L_0x18833e0;
L_0x1866370/0/4 .functor OR 1, L_0x18660f0, C4<0>, C4<0>, C4<0>;
L_0x1866370 .functor OR 1, L_0x1866370/0/0, L_0x1866370/0/4, C4<0>, C4<0>;
v0x15809e0_0 .net *"_s1", 0 0, L_0x1882b00;  1 drivers
v0x1580ac0_0 .net *"_s11", 0 0, L_0x1883450;  1 drivers
v0x1595460_0 .net *"_s13", 0 0, L_0x1883580;  1 drivers
v0x1595520_0 .net *"_s15", 0 0, L_0x1866280;  1 drivers
v0x1595600_0 .net *"_s3", 0 0, L_0x1882c60;  1 drivers
v0x159a760_0 .net *"_s5", 0 0, L_0x1882dc0;  1 drivers
v0x159a840_0 .net *"_s7", 0 0, L_0x1883110;  1 drivers
v0x15a1850_0 .net *"_s9", 0 0, L_0x18832f0;  1 drivers
v0x15a1930_0 .net "a0", 0 0, L_0x1882590;  alias, 1 drivers
v0x15a19d0_0 .net "a1", 0 0, L_0x1882700;  alias, 1 drivers
v0x15f95e0_0 .net "a2", 0 0, L_0x7f942ba848d0;  alias, 1 drivers
v0x15f9680_0 .net "a3", 0 0, L_0x1882980;  alias, 1 drivers
v0x15f9740_0 .net "a4", 0 0, L_0x18828c0;  alias, 1 drivers
v0x15fe8d0_0 .net "addWire", 0 0, L_0x1882eb0;  1 drivers
v0x15fe970_0 .net "nandWire", 0 0, L_0x18833e0;  1 drivers
v0x15fea30_0 .net "norWire", 0 0, L_0x18660f0;  1 drivers
v0x1618700_0 .net "ns0", 0 0, L_0x1882a90;  1 drivers
v0x161d9f0_0 .net "ns1", 0 0, L_0x1882bf0;  1 drivers
v0x161dab0_0 .net "ns2", 0 0, L_0x1882d50;  1 drivers
v0x161db70_0 .net "out", 0 0, L_0x1866370;  alias, 1 drivers
v0x16324d0_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1632590_0 .net "sltWire", 0 0, L_0x18831b0;  1 drivers
v0x1632650_0 .net "xorWire", 0 0, L_0x18830a0;  1 drivers
L_0x1882b00 .part v0x1585510_0, 0, 1;
L_0x1882c60 .part v0x1585510_0, 1, 1;
L_0x1882dc0 .part v0x1585510_0, 2, 1;
L_0x1883110 .part v0x1585510_0, 0, 1;
L_0x18832f0 .part v0x1585510_0, 1, 1;
L_0x1883450 .part v0x1585510_0, 1, 1;
L_0x1883580 .part v0x1585510_0, 0, 1;
L_0x1866280 .part v0x1585510_0, 2, 1;
S_0x16b85d0 .scope generate, "genALUs[25]" "genALUs[25]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x16b8790 .param/l "bit" 0 4 127, +C4<011001>;
S_0x16bd8c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x16b85d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18668b0 .functor XOR 1, L_0x1886810, v0x1585010_0, C4<0>, C4<0>;
L_0x1866d70 .functor NOR 1, L_0x1886770, L_0x1886810, C4<0>, C4<0>;
L_0x1866e70 .functor XOR 1, L_0x1886770, L_0x1886810, C4<0>, C4<0>;
L_0x1866f30 .functor NAND 1, L_0x1886770, L_0x1886810, C4<1>, C4<1>;
L_0x1867030 .functor XOR 1, v0x15850d0_0, L_0x1866d70, C4<0>, C4<0>;
L_0x1885680 .functor XOR 1, v0x15850d0_0, L_0x1866f30, C4<0>, C4<0>;
v0x16133d0_0 .net "a", 0 0, L_0x1886770;  1 drivers
v0x16134c0_0 .net "addSubtract", 0 0, L_0x1866d00;  1 drivers
v0x1613560_0 .net "b", 0 0, L_0x1886810;  1 drivers
v0x15f42b0_0 .net "bOut", 0 0, L_0x18668b0;  1 drivers
v0x15f4380_0 .net "carryin", 0 0, L_0x1866660;  1 drivers
v0x15f4420_0 .net "carryout", 0 0, L_0x1866ba0;  1 drivers
v0x15df7c0_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x15df860_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x15df900_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x15df9a0_0 .net "nandOut", 0 0, L_0x1885680;  1 drivers
v0x15da490_0 .net "nandgate", 0 0, L_0x1866f30;  1 drivers
v0x15da530_0 .net "norOut", 0 0, L_0x1867030;  1 drivers
v0x15da600_0 .net "norgate", 0 0, L_0x1866d70;  1 drivers
v0x15d5100_0 .net "result", 0 0, L_0x1886520;  1 drivers
L_0x7f942ba84918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15d51d0_0 .net "slt", 0 0, L_0x7f942ba84918;  1 drivers
v0x15d52a0_0 .net "xorgate", 0 0, L_0x1866e70;  1 drivers
S_0x16d23e0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x16bd8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1866920 .functor AND 1, L_0x1886770, L_0x18668b0, C4<1>, C4<1>;
L_0x18669e0 .functor XOR 1, L_0x1886770, L_0x18668b0, C4<0>, C4<0>;
L_0x1866ae0 .functor AND 1, L_0x18669e0, L_0x1866660, C4<1>, C4<1>;
L_0x1866ba0 .functor OR 1, L_0x1866ae0, L_0x1866920, C4<0>, C4<0>;
L_0x1866d00 .functor XOR 1, L_0x18669e0, L_0x1866660, C4<0>, C4<0>;
v0x16d76e0_0 .net "G", 0 0, L_0x1866920;  1 drivers
v0x16d77c0_0 .net "P", 0 0, L_0x18669e0;  1 drivers
v0x16d7880_0 .net "PandCin", 0 0, L_0x1866ae0;  1 drivers
v0x16dc9e0_0 .net "a", 0 0, L_0x1886770;  alias, 1 drivers
v0x16dcaa0_0 .net "b", 0 0, L_0x18668b0;  alias, 1 drivers
v0x16e1ce0_0 .net "carryin", 0 0, L_0x1866660;  alias, 1 drivers
v0x16e1da0_0 .net "carryout", 0 0, L_0x1866ba0;  alias, 1 drivers
v0x16e1e60_0 .net "sum", 0 0, L_0x1866d00;  alias, 1 drivers
S_0x16f67f0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x16bd8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1885740 .functor NOT 1, L_0x18857b0, C4<0>, C4<0>, C4<0>;
L_0x18858a0 .functor NOT 1, L_0x1885910, C4<0>, C4<0>, C4<0>;
L_0x1885a00 .functor NOT 1, L_0x1885a70, C4<0>, C4<0>, C4<0>;
L_0x1885b60 .functor AND 1, L_0x1885a00, L_0x18858a0, L_0x1885740, L_0x1866d00;
L_0x1885d50 .functor AND 1, L_0x1885a00, L_0x18858a0, L_0x1885dc0, L_0x1866e70;
L_0x1885e60 .functor AND 1, L_0x1885a00, L_0x1885f60, L_0x1885740, L_0x7f942ba84918;
L_0x1886050 .functor AND 1, L_0x1885a00, L_0x18860c0, L_0x18861b0, L_0x1885680;
L_0x18862a0 .functor AND 1, L_0x1886430, L_0x18858a0, L_0x1885740, L_0x1867030;
L_0x1886520/0/0 .functor OR 1, L_0x1885b60, L_0x1885d50, L_0x1885e60, L_0x1886050;
L_0x1886520/0/4 .functor OR 1, L_0x18862a0, C4<0>, C4<0>, C4<0>;
L_0x1886520 .functor OR 1, L_0x1886520/0/0, L_0x1886520/0/4, C4<0>, C4<0>;
v0x16fbba0_0 .net *"_s1", 0 0, L_0x18857b0;  1 drivers
v0x16fbc80_0 .net *"_s11", 0 0, L_0x18860c0;  1 drivers
v0x1700df0_0 .net *"_s13", 0 0, L_0x18861b0;  1 drivers
v0x1700eb0_0 .net *"_s15", 0 0, L_0x1886430;  1 drivers
v0x1700f90_0 .net *"_s3", 0 0, L_0x1885910;  1 drivers
v0x1715920_0 .net *"_s5", 0 0, L_0x1885a70;  1 drivers
v0x1715a00_0 .net *"_s7", 0 0, L_0x1885dc0;  1 drivers
v0x171ac20_0 .net *"_s9", 0 0, L_0x1885f60;  1 drivers
v0x171ad00_0 .net "a0", 0 0, L_0x1866d00;  alias, 1 drivers
v0x171ada0_0 .net "a1", 0 0, L_0x1866e70;  alias, 1 drivers
v0x1721d10_0 .net "a2", 0 0, L_0x7f942ba84918;  alias, 1 drivers
v0x1721db0_0 .net "a3", 0 0, L_0x1885680;  alias, 1 drivers
v0x1721e70_0 .net "a4", 0 0, L_0x1867030;  alias, 1 drivers
v0x16b32a0_0 .net "addWire", 0 0, L_0x1885b60;  1 drivers
v0x16b3340_0 .net "nandWire", 0 0, L_0x1886050;  1 drivers
v0x16b3400_0 .net "norWire", 0 0, L_0x18862a0;  1 drivers
v0x169e790_0 .net "ns0", 0 0, L_0x1885740;  1 drivers
v0x169e940_0 .net "ns1", 0 0, L_0x18858a0;  1 drivers
v0x1699490_0 .net "ns2", 0 0, L_0x1885a00;  1 drivers
v0x1699550_0 .net "out", 0 0, L_0x1886520;  alias, 1 drivers
v0x1699610_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1694160_0 .net "sltWire", 0 0, L_0x1885e60;  1 drivers
v0x1694220_0 .net "xorWire", 0 0, L_0x1885d50;  1 drivers
L_0x18857b0 .part v0x1585510_0, 0, 1;
L_0x1885910 .part v0x1585510_0, 1, 1;
L_0x1885a70 .part v0x1585510_0, 2, 1;
L_0x1885dc0 .part v0x1585510_0, 0, 1;
L_0x1885f60 .part v0x1585510_0, 1, 1;
L_0x18860c0 .part v0x1585510_0, 1, 1;
L_0x18861b0 .part v0x1585510_0, 0, 1;
L_0x1886430 .part v0x1585510_0, 2, 1;
S_0x1532dc0 .scope generate, "genALUs[26]" "genALUs[26]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x1532f80 .param/l "bit" 0 4 127, +C4<011010>;
S_0x151e2a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1532dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1868c30 .functor XOR 1, L_0x18868b0, v0x1585010_0, C4<0>, C4<0>;
L_0x1886ff0 .functor NOR 1, L_0x18884f0, L_0x18868b0, C4<0>, C4<0>;
L_0x18870f0 .functor XOR 1, L_0x18884f0, L_0x18868b0, C4<0>, C4<0>;
L_0x18871b0 .functor NAND 1, L_0x18884f0, L_0x18868b0, C4<1>, C4<1>;
L_0x18872b0 .functor XOR 1, v0x15850d0_0, L_0x1886ff0, C4<0>, C4<0>;
L_0x1887370 .functor XOR 1, v0x15850d0_0, L_0x18871b0, C4<0>, C4<0>;
v0x1609020_0 .net "a", 0 0, L_0x18884f0;  1 drivers
v0x1603bc0_0 .net "addSubtract", 0 0, L_0x1886f80;  1 drivers
v0x1603c60_0 .net "b", 0 0, L_0x18868b0;  1 drivers
v0x1603d00_0 .net "bOut", 0 0, L_0x1868c30;  1 drivers
v0x15ef040_0 .net "carryin", 0 0, L_0x1886950;  1 drivers
v0x15ef130_0 .net "carryout", 0 0, L_0x1886e20;  1 drivers
v0x15ef1d0_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x15e9d90_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x15e9e30_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x15e9ed0_0 .net "nandOut", 0 0, L_0x1887370;  1 drivers
v0x15e4ad0_0 .net "nandgate", 0 0, L_0x18871b0;  1 drivers
v0x15e4b70_0 .net "norOut", 0 0, L_0x18872b0;  1 drivers
v0x15e4c40_0 .net "norgate", 0 0, L_0x1886ff0;  1 drivers
v0x154cc50_0 .net "result", 0 0, L_0x18882a0;  1 drivers
L_0x7f942ba84960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154cd20_0 .net "slt", 0 0, L_0x7f942ba84960;  1 drivers
v0x154cdf0_0 .net "xorgate", 0 0, L_0x18870f0;  1 drivers
S_0x1519080 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x151e2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1868ca0 .functor AND 1, L_0x18884f0, L_0x1868c30, C4<1>, C4<1>;
L_0x18667e0 .functor XOR 1, L_0x18884f0, L_0x1868c30, C4<0>, C4<0>;
L_0x1886db0 .functor AND 1, L_0x18667e0, L_0x1886950, C4<1>, C4<1>;
L_0x1886e20 .functor OR 1, L_0x1886db0, L_0x1868ca0, C4<0>, C4<0>;
L_0x1886f80 .functor XOR 1, L_0x18667e0, L_0x1886950, C4<0>, C4<0>;
v0x1513c70_0 .net "G", 0 0, L_0x1868ca0;  1 drivers
v0x1513d50_0 .net "P", 0 0, L_0x18667e0;  1 drivers
v0x1513e10_0 .net "PandCin", 0 0, L_0x1886db0;  1 drivers
v0x1724910_0 .net "a", 0 0, L_0x18884f0;  alias, 1 drivers
v0x17249d0_0 .net "b", 0 0, L_0x1868c30;  alias, 1 drivers
v0x1724ae0_0 .net "carryin", 0 0, L_0x1886950;  alias, 1 drivers
v0x16cd130_0 .net "carryout", 0 0, L_0x1886e20;  alias, 1 drivers
v0x16cd1f0_0 .net "sum", 0 0, L_0x1886f80;  alias, 1 drivers
S_0x16c7e70 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x151e2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1887480 .functor NOT 1, L_0x18874f0, C4<0>, C4<0>, C4<0>;
L_0x18875e0 .functor NOT 1, L_0x1887650, C4<0>, C4<0>, C4<0>;
L_0x1887740 .functor NOT 1, L_0x18877b0, C4<0>, C4<0>, C4<0>;
L_0x18878a0 .functor AND 1, L_0x1887740, L_0x18875e0, L_0x1887480, L_0x1886f80;
L_0x1887a90 .functor AND 1, L_0x1887740, L_0x18875e0, L_0x1887b00, L_0x18870f0;
L_0x1887ba0 .functor AND 1, L_0x1887740, L_0x1887ca0, L_0x1887480, L_0x7f942ba84960;
L_0x1887d90 .functor AND 1, L_0x1887740, L_0x1887e00, L_0x1887f30, L_0x1887370;
L_0x1888020 .functor AND 1, L_0x18881b0, L_0x18875e0, L_0x1887480, L_0x18872b0;
L_0x18882a0/0/0 .functor OR 1, L_0x18878a0, L_0x1887a90, L_0x1887ba0, L_0x1887d90;
L_0x18882a0/0/4 .functor OR 1, L_0x1888020, C4<0>, C4<0>, C4<0>;
L_0x18882a0 .functor OR 1, L_0x18882a0/0/0, L_0x18882a0/0/4, C4<0>, C4<0>;
v0x16c2bb0_0 .net *"_s1", 0 0, L_0x18874f0;  1 drivers
v0x16c2c90_0 .net *"_s11", 0 0, L_0x1887e00;  1 drivers
v0x16c2d70_0 .net *"_s13", 0 0, L_0x1887f30;  1 drivers
v0x16ae020_0 .net *"_s15", 0 0, L_0x18881b0;  1 drivers
v0x16ae100_0 .net *"_s3", 0 0, L_0x1887650;  1 drivers
v0x16a8d60_0 .net *"_s5", 0 0, L_0x18877b0;  1 drivers
v0x16a8e40_0 .net *"_s7", 0 0, L_0x1887b00;  1 drivers
v0x16a8f20_0 .net *"_s9", 0 0, L_0x1887ca0;  1 drivers
v0x16a3aa0_0 .net "a0", 0 0, L_0x1886f80;  alias, 1 drivers
v0x16a3b70_0 .net "a1", 0 0, L_0x18870f0;  alias, 1 drivers
v0x16a3c10_0 .net "a2", 0 0, L_0x7f942ba84960;  alias, 1 drivers
v0x168efa0_0 .net "a3", 0 0, L_0x1887370;  alias, 1 drivers
v0x168f060_0 .net "a4", 0 0, L_0x18872b0;  alias, 1 drivers
v0x168f120_0 .net "addWire", 0 0, L_0x18878a0;  1 drivers
v0x1689cf0_0 .net "nandWire", 0 0, L_0x1887d90;  1 drivers
v0x1689db0_0 .net "norWire", 0 0, L_0x1888020;  1 drivers
v0x1689e70_0 .net "ns0", 0 0, L_0x1887480;  1 drivers
v0x1684a50_0 .net "ns1", 0 0, L_0x18875e0;  1 drivers
v0x1684b10_0 .net "ns2", 0 0, L_0x1887740;  1 drivers
v0x160e140_0 .net "out", 0 0, L_0x18882a0;  alias, 1 drivers
v0x160e200_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x160e2c0_0 .net "sltWire", 0 0, L_0x1887ba0;  1 drivers
v0x1608e80_0 .net "xorWire", 0 0, L_0x1887a90;  1 drivers
L_0x18874f0 .part v0x1585510_0, 0, 1;
L_0x1887650 .part v0x1585510_0, 1, 1;
L_0x18877b0 .part v0x1585510_0, 2, 1;
L_0x1887b00 .part v0x1585510_0, 0, 1;
L_0x1887ca0 .part v0x1585510_0, 1, 1;
L_0x1887e00 .part v0x1585510_0, 1, 1;
L_0x1887f30 .part v0x1585510_0, 0, 1;
L_0x18881b0 .part v0x1585510_0, 2, 1;
S_0x1547990 .scope generate, "genALUs[27]" "genALUs[27]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x1547b50 .param/l "bit" 0 4 127, +C4<011011>;
S_0x15426d0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1547990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1886a80 .functor XOR 1, L_0x188a290, v0x1585010_0, C4<0>, C4<0>;
L_0x1888cb0 .functor NOR 1, L_0x188a1f0, L_0x188a290, C4<0>, C4<0>;
L_0x1888db0 .functor XOR 1, L_0x188a1f0, L_0x188a290, C4<0>, C4<0>;
L_0x1888e70 .functor NAND 1, L_0x188a1f0, L_0x188a290, C4<1>, C4<1>;
L_0x1888f70 .functor XOR 1, v0x15850d0_0, L_0x1888cb0, C4<0>, C4<0>;
L_0x1889030 .functor XOR 1, v0x15850d0_0, L_0x1888e70, C4<0>, C4<0>;
v0x16ec2f0_0 .net "a", 0 0, L_0x188a1f0;  1 drivers
v0x16ec3b0_0 .net "addSubtract", 0 0, L_0x1888c40;  1 drivers
v0x16ec450_0 .net "b", 0 0, L_0x188a290;  1 drivers
v0x16ec4f0_0 .net "bOut", 0 0, L_0x1886a80;  1 drivers
v0x16e7040_0 .net "carryin", 0 0, L_0x1888590;  1 drivers
v0x16e7130_0 .net "carryout", 0 0, L_0x1888ae0;  1 drivers
v0x16e71d0_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x16e7270_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x166b510_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x166b5b0_0 .net "nandOut", 0 0, L_0x1889030;  1 drivers
v0x166b650_0 .net "nandgate", 0 0, L_0x1888e70;  1 drivers
v0x166b6f0_0 .net "norOut", 0 0, L_0x1888f70;  1 drivers
v0x1666260_0 .net "norgate", 0 0, L_0x1888cb0;  1 drivers
v0x1666300_0 .net "result", 0 0, L_0x1889fa0;  1 drivers
L_0x7f942ba849a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16663d0_0 .net "slt", 0 0, L_0x7f942ba849a8;  1 drivers
v0x16664a0_0 .net "xorgate", 0 0, L_0x1888db0;  1 drivers
S_0x152dc10 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x15426d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1888860 .functor AND 1, L_0x188a1f0, L_0x1886a80, C4<1>, C4<1>;
L_0x1888920 .functor XOR 1, L_0x188a1f0, L_0x1886a80, C4<0>, C4<0>;
L_0x1888a20 .functor AND 1, L_0x1888920, L_0x1888590, C4<1>, C4<1>;
L_0x1888ae0 .functor OR 1, L_0x1888a20, L_0x1888860, C4<0>, C4<0>;
L_0x1888c40 .functor XOR 1, L_0x1888920, L_0x1888590, C4<0>, C4<0>;
v0x1528870_0 .net "G", 0 0, L_0x1888860;  1 drivers
v0x1528930_0 .net "P", 0 0, L_0x1888920;  1 drivers
v0x15289f0_0 .net "PandCin", 0 0, L_0x1888a20;  1 drivers
v0x15235b0_0 .net "a", 0 0, L_0x188a1f0;  alias, 1 drivers
v0x1523670_0 .net "b", 0 0, L_0x1886a80;  alias, 1 drivers
v0x1523730_0 .net "carryin", 0 0, L_0x1888590;  alias, 1 drivers
v0x150ea40_0 .net "carryout", 0 0, L_0x1888ae0;  alias, 1 drivers
v0x150eb00_0 .net "sum", 0 0, L_0x1888c40;  alias, 1 drivers
S_0x1509790 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x15426d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1889140 .functor NOT 1, L_0x18891b0, C4<0>, C4<0>, C4<0>;
L_0x18892a0 .functor NOT 1, L_0x1889310, C4<0>, C4<0>, C4<0>;
L_0x1889400 .functor NOT 1, L_0x1889470, C4<0>, C4<0>, C4<0>;
L_0x1889560 .functor AND 1, L_0x1889400, L_0x18892a0, L_0x1889140, L_0x1888c40;
L_0x1889750 .functor AND 1, L_0x1889400, L_0x18892a0, L_0x18897c0, L_0x1888db0;
L_0x1889860 .functor AND 1, L_0x1889400, L_0x18899a0, L_0x1889140, L_0x7f942ba849a8;
L_0x1889a90 .functor AND 1, L_0x1889400, L_0x1889b00, L_0x1889c30, L_0x1889030;
L_0x1889d20 .functor AND 1, L_0x1889eb0, L_0x18892a0, L_0x1889140, L_0x1888f70;
L_0x1889fa0/0/0 .functor OR 1, L_0x1889560, L_0x1889750, L_0x1889860, L_0x1889a90;
L_0x1889fa0/0/4 .functor OR 1, L_0x1889d20, C4<0>, C4<0>, C4<0>;
L_0x1889fa0 .functor OR 1, L_0x1889fa0/0/0, L_0x1889fa0/0/4, C4<0>, C4<0>;
v0x15043e0_0 .net *"_s1", 0 0, L_0x18891b0;  1 drivers
v0x15044c0_0 .net *"_s11", 0 0, L_0x1889b00;  1 drivers
v0x15045a0_0 .net *"_s13", 0 0, L_0x1889c30;  1 drivers
v0x1675110_0 .net *"_s15", 0 0, L_0x1889eb0;  1 drivers
v0x16751d0_0 .net *"_s3", 0 0, L_0x1889310;  1 drivers
v0x1675300_0 .net *"_s5", 0 0, L_0x1889470;  1 drivers
v0x15a43f0_0 .net *"_s7", 0 0, L_0x18897c0;  1 drivers
v0x15a44d0_0 .net *"_s9", 0 0, L_0x18899a0;  1 drivers
v0x15a45b0_0 .net "a0", 0 0, L_0x1888c40;  alias, 1 drivers
v0x17106d0_0 .net "a1", 0 0, L_0x1888db0;  alias, 1 drivers
v0x1710770_0 .net "a2", 0 0, L_0x7f942ba849a8;  alias, 1 drivers
v0x1710830_0 .net "a3", 0 0, L_0x1889030;  alias, 1 drivers
v0x17108f0_0 .net "a4", 0 0, L_0x1888f70;  alias, 1 drivers
v0x170b420_0 .net "addWire", 0 0, L_0x1889560;  1 drivers
v0x170b4c0_0 .net "nandWire", 0 0, L_0x1889a90;  1 drivers
v0x170b580_0 .net "norWire", 0 0, L_0x1889d20;  1 drivers
v0x170b640_0 .net "ns0", 0 0, L_0x1889140;  1 drivers
v0x1706280_0 .net "ns1", 0 0, L_0x18892a0;  1 drivers
v0x1706320_0 .net "ns2", 0 0, L_0x1889400;  1 drivers
v0x16f15a0_0 .net "out", 0 0, L_0x1889fa0;  alias, 1 drivers
v0x16f1660_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x16f1720_0 .net "sltWire", 0 0, L_0x1889860;  1 drivers
v0x16f17e0_0 .net "xorWire", 0 0, L_0x1889750;  1 drivers
L_0x18891b0 .part v0x1585510_0, 0, 1;
L_0x1889310 .part v0x1585510_0, 1, 1;
L_0x1889470 .part v0x1585510_0, 2, 1;
L_0x18897c0 .part v0x1585510_0, 0, 1;
L_0x18899a0 .part v0x1585510_0, 1, 1;
L_0x1889b00 .part v0x1585510_0, 1, 1;
L_0x1889c30 .part v0x1585510_0, 0, 1;
L_0x1889eb0 .part v0x1585510_0, 2, 1;
S_0x1651690 .scope generate, "genALUs[28]" "genALUs[28]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x157b810 .param/l "bit" 0 4 127, +C4<011100>;
S_0x164c3e0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1651690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18886c0 .functor XOR 1, L_0x188a330, v0x1585010_0, C4<0>, C4<0>;
L_0x188a950 .functor NOR 1, L_0x188be90, L_0x188a330, C4<0>, C4<0>;
L_0x188aa50 .functor XOR 1, L_0x188be90, L_0x188a330, C4<0>, C4<0>;
L_0x188ab10 .functor NAND 1, L_0x188be90, L_0x188a330, C4<1>, C4<1>;
L_0x188ac10 .functor XOR 1, v0x15850d0_0, L_0x188a950, C4<0>, C4<0>;
L_0x188acd0 .functor XOR 1, v0x15850d0_0, L_0x188ab10, C4<0>, C4<0>;
v0x16758a0_0 .net "a", 0 0, L_0x188be90;  1 drivers
v0x1675960_0 .net "addSubtract", 0 0, L_0x188a8e0;  1 drivers
v0x1675a00_0 .net "b", 0 0, L_0x188a330;  1 drivers
v0x1675aa0_0 .net "bOut", 0 0, L_0x18886c0;  1 drivers
v0x17250c0_0 .net "carryin", 0 0, L_0x188a3d0;  1 drivers
v0x17251b0_0 .net "carryout", 0 0, L_0x188a780;  1 drivers
v0x1725280_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x1725320_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x1641980_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1641a20_0 .net "nandOut", 0 0, L_0x188acd0;  1 drivers
v0x1641af0_0 .net "nandgate", 0 0, L_0x188ab10;  1 drivers
v0x127a8f0_0 .net "norOut", 0 0, L_0x188ac10;  1 drivers
v0x127a9c0_0 .net "norgate", 0 0, L_0x188a950;  1 drivers
v0x127aa60_0 .net "result", 0 0, L_0x188bc40;  1 drivers
L_0x7f942ba849f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127ab30_0 .net "slt", 0 0, L_0x7f942ba849f0;  1 drivers
v0x127ac00_0 .net "xorgate", 0 0, L_0x188aa50;  1 drivers
S_0x1647130 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x164c3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1888730 .functor AND 1, L_0x188be90, L_0x18886c0, C4<1>, C4<1>;
L_0x188a5c0 .functor XOR 1, L_0x188be90, L_0x18886c0, C4<0>, C4<0>;
L_0x188a6c0 .functor AND 1, L_0x188a5c0, L_0x188a3d0, C4<1>, C4<1>;
L_0x188a780 .functor OR 1, L_0x188a6c0, L_0x1888730, C4<0>, C4<0>;
L_0x188a8e0 .functor XOR 1, L_0x188a5c0, L_0x188a3d0, C4<0>, C4<0>;
v0x1647350_0 .net "G", 0 0, L_0x1888730;  1 drivers
v0x16518c0_0 .net "P", 0 0, L_0x188a5c0;  1 drivers
v0x162d290_0 .net "PandCin", 0 0, L_0x188a6c0;  1 drivers
v0x162d380_0 .net "a", 0 0, L_0x188be90;  alias, 1 drivers
v0x162d440_0 .net "b", 0 0, L_0x18886c0;  alias, 1 drivers
v0x1627fe0_0 .net "carryin", 0 0, L_0x188a3d0;  alias, 1 drivers
v0x16280a0_0 .net "carryout", 0 0, L_0x188a780;  alias, 1 drivers
v0x1628160_0 .net "sum", 0 0, L_0x188a8e0;  alias, 1 drivers
S_0x1622d30 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x164c3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x188ade0 .functor NOT 1, L_0x188ae50, C4<0>, C4<0>, C4<0>;
L_0x188af40 .functor NOT 1, L_0x188afb0, C4<0>, C4<0>, C4<0>;
L_0x188b0a0 .functor NOT 1, L_0x188b110, C4<0>, C4<0>, C4<0>;
L_0x188b200 .functor AND 1, L_0x188b0a0, L_0x188af40, L_0x188ade0, L_0x188a8e0;
L_0x188b3f0 .functor AND 1, L_0x188b0a0, L_0x188af40, L_0x188b460, L_0x188aa50;
L_0x188b500 .functor AND 1, L_0x188b0a0, L_0x188b640, L_0x188ade0, L_0x7f942ba849f0;
L_0x188b730 .functor AND 1, L_0x188b0a0, L_0x188b7a0, L_0x188b8d0, L_0x188acd0;
L_0x188b9c0 .functor AND 1, L_0x188bb50, L_0x188af40, L_0x188ade0, L_0x188ac10;
L_0x188bc40/0/0 .functor OR 1, L_0x188b200, L_0x188b3f0, L_0x188b500, L_0x188b730;
L_0x188bc40/0/4 .functor OR 1, L_0x188b9c0, C4<0>, C4<0>, C4<0>;
L_0x188bc40 .functor OR 1, L_0x188bc40/0/0, L_0x188bc40/0/4, C4<0>, C4<0>;
v0x1590200_0 .net *"_s1", 0 0, L_0x188ae50;  1 drivers
v0x15902e0_0 .net *"_s11", 0 0, L_0x188b7a0;  1 drivers
v0x15903c0_0 .net *"_s13", 0 0, L_0x188b8d0;  1 drivers
v0x158af50_0 .net *"_s15", 0 0, L_0x188bb50;  1 drivers
v0x158b030_0 .net *"_s3", 0 0, L_0x188afb0;  1 drivers
v0x158b160_0 .net *"_s5", 0 0, L_0x188b110;  1 drivers
v0x1585ca0_0 .net *"_s7", 0 0, L_0x188b460;  1 drivers
v0x1585d80_0 .net *"_s9", 0 0, L_0x188b640;  1 drivers
v0x1585e60_0 .net "a0", 0 0, L_0x188a8e0;  alias, 1 drivers
v0x1585f00_0 .net "a1", 0 0, L_0x188aa50;  alias, 1 drivers
v0x15710c0_0 .net "a2", 0 0, L_0x7f942ba849f0;  alias, 1 drivers
v0x1571180_0 .net "a3", 0 0, L_0x188acd0;  alias, 1 drivers
v0x1571240_0 .net "a4", 0 0, L_0x188ac10;  alias, 1 drivers
v0x1571300_0 .net "addWire", 0 0, L_0x188b200;  1 drivers
v0x156be10_0 .net "nandWire", 0 0, L_0x188b730;  1 drivers
v0x156bed0_0 .net "norWire", 0 0, L_0x188b9c0;  1 drivers
v0x156bf90_0 .net "ns0", 0 0, L_0x188ade0;  1 drivers
v0x156c030_0 .net "ns1", 0 0, L_0x188af40;  1 drivers
v0x1566c70_0 .net "ns2", 0 0, L_0x188b0a0;  1 drivers
v0x1566d30_0 .net "out", 0 0, L_0x188bc40;  alias, 1 drivers
v0x15a4b80_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x15a4c40_0 .net "sltWire", 0 0, L_0x188b500;  1 drivers
v0x15a4d00_0 .net "xorWire", 0 0, L_0x188b3f0;  1 drivers
L_0x188ae50 .part v0x1585510_0, 0, 1;
L_0x188afb0 .part v0x1585510_0, 1, 1;
L_0x188b110 .part v0x1585510_0, 2, 1;
L_0x188b460 .part v0x1585510_0, 0, 1;
L_0x188b640 .part v0x1585510_0, 1, 1;
L_0x188b7a0 .part v0x1585510_0, 1, 1;
L_0x188b8d0 .part v0x1585510_0, 0, 1;
L_0x188bb50 .part v0x1585510_0, 2, 1;
S_0x1269d20 .scope generate, "genALUs[29]" "genALUs[29]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x1269ec0 .param/l "bit" 0 4 127, +C4<011101>;
S_0x1269f80 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1269d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x188a500 .functor XOR 1, L_0x188df00, v0x1585010_0, C4<0>, C4<0>;
L_0x188c9f0 .functor NOR 1, L_0x188de60, L_0x188df00, C4<0>, C4<0>;
L_0x188caf0 .functor XOR 1, L_0x188de60, L_0x188df00, C4<0>, C4<0>;
L_0x188cb60 .functor NAND 1, L_0x188de60, L_0x188df00, C4<1>, C4<1>;
L_0x188cc60 .functor XOR 1, v0x15850d0_0, L_0x188c9f0, C4<0>, C4<0>;
L_0x188cd20 .functor XOR 1, v0x15850d0_0, L_0x188cb60, C4<0>, C4<0>;
v0x126ae50_0 .net "a", 0 0, L_0x188de60;  1 drivers
v0x126af40_0 .net "addSubtract", 0 0, L_0x1233790;  1 drivers
v0x126afe0_0 .net "b", 0 0, L_0x188df00;  1 drivers
v0x126b080_0 .net "bOut", 0 0, L_0x188a500;  1 drivers
v0x126b150_0 .net "carryin", 0 0, L_0x188bf30;  1 drivers
v0x1266f60_0 .net "carryout", 0 0, L_0x1233630;  1 drivers
v0x1267030_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x12670d0_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x1267170_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1267210_0 .net "nandOut", 0 0, L_0x188cd20;  1 drivers
v0x12672e0_0 .net "nandgate", 0 0, L_0x188cb60;  1 drivers
v0x1268980_0 .net "norOut", 0 0, L_0x188cc60;  1 drivers
v0x1268a50_0 .net "norgate", 0 0, L_0x188c9f0;  1 drivers
v0x1268af0_0 .net "result", 0 0, L_0x188dc10;  1 drivers
L_0x7f942ba84a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1268bc0_0 .net "slt", 0 0, L_0x7f942ba84a38;  1 drivers
v0x1268c90_0 .net "xorgate", 0 0, L_0x188caf0;  1 drivers
S_0x124dfd0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1269f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1233400 .functor AND 1, L_0x188de60, L_0x188a500, C4<1>, C4<1>;
L_0x1233470 .functor XOR 1, L_0x188de60, L_0x188a500, C4<0>, C4<0>;
L_0x1233570 .functor AND 1, L_0x1233470, L_0x188bf30, C4<1>, C4<1>;
L_0x1233630 .functor OR 1, L_0x1233570, L_0x1233400, C4<0>, C4<0>;
L_0x1233790 .functor XOR 1, L_0x1233470, L_0x188bf30, C4<0>, C4<0>;
v0x124e1f0_0 .net "G", 0 0, L_0x1233400;  1 drivers
v0x124c0a0_0 .net "P", 0 0, L_0x1233470;  1 drivers
v0x124c160_0 .net "PandCin", 0 0, L_0x1233570;  1 drivers
v0x124c230_0 .net "a", 0 0, L_0x188de60;  alias, 1 drivers
v0x124c2f0_0 .net "b", 0 0, L_0x188a500;  alias, 1 drivers
v0x124c400_0 .net "carryin", 0 0, L_0x188bf30;  alias, 1 drivers
v0x124cf70_0 .net "carryout", 0 0, L_0x1233630;  alias, 1 drivers
v0x124d030_0 .net "sum", 0 0, L_0x1233790;  alias, 1 drivers
S_0x124d190 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1269f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x188ce30 .functor NOT 1, L_0x188cea0, C4<0>, C4<0>, C4<0>;
L_0x188cf90 .functor NOT 1, L_0x188d000, C4<0>, C4<0>, C4<0>;
L_0x188d0f0 .functor NOT 1, L_0x188d160, C4<0>, C4<0>, C4<0>;
L_0x188d250 .functor AND 1, L_0x188d0f0, L_0x188cf90, L_0x188ce30, L_0x1233790;
L_0x188d440 .functor AND 1, L_0x188d0f0, L_0x188cf90, L_0x188d4b0, L_0x188caf0;
L_0x188d550 .functor AND 1, L_0x188d0f0, L_0x188d650, L_0x188ce30, L_0x7f942ba84a38;
L_0x188d740 .functor AND 1, L_0x188d0f0, L_0x188d7b0, L_0x188d8a0, L_0x188cd20;
L_0x188d990 .functor AND 1, L_0x188db20, L_0x188cf90, L_0x188ce30, L_0x188cc60;
L_0x188dc10/0/0 .functor OR 1, L_0x188d250, L_0x188d440, L_0x188d550, L_0x188d740;
L_0x188dc10/0/4 .functor OR 1, L_0x188d990, C4<0>, C4<0>, C4<0>;
L_0x188dc10 .functor OR 1, L_0x188dc10/0/0, L_0x188dc10/0/4, C4<0>, C4<0>;
v0x1243800_0 .net *"_s1", 0 0, L_0x188cea0;  1 drivers
v0x12438e0_0 .net *"_s11", 0 0, L_0x188d7b0;  1 drivers
v0x12439c0_0 .net *"_s13", 0 0, L_0x188d8a0;  1 drivers
v0x1243a80_0 .net *"_s15", 0 0, L_0x188db20;  1 drivers
v0x1263c00_0 .net *"_s3", 0 0, L_0x188d000;  1 drivers
v0x1263d30_0 .net *"_s5", 0 0, L_0x188d160;  1 drivers
v0x1263e10_0 .net *"_s7", 0 0, L_0x188d4b0;  1 drivers
v0x1263ef0_0 .net *"_s9", 0 0, L_0x188d650;  1 drivers
v0x125d630_0 .net "a0", 0 0, L_0x1233790;  alias, 1 drivers
v0x125d6d0_0 .net "a1", 0 0, L_0x188caf0;  alias, 1 drivers
v0x125d770_0 .net "a2", 0 0, L_0x7f942ba84a38;  alias, 1 drivers
v0x125d830_0 .net "a3", 0 0, L_0x188cd20;  alias, 1 drivers
v0x125d8f0_0 .net "a4", 0 0, L_0x188cc60;  alias, 1 drivers
v0x125d9b0_0 .net "addWire", 0 0, L_0x188d250;  1 drivers
v0x12608c0_0 .net "nandWire", 0 0, L_0x188d740;  1 drivers
v0x1260960_0 .net "norWire", 0 0, L_0x188d990;  1 drivers
v0x1260a20_0 .net "ns0", 0 0, L_0x188ce30;  1 drivers
v0x1260bd0_0 .net "ns1", 0 0, L_0x188cf90;  1 drivers
v0x126f410_0 .net "ns2", 0 0, L_0x188d0f0;  1 drivers
v0x126f4d0_0 .net "out", 0 0, L_0x188dc10;  alias, 1 drivers
v0x126f590_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x126f650_0 .net "sltWire", 0 0, L_0x188d550;  1 drivers
v0x126f710_0 .net "xorWire", 0 0, L_0x188d440;  1 drivers
L_0x188cea0 .part v0x1585510_0, 0, 1;
L_0x188d000 .part v0x1585510_0, 1, 1;
L_0x188d160 .part v0x1585510_0, 2, 1;
L_0x188d4b0 .part v0x1585510_0, 0, 1;
L_0x188d650 .part v0x1585510_0, 1, 1;
L_0x188d7b0 .part v0x1585510_0, 1, 1;
L_0x188d8a0 .part v0x1585510_0, 0, 1;
L_0x188db20 .part v0x1585510_0, 2, 1;
S_0x1265ce0 .scope generate, "genALUs[30]" "genALUs[30]" 4 127, 4 127 0, S_0x15cfb60;
 .timescale 0 0;
P_0x1333790 .param/l "bit" 0 4 127, +C4<011110>;
S_0x11f4cf0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1265ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x188c060 .functor XOR 1, L_0x1871930, v0x1585010_0, C4<0>, C4<0>;
L_0x188e5a0 .functor NOR 1, L_0x188faa0, L_0x1871930, C4<0>, C4<0>;
L_0x188e6a0 .functor XOR 1, L_0x188faa0, L_0x1871930, C4<0>, C4<0>;
L_0x188e760 .functor NAND 1, L_0x188faa0, L_0x1871930, C4<1>, C4<1>;
L_0x188e860 .functor XOR 1, v0x15850d0_0, L_0x188e5a0, C4<0>, C4<0>;
L_0x188e920 .functor XOR 1, v0x15850d0_0, L_0x188e760, C4<0>, C4<0>;
v0x17306e0_0 .net "a", 0 0, L_0x188faa0;  1 drivers
v0x1730780_0 .net "addSubtract", 0 0, L_0x188e530;  1 drivers
v0x1730820_0 .net "b", 0 0, L_0x1871930;  1 drivers
v0x17308c0_0 .net "bOut", 0 0, L_0x188c060;  1 drivers
v0x1730960_0 .net "carryin", 0 0, L_0x18719d0;  1 drivers
v0x1730a00_0 .net "carryout", 0 0, L_0x188e3d0;  1 drivers
v0x1730aa0_0 .net "invertB", 0 0, v0x1585010_0;  alias, 1 drivers
v0x1730b40_0 .net "invertOut", 0 0, v0x15850d0_0;  alias, 1 drivers
v0x15613b0_0 .net "muxindex", 2 0, v0x1585510_0;  alias, 1 drivers
v0x1561450_0 .net "nandOut", 0 0, L_0x188e920;  1 drivers
v0x1561520_0 .net "nandgate", 0 0, L_0x188e760;  1 drivers
v0x1270d10_0 .net "norOut", 0 0, L_0x188e860;  1 drivers
v0x1270de0_0 .net "norgate", 0 0, L_0x188e5a0;  1 drivers
v0x1270e80_0 .net "result", 0 0, L_0x188f850;  1 drivers
L_0x7f942ba84a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1270f50_0 .net "slt", 0 0, L_0x7f942ba84a80;  1 drivers
v0x1270ff0_0 .net "xorgate", 0 0, L_0x188e6a0;  1 drivers
S_0x122b450 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x11f4cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x188c0d0 .functor AND 1, L_0x188faa0, L_0x188c060, C4<1>, C4<1>;
L_0x188e260 .functor XOR 1, L_0x188faa0, L_0x188c060, C4<0>, C4<0>;
L_0x188e360 .functor AND 1, L_0x188e260, L_0x18719d0, C4<1>, C4<1>;
L_0x188e3d0 .functor OR 1, L_0x188e360, L_0x188c0d0, C4<0>, C4<0>;
L_0x188e530 .functor XOR 1, L_0x188e260, L_0x18719d0, C4<0>, C4<0>;
v0x122b650_0 .net "G", 0 0, L_0x188c0d0;  1 drivers
v0x122b730_0 .net "P", 0 0, L_0x188e260;  1 drivers
v0x13a6c60_0 .net "PandCin", 0 0, L_0x188e360;  1 drivers
v0x11f4ff0_0 .net "a", 0 0, L_0x188faa0;  alias, 1 drivers
v0x122f3b0_0 .net "b", 0 0, L_0x188c060;  alias, 1 drivers
v0x122f4c0_0 .net "carryin", 0 0, L_0x18719d0;  alias, 1 drivers
v0x122f580_0 .net "carryout", 0 0, L_0x188e3d0;  alias, 1 drivers
v0x122f640_0 .net "sum", 0 0, L_0x188e530;  alias, 1 drivers
S_0x1238b20 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x11f4cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x188ea30 .functor NOT 1, L_0x188eaa0, C4<0>, C4<0>, C4<0>;
L_0x188eb90 .functor NOT 1, L_0x188ec00, C4<0>, C4<0>, C4<0>;
L_0x188ecf0 .functor NOT 1, L_0x188ed60, C4<0>, C4<0>, C4<0>;
L_0x188ee50 .functor AND 1, L_0x188ecf0, L_0x188eb90, L_0x188ea30, L_0x188e530;
L_0x188f040 .functor AND 1, L_0x188ecf0, L_0x188eb90, L_0x188f0b0, L_0x188e6a0;
L_0x188f150 .functor AND 1, L_0x188ecf0, L_0x188f250, L_0x188ea30, L_0x7f942ba84a80;
L_0x188f340 .functor AND 1, L_0x188ecf0, L_0x188f3b0, L_0x188f4e0, L_0x188e920;
L_0x188f5d0 .functor AND 1, L_0x188f760, L_0x188eb90, L_0x188ea30, L_0x188e860;
L_0x188f850/0/0 .functor OR 1, L_0x188ee50, L_0x188f040, L_0x188f150, L_0x188f340;
L_0x188f850/0/4 .functor OR 1, L_0x188f5d0, C4<0>, C4<0>, C4<0>;
L_0x188f850 .functor OR 1, L_0x188f850/0/0, L_0x188f850/0/4, C4<0>, C4<0>;
v0x1238dc0_0 .net *"_s1", 0 0, L_0x188eaa0;  1 drivers
v0x1238ea0_0 .net *"_s11", 0 0, L_0x188f3b0;  1 drivers
v0x1247b40_0 .net *"_s13", 0 0, L_0x188f4e0;  1 drivers
v0x1247c00_0 .net *"_s15", 0 0, L_0x188f760;  1 drivers
v0x1247ce0_0 .net *"_s3", 0 0, L_0x188ec00;  1 drivers
v0x1247e10_0 .net *"_s5", 0 0, L_0x188ed60;  1 drivers
v0x1247ef0_0 .net *"_s7", 0 0, L_0x188f0b0;  1 drivers
v0x172fbd0_0 .net *"_s9", 0 0, L_0x188f250;  1 drivers
v0x172fc70_0 .net "a0", 0 0, L_0x188e530;  alias, 1 drivers
v0x172fd10_0 .net "a1", 0 0, L_0x188e6a0;  alias, 1 drivers
v0x172fdb0_0 .net "a2", 0 0, L_0x7f942ba84a80;  alias, 1 drivers
v0x172fe50_0 .net "a3", 0 0, L_0x188e920;  alias, 1 drivers
v0x172fef0_0 .net "a4", 0 0, L_0x188e860;  alias, 1 drivers
v0x172ff90_0 .net "addWire", 0 0, L_0x188ee50;  1 drivers
v0x1730030_0 .net "nandWire", 0 0, L_0x188f340;  1 drivers
v0x17300d0_0 .net "norWire", 0 0, L_0x188f5d0;  1 drivers
v0x1730170_0 .net "ns0", 0 0, L_0x188ea30;  1 drivers
v0x1730320_0 .net "ns1", 0 0, L_0x188eb90;  1 drivers
v0x17303c0_0 .net "ns2", 0 0, L_0x188ecf0;  1 drivers
v0x1730460_0 .net "out", 0 0, L_0x188f850;  alias, 1 drivers
v0x1730500_0 .net "select", 2 0, v0x1585510_0;  alias, 1 drivers
v0x17305a0_0 .net "sltWire", 0 0, L_0x188f150;  1 drivers
v0x1730640_0 .net "xorWire", 0 0, L_0x188f040;  1 drivers
L_0x188eaa0 .part v0x1585510_0, 0, 1;
L_0x188ec00 .part v0x1585510_0, 1, 1;
L_0x188ed60 .part v0x1585510_0, 2, 1;
L_0x188f0b0 .part v0x1585510_0, 0, 1;
L_0x188f250 .part v0x1585510_0, 1, 1;
L_0x188f3b0 .part v0x1585510_0, 1, 1;
L_0x188f4e0 .part v0x1585510_0, 0, 1;
L_0x188f760 .part v0x1585510_0, 2, 1;
S_0x1734540 .scope module, "cpuMemory" "memory" 3 30, 6 10 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "dataMemorydataOut"
    .port_info 2 /OUTPUT 32 "instructionOut"
    .port_info 3 /INPUT 32 "InstructionAddress"
    .port_info 4 /INPUT 32 "dataMemoryAddress"
    .port_info 5 /INPUT 1 "dataMemorywriteEnable"
    .port_info 6 /INPUT 32 "dataMemorydataIn"
P_0x1734730 .param/l "addresswidth" 0 6 12, +C4<00000000000000000000000000100000>;
P_0x1734770 .param/l "depth" 0 6 13, +C4<00000000000000001000000000000000>;
P_0x17347b0 .param/l "width" 0 6 14, +C4<00000000000000000000000000100000>;
L_0x1846ba0 .functor BUFZ 32, L_0x18469c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1847150 .functor BUFZ 32, L_0x1846c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1734a80_0 .net "InstructionAddress", 31 0, v0x1739ae0_0;  alias, 1 drivers
v0x1734b80_0 .net *"_s12", 31 0, L_0x1846c60;  1 drivers
v0x1734c60_0 .net *"_s14", 14 0, L_0x1846e30;  1 drivers
v0x1734d50_0 .net *"_s16", 12 0, L_0x1846d00;  1 drivers
L_0x7f942ba84060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1734e30_0 .net *"_s18", 1 0, L_0x7f942ba84060;  1 drivers
v0x1734f60_0 .net *"_s20", 16 0, L_0x1846f70;  1 drivers
L_0x7f942ba840a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1735040_0 .net *"_s23", 1 0, L_0x7f942ba840a8;  1 drivers
v0x1735120_0 .net *"_s4", 31 0, L_0x18469c0;  1 drivers
v0x1735200_0 .net *"_s6", 16 0, L_0x1846a60;  1 drivers
L_0x7f942ba84018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1735370_0 .net *"_s9", 1 0, L_0x7f942ba84018;  1 drivers
v0x1735450_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1735510_0 .net "compactDataMemoryAddress", 14 0, L_0x1846890;  1 drivers
v0x17355f0_0 .net "compactInstructionAddress", 14 0, L_0x18467f0;  1 drivers
v0x17356d0_0 .net "dataMemoryAddress", 31 0, L_0x1893680;  alias, 1 drivers
v0x1735790_0 .net "dataMemorydataIn", 31 0, L_0x18961e0;  alias, 1 drivers
v0x1735850_0 .net "dataMemorydataOut", 31 0, L_0x1846ba0;  alias, 1 drivers
v0x1735930_0 .net "dataMemorywriteEnable", 0 0, v0x1738c30_0;  alias, 1 drivers
v0x1735ae0_0 .net "instructionOut", 31 0, L_0x1847150;  alias, 1 drivers
v0x1735b80 .array "memory", 0 32767, 31 0;
E_0x1734930 .event posedge, v0x1735450_0;
L_0x18467f0 .part v0x1739ae0_0, 0, 15;
L_0x1846890 .part L_0x1893680, 0, 15;
L_0x18469c0 .array/port v0x1735b80, L_0x1846a60;
L_0x1846a60 .concat [ 15 2 0 0], L_0x1846890, L_0x7f942ba84018;
L_0x1846c60 .array/port v0x1735b80, L_0x1846f70;
L_0x1846d00 .part L_0x18467f0, 2, 13;
L_0x1846e30 .concat [ 13 2 0 0], L_0x1846d00, L_0x7f942ba84060;
L_0x1846f70 .concat [ 15 2 0 0], L_0x1846e30, L_0x7f942ba840a8;
S_0x1735d40 .scope module, "muxA" "mux2to1by32" 3 73, 7 61 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
v0x1735fb0_0 .net "address", 0 0, v0x1738dc0_0;  alias, 1 drivers
v0x1736090_0 .net "input0", 31 0, L_0x1897450;  alias, 1 drivers
v0x1736170_0 .net "input1", 31 0, v0x1739ae0_0;  alias, 1 drivers
v0x1736270_0 .var "out", 31 0;
E_0x17348f0 .event edge, v0x1735fb0_0, v0x1736090_0, v0x1734a80_0;
S_0x17363d0 .scope module, "muxB" "mux4to1by32" 3 65, 7 3 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 2 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
v0x17366e0_0 .net "address", 1 0, v0x1738e90_0;  alias, 1 drivers
v0x17367e0_0 .net "input0", 31 0, L_0x1857880;  alias, 1 drivers
v0x17368c0_0 .net "input1", 31 0, L_0x18961e0;  alias, 1 drivers
L_0x7f942ba84138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x17369c0_0 .net "input2", 31 0, L_0x7f942ba84138;  1 drivers
o0x7f942bb13078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1736a80_0 .net "input3", 31 0, o0x7f942bb13078;  0 drivers
v0x1736bb0_0 .var "out", 31 0;
E_0x1736680/0 .event edge, v0x17366e0_0, v0x17367e0_0, v0x1735790_0, v0x17369c0_0;
E_0x1736680/1 .event edge, v0x1736a80_0;
E_0x1736680 .event/or E_0x1736680/0, E_0x1736680/1;
S_0x1736d50 .scope module, "muxPC" "mux4to1by32" 3 47, 7 3 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 2 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
v0x1737070_0 .net "address", 1 0, v0x1738f80_0;  alias, 1 drivers
v0x1737170_0 .net "input0", 31 0, L_0x18d3e70;  alias, 1 drivers
v0x1737250_0 .net "input1", 31 0, L_0x1847390;  1 drivers
v0x1737340_0 .net "input2", 31 0, L_0x1897450;  alias, 1 drivers
v0x1737430_0 .net "input3", 31 0, L_0x19121c0;  alias, 1 drivers
v0x1737540_0 .var "out", 31 0;
E_0x1737010/0 .event edge, v0x1737070_0, v0x1737170_0, v0x1737250_0, v0x1736090_0;
E_0x1737010/1 .event edge, v0x1737430_0;
E_0x1737010 .event/or E_0x1737010/0, E_0x1737010/1;
S_0x1737720 .scope module, "muxRegWriteSelect" "mux4to1by5" 3 56, 7 23 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "out"
    .port_info 1 /INPUT 2 "address"
    .port_info 2 /INPUT 5 "input0"
    .port_info 3 /INPUT 5 "input1"
    .port_info 4 /INPUT 5 "input2"
    .port_info 5 /INPUT 5 "input3"
v0x17379f0_0 .net "address", 1 0, v0x17393b0_0;  alias, 1 drivers
v0x1737af0_0 .net "input0", 4 0, L_0x1847480;  1 drivers
L_0x7f942ba840f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1737bd0_0 .net "input1", 4 0, L_0x7f942ba840f0;  1 drivers
v0x1737cc0_0 .net "input2", 4 0, L_0x1847520;  1 drivers
o0x7f942bb13498 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1737da0_0 .net "input3", 4 0, o0x7f942bb13498;  0 drivers
v0x1737ed0_0 .var "out", 4 0;
E_0x1737990/0 .event edge, v0x17379f0_0, v0x1737af0_0, v0x1737bd0_0, v0x1737cc0_0;
E_0x1737990/1 .event edge, v0x1737da0_0;
E_0x1737990 .event/or E_0x1737990/0, E_0x1737990/1;
S_0x17380b0 .scope module, "muxWD3" "mux2to1by32" 3 80, 7 61 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
v0x1738330_0 .net "address", 0 0, v0x1739050_0;  alias, 1 drivers
v0x1738410_0 .net "input0", 31 0, L_0x1846ba0;  alias, 1 drivers
v0x1738500_0 .net "input1", 31 0, L_0x1893680;  alias, 1 drivers
v0x1738620_0 .var "out", 31 0;
E_0x17365a0 .event edge, v0x1738330_0, v0x1735850_0, v0x1734030_0;
S_0x1738760 .scope module, "opDecoder" "instructionDecoder" 3 123, 8 31 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "functcode"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "regWrite"
    .port_info 4 /OUTPUT 1 "muxA_en"
    .port_info 5 /OUTPUT 1 "dm_we"
    .port_info 6 /OUTPUT 1 "muxWD3_en"
    .port_info 7 /OUTPUT 2 "muxB_en"
    .port_info 8 /OUTPUT 2 "regWriteAddSelect"
    .port_info 9 /OUTPUT 2 "muxPC"
    .port_info 10 /OUTPUT 3 "ALUop"
L_0x1899380 .functor NOT 1, L_0x18941b0, C4<0>, C4<0>, C4<0>;
v0x1738b00_0 .var "ALUop", 2 0;
v0x1738c30_0 .var "dm_we", 0 0;
v0x1738cf0_0 .net "functcode", 5 0, L_0x1899520;  1 drivers
v0x1738dc0_0 .var "muxA_en", 0 0;
v0x1738e90_0 .var "muxB_en", 1 0;
v0x1738f80_0 .var "muxPC", 1 0;
v0x1739050_0 .var "muxWD3_en", 0 0;
v0x1739120_0 .net "nzero", 0 0, L_0x1899380;  1 drivers
v0x17391c0_0 .net "opcode", 5 0, L_0x1899480;  1 drivers
v0x17392f0_0 .var "regWrite", 0 0;
v0x17393b0_0 .var "regWriteAddSelect", 1 0;
v0x17394a0_0 .net "zero", 0 0, L_0x18941b0;  alias, 1 drivers
E_0x1738aa0 .event edge, v0x17391c0_0, v0x1738cf0_0, v0x1734360_0, v0x1739120_0;
S_0x17396f0 .scope module, "pc" "programCounter" 3 41, 9 5 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "q"
v0x1739920_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1739a10_0 .net "d", 31 0, v0x1737540_0;  alias, 1 drivers
v0x1739ae0_0 .var "q", 31 0;
S_0x1739c60 .scope module, "pcAddFour" "ALU" 3 137, 4 106 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x179c340 .functor NOT 1, L_0x18b6490, C4<0>, C4<0>, C4<0>;
L_0x18b66e0 .functor NOT 1, L_0x18b6750, C4<0>, C4<0>, C4<0>;
L_0x18b6840 .functor NOT 1, L_0x18d2460, C4<0>, C4<0>, C4<0>;
L_0x18d25e0 .functor AND 1, L_0x18b6840, L_0x18b66e0, L_0x179c340, C4<1>;
L_0x18d4070 .functor AND 1, L_0x18b6840, L_0x18d40e0, C4<1>, C4<1>;
L_0x18d41d0 .functor OR 1, L_0x18d25e0, L_0x18d4070, C4<0>, C4<0>;
L_0x18d4730 .functor XOR 1, L_0x18d27b0, L_0x18d4830, C4<0>, C4<0>;
L_0x18d48d0 .functor AND 1, L_0x18d4730, L_0x18d41d0, C4<1>, C4<1>;
L_0x18d5190 .functor XOR 1, L_0x18d48d0, L_0x18d28c0, C4<0>, C4<0>;
L_0x18d5290/0/0 .functor OR 1, L_0x18d5410, L_0x18d5500, L_0x18d4e50, L_0x18d5050;
L_0x18d5290/0/4 .functor OR 1, L_0x18d5950, L_0x18d59f0, L_0x18d55f0, L_0x18d56e0;
L_0x18d5290/0/8 .functor OR 1, L_0x18d57d0, L_0x18d5e10, L_0x18d5a90, L_0x18d4f40;
L_0x18d5290/0/12 .functor OR 1, L_0x18d6250, L_0x18d62f0, L_0x18d5eb0, L_0x18d5fa0;
L_0x18d5290/0/16 .functor OR 1, L_0x18d6090, L_0x18d6180, L_0x18d63e0, L_0x18d64d0;
L_0x18d5290/0/20 .functor OR 1, L_0x18d65c0, L_0x18d66b0, L_0x18d6be0, L_0x18d6cd0;
L_0x18d5290/0/24 .functor OR 1, L_0x18d67f0, L_0x18d68e0, L_0x18d69d0, L_0x18d6ac0;
L_0x18d5290/0/28 .functor OR 1, L_0x18d5b80, L_0x18d5c70, L_0x18d6dc0, L_0x18d6eb0;
L_0x18d5290/1/0 .functor OR 1, L_0x18d5290/0/0, L_0x18d5290/0/4, L_0x18d5290/0/8, L_0x18d5290/0/12;
L_0x18d5290/1/4 .functor OR 1, L_0x18d5290/0/16, L_0x18d5290/0/20, L_0x18d5290/0/24, L_0x18d5290/0/28;
L_0x18d5290 .functor NOR 1, L_0x18d5290/1/0, L_0x18d5290/1/4, C4<0>, C4<0>;
v0x17a16c0_0 .net "Cout", 30 0, L_0x18d2170;  1 drivers
v0x17a17c0_0 .net *"_s231", 0 0, L_0x18b6490;  1 drivers
v0x17a18a0_0 .net *"_s233", 0 0, L_0x18b6750;  1 drivers
v0x17a1990_0 .net *"_s235", 0 0, L_0x18d2460;  1 drivers
v0x17a1a70_0 .net *"_s237", 0 0, L_0x18d40e0;  1 drivers
v0x17a1b50_0 .net *"_s239", 0 0, L_0x18d4830;  1 drivers
v0x17a1c30_0 .net *"_s241", 0 0, L_0x18d5410;  1 drivers
v0x17a1d10_0 .net *"_s243", 0 0, L_0x18d5500;  1 drivers
v0x17a1df0_0 .net *"_s245", 0 0, L_0x18d4e50;  1 drivers
v0x17a1f60_0 .net *"_s247", 0 0, L_0x18d5050;  1 drivers
v0x17a2040_0 .net *"_s249", 0 0, L_0x18d5950;  1 drivers
v0x17a2120_0 .net *"_s251", 0 0, L_0x18d59f0;  1 drivers
v0x17a2200_0 .net *"_s253", 0 0, L_0x18d55f0;  1 drivers
v0x17a22e0_0 .net *"_s255", 0 0, L_0x18d56e0;  1 drivers
v0x17a23c0_0 .net *"_s257", 0 0, L_0x18d57d0;  1 drivers
v0x17a24a0_0 .net *"_s259", 0 0, L_0x18d5e10;  1 drivers
v0x17a2580_0 .net *"_s261", 0 0, L_0x18d5a90;  1 drivers
v0x17a2730_0 .net *"_s263", 0 0, L_0x18d4f40;  1 drivers
v0x17a27d0_0 .net *"_s265", 0 0, L_0x18d6250;  1 drivers
v0x17a28b0_0 .net *"_s267", 0 0, L_0x18d62f0;  1 drivers
v0x17a2990_0 .net *"_s269", 0 0, L_0x18d5eb0;  1 drivers
v0x17a2a70_0 .net *"_s271", 0 0, L_0x18d5fa0;  1 drivers
v0x17a2b50_0 .net *"_s273", 0 0, L_0x18d6090;  1 drivers
v0x17a2c30_0 .net *"_s275", 0 0, L_0x18d6180;  1 drivers
v0x17a2d10_0 .net *"_s277", 0 0, L_0x18d63e0;  1 drivers
v0x17a2df0_0 .net *"_s279", 0 0, L_0x18d64d0;  1 drivers
v0x17a2ed0_0 .net *"_s281", 0 0, L_0x18d65c0;  1 drivers
v0x17a2fb0_0 .net *"_s283", 0 0, L_0x18d66b0;  1 drivers
v0x17a3090_0 .net *"_s285", 0 0, L_0x18d6be0;  1 drivers
v0x17a3170_0 .net *"_s287", 0 0, L_0x18d6cd0;  1 drivers
v0x17a3250_0 .net *"_s289", 0 0, L_0x18d67f0;  1 drivers
v0x17a3330_0 .net *"_s291", 0 0, L_0x18d68e0;  1 drivers
v0x17a3410_0 .net *"_s293", 0 0, L_0x18d69d0;  1 drivers
v0x17a2660_0 .net *"_s295", 0 0, L_0x18d6ac0;  1 drivers
v0x17a36e0_0 .net *"_s297", 0 0, L_0x18d5b80;  1 drivers
v0x17a37c0_0 .net *"_s299", 0 0, L_0x18d5c70;  1 drivers
v0x17a38a0_0 .net *"_s301", 0 0, L_0x18d6dc0;  1 drivers
v0x17a3980_0 .net *"_s303", 0 0, L_0x18d6eb0;  1 drivers
v0x17a3a60_0 .net "addMode", 0 0, L_0x18d25e0;  1 drivers
v0x17a3b20_0 .net "carryout", 0 0, L_0x18d27b0;  1 drivers
L_0x7f942ba85530 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x17a3bc0_0 .net "command", 2 0, L_0x7f942ba85530;  1 drivers
v0x17a3c80_0 .net "invertB", 0 0, v0x1740480_0;  1 drivers
v0x17a3d20_0 .net "invertOut", 0 0, v0x17405d0_0;  1 drivers
v0x17a3dc0_0 .net "muxindex", 2 0, v0x17406a0_0;  1 drivers
v0x17a3e60_0 .net "ncmd0", 0 0, L_0x179c340;  1 drivers
v0x17a3f20_0 .net "ncmd1", 0 0, L_0x18b66e0;  1 drivers
v0x17a3fe0_0 .net "ncmd2", 0 0, L_0x18b6840;  1 drivers
v0x17a40a0_0 .net "opOvf", 0 0, L_0x18d41d0;  1 drivers
L_0x7f942ba854e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x17a4160_0 .net "operandA", 31 0, L_0x7f942ba854e8;  1 drivers
v0x17a4240_0 .net "operandB", 31 0, v0x1739ae0_0;  alias, 1 drivers
v0x17a4300_0 .net "overflow", 0 0, L_0x18d48d0;  1 drivers
v0x17a43c0_0 .net "ovf_internal", 0 0, L_0x18d4730;  1 drivers
v0x17a4480_0 .net "result", 31 0, L_0x18d3e70;  alias, 1 drivers
v0x17a4540_0 .net "set_in", 0 0, L_0x18d5190;  1 drivers
v0x17a4630_0 .net "set_out", 0 0, L_0x18d28c0;  1 drivers
v0x17a46d0_0 .net "subSltMode", 0 0, L_0x18d4070;  1 drivers
v0x17a4770_0 .net "zero", 0 0, L_0x18d5290;  1 drivers
L_0x189af40 .part L_0x7f942ba854e8, 1, 1;
L_0x189afe0 .part v0x1739ae0_0, 1, 1;
L_0x189b080 .part L_0x18d2170, 0, 1;
L_0x189cb30 .part L_0x7f942ba854e8, 2, 1;
L_0x189cc20 .part v0x1739ae0_0, 2, 1;
L_0x189ccc0 .part L_0x18d2170, 1, 1;
L_0x189e660 .part L_0x7f942ba854e8, 3, 1;
L_0x189e700 .part v0x1739ae0_0, 3, 1;
L_0x189e8b0 .part L_0x18d2170, 2, 1;
L_0x18a0360 .part L_0x7f942ba854e8, 4, 1;
L_0x18a0490 .part v0x1739ae0_0, 4, 1;
L_0x18a0530 .part L_0x18d2170, 3, 1;
L_0x18a2080 .part L_0x7f942ba854e8, 5, 1;
L_0x18a2120 .part v0x1739ae0_0, 5, 1;
L_0x18a2240 .part L_0x18d2170, 4, 1;
L_0x18a3cc0 .part L_0x7f942ba854e8, 6, 1;
L_0x18a3df0 .part v0x1739ae0_0, 6, 1;
L_0x18a3e90 .part L_0x18d2170, 5, 1;
L_0x18a59f0 .part L_0x7f942ba854e8, 7, 1;
L_0x18a5a90 .part v0x1739ae0_0, 7, 1;
L_0x18a3fc0 .part L_0x18d2170, 6, 1;
L_0x17a1150 .part L_0x7f942ba854e8, 8, 1;
L_0x18a5b30 .part v0x1739ae0_0, 8, 1;
L_0x17a13c0 .part L_0x18d2170, 7, 1;
L_0x18a9930 .part L_0x7f942ba854e8, 9, 1;
L_0x18a99d0 .part v0x1739ae0_0, 9, 1;
L_0x18a81b0 .part L_0x18d2170, 8, 1;
L_0x18ab5e0 .part L_0x7f942ba854e8, 10, 1;
L_0x18a9a70 .part v0x1739ae0_0, 10, 1;
L_0x18ab770 .part L_0x18d2170, 9, 1;
L_0x18ad280 .part L_0x7f942ba854e8, 11, 1;
L_0x18ad320 .part v0x1739ae0_0, 11, 1;
L_0x18ab8a0 .part L_0x18d2170, 10, 1;
L_0x18af020 .part L_0x7f942ba854e8, 12, 1;
L_0x189e7a0 .part v0x1739ae0_0, 12, 1;
L_0x18af1e0 .part L_0x18d2170, 11, 1;
L_0x18b0cc0 .part L_0x7f942ba854e8, 13, 1;
L_0x18b0d60 .part v0x1739ae0_0, 13, 1;
L_0x18af310 .part L_0x18d2170, 12, 1;
L_0x18b2950 .part L_0x7f942ba854e8, 14, 1;
L_0x18b0e00 .part v0x1739ae0_0, 14, 1;
L_0x18b0ea0 .part L_0x18d2170, 13, 1;
L_0x18b4600 .part L_0x7f942ba854e8, 15, 1;
L_0x18b46a0 .part v0x1739ae0_0, 15, 1;
L_0x18b2bd0 .part L_0x18d2170, 14, 1;
L_0x18b62b0 .part L_0x7f942ba854e8, 16, 1;
L_0x17a11f0 .part v0x1739ae0_0, 16, 1;
L_0x18b4740 .part L_0x18d2170, 15, 1;
L_0x18b8150 .part L_0x7f942ba854e8, 17, 1;
L_0x18b81f0 .part v0x1739ae0_0, 17, 1;
L_0x18b68f0 .part L_0x18d2170, 16, 1;
L_0x18b9e30 .part L_0x7f942ba854e8, 18, 1;
L_0x18b8290 .part v0x1739ae0_0, 18, 1;
L_0x18b8330 .part L_0x18d2170, 17, 1;
L_0x18bbae0 .part L_0x7f942ba854e8, 19, 1;
L_0x18bbb80 .part v0x1739ae0_0, 19, 1;
L_0x18ba110 .part L_0x18d2170, 18, 1;
L_0x18bd7d0 .part L_0x7f942ba854e8, 20, 1;
L_0x18bbc20 .part v0x1739ae0_0, 20, 1;
L_0x18bbcc0 .part L_0x18d2170, 19, 1;
L_0x18bf0d0 .part L_0x7f942ba854e8, 21, 1;
L_0x18bf170 .part v0x1739ae0_0, 21, 1;
L_0x18bd870 .part L_0x18d2170, 20, 1;
L_0x18c0cd0 .part L_0x7f942ba854e8, 22, 1;
L_0x18bf210 .part v0x1739ae0_0, 22, 1;
L_0x18bf2b0 .part L_0x18d2170, 21, 1;
L_0x18c2b00 .part L_0x7f942ba854e8, 23, 1;
L_0x18c2ba0 .part v0x1739ae0_0, 23, 1;
L_0x18c0d70 .part L_0x18d2170, 22, 1;
L_0x18a7570 .part L_0x7f942ba854e8, 24, 1;
L_0x18c2c40 .part v0x1739ae0_0, 24, 1;
L_0x18c2ce0 .part L_0x18d2170, 23, 1;
L_0x18c7330 .part L_0x7f942ba854e8, 25, 1;
L_0x18c73d0 .part v0x1739ae0_0, 25, 1;
L_0x18a7610 .part L_0x18d2170, 24, 1;
L_0x18c8fb0 .part L_0x7f942ba854e8, 26, 1;
L_0x18c7470 .part v0x1739ae0_0, 26, 1;
L_0x18c7510 .part L_0x18d2170, 25, 1;
L_0x18cac60 .part L_0x7f942ba854e8, 27, 1;
L_0x18cad00 .part v0x1739ae0_0, 27, 1;
L_0x18ad3c0 .part L_0x18d2170, 26, 1;
L_0x18cc9c0 .part L_0x7f942ba854e8, 28, 1;
L_0x18cb1b0 .part v0x1739ae0_0, 28, 1;
L_0x18cb250 .part L_0x18d2170, 27, 1;
L_0x18ce970 .part L_0x7f942ba854e8, 29, 1;
L_0x18cea10 .part v0x1739ae0_0, 29, 1;
L_0x18cca60 .part L_0x18d2170, 28, 1;
L_0x18d0570 .part L_0x7f942ba854e8, 30, 1;
L_0x18ceab0 .part v0x1739ae0_0, 30, 1;
L_0x18ceb50 .part L_0x18d2170, 29, 1;
LS_0x18d2170_0_0 .concat8 [ 1 1 1 1], L_0x18d0ab0, L_0x18998b0, L_0x189b4a0, L_0x189d130;
LS_0x18d2170_0_4 .concat8 [ 1 1 1 1], L_0x189ecd0, L_0x18a09b0, L_0x18a25f0, L_0x18a42e0;
LS_0x18d2170_0_8 .concat8 [ 1 1 1 1], L_0x18a5f60, L_0x17a1350, L_0x18a9ed0, L_0x18abbb0;
LS_0x18d2170_0_12 .concat8 [ 1 1 1 1], L_0x18ad900, L_0x18af5b0, L_0x18b1280, L_0x18b2ef0;
LS_0x18d2170_0_16 .concat8 [ 1 1 1 1], L_0x18b4ba0, L_0x18b6a80, L_0x18b86d0, L_0x18ba3d0;
LS_0x18d2170_0_20 .concat8 [ 1 1 1 1], L_0x18bc0c0, L_0x18bdd50, L_0x18bf640, L_0x18c13f0;
LS_0x18d2170_0_24 .concat8 [ 1 1 1 1], L_0x18c3080, L_0x18a7b50, L_0x18c78e0, L_0x18c9550;
LS_0x18d2170_0_28 .concat8 [ 1 1 1 0], L_0x18c91a0, L_0x179a1c0, L_0x18ceee0;
LS_0x18d2170_1_0 .concat8 [ 4 4 4 4], LS_0x18d2170_0_0, LS_0x18d2170_0_4, LS_0x18d2170_0_8, LS_0x18d2170_0_12;
LS_0x18d2170_1_4 .concat8 [ 4 4 4 3], LS_0x18d2170_0_16, LS_0x18d2170_0_20, LS_0x18d2170_0_24, LS_0x18d2170_0_28;
L_0x18d2170 .concat8 [ 16 15 0 0], LS_0x18d2170_1_0, LS_0x18d2170_1_4;
L_0x18d2320 .part L_0x7f942ba854e8, 0, 1;
L_0x18d0610 .part v0x1739ae0_0, 0, 1;
LS_0x18d3e70_0_0 .concat8 [ 1 1 1 1], L_0x18d1f20, L_0x189acf0, L_0x189c8e0, L_0x189e410;
LS_0x18d3e70_0_4 .concat8 [ 1 1 1 1], L_0x18a0110, L_0x18a1e30, L_0x18a3a70, L_0x18a57a0;
LS_0x18d3e70_0_8 .concat8 [ 1 1 1 1], L_0x17a0f00, L_0x18a96e0, L_0x18ab390, L_0x18ad030;
LS_0x18d3e70_0_12 .concat8 [ 1 1 1 1], L_0x18aedd0, L_0x18b0a70, L_0x18b2700, L_0x18b43b0;
LS_0x18d3e70_0_16 .concat8 [ 1 1 1 1], L_0x18b6060, L_0x18b7f00, L_0x18b9be0, L_0x18bb890;
LS_0x18d3e70_0_20 .concat8 [ 1 1 1 1], L_0x18bd580, L_0x1778ea0, L_0x18c0a80, L_0x18c28b0;
LS_0x18d3e70_0_24 .concat8 [ 1 1 1 1], L_0x18a7320, L_0x18c70e0, L_0x18c8d60, L_0x18caa10;
LS_0x18d3e70_0_28 .concat8 [ 1 1 1 1], L_0x18cc770, L_0x18ce720, L_0x18d0320, L_0x18d3c20;
LS_0x18d3e70_1_0 .concat8 [ 4 4 4 4], LS_0x18d3e70_0_0, LS_0x18d3e70_0_4, LS_0x18d3e70_0_8, LS_0x18d3e70_0_12;
LS_0x18d3e70_1_4 .concat8 [ 4 4 4 4], LS_0x18d3e70_0_16, LS_0x18d3e70_0_20, LS_0x18d3e70_0_24, LS_0x18d3e70_0_28;
L_0x18d3e70 .concat8 [ 16 16 0 0], LS_0x18d3e70_1_0, LS_0x18d3e70_1_4;
L_0x18d23c0 .part L_0x7f942ba854e8, 31, 1;
L_0x18b6350 .part v0x1739ae0_0, 31, 1;
L_0x18b63f0 .part L_0x18d2170, 30, 1;
L_0x18b6490 .part L_0x7f942ba85530, 0, 1;
L_0x18b6750 .part L_0x7f942ba85530, 1, 1;
L_0x18d2460 .part L_0x7f942ba85530, 2, 1;
L_0x18d40e0 .part L_0x7f942ba85530, 0, 1;
L_0x18d4830 .part L_0x18d2170, 30, 1;
L_0x18d5410 .part L_0x18d3e70, 0, 1;
L_0x18d5500 .part L_0x18d3e70, 1, 1;
L_0x18d4e50 .part L_0x18d3e70, 2, 1;
L_0x18d5050 .part L_0x18d3e70, 3, 1;
L_0x18d5950 .part L_0x18d3e70, 4, 1;
L_0x18d59f0 .part L_0x18d3e70, 5, 1;
L_0x18d55f0 .part L_0x18d3e70, 6, 1;
L_0x18d56e0 .part L_0x18d3e70, 7, 1;
L_0x18d57d0 .part L_0x18d3e70, 8, 1;
L_0x18d5e10 .part L_0x18d3e70, 9, 1;
L_0x18d5a90 .part L_0x18d3e70, 10, 1;
L_0x18d4f40 .part L_0x18d3e70, 11, 1;
L_0x18d6250 .part L_0x18d3e70, 12, 1;
L_0x18d62f0 .part L_0x18d3e70, 13, 1;
L_0x18d5eb0 .part L_0x18d3e70, 14, 1;
L_0x18d5fa0 .part L_0x18d3e70, 15, 1;
L_0x18d6090 .part L_0x18d3e70, 16, 1;
L_0x18d6180 .part L_0x18d3e70, 17, 1;
L_0x18d63e0 .part L_0x18d3e70, 18, 1;
L_0x18d64d0 .part L_0x18d3e70, 19, 1;
L_0x18d65c0 .part L_0x18d3e70, 20, 1;
L_0x18d66b0 .part L_0x18d3e70, 21, 1;
L_0x18d6be0 .part L_0x18d3e70, 22, 1;
L_0x18d6cd0 .part L_0x18d3e70, 23, 1;
L_0x18d67f0 .part L_0x18d3e70, 24, 1;
L_0x18d68e0 .part L_0x18d3e70, 25, 1;
L_0x18d69d0 .part L_0x18d3e70, 26, 1;
L_0x18d6ac0 .part L_0x18d3e70, 27, 1;
L_0x18d5b80 .part L_0x18d3e70, 28, 1;
L_0x18d5c70 .part L_0x18d3e70, 29, 1;
L_0x18d6dc0 .part L_0x18d3e70, 30, 1;
L_0x18d6eb0 .part L_0x18d3e70, 31, 1;
S_0x1739f20 .scope module, "aluOneBit0" "ALU_slice" 4 122, 4 26 0, S_0x1739c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18cec80 .functor XOR 1, L_0x18d0610, v0x1740480_0, C4<0>, C4<0>;
L_0x18d0c80 .functor NOR 1, L_0x18d2320, L_0x18d0610, C4<0>, C4<0>;
L_0x18d0d80 .functor XOR 1, L_0x18d2320, L_0x18d0610, C4<0>, C4<0>;
L_0x18d0e40 .functor NAND 1, L_0x18d2320, L_0x18d0610, C4<1>, C4<1>;
L_0x18d0f40 .functor XOR 1, v0x17405d0_0, L_0x18d0c80, C4<0>, C4<0>;
L_0x18d1000 .functor XOR 1, v0x17405d0_0, L_0x18d0e40, C4<0>, C4<0>;
v0x173c320_0 .net "a", 0 0, L_0x18d2320;  1 drivers
v0x173c410_0 .net "addSubtract", 0 0, L_0x18d0c10;  1 drivers
v0x173c4b0_0 .net "b", 0 0, L_0x18d0610;  1 drivers
v0x173c550_0 .net "bOut", 0 0, L_0x18cec80;  1 drivers
v0x173c620_0 .net "carryin", 0 0, v0x1740480_0;  alias, 1 drivers
v0x173c710_0 .net "carryout", 0 0, L_0x18d0ab0;  1 drivers
v0x173c7e0_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x173c8d0_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x173c970_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x173caa0_0 .net "nandOut", 0 0, L_0x18d1000;  1 drivers
v0x173cb70_0 .net "nandgate", 0 0, L_0x18d0e40;  1 drivers
v0x173cc10_0 .net "norOut", 0 0, L_0x18d0f40;  1 drivers
v0x173cce0_0 .net "norgate", 0 0, L_0x18d0c80;  1 drivers
v0x173cd80_0 .net "result", 0 0, L_0x18d1f20;  1 drivers
v0x173ce50_0 .net "slt", 0 0, L_0x18d5190;  alias, 1 drivers
v0x173cef0_0 .net "xorgate", 0 0, L_0x18d0d80;  1 drivers
S_0x173a220 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1739f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18cecf0 .functor AND 1, L_0x18d2320, L_0x18cec80, C4<1>, C4<1>;
L_0x18d0940 .functor XOR 1, L_0x18d2320, L_0x18cec80, C4<0>, C4<0>;
L_0x18d0a40 .functor AND 1, L_0x18d0940, v0x1740480_0, C4<1>, C4<1>;
L_0x18d0ab0 .functor OR 1, L_0x18d0a40, L_0x18cecf0, C4<0>, C4<0>;
L_0x18d0c10 .functor XOR 1, L_0x18d0940, v0x1740480_0, C4<0>, C4<0>;
v0x173a490_0 .net "G", 0 0, L_0x18cecf0;  1 drivers
v0x173a570_0 .net "P", 0 0, L_0x18d0940;  1 drivers
v0x173a630_0 .net "PandCin", 0 0, L_0x18d0a40;  1 drivers
v0x173a700_0 .net "a", 0 0, L_0x18d2320;  alias, 1 drivers
v0x173a7c0_0 .net "b", 0 0, L_0x18cec80;  alias, 1 drivers
v0x173a8d0_0 .net "carryin", 0 0, v0x1740480_0;  alias, 1 drivers
v0x173a990_0 .net "carryout", 0 0, L_0x18d0ab0;  alias, 1 drivers
v0x173aa50_0 .net "sum", 0 0, L_0x18d0c10;  alias, 1 drivers
S_0x173abb0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1739f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18d1110 .functor NOT 1, L_0x18d1180, C4<0>, C4<0>, C4<0>;
L_0x18d1270 .functor NOT 1, L_0x18d12e0, C4<0>, C4<0>, C4<0>;
L_0x18d13d0 .functor NOT 1, L_0x18d1440, C4<0>, C4<0>, C4<0>;
L_0x18d1530 .functor AND 1, L_0x18d13d0, L_0x18d1270, L_0x18d1110, L_0x18d0c10;
L_0x18d1720 .functor AND 1, L_0x18d13d0, L_0x18d1270, L_0x18d1790, L_0x18d0d80;
L_0x18d1830 .functor AND 1, L_0x18d13d0, L_0x18d1970, L_0x18d1110, L_0x18d5190;
L_0x18d1a10 .functor AND 1, L_0x18d13d0, L_0x18d1a80, L_0x18d1bb0, L_0x18d1000;
L_0x18d1ca0 .functor AND 1, L_0x18d1e30, L_0x18d1270, L_0x18d1110, L_0x18d0f40;
L_0x18d1f20/0/0 .functor OR 1, L_0x18d1530, L_0x18d1720, L_0x18d1830, L_0x18d1a10;
L_0x18d1f20/0/4 .functor OR 1, L_0x18d1ca0, C4<0>, C4<0>, C4<0>;
L_0x18d1f20 .functor OR 1, L_0x18d1f20/0/0, L_0x18d1f20/0/4, C4<0>, C4<0>;
v0x173ae90_0 .net *"_s1", 0 0, L_0x18d1180;  1 drivers
v0x173af70_0 .net *"_s11", 0 0, L_0x18d1a80;  1 drivers
v0x173b050_0 .net *"_s13", 0 0, L_0x18d1bb0;  1 drivers
v0x173b110_0 .net *"_s15", 0 0, L_0x18d1e30;  1 drivers
v0x173b1f0_0 .net *"_s3", 0 0, L_0x18d12e0;  1 drivers
v0x173b320_0 .net *"_s5", 0 0, L_0x18d1440;  1 drivers
v0x173b400_0 .net *"_s7", 0 0, L_0x18d1790;  1 drivers
v0x173b4e0_0 .net *"_s9", 0 0, L_0x18d1970;  1 drivers
v0x173b5c0_0 .net "a0", 0 0, L_0x18d0c10;  alias, 1 drivers
v0x173b6f0_0 .net "a1", 0 0, L_0x18d0d80;  alias, 1 drivers
v0x173b790_0 .net "a2", 0 0, L_0x18d5190;  alias, 1 drivers
v0x173b850_0 .net "a3", 0 0, L_0x18d1000;  alias, 1 drivers
v0x173b910_0 .net "a4", 0 0, L_0x18d0f40;  alias, 1 drivers
v0x173b9d0_0 .net "addWire", 0 0, L_0x18d1530;  1 drivers
v0x173ba90_0 .net "nandWire", 0 0, L_0x18d1a10;  1 drivers
v0x173bb50_0 .net "norWire", 0 0, L_0x18d1ca0;  1 drivers
v0x173bc10_0 .net "ns0", 0 0, L_0x18d1110;  1 drivers
v0x173bdc0_0 .net "ns1", 0 0, L_0x18d1270;  1 drivers
v0x173be60_0 .net "ns2", 0 0, L_0x18d13d0;  1 drivers
v0x173bf00_0 .net "out", 0 0, L_0x18d1f20;  alias, 1 drivers
v0x173bfa0_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x173c080_0 .net "sltWire", 0 0, L_0x18d1830;  1 drivers
v0x173c140_0 .net "xorWire", 0 0, L_0x18d1720;  1 drivers
L_0x18d1180 .part v0x17406a0_0, 0, 1;
L_0x18d12e0 .part v0x17406a0_0, 1, 1;
L_0x18d1440 .part v0x17406a0_0, 2, 1;
L_0x18d1790 .part v0x17406a0_0, 0, 1;
L_0x18d1970 .part v0x17406a0_0, 1, 1;
L_0x18d1a80 .part v0x17406a0_0, 1, 1;
L_0x18d1bb0 .part v0x17406a0_0, 0, 1;
L_0x18d1e30 .part v0x17406a0_0, 2, 1;
S_0x173d040 .scope module, "aluOneBit31" "ALU_slice_MSB" 4 133, 4 54 0, S_0x1739c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 1 "slt"
    .port_info 7 /INPUT 1 "invertB"
    .port_info 8 /INPUT 1 "invertOut"
    .port_info 9 /INPUT 3 "muxindex"
L_0x18d06b0 .functor XOR 1, L_0x18b6350, v0x1740480_0, C4<0>, C4<0>;
L_0x18d29c0 .functor NOR 1, L_0x18d23c0, L_0x18b6350, C4<0>, C4<0>;
L_0x18d2ac0 .functor XOR 1, L_0x18d23c0, L_0x18b6350, C4<0>, C4<0>;
L_0x18d2b30 .functor NAND 1, L_0x18d23c0, L_0x18b6350, C4<1>, C4<1>;
L_0x18d2c30 .functor XOR 1, v0x17405d0_0, L_0x18d29c0, C4<0>, C4<0>;
L_0x18d2cf0 .functor XOR 1, v0x17405d0_0, L_0x18d2b30, C4<0>, C4<0>;
v0x173f390_0 .net "a", 0 0, L_0x18d23c0;  1 drivers
v0x173f450_0 .net "b", 0 0, L_0x18b6350;  1 drivers
v0x173f4f0_0 .net "bOut", 0 0, L_0x18d06b0;  1 drivers
v0x173f5f0_0 .net "carryin", 0 0, L_0x18b63f0;  1 drivers
v0x173f6c0_0 .net "carryout", 0 0, L_0x18d27b0;  alias, 1 drivers
v0x173f7b0_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x173f850_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x173f920_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x173f9c0_0 .net "nandOut", 0 0, L_0x18d2cf0;  1 drivers
v0x173fb20_0 .net "nandgate", 0 0, L_0x18d2b30;  1 drivers
v0x173fbc0_0 .net "norOut", 0 0, L_0x18d2c30;  1 drivers
v0x173fc90_0 .net "norgate", 0 0, L_0x18d29c0;  1 drivers
v0x173fd30_0 .net "result", 0 0, L_0x18d3c20;  1 drivers
v0x173fe00_0 .net "set", 0 0, L_0x18d28c0;  alias, 1 drivers
L_0x7f942ba854a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x173fea0_0 .net "slt", 0 0, L_0x7f942ba854a0;  1 drivers
v0x173ff40_0 .net "xorgate", 0 0, L_0x18d2ac0;  1 drivers
S_0x173d2e0 .scope module, "adder" "structuralFullAdder" 4 71, 5 8 0, S_0x173d040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18d0770 .functor AND 1, L_0x18d23c0, L_0x18d06b0, C4<1>, C4<1>;
L_0x18d0830 .functor XOR 1, L_0x18d23c0, L_0x18d06b0, C4<0>, C4<0>;
L_0x18d2740 .functor AND 1, L_0x18d0830, L_0x18b63f0, C4<1>, C4<1>;
L_0x18d27b0 .functor OR 1, L_0x18d2740, L_0x18d0770, C4<0>, C4<0>;
L_0x18d28c0 .functor XOR 1, L_0x18d0830, L_0x18b63f0, C4<0>, C4<0>;
v0x173d560_0 .net "G", 0 0, L_0x18d0770;  1 drivers
v0x173d640_0 .net "P", 0 0, L_0x18d0830;  1 drivers
v0x173d700_0 .net "PandCin", 0 0, L_0x18d2740;  1 drivers
v0x173d7d0_0 .net "a", 0 0, L_0x18d23c0;  alias, 1 drivers
v0x173d890_0 .net "b", 0 0, L_0x18d06b0;  alias, 1 drivers
v0x173d9a0_0 .net "carryin", 0 0, L_0x18b63f0;  alias, 1 drivers
v0x173da60_0 .net "carryout", 0 0, L_0x18d27b0;  alias, 1 drivers
v0x173db20_0 .net "sum", 0 0, L_0x18d28c0;  alias, 1 drivers
S_0x173dc80 .scope module, "mux" "multiplexer" 4 79, 4 154 0, S_0x173d040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18d2e00 .functor NOT 1, L_0x18d2e70, C4<0>, C4<0>, C4<0>;
L_0x18d2f60 .functor NOT 1, L_0x18d2fd0, C4<0>, C4<0>, C4<0>;
L_0x18d30c0 .functor NOT 1, L_0x18d3130, C4<0>, C4<0>, C4<0>;
L_0x18d3220 .functor AND 1, L_0x18d30c0, L_0x18d2f60, L_0x18d2e00, L_0x18d28c0;
L_0x18d3380 .functor AND 1, L_0x18d30c0, L_0x18d2f60, L_0x18d33f0, L_0x18d2ac0;
L_0x18d34e0 .functor AND 1, L_0x18d30c0, L_0x18d3620, L_0x18d2e00, L_0x7f942ba854a0;
L_0x18d3710 .functor AND 1, L_0x18d30c0, L_0x18d3780, L_0x18d38b0, L_0x18d2cf0;
L_0x18d39a0 .functor AND 1, L_0x18d3b30, L_0x18d2f60, L_0x18d2e00, L_0x18d2c30;
L_0x18d3c20/0/0 .functor OR 1, L_0x18d3220, L_0x18d3380, L_0x18d34e0, L_0x18d3710;
L_0x18d3c20/0/4 .functor OR 1, L_0x18d39a0, C4<0>, C4<0>, C4<0>;
L_0x18d3c20 .functor OR 1, L_0x18d3c20/0/0, L_0x18d3c20/0/4, C4<0>, C4<0>;
v0x173df20_0 .net *"_s1", 0 0, L_0x18d2e70;  1 drivers
v0x173e000_0 .net *"_s11", 0 0, L_0x18d3780;  1 drivers
v0x173e0e0_0 .net *"_s13", 0 0, L_0x18d38b0;  1 drivers
v0x173e1a0_0 .net *"_s15", 0 0, L_0x18d3b30;  1 drivers
v0x173e280_0 .net *"_s3", 0 0, L_0x18d2fd0;  1 drivers
v0x173e3b0_0 .net *"_s5", 0 0, L_0x18d3130;  1 drivers
v0x173e490_0 .net *"_s7", 0 0, L_0x18d33f0;  1 drivers
v0x173e570_0 .net *"_s9", 0 0, L_0x18d3620;  1 drivers
v0x173e650_0 .net "a0", 0 0, L_0x18d28c0;  alias, 1 drivers
v0x173e780_0 .net "a1", 0 0, L_0x18d2ac0;  alias, 1 drivers
v0x173e820_0 .net "a2", 0 0, L_0x7f942ba854a0;  alias, 1 drivers
v0x173e8e0_0 .net "a3", 0 0, L_0x18d2cf0;  alias, 1 drivers
v0x173e9a0_0 .net "a4", 0 0, L_0x18d2c30;  alias, 1 drivers
v0x173ea60_0 .net "addWire", 0 0, L_0x18d3220;  1 drivers
v0x173eb20_0 .net "nandWire", 0 0, L_0x18d3710;  1 drivers
v0x173ebe0_0 .net "norWire", 0 0, L_0x18d39a0;  1 drivers
v0x173eca0_0 .net "ns0", 0 0, L_0x18d2e00;  1 drivers
v0x173ee50_0 .net "ns1", 0 0, L_0x18d2f60;  1 drivers
v0x173eef0_0 .net "ns2", 0 0, L_0x18d30c0;  1 drivers
v0x173ef90_0 .net "out", 0 0, L_0x18d3c20;  alias, 1 drivers
v0x173f030_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x173f0f0_0 .net "sltWire", 0 0, L_0x18d34e0;  1 drivers
v0x173f1b0_0 .net "xorWire", 0 0, L_0x18d3380;  1 drivers
L_0x18d2e70 .part v0x17406a0_0, 0, 1;
L_0x18d2fd0 .part v0x17406a0_0, 1, 1;
L_0x18d3130 .part v0x17406a0_0, 2, 1;
L_0x18d33f0 .part v0x17406a0_0, 0, 1;
L_0x18d3620 .part v0x17406a0_0, 1, 1;
L_0x18d3780 .part v0x17406a0_0, 1, 1;
L_0x18d38b0 .part v0x17406a0_0, 0, 1;
L_0x18d3b30 .part v0x17406a0_0, 2, 1;
S_0x17400c0 .scope module, "control" "ALUcontrolLUT" 4 120, 4 83 0, S_0x1739c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "muxindex"
    .port_info 1 /OUTPUT 1 "invertB"
    .port_info 2 /OUTPUT 1 "invertOut"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x1740380_0 .net "ALUcommand", 2 0, L_0x7f942ba85530;  alias, 1 drivers
v0x1740480_0 .var "invertB", 0 0;
v0x17405d0_0 .var "invertOut", 0 0;
v0x17406a0_0 .var "muxindex", 2 0;
E_0x173ada0 .event edge, v0x1740380_0;
S_0x1740830 .scope generate, "genALUs[1]" "genALUs[1]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x17409f0 .param/l "bit" 0 4 127, +C4<01>;
S_0x1740ab0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1740830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18995c0 .functor XOR 1, L_0x189afe0, v0x1740480_0, C4<0>, C4<0>;
L_0x1899a80 .functor NOR 1, L_0x189af40, L_0x189afe0, C4<0>, C4<0>;
L_0x1899b80 .functor XOR 1, L_0x189af40, L_0x189afe0, C4<0>, C4<0>;
L_0x1899c40 .functor NAND 1, L_0x189af40, L_0x189afe0, C4<1>, C4<1>;
L_0x1899d40 .functor XOR 1, v0x17405d0_0, L_0x1899a80, C4<0>, C4<0>;
L_0x1899e00 .functor XOR 1, v0x17405d0_0, L_0x1899c40, C4<0>, C4<0>;
v0x1742e90_0 .net "a", 0 0, L_0x189af40;  1 drivers
v0x1742f80_0 .net "addSubtract", 0 0, L_0x1899a10;  1 drivers
v0x1743020_0 .net "b", 0 0, L_0x189afe0;  1 drivers
v0x17430c0_0 .net "bOut", 0 0, L_0x18995c0;  1 drivers
v0x1743190_0 .net "carryin", 0 0, L_0x189b080;  1 drivers
v0x1743280_0 .net "carryout", 0 0, L_0x18998b0;  1 drivers
v0x1743350_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x17433f0_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1743490_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x17435c0_0 .net "nandOut", 0 0, L_0x1899e00;  1 drivers
v0x1743690_0 .net "nandgate", 0 0, L_0x1899c40;  1 drivers
v0x1743730_0 .net "norOut", 0 0, L_0x1899d40;  1 drivers
v0x1743800_0 .net "norgate", 0 0, L_0x1899a80;  1 drivers
v0x17438a0_0 .net "result", 0 0, L_0x189acf0;  1 drivers
L_0x7f942ba84c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1743970_0 .net "slt", 0 0, L_0x7f942ba84c30;  1 drivers
v0x1743a10_0 .net "xorgate", 0 0, L_0x1899b80;  1 drivers
S_0x1740db0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1740ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1899630 .functor AND 1, L_0x189af40, L_0x18995c0, C4<1>, C4<1>;
L_0x18996f0 .functor XOR 1, L_0x189af40, L_0x18995c0, C4<0>, C4<0>;
L_0x18997f0 .functor AND 1, L_0x18996f0, L_0x189b080, C4<1>, C4<1>;
L_0x18998b0 .functor OR 1, L_0x18997f0, L_0x1899630, C4<0>, C4<0>;
L_0x1899a10 .functor XOR 1, L_0x18996f0, L_0x189b080, C4<0>, C4<0>;
v0x1741020_0 .net "G", 0 0, L_0x1899630;  1 drivers
v0x1741100_0 .net "P", 0 0, L_0x18996f0;  1 drivers
v0x17411c0_0 .net "PandCin", 0 0, L_0x18997f0;  1 drivers
v0x1741290_0 .net "a", 0 0, L_0x189af40;  alias, 1 drivers
v0x1741350_0 .net "b", 0 0, L_0x18995c0;  alias, 1 drivers
v0x1741460_0 .net "carryin", 0 0, L_0x189b080;  alias, 1 drivers
v0x1741520_0 .net "carryout", 0 0, L_0x18998b0;  alias, 1 drivers
v0x17415e0_0 .net "sum", 0 0, L_0x1899a10;  alias, 1 drivers
S_0x1741740 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1740ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1899f10 .functor NOT 1, L_0x1899f80, C4<0>, C4<0>, C4<0>;
L_0x189a070 .functor NOT 1, L_0x189a0e0, C4<0>, C4<0>, C4<0>;
L_0x189a1d0 .functor NOT 1, L_0x189a240, C4<0>, C4<0>, C4<0>;
L_0x189a330 .functor AND 1, L_0x189a1d0, L_0x189a070, L_0x1899f10, L_0x1899a10;
L_0x189a520 .functor AND 1, L_0x189a1d0, L_0x189a070, L_0x189a590, L_0x1899b80;
L_0x189a630 .functor AND 1, L_0x189a1d0, L_0x189a730, L_0x1899f10, L_0x7f942ba84c30;
L_0x189a820 .functor AND 1, L_0x189a1d0, L_0x189a890, L_0x189a980, L_0x1899e00;
L_0x189aa70 .functor AND 1, L_0x189ac00, L_0x189a070, L_0x1899f10, L_0x1899d40;
L_0x189acf0/0/0 .functor OR 1, L_0x189a330, L_0x189a520, L_0x189a630, L_0x189a820;
L_0x189acf0/0/4 .functor OR 1, L_0x189aa70, C4<0>, C4<0>, C4<0>;
L_0x189acf0 .functor OR 1, L_0x189acf0/0/0, L_0x189acf0/0/4, C4<0>, C4<0>;
v0x1741a20_0 .net *"_s1", 0 0, L_0x1899f80;  1 drivers
v0x1741b00_0 .net *"_s11", 0 0, L_0x189a890;  1 drivers
v0x1741be0_0 .net *"_s13", 0 0, L_0x189a980;  1 drivers
v0x1741ca0_0 .net *"_s15", 0 0, L_0x189ac00;  1 drivers
v0x1741d80_0 .net *"_s3", 0 0, L_0x189a0e0;  1 drivers
v0x1741eb0_0 .net *"_s5", 0 0, L_0x189a240;  1 drivers
v0x1741f90_0 .net *"_s7", 0 0, L_0x189a590;  1 drivers
v0x1742070_0 .net *"_s9", 0 0, L_0x189a730;  1 drivers
v0x1742150_0 .net "a0", 0 0, L_0x1899a10;  alias, 1 drivers
v0x1742280_0 .net "a1", 0 0, L_0x1899b80;  alias, 1 drivers
v0x1742320_0 .net "a2", 0 0, L_0x7f942ba84c30;  alias, 1 drivers
v0x17423e0_0 .net "a3", 0 0, L_0x1899e00;  alias, 1 drivers
v0x17424a0_0 .net "a4", 0 0, L_0x1899d40;  alias, 1 drivers
v0x1742560_0 .net "addWire", 0 0, L_0x189a330;  1 drivers
v0x1742620_0 .net "nandWire", 0 0, L_0x189a820;  1 drivers
v0x17426e0_0 .net "norWire", 0 0, L_0x189aa70;  1 drivers
v0x17427a0_0 .net "ns0", 0 0, L_0x1899f10;  1 drivers
v0x1742950_0 .net "ns1", 0 0, L_0x189a070;  1 drivers
v0x17429f0_0 .net "ns2", 0 0, L_0x189a1d0;  1 drivers
v0x1742a90_0 .net "out", 0 0, L_0x189acf0;  alias, 1 drivers
v0x1742b30_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1742bf0_0 .net "sltWire", 0 0, L_0x189a630;  1 drivers
v0x1742cb0_0 .net "xorWire", 0 0, L_0x189a520;  1 drivers
L_0x1899f80 .part v0x17406a0_0, 0, 1;
L_0x189a0e0 .part v0x17406a0_0, 1, 1;
L_0x189a240 .part v0x17406a0_0, 2, 1;
L_0x189a590 .part v0x17406a0_0, 0, 1;
L_0x189a730 .part v0x17406a0_0, 1, 1;
L_0x189a890 .part v0x17406a0_0, 1, 1;
L_0x189a980 .part v0x17406a0_0, 0, 1;
L_0x189ac00 .part v0x17406a0_0, 2, 1;
S_0x1743b60 .scope generate, "genALUs[2]" "genALUs[2]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1743d70 .param/l "bit" 0 4 127, +C4<010>;
S_0x1743e30 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1743b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x189b1b0 .functor XOR 1, L_0x189cc20, v0x1740480_0, C4<0>, C4<0>;
L_0x189b670 .functor NOR 1, L_0x189cb30, L_0x189cc20, C4<0>, C4<0>;
L_0x189b770 .functor XOR 1, L_0x189cb30, L_0x189cc20, C4<0>, C4<0>;
L_0x189b830 .functor NAND 1, L_0x189cb30, L_0x189cc20, C4<1>, C4<1>;
L_0x189b930 .functor XOR 1, v0x17405d0_0, L_0x189b670, C4<0>, C4<0>;
L_0x189b9f0 .functor XOR 1, v0x17405d0_0, L_0x189b830, C4<0>, C4<0>;
v0x17461d0_0 .net "a", 0 0, L_0x189cb30;  1 drivers
v0x17462c0_0 .net "addSubtract", 0 0, L_0x189b600;  1 drivers
v0x1746360_0 .net "b", 0 0, L_0x189cc20;  1 drivers
v0x1746400_0 .net "bOut", 0 0, L_0x189b1b0;  1 drivers
v0x17464d0_0 .net "carryin", 0 0, L_0x189ccc0;  1 drivers
v0x17465c0_0 .net "carryout", 0 0, L_0x189b4a0;  1 drivers
v0x1746690_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1746730_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1746860_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1746aa0_0 .net "nandOut", 0 0, L_0x189b9f0;  1 drivers
v0x1746b40_0 .net "nandgate", 0 0, L_0x189b830;  1 drivers
v0x1746be0_0 .net "norOut", 0 0, L_0x189b930;  1 drivers
v0x1746c80_0 .net "norgate", 0 0, L_0x189b670;  1 drivers
v0x1746d20_0 .net "result", 0 0, L_0x189c8e0;  1 drivers
L_0x7f942ba84c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1746dc0_0 .net "slt", 0 0, L_0x7f942ba84c78;  1 drivers
v0x1746e60_0 .net "xorgate", 0 0, L_0x189b770;  1 drivers
S_0x1744130 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1743e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x189b220 .functor AND 1, L_0x189cb30, L_0x189b1b0, C4<1>, C4<1>;
L_0x189b2e0 .functor XOR 1, L_0x189cb30, L_0x189b1b0, C4<0>, C4<0>;
L_0x189b3e0 .functor AND 1, L_0x189b2e0, L_0x189ccc0, C4<1>, C4<1>;
L_0x189b4a0 .functor OR 1, L_0x189b3e0, L_0x189b220, C4<0>, C4<0>;
L_0x189b600 .functor XOR 1, L_0x189b2e0, L_0x189ccc0, C4<0>, C4<0>;
v0x17443a0_0 .net "G", 0 0, L_0x189b220;  1 drivers
v0x1744480_0 .net "P", 0 0, L_0x189b2e0;  1 drivers
v0x1744540_0 .net "PandCin", 0 0, L_0x189b3e0;  1 drivers
v0x1744610_0 .net "a", 0 0, L_0x189cb30;  alias, 1 drivers
v0x17446d0_0 .net "b", 0 0, L_0x189b1b0;  alias, 1 drivers
v0x17447e0_0 .net "carryin", 0 0, L_0x189ccc0;  alias, 1 drivers
v0x17448a0_0 .net "carryout", 0 0, L_0x189b4a0;  alias, 1 drivers
v0x1744960_0 .net "sum", 0 0, L_0x189b600;  alias, 1 drivers
S_0x1744ac0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1743e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x189bb00 .functor NOT 1, L_0x189bb70, C4<0>, C4<0>, C4<0>;
L_0x189bc60 .functor NOT 1, L_0x189bcd0, C4<0>, C4<0>, C4<0>;
L_0x189bdc0 .functor NOT 1, L_0x189be30, C4<0>, C4<0>, C4<0>;
L_0x189bf20 .functor AND 1, L_0x189bdc0, L_0x189bc60, L_0x189bb00, L_0x189b600;
L_0x189c110 .functor AND 1, L_0x189bdc0, L_0x189bc60, L_0x189c180, L_0x189b770;
L_0x189c220 .functor AND 1, L_0x189bdc0, L_0x189c320, L_0x189bb00, L_0x7f942ba84c78;
L_0x189c410 .functor AND 1, L_0x189bdc0, L_0x189c480, L_0x189c570, L_0x189b9f0;
L_0x189c660 .functor AND 1, L_0x189c7f0, L_0x189bc60, L_0x189bb00, L_0x189b930;
L_0x189c8e0/0/0 .functor OR 1, L_0x189bf20, L_0x189c110, L_0x189c220, L_0x189c410;
L_0x189c8e0/0/4 .functor OR 1, L_0x189c660, C4<0>, C4<0>, C4<0>;
L_0x189c8e0 .functor OR 1, L_0x189c8e0/0/0, L_0x189c8e0/0/4, C4<0>, C4<0>;
v0x1744d60_0 .net *"_s1", 0 0, L_0x189bb70;  1 drivers
v0x1744e40_0 .net *"_s11", 0 0, L_0x189c480;  1 drivers
v0x1744f20_0 .net *"_s13", 0 0, L_0x189c570;  1 drivers
v0x1744fe0_0 .net *"_s15", 0 0, L_0x189c7f0;  1 drivers
v0x17450c0_0 .net *"_s3", 0 0, L_0x189bcd0;  1 drivers
v0x17451f0_0 .net *"_s5", 0 0, L_0x189be30;  1 drivers
v0x17452d0_0 .net *"_s7", 0 0, L_0x189c180;  1 drivers
v0x17453b0_0 .net *"_s9", 0 0, L_0x189c320;  1 drivers
v0x1745490_0 .net "a0", 0 0, L_0x189b600;  alias, 1 drivers
v0x17455c0_0 .net "a1", 0 0, L_0x189b770;  alias, 1 drivers
v0x1745660_0 .net "a2", 0 0, L_0x7f942ba84c78;  alias, 1 drivers
v0x1745720_0 .net "a3", 0 0, L_0x189b9f0;  alias, 1 drivers
v0x17457e0_0 .net "a4", 0 0, L_0x189b930;  alias, 1 drivers
v0x17458a0_0 .net "addWire", 0 0, L_0x189bf20;  1 drivers
v0x1745960_0 .net "nandWire", 0 0, L_0x189c410;  1 drivers
v0x1745a20_0 .net "norWire", 0 0, L_0x189c660;  1 drivers
v0x1745ae0_0 .net "ns0", 0 0, L_0x189bb00;  1 drivers
v0x1745c90_0 .net "ns1", 0 0, L_0x189bc60;  1 drivers
v0x1745d30_0 .net "ns2", 0 0, L_0x189bdc0;  1 drivers
v0x1745dd0_0 .net "out", 0 0, L_0x189c8e0;  alias, 1 drivers
v0x1745e70_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1745f30_0 .net "sltWire", 0 0, L_0x189c220;  1 drivers
v0x1745ff0_0 .net "xorWire", 0 0, L_0x189c110;  1 drivers
L_0x189bb70 .part v0x17406a0_0, 0, 1;
L_0x189bcd0 .part v0x17406a0_0, 1, 1;
L_0x189be30 .part v0x17406a0_0, 2, 1;
L_0x189c180 .part v0x17406a0_0, 0, 1;
L_0x189c320 .part v0x17406a0_0, 1, 1;
L_0x189c480 .part v0x17406a0_0, 1, 1;
L_0x189c570 .part v0x17406a0_0, 0, 1;
L_0x189c7f0 .part v0x17406a0_0, 2, 1;
S_0x1746fb0 .scope generate, "genALUs[3]" "genALUs[3]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x173c880 .param/l "bit" 0 4 127, +C4<011>;
S_0x17471e0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1746fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x189cdf0 .functor XOR 1, L_0x189e700, v0x1740480_0, C4<0>, C4<0>;
L_0x189d300 .functor NOR 1, L_0x189e660, L_0x189e700, C4<0>, C4<0>;
L_0x189d400 .functor XOR 1, L_0x189e660, L_0x189e700, C4<0>, C4<0>;
L_0x189d4c0 .functor NAND 1, L_0x189e660, L_0x189e700, C4<1>, C4<1>;
L_0x189d5c0 .functor XOR 1, v0x17405d0_0, L_0x189d300, C4<0>, C4<0>;
L_0x189d680 .functor XOR 1, v0x17405d0_0, L_0x189d4c0, C4<0>, C4<0>;
v0x17495b0_0 .net "a", 0 0, L_0x189e660;  1 drivers
v0x17496a0_0 .net "addSubtract", 0 0, L_0x189d290;  1 drivers
v0x1749740_0 .net "b", 0 0, L_0x189e700;  1 drivers
v0x17497e0_0 .net "bOut", 0 0, L_0x189cdf0;  1 drivers
v0x17498b0_0 .net "carryin", 0 0, L_0x189e8b0;  1 drivers
v0x17499a0_0 .net "carryout", 0 0, L_0x189d130;  1 drivers
v0x1749a70_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1749b10_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1749bb0_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1749ce0_0 .net "nandOut", 0 0, L_0x189d680;  1 drivers
v0x1749db0_0 .net "nandgate", 0 0, L_0x189d4c0;  1 drivers
v0x1749e50_0 .net "norOut", 0 0, L_0x189d5c0;  1 drivers
v0x1749f20_0 .net "norgate", 0 0, L_0x189d300;  1 drivers
v0x1749fc0_0 .net "result", 0 0, L_0x189e410;  1 drivers
L_0x7f942ba84cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x174a090_0 .net "slt", 0 0, L_0x7f942ba84cc0;  1 drivers
v0x174a130_0 .net "xorgate", 0 0, L_0x189d400;  1 drivers
S_0x17474e0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17471e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x189ceb0 .functor AND 1, L_0x189e660, L_0x189cdf0, C4<1>, C4<1>;
L_0x189cf70 .functor XOR 1, L_0x189e660, L_0x189cdf0, C4<0>, C4<0>;
L_0x189d070 .functor AND 1, L_0x189cf70, L_0x189e8b0, C4<1>, C4<1>;
L_0x189d130 .functor OR 1, L_0x189d070, L_0x189ceb0, C4<0>, C4<0>;
L_0x189d290 .functor XOR 1, L_0x189cf70, L_0x189e8b0, C4<0>, C4<0>;
v0x1747780_0 .net "G", 0 0, L_0x189ceb0;  1 drivers
v0x1747860_0 .net "P", 0 0, L_0x189cf70;  1 drivers
v0x1747920_0 .net "PandCin", 0 0, L_0x189d070;  1 drivers
v0x17479f0_0 .net "a", 0 0, L_0x189e660;  alias, 1 drivers
v0x1747ab0_0 .net "b", 0 0, L_0x189cdf0;  alias, 1 drivers
v0x1747bc0_0 .net "carryin", 0 0, L_0x189e8b0;  alias, 1 drivers
v0x1747c80_0 .net "carryout", 0 0, L_0x189d130;  alias, 1 drivers
v0x1747d40_0 .net "sum", 0 0, L_0x189d290;  alias, 1 drivers
S_0x1747ea0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17471e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x189d790 .functor NOT 1, L_0x189d800, C4<0>, C4<0>, C4<0>;
L_0x189d8f0 .functor NOT 1, L_0x189d960, C4<0>, C4<0>, C4<0>;
L_0x189da50 .functor NOT 1, L_0x189dac0, C4<0>, C4<0>, C4<0>;
L_0x189dbb0 .functor AND 1, L_0x189da50, L_0x189d8f0, L_0x189d790, L_0x189d290;
L_0x189dda0 .functor AND 1, L_0x189da50, L_0x189d8f0, L_0x189de10, L_0x189d400;
L_0x189deb0 .functor AND 1, L_0x189da50, L_0x189dfb0, L_0x189d790, L_0x7f942ba84cc0;
L_0x1740740 .functor AND 1, L_0x189da50, L_0x189e050, L_0x189e0f0, L_0x189d680;
L_0x189e190 .functor AND 1, L_0x189e320, L_0x189d8f0, L_0x189d790, L_0x189d5c0;
L_0x189e410/0/0 .functor OR 1, L_0x189dbb0, L_0x189dda0, L_0x189deb0, L_0x1740740;
L_0x189e410/0/4 .functor OR 1, L_0x189e190, C4<0>, C4<0>, C4<0>;
L_0x189e410 .functor OR 1, L_0x189e410/0/0, L_0x189e410/0/4, C4<0>, C4<0>;
v0x1748140_0 .net *"_s1", 0 0, L_0x189d800;  1 drivers
v0x1748220_0 .net *"_s11", 0 0, L_0x189e050;  1 drivers
v0x1748300_0 .net *"_s13", 0 0, L_0x189e0f0;  1 drivers
v0x17483c0_0 .net *"_s15", 0 0, L_0x189e320;  1 drivers
v0x17484a0_0 .net *"_s3", 0 0, L_0x189d960;  1 drivers
v0x17485d0_0 .net *"_s5", 0 0, L_0x189dac0;  1 drivers
v0x17486b0_0 .net *"_s7", 0 0, L_0x189de10;  1 drivers
v0x1748790_0 .net *"_s9", 0 0, L_0x189dfb0;  1 drivers
v0x1748870_0 .net "a0", 0 0, L_0x189d290;  alias, 1 drivers
v0x17489a0_0 .net "a1", 0 0, L_0x189d400;  alias, 1 drivers
v0x1748a40_0 .net "a2", 0 0, L_0x7f942ba84cc0;  alias, 1 drivers
v0x1748b00_0 .net "a3", 0 0, L_0x189d680;  alias, 1 drivers
v0x1748bc0_0 .net "a4", 0 0, L_0x189d5c0;  alias, 1 drivers
v0x1748c80_0 .net "addWire", 0 0, L_0x189dbb0;  1 drivers
v0x1748d40_0 .net "nandWire", 0 0, L_0x1740740;  1 drivers
v0x1748e00_0 .net "norWire", 0 0, L_0x189e190;  1 drivers
v0x1748ec0_0 .net "ns0", 0 0, L_0x189d790;  1 drivers
v0x1749070_0 .net "ns1", 0 0, L_0x189d8f0;  1 drivers
v0x1749110_0 .net "ns2", 0 0, L_0x189da50;  1 drivers
v0x17491b0_0 .net "out", 0 0, L_0x189e410;  alias, 1 drivers
v0x1749250_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1749310_0 .net "sltWire", 0 0, L_0x189deb0;  1 drivers
v0x17493d0_0 .net "xorWire", 0 0, L_0x189dda0;  1 drivers
L_0x189d800 .part v0x17406a0_0, 0, 1;
L_0x189d960 .part v0x17406a0_0, 1, 1;
L_0x189dac0 .part v0x17406a0_0, 2, 1;
L_0x189de10 .part v0x17406a0_0, 0, 1;
L_0x189dfb0 .part v0x17406a0_0, 1, 1;
L_0x189e050 .part v0x17406a0_0, 1, 1;
L_0x189e0f0 .part v0x17406a0_0, 0, 1;
L_0x189e320 .part v0x17406a0_0, 2, 1;
S_0x174a280 .scope generate, "genALUs[4]" "genALUs[4]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x174a440 .param/l "bit" 0 4 127, +C4<0100>;
S_0x174a500 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x174a280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x189e9e0 .functor XOR 1, L_0x18a0490, v0x1740480_0, C4<0>, C4<0>;
L_0x189eea0 .functor NOR 1, L_0x18a0360, L_0x18a0490, C4<0>, C4<0>;
L_0x189efa0 .functor XOR 1, L_0x18a0360, L_0x18a0490, C4<0>, C4<0>;
L_0x189f060 .functor NAND 1, L_0x18a0360, L_0x18a0490, C4<1>, C4<1>;
L_0x189f160 .functor XOR 1, v0x17405d0_0, L_0x189eea0, C4<0>, C4<0>;
L_0x189f220 .functor XOR 1, v0x17405d0_0, L_0x189f060, C4<0>, C4<0>;
v0x174c8d0_0 .net "a", 0 0, L_0x18a0360;  1 drivers
v0x174c9c0_0 .net "addSubtract", 0 0, L_0x189ee30;  1 drivers
v0x174ca60_0 .net "b", 0 0, L_0x18a0490;  1 drivers
v0x174cb00_0 .net "bOut", 0 0, L_0x189e9e0;  1 drivers
v0x174cbd0_0 .net "carryin", 0 0, L_0x18a0530;  1 drivers
v0x174ccc0_0 .net "carryout", 0 0, L_0x189ecd0;  1 drivers
v0x174cd90_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x174cf40_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x174cfe0_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x174d080_0 .net "nandOut", 0 0, L_0x189f220;  1 drivers
v0x174d150_0 .net "nandgate", 0 0, L_0x189f060;  1 drivers
v0x174d1f0_0 .net "norOut", 0 0, L_0x189f160;  1 drivers
v0x174d2c0_0 .net "norgate", 0 0, L_0x189eea0;  1 drivers
v0x174d360_0 .net "result", 0 0, L_0x18a0110;  1 drivers
L_0x7f942ba84d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x174d430_0 .net "slt", 0 0, L_0x7f942ba84d08;  1 drivers
v0x174d4d0_0 .net "xorgate", 0 0, L_0x189efa0;  1 drivers
S_0x174a800 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x174a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x189ea50 .functor AND 1, L_0x18a0360, L_0x189e9e0, C4<1>, C4<1>;
L_0x189eb10 .functor XOR 1, L_0x18a0360, L_0x189e9e0, C4<0>, C4<0>;
L_0x189ec10 .functor AND 1, L_0x189eb10, L_0x18a0530, C4<1>, C4<1>;
L_0x189ecd0 .functor OR 1, L_0x189ec10, L_0x189ea50, C4<0>, C4<0>;
L_0x189ee30 .functor XOR 1, L_0x189eb10, L_0x18a0530, C4<0>, C4<0>;
v0x174aaa0_0 .net "G", 0 0, L_0x189ea50;  1 drivers
v0x174ab80_0 .net "P", 0 0, L_0x189eb10;  1 drivers
v0x174ac40_0 .net "PandCin", 0 0, L_0x189ec10;  1 drivers
v0x174ad10_0 .net "a", 0 0, L_0x18a0360;  alias, 1 drivers
v0x174add0_0 .net "b", 0 0, L_0x189e9e0;  alias, 1 drivers
v0x174aee0_0 .net "carryin", 0 0, L_0x18a0530;  alias, 1 drivers
v0x174afa0_0 .net "carryout", 0 0, L_0x189ecd0;  alias, 1 drivers
v0x174b060_0 .net "sum", 0 0, L_0x189ee30;  alias, 1 drivers
S_0x174b1c0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x174a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x189f330 .functor NOT 1, L_0x189f3a0, C4<0>, C4<0>, C4<0>;
L_0x189f490 .functor NOT 1, L_0x189f500, C4<0>, C4<0>, C4<0>;
L_0x189f5f0 .functor NOT 1, L_0x189f660, C4<0>, C4<0>, C4<0>;
L_0x189f750 .functor AND 1, L_0x189f5f0, L_0x189f490, L_0x189f330, L_0x189ee30;
L_0x189f940 .functor AND 1, L_0x189f5f0, L_0x189f490, L_0x189f9b0, L_0x189efa0;
L_0x189fa50 .functor AND 1, L_0x189f5f0, L_0x189fb50, L_0x189f330, L_0x7f942ba84d08;
L_0x189fc40 .functor AND 1, L_0x189f5f0, L_0x189fcb0, L_0x189fda0, L_0x189f220;
L_0x189fe90 .functor AND 1, L_0x18a0020, L_0x189f490, L_0x189f330, L_0x189f160;
L_0x18a0110/0/0 .functor OR 1, L_0x189f750, L_0x189f940, L_0x189fa50, L_0x189fc40;
L_0x18a0110/0/4 .functor OR 1, L_0x189fe90, C4<0>, C4<0>, C4<0>;
L_0x18a0110 .functor OR 1, L_0x18a0110/0/0, L_0x18a0110/0/4, C4<0>, C4<0>;
v0x174b460_0 .net *"_s1", 0 0, L_0x189f3a0;  1 drivers
v0x174b540_0 .net *"_s11", 0 0, L_0x189fcb0;  1 drivers
v0x174b620_0 .net *"_s13", 0 0, L_0x189fda0;  1 drivers
v0x174b6e0_0 .net *"_s15", 0 0, L_0x18a0020;  1 drivers
v0x174b7c0_0 .net *"_s3", 0 0, L_0x189f500;  1 drivers
v0x174b8f0_0 .net *"_s5", 0 0, L_0x189f660;  1 drivers
v0x174b9d0_0 .net *"_s7", 0 0, L_0x189f9b0;  1 drivers
v0x174bab0_0 .net *"_s9", 0 0, L_0x189fb50;  1 drivers
v0x174bb90_0 .net "a0", 0 0, L_0x189ee30;  alias, 1 drivers
v0x174bcc0_0 .net "a1", 0 0, L_0x189efa0;  alias, 1 drivers
v0x174bd60_0 .net "a2", 0 0, L_0x7f942ba84d08;  alias, 1 drivers
v0x174be20_0 .net "a3", 0 0, L_0x189f220;  alias, 1 drivers
v0x174bee0_0 .net "a4", 0 0, L_0x189f160;  alias, 1 drivers
v0x174bfa0_0 .net "addWire", 0 0, L_0x189f750;  1 drivers
v0x174c060_0 .net "nandWire", 0 0, L_0x189fc40;  1 drivers
v0x174c120_0 .net "norWire", 0 0, L_0x189fe90;  1 drivers
v0x174c1e0_0 .net "ns0", 0 0, L_0x189f330;  1 drivers
v0x174c390_0 .net "ns1", 0 0, L_0x189f490;  1 drivers
v0x174c430_0 .net "ns2", 0 0, L_0x189f5f0;  1 drivers
v0x174c4d0_0 .net "out", 0 0, L_0x18a0110;  alias, 1 drivers
v0x174c570_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x174c630_0 .net "sltWire", 0 0, L_0x189fa50;  1 drivers
v0x174c6f0_0 .net "xorWire", 0 0, L_0x189f940;  1 drivers
L_0x189f3a0 .part v0x17406a0_0, 0, 1;
L_0x189f500 .part v0x17406a0_0, 1, 1;
L_0x189f660 .part v0x17406a0_0, 2, 1;
L_0x189f9b0 .part v0x17406a0_0, 0, 1;
L_0x189fb50 .part v0x17406a0_0, 1, 1;
L_0x189fcb0 .part v0x17406a0_0, 1, 1;
L_0x189fda0 .part v0x17406a0_0, 0, 1;
L_0x18a0020 .part v0x17406a0_0, 2, 1;
S_0x174d620 .scope generate, "genALUs[5]" "genALUs[5]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x174d7e0 .param/l "bit" 0 4 127, +C4<0101>;
S_0x174d8a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x174d620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18a0760 .functor XOR 1, L_0x18a2120, v0x1740480_0, C4<0>, C4<0>;
L_0x18a0b80 .functor NOR 1, L_0x18a2080, L_0x18a2120, C4<0>, C4<0>;
L_0x18a0c80 .functor XOR 1, L_0x18a2080, L_0x18a2120, C4<0>, C4<0>;
L_0x18a0d40 .functor NAND 1, L_0x18a2080, L_0x18a2120, C4<1>, C4<1>;
L_0x18a0e40 .functor XOR 1, v0x17405d0_0, L_0x18a0b80, C4<0>, C4<0>;
L_0x18a0f00 .functor XOR 1, v0x17405d0_0, L_0x18a0d40, C4<0>, C4<0>;
v0x174fc70_0 .net "a", 0 0, L_0x18a2080;  1 drivers
v0x174fd60_0 .net "addSubtract", 0 0, L_0x18a0b10;  1 drivers
v0x174fe00_0 .net "b", 0 0, L_0x18a2120;  1 drivers
v0x174fea0_0 .net "bOut", 0 0, L_0x18a0760;  1 drivers
v0x174ff70_0 .net "carryin", 0 0, L_0x18a2240;  1 drivers
v0x1750060_0 .net "carryout", 0 0, L_0x18a09b0;  1 drivers
v0x1750130_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x17501d0_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1750270_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x17503a0_0 .net "nandOut", 0 0, L_0x18a0f00;  1 drivers
v0x1750470_0 .net "nandgate", 0 0, L_0x18a0d40;  1 drivers
v0x1750510_0 .net "norOut", 0 0, L_0x18a0e40;  1 drivers
v0x17505e0_0 .net "norgate", 0 0, L_0x18a0b80;  1 drivers
v0x1750680_0 .net "result", 0 0, L_0x18a1e30;  1 drivers
L_0x7f942ba84d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1750750_0 .net "slt", 0 0, L_0x7f942ba84d50;  1 drivers
v0x17507f0_0 .net "xorgate", 0 0, L_0x18a0c80;  1 drivers
S_0x174dba0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x174d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18a07d0 .functor AND 1, L_0x18a2080, L_0x18a0760, C4<1>, C4<1>;
L_0x18a0840 .functor XOR 1, L_0x18a2080, L_0x18a0760, C4<0>, C4<0>;
L_0x18a0940 .functor AND 1, L_0x18a0840, L_0x18a2240, C4<1>, C4<1>;
L_0x18a09b0 .functor OR 1, L_0x18a0940, L_0x18a07d0, C4<0>, C4<0>;
L_0x18a0b10 .functor XOR 1, L_0x18a0840, L_0x18a2240, C4<0>, C4<0>;
v0x174de40_0 .net "G", 0 0, L_0x18a07d0;  1 drivers
v0x174df20_0 .net "P", 0 0, L_0x18a0840;  1 drivers
v0x174dfe0_0 .net "PandCin", 0 0, L_0x18a0940;  1 drivers
v0x174e0b0_0 .net "a", 0 0, L_0x18a2080;  alias, 1 drivers
v0x174e170_0 .net "b", 0 0, L_0x18a0760;  alias, 1 drivers
v0x174e280_0 .net "carryin", 0 0, L_0x18a2240;  alias, 1 drivers
v0x174e340_0 .net "carryout", 0 0, L_0x18a09b0;  alias, 1 drivers
v0x174e400_0 .net "sum", 0 0, L_0x18a0b10;  alias, 1 drivers
S_0x174e560 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x174d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18a1010 .functor NOT 1, L_0x18a1080, C4<0>, C4<0>, C4<0>;
L_0x18a1170 .functor NOT 1, L_0x18a11e0, C4<0>, C4<0>, C4<0>;
L_0x18a12d0 .functor NOT 1, L_0x18a1340, C4<0>, C4<0>, C4<0>;
L_0x18a1430 .functor AND 1, L_0x18a12d0, L_0x18a1170, L_0x18a1010, L_0x18a0b10;
L_0x18a1620 .functor AND 1, L_0x18a12d0, L_0x18a1170, L_0x18a1690, L_0x18a0c80;
L_0x18a1730 .functor AND 1, L_0x18a12d0, L_0x18a1830, L_0x18a1010, L_0x7f942ba84d50;
L_0x18a1920 .functor AND 1, L_0x18a12d0, L_0x18a1990, L_0x18a1ac0, L_0x18a0f00;
L_0x18a1bb0 .functor AND 1, L_0x18a1d40, L_0x18a1170, L_0x18a1010, L_0x18a0e40;
L_0x18a1e30/0/0 .functor OR 1, L_0x18a1430, L_0x18a1620, L_0x18a1730, L_0x18a1920;
L_0x18a1e30/0/4 .functor OR 1, L_0x18a1bb0, C4<0>, C4<0>, C4<0>;
L_0x18a1e30 .functor OR 1, L_0x18a1e30/0/0, L_0x18a1e30/0/4, C4<0>, C4<0>;
v0x174e800_0 .net *"_s1", 0 0, L_0x18a1080;  1 drivers
v0x174e8e0_0 .net *"_s11", 0 0, L_0x18a1990;  1 drivers
v0x174e9c0_0 .net *"_s13", 0 0, L_0x18a1ac0;  1 drivers
v0x174ea80_0 .net *"_s15", 0 0, L_0x18a1d40;  1 drivers
v0x174eb60_0 .net *"_s3", 0 0, L_0x18a11e0;  1 drivers
v0x174ec90_0 .net *"_s5", 0 0, L_0x18a1340;  1 drivers
v0x174ed70_0 .net *"_s7", 0 0, L_0x18a1690;  1 drivers
v0x174ee50_0 .net *"_s9", 0 0, L_0x18a1830;  1 drivers
v0x174ef30_0 .net "a0", 0 0, L_0x18a0b10;  alias, 1 drivers
v0x174f060_0 .net "a1", 0 0, L_0x18a0c80;  alias, 1 drivers
v0x174f100_0 .net "a2", 0 0, L_0x7f942ba84d50;  alias, 1 drivers
v0x174f1c0_0 .net "a3", 0 0, L_0x18a0f00;  alias, 1 drivers
v0x174f280_0 .net "a4", 0 0, L_0x18a0e40;  alias, 1 drivers
v0x174f340_0 .net "addWire", 0 0, L_0x18a1430;  1 drivers
v0x174f400_0 .net "nandWire", 0 0, L_0x18a1920;  1 drivers
v0x174f4c0_0 .net "norWire", 0 0, L_0x18a1bb0;  1 drivers
v0x174f580_0 .net "ns0", 0 0, L_0x18a1010;  1 drivers
v0x174f730_0 .net "ns1", 0 0, L_0x18a1170;  1 drivers
v0x174f7d0_0 .net "ns2", 0 0, L_0x18a12d0;  1 drivers
v0x174f870_0 .net "out", 0 0, L_0x18a1e30;  alias, 1 drivers
v0x174f910_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x174f9d0_0 .net "sltWire", 0 0, L_0x18a1730;  1 drivers
v0x174fa90_0 .net "xorWire", 0 0, L_0x18a1620;  1 drivers
L_0x18a1080 .part v0x17406a0_0, 0, 1;
L_0x18a11e0 .part v0x17406a0_0, 1, 1;
L_0x18a1340 .part v0x17406a0_0, 2, 1;
L_0x18a1690 .part v0x17406a0_0, 0, 1;
L_0x18a1830 .part v0x17406a0_0, 1, 1;
L_0x18a1990 .part v0x17406a0_0, 1, 1;
L_0x18a1ac0 .part v0x17406a0_0, 0, 1;
L_0x18a1d40 .part v0x17406a0_0, 2, 1;
S_0x1750940 .scope generate, "genALUs[6]" "genALUs[6]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1743d20 .param/l "bit" 0 4 127, +C4<0110>;
S_0x1750c00 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1750940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18a06f0 .functor XOR 1, L_0x18a3df0, v0x1740480_0, C4<0>, C4<0>;
L_0x18a27c0 .functor NOR 1, L_0x18a3cc0, L_0x18a3df0, C4<0>, C4<0>;
L_0x18a28c0 .functor XOR 1, L_0x18a3cc0, L_0x18a3df0, C4<0>, C4<0>;
L_0x18a2980 .functor NAND 1, L_0x18a3cc0, L_0x18a3df0, C4<1>, C4<1>;
L_0x18a2a80 .functor XOR 1, v0x17405d0_0, L_0x18a27c0, C4<0>, C4<0>;
L_0x18a2b40 .functor XOR 1, v0x17405d0_0, L_0x18a2980, C4<0>, C4<0>;
v0x1752fd0_0 .net "a", 0 0, L_0x18a3cc0;  1 drivers
v0x17530c0_0 .net "addSubtract", 0 0, L_0x18a2750;  1 drivers
v0x1753160_0 .net "b", 0 0, L_0x18a3df0;  1 drivers
v0x1753200_0 .net "bOut", 0 0, L_0x18a06f0;  1 drivers
v0x17532d0_0 .net "carryin", 0 0, L_0x18a3e90;  1 drivers
v0x17533c0_0 .net "carryout", 0 0, L_0x18a25f0;  1 drivers
v0x1753490_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1753530_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x17536e0_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1746990_0 .net "nandOut", 0 0, L_0x18a2b40;  1 drivers
v0x1753990_0 .net "nandgate", 0 0, L_0x18a2980;  1 drivers
v0x1753a30_0 .net "norOut", 0 0, L_0x18a2a80;  1 drivers
v0x1753ad0_0 .net "norgate", 0 0, L_0x18a27c0;  1 drivers
v0x1753b70_0 .net "result", 0 0, L_0x18a3a70;  1 drivers
L_0x7f942ba84d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1753c40_0 .net "slt", 0 0, L_0x7f942ba84d98;  1 drivers
v0x1753ce0_0 .net "xorgate", 0 0, L_0x18a28c0;  1 drivers
S_0x1750f00 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1750c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18a2370 .functor AND 1, L_0x18a3cc0, L_0x18a06f0, C4<1>, C4<1>;
L_0x18a2430 .functor XOR 1, L_0x18a3cc0, L_0x18a06f0, C4<0>, C4<0>;
L_0x18a2530 .functor AND 1, L_0x18a2430, L_0x18a3e90, C4<1>, C4<1>;
L_0x18a25f0 .functor OR 1, L_0x18a2530, L_0x18a2370, C4<0>, C4<0>;
L_0x18a2750 .functor XOR 1, L_0x18a2430, L_0x18a3e90, C4<0>, C4<0>;
v0x17511a0_0 .net "G", 0 0, L_0x18a2370;  1 drivers
v0x1751280_0 .net "P", 0 0, L_0x18a2430;  1 drivers
v0x1751340_0 .net "PandCin", 0 0, L_0x18a2530;  1 drivers
v0x1751410_0 .net "a", 0 0, L_0x18a3cc0;  alias, 1 drivers
v0x17514d0_0 .net "b", 0 0, L_0x18a06f0;  alias, 1 drivers
v0x17515e0_0 .net "carryin", 0 0, L_0x18a3e90;  alias, 1 drivers
v0x17516a0_0 .net "carryout", 0 0, L_0x18a25f0;  alias, 1 drivers
v0x1751760_0 .net "sum", 0 0, L_0x18a2750;  alias, 1 drivers
S_0x17518c0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1750c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18a2c50 .functor NOT 1, L_0x18a2cc0, C4<0>, C4<0>, C4<0>;
L_0x18a2db0 .functor NOT 1, L_0x18a2e20, C4<0>, C4<0>, C4<0>;
L_0x18a2f10 .functor NOT 1, L_0x18a2f80, C4<0>, C4<0>, C4<0>;
L_0x18a3070 .functor AND 1, L_0x18a2f10, L_0x18a2db0, L_0x18a2c50, L_0x18a2750;
L_0x18a3260 .functor AND 1, L_0x18a2f10, L_0x18a2db0, L_0x18a32d0, L_0x18a28c0;
L_0x18a3370 .functor AND 1, L_0x18a2f10, L_0x18a3470, L_0x18a2c50, L_0x7f942ba84d98;
L_0x18a3560 .functor AND 1, L_0x18a2f10, L_0x18a35d0, L_0x18a3700, L_0x18a2b40;
L_0x18a37f0 .functor AND 1, L_0x18a3980, L_0x18a2db0, L_0x18a2c50, L_0x18a2a80;
L_0x18a3a70/0/0 .functor OR 1, L_0x18a3070, L_0x18a3260, L_0x18a3370, L_0x18a3560;
L_0x18a3a70/0/4 .functor OR 1, L_0x18a37f0, C4<0>, C4<0>, C4<0>;
L_0x18a3a70 .functor OR 1, L_0x18a3a70/0/0, L_0x18a3a70/0/4, C4<0>, C4<0>;
v0x1751b60_0 .net *"_s1", 0 0, L_0x18a2cc0;  1 drivers
v0x1751c40_0 .net *"_s11", 0 0, L_0x18a35d0;  1 drivers
v0x1751d20_0 .net *"_s13", 0 0, L_0x18a3700;  1 drivers
v0x1751de0_0 .net *"_s15", 0 0, L_0x18a3980;  1 drivers
v0x1751ec0_0 .net *"_s3", 0 0, L_0x18a2e20;  1 drivers
v0x1751ff0_0 .net *"_s5", 0 0, L_0x18a2f80;  1 drivers
v0x17520d0_0 .net *"_s7", 0 0, L_0x18a32d0;  1 drivers
v0x17521b0_0 .net *"_s9", 0 0, L_0x18a3470;  1 drivers
v0x1752290_0 .net "a0", 0 0, L_0x18a2750;  alias, 1 drivers
v0x17523c0_0 .net "a1", 0 0, L_0x18a28c0;  alias, 1 drivers
v0x1752460_0 .net "a2", 0 0, L_0x7f942ba84d98;  alias, 1 drivers
v0x1752520_0 .net "a3", 0 0, L_0x18a2b40;  alias, 1 drivers
v0x17525e0_0 .net "a4", 0 0, L_0x18a2a80;  alias, 1 drivers
v0x17526a0_0 .net "addWire", 0 0, L_0x18a3070;  1 drivers
v0x1752760_0 .net "nandWire", 0 0, L_0x18a3560;  1 drivers
v0x1752820_0 .net "norWire", 0 0, L_0x18a37f0;  1 drivers
v0x17528e0_0 .net "ns0", 0 0, L_0x18a2c50;  1 drivers
v0x1752a90_0 .net "ns1", 0 0, L_0x18a2db0;  1 drivers
v0x1752b30_0 .net "ns2", 0 0, L_0x18a2f10;  1 drivers
v0x1752bd0_0 .net "out", 0 0, L_0x18a3a70;  alias, 1 drivers
v0x1752c70_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1752d30_0 .net "sltWire", 0 0, L_0x18a3370;  1 drivers
v0x1752df0_0 .net "xorWire", 0 0, L_0x18a3260;  1 drivers
L_0x18a2cc0 .part v0x17406a0_0, 0, 1;
L_0x18a2e20 .part v0x17406a0_0, 1, 1;
L_0x18a2f80 .part v0x17406a0_0, 2, 1;
L_0x18a32d0 .part v0x17406a0_0, 0, 1;
L_0x18a3470 .part v0x17406a0_0, 1, 1;
L_0x18a35d0 .part v0x17406a0_0, 1, 1;
L_0x18a3700 .part v0x17406a0_0, 0, 1;
L_0x18a3980 .part v0x17406a0_0, 2, 1;
S_0x1753e30 .scope generate, "genALUs[7]" "genALUs[7]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1738930 .param/l "bit" 0 4 127, +C4<0111>;
S_0x1754040 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1753e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18a3d60 .functor XOR 1, L_0x18a5a90, v0x1740480_0, C4<0>, C4<0>;
L_0x18a44b0 .functor NOR 1, L_0x18a59f0, L_0x18a5a90, C4<0>, C4<0>;
L_0x18a45b0 .functor XOR 1, L_0x18a59f0, L_0x18a5a90, C4<0>, C4<0>;
L_0x18a4670 .functor NAND 1, L_0x18a59f0, L_0x18a5a90, C4<1>, C4<1>;
L_0x18a4770 .functor XOR 1, v0x17405d0_0, L_0x18a44b0, C4<0>, C4<0>;
L_0x18a4830 .functor XOR 1, v0x17405d0_0, L_0x18a4670, C4<0>, C4<0>;
v0x1756430_0 .net "a", 0 0, L_0x18a59f0;  1 drivers
v0x1756520_0 .net "addSubtract", 0 0, L_0x18a4440;  1 drivers
v0x17565c0_0 .net "b", 0 0, L_0x18a5a90;  1 drivers
v0x1756660_0 .net "bOut", 0 0, L_0x18a3d60;  1 drivers
v0x1756730_0 .net "carryin", 0 0, L_0x18a3fc0;  1 drivers
v0x1756820_0 .net "carryout", 0 0, L_0x18a42e0;  1 drivers
v0x17568f0_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1756990_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1756a30_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1756b60_0 .net "nandOut", 0 0, L_0x18a4830;  1 drivers
v0x1756c30_0 .net "nandgate", 0 0, L_0x18a4670;  1 drivers
v0x1756cd0_0 .net "norOut", 0 0, L_0x18a4770;  1 drivers
v0x1756da0_0 .net "norgate", 0 0, L_0x18a44b0;  1 drivers
v0x1756e40_0 .net "result", 0 0, L_0x18a57a0;  1 drivers
L_0x7f942ba84de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1756f10_0 .net "slt", 0 0, L_0x7f942ba84de0;  1 drivers
v0x1756fb0_0 .net "xorgate", 0 0, L_0x18a45b0;  1 drivers
S_0x1754340 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1754040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18a4060 .functor AND 1, L_0x18a59f0, L_0x18a3d60, C4<1>, C4<1>;
L_0x18a4120 .functor XOR 1, L_0x18a59f0, L_0x18a3d60, C4<0>, C4<0>;
L_0x18a4220 .functor AND 1, L_0x18a4120, L_0x18a3fc0, C4<1>, C4<1>;
L_0x18a42e0 .functor OR 1, L_0x18a4220, L_0x18a4060, C4<0>, C4<0>;
L_0x18a4440 .functor XOR 1, L_0x18a4120, L_0x18a3fc0, C4<0>, C4<0>;
v0x17545c0_0 .net "G", 0 0, L_0x18a4060;  1 drivers
v0x17546a0_0 .net "P", 0 0, L_0x18a4120;  1 drivers
v0x1754760_0 .net "PandCin", 0 0, L_0x18a4220;  1 drivers
v0x1754830_0 .net "a", 0 0, L_0x18a59f0;  alias, 1 drivers
v0x17548f0_0 .net "b", 0 0, L_0x18a3d60;  alias, 1 drivers
v0x1754a00_0 .net "carryin", 0 0, L_0x18a3fc0;  alias, 1 drivers
v0x1754ac0_0 .net "carryout", 0 0, L_0x18a42e0;  alias, 1 drivers
v0x1754b80_0 .net "sum", 0 0, L_0x18a4440;  alias, 1 drivers
S_0x1754ce0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1754040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18a4940 .functor NOT 1, L_0x18a49b0, C4<0>, C4<0>, C4<0>;
L_0x18a4aa0 .functor NOT 1, L_0x18a4b10, C4<0>, C4<0>, C4<0>;
L_0x18a4c00 .functor NOT 1, L_0x18a4c70, C4<0>, C4<0>, C4<0>;
L_0x18a4d60 .functor AND 1, L_0x18a4c00, L_0x18a4aa0, L_0x18a4940, L_0x18a4440;
L_0x18a4f50 .functor AND 1, L_0x18a4c00, L_0x18a4aa0, L_0x18a4fc0, L_0x18a45b0;
L_0x18a5060 .functor AND 1, L_0x18a4c00, L_0x18a51a0, L_0x18a4940, L_0x7f942ba84de0;
L_0x18a5290 .functor AND 1, L_0x18a4c00, L_0x18a5300, L_0x18a5430, L_0x18a4830;
L_0x18a5520 .functor AND 1, L_0x18a56b0, L_0x18a4aa0, L_0x18a4940, L_0x18a4770;
L_0x18a57a0/0/0 .functor OR 1, L_0x18a4d60, L_0x18a4f50, L_0x18a5060, L_0x18a5290;
L_0x18a57a0/0/4 .functor OR 1, L_0x18a5520, C4<0>, C4<0>, C4<0>;
L_0x18a57a0 .functor OR 1, L_0x18a57a0/0/0, L_0x18a57a0/0/4, C4<0>, C4<0>;
v0x1754fc0_0 .net *"_s1", 0 0, L_0x18a49b0;  1 drivers
v0x17550a0_0 .net *"_s11", 0 0, L_0x18a5300;  1 drivers
v0x1755180_0 .net *"_s13", 0 0, L_0x18a5430;  1 drivers
v0x1755240_0 .net *"_s15", 0 0, L_0x18a56b0;  1 drivers
v0x1755320_0 .net *"_s3", 0 0, L_0x18a4b10;  1 drivers
v0x1755450_0 .net *"_s5", 0 0, L_0x18a4c70;  1 drivers
v0x1755530_0 .net *"_s7", 0 0, L_0x18a4fc0;  1 drivers
v0x1755610_0 .net *"_s9", 0 0, L_0x18a51a0;  1 drivers
v0x17556f0_0 .net "a0", 0 0, L_0x18a4440;  alias, 1 drivers
v0x1755820_0 .net "a1", 0 0, L_0x18a45b0;  alias, 1 drivers
v0x17558c0_0 .net "a2", 0 0, L_0x7f942ba84de0;  alias, 1 drivers
v0x1755980_0 .net "a3", 0 0, L_0x18a4830;  alias, 1 drivers
v0x1755a40_0 .net "a4", 0 0, L_0x18a4770;  alias, 1 drivers
v0x1755b00_0 .net "addWire", 0 0, L_0x18a4d60;  1 drivers
v0x1755bc0_0 .net "nandWire", 0 0, L_0x18a5290;  1 drivers
v0x1755c80_0 .net "norWire", 0 0, L_0x18a5520;  1 drivers
v0x1755d40_0 .net "ns0", 0 0, L_0x18a4940;  1 drivers
v0x1755ef0_0 .net "ns1", 0 0, L_0x18a4aa0;  1 drivers
v0x1755f90_0 .net "ns2", 0 0, L_0x18a4c00;  1 drivers
v0x1756030_0 .net "out", 0 0, L_0x18a57a0;  alias, 1 drivers
v0x17560d0_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1756190_0 .net "sltWire", 0 0, L_0x18a5060;  1 drivers
v0x1756250_0 .net "xorWire", 0 0, L_0x18a4f50;  1 drivers
L_0x18a49b0 .part v0x17406a0_0, 0, 1;
L_0x18a4b10 .part v0x17406a0_0, 1, 1;
L_0x18a4c70 .part v0x17406a0_0, 2, 1;
L_0x18a4fc0 .part v0x17406a0_0, 0, 1;
L_0x18a51a0 .part v0x17406a0_0, 1, 1;
L_0x18a5300 .part v0x17406a0_0, 1, 1;
L_0x18a5430 .part v0x17406a0_0, 0, 1;
L_0x18a56b0 .part v0x17406a0_0, 2, 1;
S_0x1757100 .scope generate, "genALUs[8]" "genALUs[8]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x17572c0 .param/l "bit" 0 4 127, +C4<01000>;
S_0x1757380 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1757100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18a5c70 .functor XOR 1, L_0x18a5b30, v0x1740480_0, C4<0>, C4<0>;
L_0x18a6130 .functor NOR 1, L_0x17a1150, L_0x18a5b30, C4<0>, C4<0>;
L_0x18a6230 .functor XOR 1, L_0x17a1150, L_0x18a5b30, C4<0>, C4<0>;
L_0x18a62f0 .functor NAND 1, L_0x17a1150, L_0x18a5b30, C4<1>, C4<1>;
L_0x18a63f0 .functor XOR 1, v0x17405d0_0, L_0x18a6130, C4<0>, C4<0>;
L_0x18a64b0 .functor XOR 1, v0x17405d0_0, L_0x18a62f0, C4<0>, C4<0>;
v0x1759750_0 .net "a", 0 0, L_0x17a1150;  1 drivers
v0x1759840_0 .net "addSubtract", 0 0, L_0x18a60c0;  1 drivers
v0x17598e0_0 .net "b", 0 0, L_0x18a5b30;  1 drivers
v0x1759980_0 .net "bOut", 0 0, L_0x18a5c70;  1 drivers
v0x1759a50_0 .net "carryin", 0 0, L_0x17a13c0;  1 drivers
v0x1759b40_0 .net "carryout", 0 0, L_0x18a5f60;  1 drivers
v0x1759c10_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1759cb0_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1759d50_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1759e80_0 .net "nandOut", 0 0, L_0x18a64b0;  1 drivers
v0x1759f50_0 .net "nandgate", 0 0, L_0x18a62f0;  1 drivers
v0x1759ff0_0 .net "norOut", 0 0, L_0x18a63f0;  1 drivers
v0x175a0c0_0 .net "norgate", 0 0, L_0x18a6130;  1 drivers
v0x175a160_0 .net "result", 0 0, L_0x17a0f00;  1 drivers
L_0x7f942ba84e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x175a230_0 .net "slt", 0 0, L_0x7f942ba84e28;  1 drivers
v0x175a2d0_0 .net "xorgate", 0 0, L_0x18a6230;  1 drivers
S_0x1757680 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1757380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18a5ce0 .functor AND 1, L_0x17a1150, L_0x18a5c70, C4<1>, C4<1>;
L_0x18a5da0 .functor XOR 1, L_0x17a1150, L_0x18a5c70, C4<0>, C4<0>;
L_0x18a5ea0 .functor AND 1, L_0x18a5da0, L_0x17a13c0, C4<1>, C4<1>;
L_0x18a5f60 .functor OR 1, L_0x18a5ea0, L_0x18a5ce0, C4<0>, C4<0>;
L_0x18a60c0 .functor XOR 1, L_0x18a5da0, L_0x17a13c0, C4<0>, C4<0>;
v0x1757920_0 .net "G", 0 0, L_0x18a5ce0;  1 drivers
v0x1757a00_0 .net "P", 0 0, L_0x18a5da0;  1 drivers
v0x1757ac0_0 .net "PandCin", 0 0, L_0x18a5ea0;  1 drivers
v0x1757b90_0 .net "a", 0 0, L_0x17a1150;  alias, 1 drivers
v0x1757c50_0 .net "b", 0 0, L_0x18a5c70;  alias, 1 drivers
v0x1757d60_0 .net "carryin", 0 0, L_0x17a13c0;  alias, 1 drivers
v0x1757e20_0 .net "carryout", 0 0, L_0x18a5f60;  alias, 1 drivers
v0x1757ee0_0 .net "sum", 0 0, L_0x18a60c0;  alias, 1 drivers
S_0x1758040 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1757380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18a65c0 .functor NOT 1, L_0x18a6630, C4<0>, C4<0>, C4<0>;
L_0x18a6720 .functor NOT 1, L_0x18a6790, C4<0>, C4<0>, C4<0>;
L_0x18a6880 .functor NOT 1, L_0x18a68f0, C4<0>, C4<0>, C4<0>;
L_0x18a69e0 .functor AND 1, L_0x18a6880, L_0x18a6720, L_0x18a65c0, L_0x18a60c0;
L_0x18a6bd0 .functor AND 1, L_0x18a6880, L_0x18a6720, L_0x18a6c40, L_0x18a6230;
L_0x18a6ce0 .functor AND 1, L_0x18a6880, L_0x18a6e20, L_0x18a65c0, L_0x7f942ba84e28;
L_0x18a6f10 .functor AND 1, L_0x18a6880, L_0x18a6f80, L_0x18a70b0, L_0x18a64b0;
L_0x18a21c0 .functor AND 1, L_0x17a0e10, L_0x18a6720, L_0x18a65c0, L_0x18a63f0;
L_0x17a0f00/0/0 .functor OR 1, L_0x18a69e0, L_0x18a6bd0, L_0x18a6ce0, L_0x18a6f10;
L_0x17a0f00/0/4 .functor OR 1, L_0x18a21c0, C4<0>, C4<0>, C4<0>;
L_0x17a0f00 .functor OR 1, L_0x17a0f00/0/0, L_0x17a0f00/0/4, C4<0>, C4<0>;
v0x17582e0_0 .net *"_s1", 0 0, L_0x18a6630;  1 drivers
v0x17583c0_0 .net *"_s11", 0 0, L_0x18a6f80;  1 drivers
v0x17584a0_0 .net *"_s13", 0 0, L_0x18a70b0;  1 drivers
v0x1758560_0 .net *"_s15", 0 0, L_0x17a0e10;  1 drivers
v0x1758640_0 .net *"_s3", 0 0, L_0x18a6790;  1 drivers
v0x1758770_0 .net *"_s5", 0 0, L_0x18a68f0;  1 drivers
v0x1758850_0 .net *"_s7", 0 0, L_0x18a6c40;  1 drivers
v0x1758930_0 .net *"_s9", 0 0, L_0x18a6e20;  1 drivers
v0x1758a10_0 .net "a0", 0 0, L_0x18a60c0;  alias, 1 drivers
v0x1758b40_0 .net "a1", 0 0, L_0x18a6230;  alias, 1 drivers
v0x1758be0_0 .net "a2", 0 0, L_0x7f942ba84e28;  alias, 1 drivers
v0x1758ca0_0 .net "a3", 0 0, L_0x18a64b0;  alias, 1 drivers
v0x1758d60_0 .net "a4", 0 0, L_0x18a63f0;  alias, 1 drivers
v0x1758e20_0 .net "addWire", 0 0, L_0x18a69e0;  1 drivers
v0x1758ee0_0 .net "nandWire", 0 0, L_0x18a6f10;  1 drivers
v0x1758fa0_0 .net "norWire", 0 0, L_0x18a21c0;  1 drivers
v0x1759060_0 .net "ns0", 0 0, L_0x18a65c0;  1 drivers
v0x1759210_0 .net "ns1", 0 0, L_0x18a6720;  1 drivers
v0x17592b0_0 .net "ns2", 0 0, L_0x18a6880;  1 drivers
v0x1759350_0 .net "out", 0 0, L_0x17a0f00;  alias, 1 drivers
v0x17593f0_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x17594b0_0 .net "sltWire", 0 0, L_0x18a6ce0;  1 drivers
v0x1759570_0 .net "xorWire", 0 0, L_0x18a6bd0;  1 drivers
L_0x18a6630 .part v0x17406a0_0, 0, 1;
L_0x18a6790 .part v0x17406a0_0, 1, 1;
L_0x18a68f0 .part v0x17406a0_0, 2, 1;
L_0x18a6c40 .part v0x17406a0_0, 0, 1;
L_0x18a6e20 .part v0x17406a0_0, 1, 1;
L_0x18a6f80 .part v0x17406a0_0, 1, 1;
L_0x18a70b0 .part v0x17406a0_0, 0, 1;
L_0x17a0e10 .part v0x17406a0_0, 2, 1;
S_0x175a420 .scope generate, "genALUs[9]" "genALUs[9]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x175a5e0 .param/l "bit" 0 4 127, +C4<01001>;
S_0x175a6a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x175a420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x174efd0 .functor XOR 1, L_0x18a99d0, v0x1740480_0, C4<0>, C4<0>;
L_0x18a83e0 .functor NOR 1, L_0x18a9930, L_0x18a99d0, C4<0>, C4<0>;
L_0x18a8530 .functor XOR 1, L_0x18a9930, L_0x18a99d0, C4<0>, C4<0>;
L_0x18a85f0 .functor NAND 1, L_0x18a9930, L_0x18a99d0, C4<1>, C4<1>;
L_0x18a86f0 .functor XOR 1, v0x17405d0_0, L_0x18a83e0, C4<0>, C4<0>;
L_0x18a87b0 .functor XOR 1, v0x17405d0_0, L_0x18a85f0, C4<0>, C4<0>;
v0x175ca70_0 .net "a", 0 0, L_0x18a9930;  1 drivers
v0x175cb60_0 .net "addSubtract", 0 0, L_0x18a8370;  1 drivers
v0x175cc00_0 .net "b", 0 0, L_0x18a99d0;  1 drivers
v0x175cca0_0 .net "bOut", 0 0, L_0x174efd0;  1 drivers
v0x175cd70_0 .net "carryin", 0 0, L_0x18a81b0;  1 drivers
v0x175ce60_0 .net "carryout", 0 0, L_0x17a1350;  1 drivers
v0x175cf30_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x175cfd0_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x175d070_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x175d1a0_0 .net "nandOut", 0 0, L_0x18a87b0;  1 drivers
v0x175d270_0 .net "nandgate", 0 0, L_0x18a85f0;  1 drivers
v0x175d310_0 .net "norOut", 0 0, L_0x18a86f0;  1 drivers
v0x175d3e0_0 .net "norgate", 0 0, L_0x18a83e0;  1 drivers
v0x175d480_0 .net "result", 0 0, L_0x18a96e0;  1 drivers
L_0x7f942ba84e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x175d550_0 .net "slt", 0 0, L_0x7f942ba84e70;  1 drivers
v0x175d5f0_0 .net "xorgate", 0 0, L_0x18a8530;  1 drivers
S_0x175a9a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x175a6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x174bc30 .functor AND 1, L_0x18a9930, L_0x174efd0, C4<1>, C4<1>;
L_0x18a0400 .functor XOR 1, L_0x18a9930, L_0x174efd0, C4<0>, C4<0>;
L_0x17a1570 .functor AND 1, L_0x18a0400, L_0x18a81b0, C4<1>, C4<1>;
L_0x17a1350 .functor OR 1, L_0x17a1570, L_0x174bc30, C4<0>, C4<0>;
L_0x18a8370 .functor XOR 1, L_0x18a0400, L_0x18a81b0, C4<0>, C4<0>;
v0x175ac40_0 .net "G", 0 0, L_0x174bc30;  1 drivers
v0x175ad20_0 .net "P", 0 0, L_0x18a0400;  1 drivers
v0x175ade0_0 .net "PandCin", 0 0, L_0x17a1570;  1 drivers
v0x175aeb0_0 .net "a", 0 0, L_0x18a9930;  alias, 1 drivers
v0x175af70_0 .net "b", 0 0, L_0x174efd0;  alias, 1 drivers
v0x175b080_0 .net "carryin", 0 0, L_0x18a81b0;  alias, 1 drivers
v0x175b140_0 .net "carryout", 0 0, L_0x17a1350;  alias, 1 drivers
v0x175b200_0 .net "sum", 0 0, L_0x18a8370;  alias, 1 drivers
S_0x175b360 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x175a6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18a88c0 .functor NOT 1, L_0x18a8930, C4<0>, C4<0>, C4<0>;
L_0x18a8a20 .functor NOT 1, L_0x18a8a90, C4<0>, C4<0>, C4<0>;
L_0x18a8b80 .functor NOT 1, L_0x18a8bf0, C4<0>, C4<0>, C4<0>;
L_0x18a8ce0 .functor AND 1, L_0x18a8b80, L_0x18a8a20, L_0x18a88c0, L_0x18a8370;
L_0x18a8ed0 .functor AND 1, L_0x18a8b80, L_0x18a8a20, L_0x18a8f40, L_0x18a8530;
L_0x18a8fe0 .functor AND 1, L_0x18a8b80, L_0x18a90e0, L_0x18a88c0, L_0x7f942ba84e70;
L_0x18a91d0 .functor AND 1, L_0x18a8b80, L_0x18a9240, L_0x18a9370, L_0x18a87b0;
L_0x18a9460 .functor AND 1, L_0x18a95f0, L_0x18a8a20, L_0x18a88c0, L_0x18a86f0;
L_0x18a96e0/0/0 .functor OR 1, L_0x18a8ce0, L_0x18a8ed0, L_0x18a8fe0, L_0x18a91d0;
L_0x18a96e0/0/4 .functor OR 1, L_0x18a9460, C4<0>, C4<0>, C4<0>;
L_0x18a96e0 .functor OR 1, L_0x18a96e0/0/0, L_0x18a96e0/0/4, C4<0>, C4<0>;
v0x175b600_0 .net *"_s1", 0 0, L_0x18a8930;  1 drivers
v0x175b6e0_0 .net *"_s11", 0 0, L_0x18a9240;  1 drivers
v0x175b7c0_0 .net *"_s13", 0 0, L_0x18a9370;  1 drivers
v0x175b880_0 .net *"_s15", 0 0, L_0x18a95f0;  1 drivers
v0x175b960_0 .net *"_s3", 0 0, L_0x18a8a90;  1 drivers
v0x175ba90_0 .net *"_s5", 0 0, L_0x18a8bf0;  1 drivers
v0x175bb70_0 .net *"_s7", 0 0, L_0x18a8f40;  1 drivers
v0x175bc50_0 .net *"_s9", 0 0, L_0x18a90e0;  1 drivers
v0x175bd30_0 .net "a0", 0 0, L_0x18a8370;  alias, 1 drivers
v0x175be60_0 .net "a1", 0 0, L_0x18a8530;  alias, 1 drivers
v0x175bf00_0 .net "a2", 0 0, L_0x7f942ba84e70;  alias, 1 drivers
v0x175bfc0_0 .net "a3", 0 0, L_0x18a87b0;  alias, 1 drivers
v0x175c080_0 .net "a4", 0 0, L_0x18a86f0;  alias, 1 drivers
v0x175c140_0 .net "addWire", 0 0, L_0x18a8ce0;  1 drivers
v0x175c200_0 .net "nandWire", 0 0, L_0x18a91d0;  1 drivers
v0x175c2c0_0 .net "norWire", 0 0, L_0x18a9460;  1 drivers
v0x175c380_0 .net "ns0", 0 0, L_0x18a88c0;  1 drivers
v0x175c530_0 .net "ns1", 0 0, L_0x18a8a20;  1 drivers
v0x175c5d0_0 .net "ns2", 0 0, L_0x18a8b80;  1 drivers
v0x175c670_0 .net "out", 0 0, L_0x18a96e0;  alias, 1 drivers
v0x175c710_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x175c7d0_0 .net "sltWire", 0 0, L_0x18a8fe0;  1 drivers
v0x175c890_0 .net "xorWire", 0 0, L_0x18a8ed0;  1 drivers
L_0x18a8930 .part v0x17406a0_0, 0, 1;
L_0x18a8a90 .part v0x17406a0_0, 1, 1;
L_0x18a8bf0 .part v0x17406a0_0, 2, 1;
L_0x18a8f40 .part v0x17406a0_0, 0, 1;
L_0x18a90e0 .part v0x17406a0_0, 1, 1;
L_0x18a9240 .part v0x17406a0_0, 1, 1;
L_0x18a9370 .part v0x17406a0_0, 0, 1;
L_0x18a95f0 .part v0x17406a0_0, 2, 1;
S_0x175d740 .scope generate, "genALUs[10]" "genALUs[10]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x175d900 .param/l "bit" 0 4 127, +C4<01010>;
S_0x175d9c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x175d740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18a9be0 .functor XOR 1, L_0x18a9a70, v0x1740480_0, C4<0>, C4<0>;
L_0x18aa0a0 .functor NOR 1, L_0x18ab5e0, L_0x18a9a70, C4<0>, C4<0>;
L_0x18aa1a0 .functor XOR 1, L_0x18ab5e0, L_0x18a9a70, C4<0>, C4<0>;
L_0x18aa260 .functor NAND 1, L_0x18ab5e0, L_0x18a9a70, C4<1>, C4<1>;
L_0x18aa360 .functor XOR 1, v0x17405d0_0, L_0x18aa0a0, C4<0>, C4<0>;
L_0x18aa420 .functor XOR 1, v0x17405d0_0, L_0x18aa260, C4<0>, C4<0>;
v0x175fd90_0 .net "a", 0 0, L_0x18ab5e0;  1 drivers
v0x175fe80_0 .net "addSubtract", 0 0, L_0x18aa030;  1 drivers
v0x175ff20_0 .net "b", 0 0, L_0x18a9a70;  1 drivers
v0x175ffc0_0 .net "bOut", 0 0, L_0x18a9be0;  1 drivers
v0x1760090_0 .net "carryin", 0 0, L_0x18ab770;  1 drivers
v0x1760180_0 .net "carryout", 0 0, L_0x18a9ed0;  1 drivers
v0x1760250_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x17602f0_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1760390_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x17604c0_0 .net "nandOut", 0 0, L_0x18aa420;  1 drivers
v0x1760590_0 .net "nandgate", 0 0, L_0x18aa260;  1 drivers
v0x1760630_0 .net "norOut", 0 0, L_0x18aa360;  1 drivers
v0x1760700_0 .net "norgate", 0 0, L_0x18aa0a0;  1 drivers
v0x17607a0_0 .net "result", 0 0, L_0x18ab390;  1 drivers
L_0x7f942ba84eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1760870_0 .net "slt", 0 0, L_0x7f942ba84eb8;  1 drivers
v0x1760910_0 .net "xorgate", 0 0, L_0x18aa1a0;  1 drivers
S_0x175dcc0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x175d9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18a9c50 .functor AND 1, L_0x18ab5e0, L_0x18a9be0, C4<1>, C4<1>;
L_0x18a9d10 .functor XOR 1, L_0x18ab5e0, L_0x18a9be0, C4<0>, C4<0>;
L_0x18a9e10 .functor AND 1, L_0x18a9d10, L_0x18ab770, C4<1>, C4<1>;
L_0x18a9ed0 .functor OR 1, L_0x18a9e10, L_0x18a9c50, C4<0>, C4<0>;
L_0x18aa030 .functor XOR 1, L_0x18a9d10, L_0x18ab770, C4<0>, C4<0>;
v0x175df60_0 .net "G", 0 0, L_0x18a9c50;  1 drivers
v0x175e040_0 .net "P", 0 0, L_0x18a9d10;  1 drivers
v0x175e100_0 .net "PandCin", 0 0, L_0x18a9e10;  1 drivers
v0x175e1d0_0 .net "a", 0 0, L_0x18ab5e0;  alias, 1 drivers
v0x175e290_0 .net "b", 0 0, L_0x18a9be0;  alias, 1 drivers
v0x175e3a0_0 .net "carryin", 0 0, L_0x18ab770;  alias, 1 drivers
v0x175e460_0 .net "carryout", 0 0, L_0x18a9ed0;  alias, 1 drivers
v0x175e520_0 .net "sum", 0 0, L_0x18aa030;  alias, 1 drivers
S_0x175e680 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x175d9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18aa530 .functor NOT 1, L_0x18aa5a0, C4<0>, C4<0>, C4<0>;
L_0x18aa690 .functor NOT 1, L_0x18aa700, C4<0>, C4<0>, C4<0>;
L_0x18aa7f0 .functor NOT 1, L_0x18aa860, C4<0>, C4<0>, C4<0>;
L_0x18aa950 .functor AND 1, L_0x18aa7f0, L_0x18aa690, L_0x18aa530, L_0x18aa030;
L_0x18aab40 .functor AND 1, L_0x18aa7f0, L_0x18aa690, L_0x18aabb0, L_0x18aa1a0;
L_0x18aac50 .functor AND 1, L_0x18aa7f0, L_0x18aad90, L_0x18aa530, L_0x7f942ba84eb8;
L_0x18aae80 .functor AND 1, L_0x18aa7f0, L_0x18aaef0, L_0x18ab020, L_0x18aa420;
L_0x18ab110 .functor AND 1, L_0x18ab2a0, L_0x18aa690, L_0x18aa530, L_0x18aa360;
L_0x18ab390/0/0 .functor OR 1, L_0x18aa950, L_0x18aab40, L_0x18aac50, L_0x18aae80;
L_0x18ab390/0/4 .functor OR 1, L_0x18ab110, C4<0>, C4<0>, C4<0>;
L_0x18ab390 .functor OR 1, L_0x18ab390/0/0, L_0x18ab390/0/4, C4<0>, C4<0>;
v0x175e920_0 .net *"_s1", 0 0, L_0x18aa5a0;  1 drivers
v0x175ea00_0 .net *"_s11", 0 0, L_0x18aaef0;  1 drivers
v0x175eae0_0 .net *"_s13", 0 0, L_0x18ab020;  1 drivers
v0x175eba0_0 .net *"_s15", 0 0, L_0x18ab2a0;  1 drivers
v0x175ec80_0 .net *"_s3", 0 0, L_0x18aa700;  1 drivers
v0x175edb0_0 .net *"_s5", 0 0, L_0x18aa860;  1 drivers
v0x175ee90_0 .net *"_s7", 0 0, L_0x18aabb0;  1 drivers
v0x175ef70_0 .net *"_s9", 0 0, L_0x18aad90;  1 drivers
v0x175f050_0 .net "a0", 0 0, L_0x18aa030;  alias, 1 drivers
v0x175f180_0 .net "a1", 0 0, L_0x18aa1a0;  alias, 1 drivers
v0x175f220_0 .net "a2", 0 0, L_0x7f942ba84eb8;  alias, 1 drivers
v0x175f2e0_0 .net "a3", 0 0, L_0x18aa420;  alias, 1 drivers
v0x175f3a0_0 .net "a4", 0 0, L_0x18aa360;  alias, 1 drivers
v0x175f460_0 .net "addWire", 0 0, L_0x18aa950;  1 drivers
v0x175f520_0 .net "nandWire", 0 0, L_0x18aae80;  1 drivers
v0x175f5e0_0 .net "norWire", 0 0, L_0x18ab110;  1 drivers
v0x175f6a0_0 .net "ns0", 0 0, L_0x18aa530;  1 drivers
v0x175f850_0 .net "ns1", 0 0, L_0x18aa690;  1 drivers
v0x175f8f0_0 .net "ns2", 0 0, L_0x18aa7f0;  1 drivers
v0x175f990_0 .net "out", 0 0, L_0x18ab390;  alias, 1 drivers
v0x175fa30_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x175faf0_0 .net "sltWire", 0 0, L_0x18aac50;  1 drivers
v0x175fbb0_0 .net "xorWire", 0 0, L_0x18aab40;  1 drivers
L_0x18aa5a0 .part v0x17406a0_0, 0, 1;
L_0x18aa700 .part v0x17406a0_0, 1, 1;
L_0x18aa860 .part v0x17406a0_0, 2, 1;
L_0x18aabb0 .part v0x17406a0_0, 0, 1;
L_0x18aad90 .part v0x17406a0_0, 1, 1;
L_0x18aaef0 .part v0x17406a0_0, 1, 1;
L_0x18ab020 .part v0x17406a0_0, 0, 1;
L_0x18ab2a0 .part v0x17406a0_0, 2, 1;
S_0x1760a60 .scope generate, "genALUs[11]" "genALUs[11]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1760c20 .param/l "bit" 0 4 127, +C4<01011>;
S_0x1760ce0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1760a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18ab680 .functor XOR 1, L_0x18ad320, v0x1740480_0, C4<0>, C4<0>;
L_0x18abd80 .functor NOR 1, L_0x18ad280, L_0x18ad320, C4<0>, C4<0>;
L_0x18abe80 .functor XOR 1, L_0x18ad280, L_0x18ad320, C4<0>, C4<0>;
L_0x18abf40 .functor NAND 1, L_0x18ad280, L_0x18ad320, C4<1>, C4<1>;
L_0x18ac040 .functor XOR 1, v0x17405d0_0, L_0x18abd80, C4<0>, C4<0>;
L_0x18ac100 .functor XOR 1, v0x17405d0_0, L_0x18abf40, C4<0>, C4<0>;
v0x17630b0_0 .net "a", 0 0, L_0x18ad280;  1 drivers
v0x17631a0_0 .net "addSubtract", 0 0, L_0x18abd10;  1 drivers
v0x1763240_0 .net "b", 0 0, L_0x18ad320;  1 drivers
v0x17632e0_0 .net "bOut", 0 0, L_0x18ab680;  1 drivers
v0x17633b0_0 .net "carryin", 0 0, L_0x18ab8a0;  1 drivers
v0x17634a0_0 .net "carryout", 0 0, L_0x18abbb0;  1 drivers
v0x1763570_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1763610_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x17636b0_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x17637e0_0 .net "nandOut", 0 0, L_0x18ac100;  1 drivers
v0x17638b0_0 .net "nandgate", 0 0, L_0x18abf40;  1 drivers
v0x1763950_0 .net "norOut", 0 0, L_0x18ac040;  1 drivers
v0x1763a20_0 .net "norgate", 0 0, L_0x18abd80;  1 drivers
v0x1763ac0_0 .net "result", 0 0, L_0x18ad030;  1 drivers
L_0x7f942ba84f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1763b90_0 .net "slt", 0 0, L_0x7f942ba84f00;  1 drivers
v0x1763c30_0 .net "xorgate", 0 0, L_0x18abe80;  1 drivers
S_0x1760fe0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1760ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18ab6f0 .functor AND 1, L_0x18ad280, L_0x18ab680, C4<1>, C4<1>;
L_0x18ab9f0 .functor XOR 1, L_0x18ad280, L_0x18ab680, C4<0>, C4<0>;
L_0x18abaf0 .functor AND 1, L_0x18ab9f0, L_0x18ab8a0, C4<1>, C4<1>;
L_0x18abbb0 .functor OR 1, L_0x18abaf0, L_0x18ab6f0, C4<0>, C4<0>;
L_0x18abd10 .functor XOR 1, L_0x18ab9f0, L_0x18ab8a0, C4<0>, C4<0>;
v0x1761280_0 .net "G", 0 0, L_0x18ab6f0;  1 drivers
v0x1761360_0 .net "P", 0 0, L_0x18ab9f0;  1 drivers
v0x1761420_0 .net "PandCin", 0 0, L_0x18abaf0;  1 drivers
v0x17614f0_0 .net "a", 0 0, L_0x18ad280;  alias, 1 drivers
v0x17615b0_0 .net "b", 0 0, L_0x18ab680;  alias, 1 drivers
v0x17616c0_0 .net "carryin", 0 0, L_0x18ab8a0;  alias, 1 drivers
v0x1761780_0 .net "carryout", 0 0, L_0x18abbb0;  alias, 1 drivers
v0x1761840_0 .net "sum", 0 0, L_0x18abd10;  alias, 1 drivers
S_0x17619a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1760ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18ac210 .functor NOT 1, L_0x18ac280, C4<0>, C4<0>, C4<0>;
L_0x18ac370 .functor NOT 1, L_0x18ac3e0, C4<0>, C4<0>, C4<0>;
L_0x18ac4d0 .functor NOT 1, L_0x18ac540, C4<0>, C4<0>, C4<0>;
L_0x18ac630 .functor AND 1, L_0x18ac4d0, L_0x18ac370, L_0x18ac210, L_0x18abd10;
L_0x18ac820 .functor AND 1, L_0x18ac4d0, L_0x18ac370, L_0x18ac890, L_0x18abe80;
L_0x18ac930 .functor AND 1, L_0x18ac4d0, L_0x18aca30, L_0x18ac210, L_0x7f942ba84f00;
L_0x18acb20 .functor AND 1, L_0x18ac4d0, L_0x18acb90, L_0x18accc0, L_0x18ac100;
L_0x18acdb0 .functor AND 1, L_0x18acf40, L_0x18ac370, L_0x18ac210, L_0x18ac040;
L_0x18ad030/0/0 .functor OR 1, L_0x18ac630, L_0x18ac820, L_0x18ac930, L_0x18acb20;
L_0x18ad030/0/4 .functor OR 1, L_0x18acdb0, C4<0>, C4<0>, C4<0>;
L_0x18ad030 .functor OR 1, L_0x18ad030/0/0, L_0x18ad030/0/4, C4<0>, C4<0>;
v0x1761c40_0 .net *"_s1", 0 0, L_0x18ac280;  1 drivers
v0x1761d20_0 .net *"_s11", 0 0, L_0x18acb90;  1 drivers
v0x1761e00_0 .net *"_s13", 0 0, L_0x18accc0;  1 drivers
v0x1761ec0_0 .net *"_s15", 0 0, L_0x18acf40;  1 drivers
v0x1761fa0_0 .net *"_s3", 0 0, L_0x18ac3e0;  1 drivers
v0x17620d0_0 .net *"_s5", 0 0, L_0x18ac540;  1 drivers
v0x17621b0_0 .net *"_s7", 0 0, L_0x18ac890;  1 drivers
v0x1762290_0 .net *"_s9", 0 0, L_0x18aca30;  1 drivers
v0x1762370_0 .net "a0", 0 0, L_0x18abd10;  alias, 1 drivers
v0x17624a0_0 .net "a1", 0 0, L_0x18abe80;  alias, 1 drivers
v0x1762540_0 .net "a2", 0 0, L_0x7f942ba84f00;  alias, 1 drivers
v0x1762600_0 .net "a3", 0 0, L_0x18ac100;  alias, 1 drivers
v0x17626c0_0 .net "a4", 0 0, L_0x18ac040;  alias, 1 drivers
v0x1762780_0 .net "addWire", 0 0, L_0x18ac630;  1 drivers
v0x1762840_0 .net "nandWire", 0 0, L_0x18acb20;  1 drivers
v0x1762900_0 .net "norWire", 0 0, L_0x18acdb0;  1 drivers
v0x17629c0_0 .net "ns0", 0 0, L_0x18ac210;  1 drivers
v0x1762b70_0 .net "ns1", 0 0, L_0x18ac370;  1 drivers
v0x1762c10_0 .net "ns2", 0 0, L_0x18ac4d0;  1 drivers
v0x1762cb0_0 .net "out", 0 0, L_0x18ad030;  alias, 1 drivers
v0x1762d50_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1762e10_0 .net "sltWire", 0 0, L_0x18ac930;  1 drivers
v0x1762ed0_0 .net "xorWire", 0 0, L_0x18ac820;  1 drivers
L_0x18ac280 .part v0x17406a0_0, 0, 1;
L_0x18ac3e0 .part v0x17406a0_0, 1, 1;
L_0x18ac540 .part v0x17406a0_0, 2, 1;
L_0x18ac890 .part v0x17406a0_0, 0, 1;
L_0x18aca30 .part v0x17406a0_0, 1, 1;
L_0x18acb90 .part v0x17406a0_0, 1, 1;
L_0x18accc0 .part v0x17406a0_0, 0, 1;
L_0x18acf40 .part v0x17406a0_0, 2, 1;
S_0x1763d80 .scope generate, "genALUs[12]" "genALUs[12]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1763f40 .param/l "bit" 0 4 127, +C4<01100>;
S_0x1764000 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1763d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18ad660 .functor XOR 1, L_0x189e7a0, v0x1740480_0, C4<0>, C4<0>;
L_0x18adad0 .functor NOR 1, L_0x18af020, L_0x189e7a0, C4<0>, C4<0>;
L_0x18adc20 .functor XOR 1, L_0x18af020, L_0x189e7a0, C4<0>, C4<0>;
L_0x18adce0 .functor NAND 1, L_0x18af020, L_0x189e7a0, C4<1>, C4<1>;
L_0x18adde0 .functor XOR 1, v0x17405d0_0, L_0x18adad0, C4<0>, C4<0>;
L_0x18adea0 .functor XOR 1, v0x17405d0_0, L_0x18adce0, C4<0>, C4<0>;
v0x17663d0_0 .net "a", 0 0, L_0x18af020;  1 drivers
v0x17664c0_0 .net "addSubtract", 0 0, L_0x18ada60;  1 drivers
v0x1766560_0 .net "b", 0 0, L_0x189e7a0;  1 drivers
v0x1766600_0 .net "bOut", 0 0, L_0x18ad660;  1 drivers
v0x17666d0_0 .net "carryin", 0 0, L_0x18af1e0;  1 drivers
v0x17667c0_0 .net "carryout", 0 0, L_0x18ad900;  1 drivers
v0x1766890_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x174ce30_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1766b40_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1766c70_0 .net "nandOut", 0 0, L_0x18adea0;  1 drivers
v0x1766d10_0 .net "nandgate", 0 0, L_0x18adce0;  1 drivers
v0x1766db0_0 .net "norOut", 0 0, L_0x18adde0;  1 drivers
v0x1766e50_0 .net "norgate", 0 0, L_0x18adad0;  1 drivers
v0x1766ef0_0 .net "result", 0 0, L_0x18aedd0;  1 drivers
L_0x7f942ba84f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1766fc0_0 .net "slt", 0 0, L_0x7f942ba84f48;  1 drivers
v0x1767060_0 .net "xorgate", 0 0, L_0x18adc20;  1 drivers
S_0x1764300 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1764000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18ad6d0 .functor AND 1, L_0x18af020, L_0x18ad660, C4<1>, C4<1>;
L_0x18ad740 .functor XOR 1, L_0x18af020, L_0x18ad660, C4<0>, C4<0>;
L_0x18ad840 .functor AND 1, L_0x18ad740, L_0x18af1e0, C4<1>, C4<1>;
L_0x18ad900 .functor OR 1, L_0x18ad840, L_0x18ad6d0, C4<0>, C4<0>;
L_0x18ada60 .functor XOR 1, L_0x18ad740, L_0x18af1e0, C4<0>, C4<0>;
v0x17645a0_0 .net "G", 0 0, L_0x18ad6d0;  1 drivers
v0x1764680_0 .net "P", 0 0, L_0x18ad740;  1 drivers
v0x1764740_0 .net "PandCin", 0 0, L_0x18ad840;  1 drivers
v0x1764810_0 .net "a", 0 0, L_0x18af020;  alias, 1 drivers
v0x17648d0_0 .net "b", 0 0, L_0x18ad660;  alias, 1 drivers
v0x17649e0_0 .net "carryin", 0 0, L_0x18af1e0;  alias, 1 drivers
v0x1764aa0_0 .net "carryout", 0 0, L_0x18ad900;  alias, 1 drivers
v0x1764b60_0 .net "sum", 0 0, L_0x18ada60;  alias, 1 drivers
S_0x1764cc0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1764000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18adfb0 .functor NOT 1, L_0x18ae020, C4<0>, C4<0>, C4<0>;
L_0x18ae110 .functor NOT 1, L_0x18ae180, C4<0>, C4<0>, C4<0>;
L_0x18ae270 .functor NOT 1, L_0x18ae2e0, C4<0>, C4<0>, C4<0>;
L_0x18ae3d0 .functor AND 1, L_0x18ae270, L_0x18ae110, L_0x18adfb0, L_0x18ada60;
L_0x18ae5c0 .functor AND 1, L_0x18ae270, L_0x18ae110, L_0x18ae630, L_0x18adc20;
L_0x18ae6d0 .functor AND 1, L_0x18ae270, L_0x18ae7d0, L_0x18adfb0, L_0x7f942ba84f48;
L_0x18ae8c0 .functor AND 1, L_0x18ae270, L_0x18ae930, L_0x18aea60, L_0x18adea0;
L_0x18aeb50 .functor AND 1, L_0x18aece0, L_0x18ae110, L_0x18adfb0, L_0x18adde0;
L_0x18aedd0/0/0 .functor OR 1, L_0x18ae3d0, L_0x18ae5c0, L_0x18ae6d0, L_0x18ae8c0;
L_0x18aedd0/0/4 .functor OR 1, L_0x18aeb50, C4<0>, C4<0>, C4<0>;
L_0x18aedd0 .functor OR 1, L_0x18aedd0/0/0, L_0x18aedd0/0/4, C4<0>, C4<0>;
v0x1764f60_0 .net *"_s1", 0 0, L_0x18ae020;  1 drivers
v0x1765040_0 .net *"_s11", 0 0, L_0x18ae930;  1 drivers
v0x1765120_0 .net *"_s13", 0 0, L_0x18aea60;  1 drivers
v0x17651e0_0 .net *"_s15", 0 0, L_0x18aece0;  1 drivers
v0x17652c0_0 .net *"_s3", 0 0, L_0x18ae180;  1 drivers
v0x17653f0_0 .net *"_s5", 0 0, L_0x18ae2e0;  1 drivers
v0x17654d0_0 .net *"_s7", 0 0, L_0x18ae630;  1 drivers
v0x17655b0_0 .net *"_s9", 0 0, L_0x18ae7d0;  1 drivers
v0x1765690_0 .net "a0", 0 0, L_0x18ada60;  alias, 1 drivers
v0x17657c0_0 .net "a1", 0 0, L_0x18adc20;  alias, 1 drivers
v0x1765860_0 .net "a2", 0 0, L_0x7f942ba84f48;  alias, 1 drivers
v0x1765920_0 .net "a3", 0 0, L_0x18adea0;  alias, 1 drivers
v0x17659e0_0 .net "a4", 0 0, L_0x18adde0;  alias, 1 drivers
v0x1765aa0_0 .net "addWire", 0 0, L_0x18ae3d0;  1 drivers
v0x1765b60_0 .net "nandWire", 0 0, L_0x18ae8c0;  1 drivers
v0x1765c20_0 .net "norWire", 0 0, L_0x18aeb50;  1 drivers
v0x1765ce0_0 .net "ns0", 0 0, L_0x18adfb0;  1 drivers
v0x1765e90_0 .net "ns1", 0 0, L_0x18ae110;  1 drivers
v0x1765f30_0 .net "ns2", 0 0, L_0x18ae270;  1 drivers
v0x1765fd0_0 .net "out", 0 0, L_0x18aedd0;  alias, 1 drivers
v0x1766070_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1766130_0 .net "sltWire", 0 0, L_0x18ae6d0;  1 drivers
v0x17661f0_0 .net "xorWire", 0 0, L_0x18ae5c0;  1 drivers
L_0x18ae020 .part v0x17406a0_0, 0, 1;
L_0x18ae180 .part v0x17406a0_0, 1, 1;
L_0x18ae2e0 .part v0x17406a0_0, 2, 1;
L_0x18ae630 .part v0x17406a0_0, 0, 1;
L_0x18ae7d0 .part v0x17406a0_0, 1, 1;
L_0x18ae930 .part v0x17406a0_0, 1, 1;
L_0x18aea60 .part v0x17406a0_0, 0, 1;
L_0x18aece0 .part v0x17406a0_0, 2, 1;
S_0x17671b0 .scope generate, "genALUs[13]" "genALUs[13]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1767370 .param/l "bit" 0 4 127, +C4<01101>;
S_0x1767430 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17671b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x189e840 .functor XOR 1, L_0x18b0d60, v0x1740480_0, C4<0>, C4<0>;
L_0x18af780 .functor NOR 1, L_0x18b0cc0, L_0x18b0d60, C4<0>, C4<0>;
L_0x18af880 .functor XOR 1, L_0x18b0cc0, L_0x18b0d60, C4<0>, C4<0>;
L_0x18af940 .functor NAND 1, L_0x18b0cc0, L_0x18b0d60, C4<1>, C4<1>;
L_0x18afa40 .functor XOR 1, v0x17405d0_0, L_0x18af780, C4<0>, C4<0>;
L_0x18afb00 .functor XOR 1, v0x17405d0_0, L_0x18af940, C4<0>, C4<0>;
v0x1769800_0 .net "a", 0 0, L_0x18b0cc0;  1 drivers
v0x17698f0_0 .net "addSubtract", 0 0, L_0x18af710;  1 drivers
v0x1769990_0 .net "b", 0 0, L_0x18b0d60;  1 drivers
v0x1769a30_0 .net "bOut", 0 0, L_0x189e840;  1 drivers
v0x1769b00_0 .net "carryin", 0 0, L_0x18af310;  1 drivers
v0x1769bf0_0 .net "carryout", 0 0, L_0x18af5b0;  1 drivers
v0x1769cc0_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1769d60_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1769e00_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1769f30_0 .net "nandOut", 0 0, L_0x18afb00;  1 drivers
v0x176a000_0 .net "nandgate", 0 0, L_0x18af940;  1 drivers
v0x176a0a0_0 .net "norOut", 0 0, L_0x18afa40;  1 drivers
v0x176a170_0 .net "norgate", 0 0, L_0x18af780;  1 drivers
v0x176a210_0 .net "result", 0 0, L_0x18b0a70;  1 drivers
L_0x7f942ba84f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x176a2e0_0 .net "slt", 0 0, L_0x7f942ba84f90;  1 drivers
v0x176a380_0 .net "xorgate", 0 0, L_0x18af880;  1 drivers
S_0x1767730 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1767430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18af0c0 .functor AND 1, L_0x18b0cc0, L_0x189e840, C4<1>, C4<1>;
L_0x18af440 .functor XOR 1, L_0x18b0cc0, L_0x189e840, C4<0>, C4<0>;
L_0x18af540 .functor AND 1, L_0x18af440, L_0x18af310, C4<1>, C4<1>;
L_0x18af5b0 .functor OR 1, L_0x18af540, L_0x18af0c0, C4<0>, C4<0>;
L_0x18af710 .functor XOR 1, L_0x18af440, L_0x18af310, C4<0>, C4<0>;
v0x17679d0_0 .net "G", 0 0, L_0x18af0c0;  1 drivers
v0x1767ab0_0 .net "P", 0 0, L_0x18af440;  1 drivers
v0x1767b70_0 .net "PandCin", 0 0, L_0x18af540;  1 drivers
v0x1767c40_0 .net "a", 0 0, L_0x18b0cc0;  alias, 1 drivers
v0x1767d00_0 .net "b", 0 0, L_0x189e840;  alias, 1 drivers
v0x1767e10_0 .net "carryin", 0 0, L_0x18af310;  alias, 1 drivers
v0x1767ed0_0 .net "carryout", 0 0, L_0x18af5b0;  alias, 1 drivers
v0x1767f90_0 .net "sum", 0 0, L_0x18af710;  alias, 1 drivers
S_0x17680f0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1767430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18afc10 .functor NOT 1, L_0x18afc80, C4<0>, C4<0>, C4<0>;
L_0x18afd70 .functor NOT 1, L_0x18afde0, C4<0>, C4<0>, C4<0>;
L_0x18afed0 .functor NOT 1, L_0x18aff40, C4<0>, C4<0>, C4<0>;
L_0x18b0030 .functor AND 1, L_0x18afed0, L_0x18afd70, L_0x18afc10, L_0x18af710;
L_0x18b0220 .functor AND 1, L_0x18afed0, L_0x18afd70, L_0x18b0290, L_0x18af880;
L_0x18b0330 .functor AND 1, L_0x18afed0, L_0x18b0470, L_0x18afc10, L_0x7f942ba84f90;
L_0x18b0560 .functor AND 1, L_0x18afed0, L_0x18b05d0, L_0x18b0700, L_0x18afb00;
L_0x18b07f0 .functor AND 1, L_0x18b0980, L_0x18afd70, L_0x18afc10, L_0x18afa40;
L_0x18b0a70/0/0 .functor OR 1, L_0x18b0030, L_0x18b0220, L_0x18b0330, L_0x18b0560;
L_0x18b0a70/0/4 .functor OR 1, L_0x18b07f0, C4<0>, C4<0>, C4<0>;
L_0x18b0a70 .functor OR 1, L_0x18b0a70/0/0, L_0x18b0a70/0/4, C4<0>, C4<0>;
v0x1768390_0 .net *"_s1", 0 0, L_0x18afc80;  1 drivers
v0x1768470_0 .net *"_s11", 0 0, L_0x18b05d0;  1 drivers
v0x1768550_0 .net *"_s13", 0 0, L_0x18b0700;  1 drivers
v0x1768610_0 .net *"_s15", 0 0, L_0x18b0980;  1 drivers
v0x17686f0_0 .net *"_s3", 0 0, L_0x18afde0;  1 drivers
v0x1768820_0 .net *"_s5", 0 0, L_0x18aff40;  1 drivers
v0x1768900_0 .net *"_s7", 0 0, L_0x18b0290;  1 drivers
v0x17689e0_0 .net *"_s9", 0 0, L_0x18b0470;  1 drivers
v0x1768ac0_0 .net "a0", 0 0, L_0x18af710;  alias, 1 drivers
v0x1768bf0_0 .net "a1", 0 0, L_0x18af880;  alias, 1 drivers
v0x1768c90_0 .net "a2", 0 0, L_0x7f942ba84f90;  alias, 1 drivers
v0x1768d50_0 .net "a3", 0 0, L_0x18afb00;  alias, 1 drivers
v0x1768e10_0 .net "a4", 0 0, L_0x18afa40;  alias, 1 drivers
v0x1768ed0_0 .net "addWire", 0 0, L_0x18b0030;  1 drivers
v0x1768f90_0 .net "nandWire", 0 0, L_0x18b0560;  1 drivers
v0x1769050_0 .net "norWire", 0 0, L_0x18b07f0;  1 drivers
v0x1769110_0 .net "ns0", 0 0, L_0x18afc10;  1 drivers
v0x17692c0_0 .net "ns1", 0 0, L_0x18afd70;  1 drivers
v0x1769360_0 .net "ns2", 0 0, L_0x18afed0;  1 drivers
v0x1769400_0 .net "out", 0 0, L_0x18b0a70;  alias, 1 drivers
v0x17694a0_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1769560_0 .net "sltWire", 0 0, L_0x18b0330;  1 drivers
v0x1769620_0 .net "xorWire", 0 0, L_0x18b0220;  1 drivers
L_0x18afc80 .part v0x17406a0_0, 0, 1;
L_0x18afde0 .part v0x17406a0_0, 1, 1;
L_0x18aff40 .part v0x17406a0_0, 2, 1;
L_0x18b0290 .part v0x17406a0_0, 0, 1;
L_0x18b0470 .part v0x17406a0_0, 1, 1;
L_0x18b05d0 .part v0x17406a0_0, 1, 1;
L_0x18b0700 .part v0x17406a0_0, 0, 1;
L_0x18b0980 .part v0x17406a0_0, 2, 1;
S_0x176a4d0 .scope generate, "genALUs[14]" "genALUs[14]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1750b00 .param/l "bit" 0 4 127, +C4<01110>;
S_0x176a7f0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x176a4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18b0f40 .functor XOR 1, L_0x18b0e00, v0x1740480_0, C4<0>, C4<0>;
L_0x18b1450 .functor NOR 1, L_0x18b2950, L_0x18b0e00, C4<0>, C4<0>;
L_0x18b1550 .functor XOR 1, L_0x18b2950, L_0x18b0e00, C4<0>, C4<0>;
L_0x18b1610 .functor NAND 1, L_0x18b2950, L_0x18b0e00, C4<1>, C4<1>;
L_0x18b1710 .functor XOR 1, v0x17405d0_0, L_0x18b1450, C4<0>, C4<0>;
L_0x18b17d0 .functor XOR 1, v0x17405d0_0, L_0x18b1610, C4<0>, C4<0>;
v0x176cba0_0 .net "a", 0 0, L_0x18b2950;  1 drivers
v0x176cc90_0 .net "addSubtract", 0 0, L_0x18b13e0;  1 drivers
v0x176cd30_0 .net "b", 0 0, L_0x18b0e00;  1 drivers
v0x176cdd0_0 .net "bOut", 0 0, L_0x18b0f40;  1 drivers
v0x176cea0_0 .net "carryin", 0 0, L_0x18b0ea0;  1 drivers
v0x176cf90_0 .net "carryout", 0 0, L_0x18b1280;  1 drivers
v0x176d060_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x176d100_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x17535d0_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1753780_0 .net "nandOut", 0 0, L_0x18b17d0;  1 drivers
v0x1753850_0 .net "nandgate", 0 0, L_0x18b1610;  1 drivers
v0x17538f0_0 .net "norOut", 0 0, L_0x18b1710;  1 drivers
v0x176d850_0 .net "norgate", 0 0, L_0x18b1450;  1 drivers
v0x176d8f0_0 .net "result", 0 0, L_0x18b2700;  1 drivers
L_0x7f942ba84fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x176d990_0 .net "slt", 0 0, L_0x7f942ba84fd8;  1 drivers
v0x176da30_0 .net "xorgate", 0 0, L_0x18b1550;  1 drivers
S_0x176aaf0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x176a7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18b1000 .functor AND 1, L_0x18b2950, L_0x18b0f40, C4<1>, C4<1>;
L_0x18b10c0 .functor XOR 1, L_0x18b2950, L_0x18b0f40, C4<0>, C4<0>;
L_0x18b11c0 .functor AND 1, L_0x18b10c0, L_0x18b0ea0, C4<1>, C4<1>;
L_0x18b1280 .functor OR 1, L_0x18b11c0, L_0x18b1000, C4<0>, C4<0>;
L_0x18b13e0 .functor XOR 1, L_0x18b10c0, L_0x18b0ea0, C4<0>, C4<0>;
v0x176ad70_0 .net "G", 0 0, L_0x18b1000;  1 drivers
v0x176ae50_0 .net "P", 0 0, L_0x18b10c0;  1 drivers
v0x176af10_0 .net "PandCin", 0 0, L_0x18b11c0;  1 drivers
v0x176afe0_0 .net "a", 0 0, L_0x18b2950;  alias, 1 drivers
v0x176b0a0_0 .net "b", 0 0, L_0x18b0f40;  alias, 1 drivers
v0x176b1b0_0 .net "carryin", 0 0, L_0x18b0ea0;  alias, 1 drivers
v0x176b270_0 .net "carryout", 0 0, L_0x18b1280;  alias, 1 drivers
v0x176b330_0 .net "sum", 0 0, L_0x18b13e0;  alias, 1 drivers
S_0x176b490 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x176a7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18b18e0 .functor NOT 1, L_0x18b1950, C4<0>, C4<0>, C4<0>;
L_0x18b1a40 .functor NOT 1, L_0x18b1ab0, C4<0>, C4<0>, C4<0>;
L_0x18b1ba0 .functor NOT 1, L_0x18b1c10, C4<0>, C4<0>, C4<0>;
L_0x18b1d00 .functor AND 1, L_0x18b1ba0, L_0x18b1a40, L_0x18b18e0, L_0x18b13e0;
L_0x18b1ef0 .functor AND 1, L_0x18b1ba0, L_0x18b1a40, L_0x18b1f60, L_0x18b1550;
L_0x18b2000 .functor AND 1, L_0x18b1ba0, L_0x18b2100, L_0x18b18e0, L_0x7f942ba84fd8;
L_0x18b21f0 .functor AND 1, L_0x18b1ba0, L_0x18b2260, L_0x18b2390, L_0x18b17d0;
L_0x18b2480 .functor AND 1, L_0x18b2610, L_0x18b1a40, L_0x18b18e0, L_0x18b1710;
L_0x18b2700/0/0 .functor OR 1, L_0x18b1d00, L_0x18b1ef0, L_0x18b2000, L_0x18b21f0;
L_0x18b2700/0/4 .functor OR 1, L_0x18b2480, C4<0>, C4<0>, C4<0>;
L_0x18b2700 .functor OR 1, L_0x18b2700/0/0, L_0x18b2700/0/4, C4<0>, C4<0>;
v0x176b730_0 .net *"_s1", 0 0, L_0x18b1950;  1 drivers
v0x176b810_0 .net *"_s11", 0 0, L_0x18b2260;  1 drivers
v0x176b8f0_0 .net *"_s13", 0 0, L_0x18b2390;  1 drivers
v0x176b9b0_0 .net *"_s15", 0 0, L_0x18b2610;  1 drivers
v0x176ba90_0 .net *"_s3", 0 0, L_0x18b1ab0;  1 drivers
v0x176bbc0_0 .net *"_s5", 0 0, L_0x18b1c10;  1 drivers
v0x176bca0_0 .net *"_s7", 0 0, L_0x18b1f60;  1 drivers
v0x176bd80_0 .net *"_s9", 0 0, L_0x18b2100;  1 drivers
v0x176be60_0 .net "a0", 0 0, L_0x18b13e0;  alias, 1 drivers
v0x176bf90_0 .net "a1", 0 0, L_0x18b1550;  alias, 1 drivers
v0x176c030_0 .net "a2", 0 0, L_0x7f942ba84fd8;  alias, 1 drivers
v0x176c0f0_0 .net "a3", 0 0, L_0x18b17d0;  alias, 1 drivers
v0x176c1b0_0 .net "a4", 0 0, L_0x18b1710;  alias, 1 drivers
v0x176c270_0 .net "addWire", 0 0, L_0x18b1d00;  1 drivers
v0x176c330_0 .net "nandWire", 0 0, L_0x18b21f0;  1 drivers
v0x176c3f0_0 .net "norWire", 0 0, L_0x18b2480;  1 drivers
v0x176c4b0_0 .net "ns0", 0 0, L_0x18b18e0;  1 drivers
v0x176c660_0 .net "ns1", 0 0, L_0x18b1a40;  1 drivers
v0x176c700_0 .net "ns2", 0 0, L_0x18b1ba0;  1 drivers
v0x176c7a0_0 .net "out", 0 0, L_0x18b2700;  alias, 1 drivers
v0x176c840_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x176c900_0 .net "sltWire", 0 0, L_0x18b2000;  1 drivers
v0x176c9c0_0 .net "xorWire", 0 0, L_0x18b1ef0;  1 drivers
L_0x18b1950 .part v0x17406a0_0, 0, 1;
L_0x18b1ab0 .part v0x17406a0_0, 1, 1;
L_0x18b1c10 .part v0x17406a0_0, 2, 1;
L_0x18b1f60 .part v0x17406a0_0, 0, 1;
L_0x18b2100 .part v0x17406a0_0, 1, 1;
L_0x18b2260 .part v0x17406a0_0, 1, 1;
L_0x18b2390 .part v0x17406a0_0, 0, 1;
L_0x18b2610 .part v0x17406a0_0, 2, 1;
S_0x176db40 .scope generate, "genALUs[15]" "genALUs[15]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x176dd00 .param/l "bit" 0 4 127, +C4<01111>;
S_0x176ddc0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x176db40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18b29f0 .functor XOR 1, L_0x18b46a0, v0x1740480_0, C4<0>, C4<0>;
L_0x18b30c0 .functor NOR 1, L_0x18b4600, L_0x18b46a0, C4<0>, C4<0>;
L_0x18b31c0 .functor XOR 1, L_0x18b4600, L_0x18b46a0, C4<0>, C4<0>;
L_0x18b3280 .functor NAND 1, L_0x18b4600, L_0x18b46a0, C4<1>, C4<1>;
L_0x18b3380 .functor XOR 1, v0x17405d0_0, L_0x18b30c0, C4<0>, C4<0>;
L_0x18b3440 .functor XOR 1, v0x17405d0_0, L_0x18b3280, C4<0>, C4<0>;
v0x17701d0_0 .net "a", 0 0, L_0x18b4600;  1 drivers
v0x17702c0_0 .net "addSubtract", 0 0, L_0x18b3050;  1 drivers
v0x1770360_0 .net "b", 0 0, L_0x18b46a0;  1 drivers
v0x1770400_0 .net "bOut", 0 0, L_0x18b29f0;  1 drivers
v0x17704d0_0 .net "carryin", 0 0, L_0x18b2bd0;  1 drivers
v0x17705c0_0 .net "carryout", 0 0, L_0x18b2ef0;  1 drivers
v0x1770690_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1770730_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x17707d0_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1770900_0 .net "nandOut", 0 0, L_0x18b3440;  1 drivers
v0x17709d0_0 .net "nandgate", 0 0, L_0x18b3280;  1 drivers
v0x1770a70_0 .net "norOut", 0 0, L_0x18b3380;  1 drivers
v0x1770b40_0 .net "norgate", 0 0, L_0x18b30c0;  1 drivers
v0x1770be0_0 .net "result", 0 0, L_0x18b43b0;  1 drivers
L_0x7f942ba85020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1770cb0_0 .net "slt", 0 0, L_0x7f942ba85020;  1 drivers
v0x1770d50_0 .net "xorgate", 0 0, L_0x18b31c0;  1 drivers
S_0x176e0c0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x176ddc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18b2a60 .functor AND 1, L_0x18b4600, L_0x18b29f0, C4<1>, C4<1>;
L_0x18b2d30 .functor XOR 1, L_0x18b4600, L_0x18b29f0, C4<0>, C4<0>;
L_0x18b2e30 .functor AND 1, L_0x18b2d30, L_0x18b2bd0, C4<1>, C4<1>;
L_0x18b2ef0 .functor OR 1, L_0x18b2e30, L_0x18b2a60, C4<0>, C4<0>;
L_0x18b3050 .functor XOR 1, L_0x18b2d30, L_0x18b2bd0, C4<0>, C4<0>;
v0x176e360_0 .net "G", 0 0, L_0x18b2a60;  1 drivers
v0x176e440_0 .net "P", 0 0, L_0x18b2d30;  1 drivers
v0x176e500_0 .net "PandCin", 0 0, L_0x18b2e30;  1 drivers
v0x176e5d0_0 .net "a", 0 0, L_0x18b4600;  alias, 1 drivers
v0x176e690_0 .net "b", 0 0, L_0x18b29f0;  alias, 1 drivers
v0x176e7a0_0 .net "carryin", 0 0, L_0x18b2bd0;  alias, 1 drivers
v0x176e860_0 .net "carryout", 0 0, L_0x18b2ef0;  alias, 1 drivers
v0x176e920_0 .net "sum", 0 0, L_0x18b3050;  alias, 1 drivers
S_0x176ea80 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x176ddc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18b3550 .functor NOT 1, L_0x18b35c0, C4<0>, C4<0>, C4<0>;
L_0x18b36b0 .functor NOT 1, L_0x18b3720, C4<0>, C4<0>, C4<0>;
L_0x18b3810 .functor NOT 1, L_0x18b3880, C4<0>, C4<0>, C4<0>;
L_0x18b3970 .functor AND 1, L_0x18b3810, L_0x18b36b0, L_0x18b3550, L_0x18b3050;
L_0x18b3b60 .functor AND 1, L_0x18b3810, L_0x18b36b0, L_0x18b3bd0, L_0x18b31c0;
L_0x18b3c70 .functor AND 1, L_0x18b3810, L_0x18b3db0, L_0x18b3550, L_0x7f942ba85020;
L_0x18b3ea0 .functor AND 1, L_0x18b3810, L_0x18b3f10, L_0x18b4040, L_0x18b3440;
L_0x18b4130 .functor AND 1, L_0x18b42c0, L_0x18b36b0, L_0x18b3550, L_0x18b3380;
L_0x18b43b0/0/0 .functor OR 1, L_0x18b3970, L_0x18b3b60, L_0x18b3c70, L_0x18b3ea0;
L_0x18b43b0/0/4 .functor OR 1, L_0x18b4130, C4<0>, C4<0>, C4<0>;
L_0x18b43b0 .functor OR 1, L_0x18b43b0/0/0, L_0x18b43b0/0/4, C4<0>, C4<0>;
v0x176ed60_0 .net *"_s1", 0 0, L_0x18b35c0;  1 drivers
v0x176ee40_0 .net *"_s11", 0 0, L_0x18b3f10;  1 drivers
v0x176ef20_0 .net *"_s13", 0 0, L_0x18b4040;  1 drivers
v0x176efe0_0 .net *"_s15", 0 0, L_0x18b42c0;  1 drivers
v0x176f0c0_0 .net *"_s3", 0 0, L_0x18b3720;  1 drivers
v0x176f1f0_0 .net *"_s5", 0 0, L_0x18b3880;  1 drivers
v0x176f2d0_0 .net *"_s7", 0 0, L_0x18b3bd0;  1 drivers
v0x176f3b0_0 .net *"_s9", 0 0, L_0x18b3db0;  1 drivers
v0x176f490_0 .net "a0", 0 0, L_0x18b3050;  alias, 1 drivers
v0x176f5c0_0 .net "a1", 0 0, L_0x18b31c0;  alias, 1 drivers
v0x176f660_0 .net "a2", 0 0, L_0x7f942ba85020;  alias, 1 drivers
v0x176f720_0 .net "a3", 0 0, L_0x18b3440;  alias, 1 drivers
v0x176f7e0_0 .net "a4", 0 0, L_0x18b3380;  alias, 1 drivers
v0x176f8a0_0 .net "addWire", 0 0, L_0x18b3970;  1 drivers
v0x176f960_0 .net "nandWire", 0 0, L_0x18b3ea0;  1 drivers
v0x176fa20_0 .net "norWire", 0 0, L_0x18b4130;  1 drivers
v0x176fae0_0 .net "ns0", 0 0, L_0x18b3550;  1 drivers
v0x176fc90_0 .net "ns1", 0 0, L_0x18b36b0;  1 drivers
v0x176fd30_0 .net "ns2", 0 0, L_0x18b3810;  1 drivers
v0x176fdd0_0 .net "out", 0 0, L_0x18b43b0;  alias, 1 drivers
v0x176fe70_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x176ff30_0 .net "sltWire", 0 0, L_0x18b3c70;  1 drivers
v0x176fff0_0 .net "xorWire", 0 0, L_0x18b3b60;  1 drivers
L_0x18b35c0 .part v0x17406a0_0, 0, 1;
L_0x18b3720 .part v0x17406a0_0, 1, 1;
L_0x18b3880 .part v0x17406a0_0, 2, 1;
L_0x18b3bd0 .part v0x17406a0_0, 0, 1;
L_0x18b3db0 .part v0x17406a0_0, 1, 1;
L_0x18b3f10 .part v0x17406a0_0, 1, 1;
L_0x18b4040 .part v0x17406a0_0, 0, 1;
L_0x18b42c0 .part v0x17406a0_0, 2, 1;
S_0x1770ea0 .scope generate, "genALUs[16]" "genALUs[16]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1771060 .param/l "bit" 0 4 127, +C4<010000>;
S_0x1771120 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1770ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18b48b0 .functor XOR 1, L_0x17a11f0, v0x1740480_0, C4<0>, C4<0>;
L_0x18b4d70 .functor NOR 1, L_0x18b62b0, L_0x17a11f0, C4<0>, C4<0>;
L_0x18b4e70 .functor XOR 1, L_0x18b62b0, L_0x17a11f0, C4<0>, C4<0>;
L_0x18b4f30 .functor NAND 1, L_0x18b62b0, L_0x17a11f0, C4<1>, C4<1>;
L_0x18b5030 .functor XOR 1, v0x17405d0_0, L_0x18b4d70, C4<0>, C4<0>;
L_0x176f530 .functor XOR 1, v0x17405d0_0, L_0x18b4f30, C4<0>, C4<0>;
v0x17734f0_0 .net "a", 0 0, L_0x18b62b0;  1 drivers
v0x17735e0_0 .net "addSubtract", 0 0, L_0x18b4d00;  1 drivers
v0x1773680_0 .net "b", 0 0, L_0x17a11f0;  1 drivers
v0x1773720_0 .net "bOut", 0 0, L_0x18b48b0;  1 drivers
v0x17737f0_0 .net "carryin", 0 0, L_0x18b4740;  1 drivers
v0x17738e0_0 .net "carryout", 0 0, L_0x18b4ba0;  1 drivers
v0x17739b0_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1773a50_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1773af0_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1773c20_0 .net "nandOut", 0 0, L_0x176f530;  1 drivers
v0x1773cf0_0 .net "nandgate", 0 0, L_0x18b4f30;  1 drivers
v0x1773d90_0 .net "norOut", 0 0, L_0x18b5030;  1 drivers
v0x1773e60_0 .net "norgate", 0 0, L_0x18b4d70;  1 drivers
v0x1773f00_0 .net "result", 0 0, L_0x18b6060;  1 drivers
L_0x7f942ba85068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1773fd0_0 .net "slt", 0 0, L_0x7f942ba85068;  1 drivers
v0x1774070_0 .net "xorgate", 0 0, L_0x18b4e70;  1 drivers
S_0x1771420 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1771120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18b4920 .functor AND 1, L_0x18b62b0, L_0x18b48b0, C4<1>, C4<1>;
L_0x18b49e0 .functor XOR 1, L_0x18b62b0, L_0x18b48b0, C4<0>, C4<0>;
L_0x18b4ae0 .functor AND 1, L_0x18b49e0, L_0x18b4740, C4<1>, C4<1>;
L_0x18b4ba0 .functor OR 1, L_0x18b4ae0, L_0x18b4920, C4<0>, C4<0>;
L_0x18b4d00 .functor XOR 1, L_0x18b49e0, L_0x18b4740, C4<0>, C4<0>;
v0x17716c0_0 .net "G", 0 0, L_0x18b4920;  1 drivers
v0x17717a0_0 .net "P", 0 0, L_0x18b49e0;  1 drivers
v0x1771860_0 .net "PandCin", 0 0, L_0x18b4ae0;  1 drivers
v0x1771930_0 .net "a", 0 0, L_0x18b62b0;  alias, 1 drivers
v0x17719f0_0 .net "b", 0 0, L_0x18b48b0;  alias, 1 drivers
v0x1771b00_0 .net "carryin", 0 0, L_0x18b4740;  alias, 1 drivers
v0x1771bc0_0 .net "carryout", 0 0, L_0x18b4ba0;  alias, 1 drivers
v0x1771c80_0 .net "sum", 0 0, L_0x18b4d00;  alias, 1 drivers
S_0x1771de0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1771120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x176bf00 .functor NOT 1, L_0x17a0a00, C4<0>, C4<0>, C4<0>;
L_0x17a0af0 .functor NOT 1, L_0x17a0b60, C4<0>, C4<0>, C4<0>;
L_0x17a0c50 .functor NOT 1, L_0x17a0cc0, C4<0>, C4<0>, C4<0>;
L_0x1768b60 .functor AND 1, L_0x17a0c50, L_0x17a0af0, L_0x176bf00, L_0x18b4d00;
L_0x175bdd0 .functor AND 1, L_0x17a0c50, L_0x17a0af0, L_0x18b58b0, L_0x18b4e70;
L_0x18b5950 .functor AND 1, L_0x17a0c50, L_0x18b5aa0, L_0x176bf00, L_0x7f942ba85068;
L_0x18b5b90 .functor AND 1, L_0x17a0c50, L_0x18b5c00, L_0x18b5cf0, L_0x176f530;
L_0x18b5de0 .functor AND 1, L_0x18b5f70, L_0x17a0af0, L_0x176bf00, L_0x18b5030;
L_0x18b6060/0/0 .functor OR 1, L_0x1768b60, L_0x175bdd0, L_0x18b5950, L_0x18b5b90;
L_0x18b6060/0/4 .functor OR 1, L_0x18b5de0, C4<0>, C4<0>, C4<0>;
L_0x18b6060 .functor OR 1, L_0x18b6060/0/0, L_0x18b6060/0/4, C4<0>, C4<0>;
v0x1772080_0 .net *"_s1", 0 0, L_0x17a0a00;  1 drivers
v0x1772160_0 .net *"_s11", 0 0, L_0x18b5c00;  1 drivers
v0x1772240_0 .net *"_s13", 0 0, L_0x18b5cf0;  1 drivers
v0x1772300_0 .net *"_s15", 0 0, L_0x18b5f70;  1 drivers
v0x17723e0_0 .net *"_s3", 0 0, L_0x17a0b60;  1 drivers
v0x1772510_0 .net *"_s5", 0 0, L_0x17a0cc0;  1 drivers
v0x17725f0_0 .net *"_s7", 0 0, L_0x18b58b0;  1 drivers
v0x17726d0_0 .net *"_s9", 0 0, L_0x18b5aa0;  1 drivers
v0x17727b0_0 .net "a0", 0 0, L_0x18b4d00;  alias, 1 drivers
v0x17728e0_0 .net "a1", 0 0, L_0x18b4e70;  alias, 1 drivers
v0x1772980_0 .net "a2", 0 0, L_0x7f942ba85068;  alias, 1 drivers
v0x1772a40_0 .net "a3", 0 0, L_0x176f530;  alias, 1 drivers
v0x1772b00_0 .net "a4", 0 0, L_0x18b5030;  alias, 1 drivers
v0x1772bc0_0 .net "addWire", 0 0, L_0x1768b60;  1 drivers
v0x1772c80_0 .net "nandWire", 0 0, L_0x18b5b90;  1 drivers
v0x1772d40_0 .net "norWire", 0 0, L_0x18b5de0;  1 drivers
v0x1772e00_0 .net "ns0", 0 0, L_0x176bf00;  1 drivers
v0x1772fb0_0 .net "ns1", 0 0, L_0x17a0af0;  1 drivers
v0x1773050_0 .net "ns2", 0 0, L_0x17a0c50;  1 drivers
v0x17730f0_0 .net "out", 0 0, L_0x18b6060;  alias, 1 drivers
v0x1773190_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1773250_0 .net "sltWire", 0 0, L_0x18b5950;  1 drivers
v0x1773310_0 .net "xorWire", 0 0, L_0x175bdd0;  1 drivers
L_0x17a0a00 .part v0x17406a0_0, 0, 1;
L_0x17a0b60 .part v0x17406a0_0, 1, 1;
L_0x17a0cc0 .part v0x17406a0_0, 2, 1;
L_0x18b58b0 .part v0x17406a0_0, 0, 1;
L_0x18b5aa0 .part v0x17406a0_0, 1, 1;
L_0x18b5c00 .part v0x17406a0_0, 1, 1;
L_0x18b5cf0 .part v0x17406a0_0, 0, 1;
L_0x18b5f70 .part v0x17406a0_0, 2, 1;
S_0x17741c0 .scope generate, "genALUs[17]" "genALUs[17]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1774380 .param/l "bit" 0 4 127, +C4<010001>;
S_0x1774440 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17741c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x17a1290 .functor XOR 1, L_0x18b81f0, v0x1740480_0, C4<0>, C4<0>;
L_0x18b6c50 .functor NOR 1, L_0x18b8150, L_0x18b81f0, C4<0>, C4<0>;
L_0x18b6d50 .functor XOR 1, L_0x18b8150, L_0x18b81f0, C4<0>, C4<0>;
L_0x18b6e10 .functor NAND 1, L_0x18b8150, L_0x18b81f0, C4<1>, C4<1>;
L_0x18b6f10 .functor XOR 1, v0x17405d0_0, L_0x18b6c50, C4<0>, C4<0>;
L_0x18b6fd0 .functor XOR 1, v0x17405d0_0, L_0x18b6e10, C4<0>, C4<0>;
v0x1776850_0 .net "a", 0 0, L_0x18b8150;  1 drivers
v0x1776910_0 .net "addSubtract", 0 0, L_0x18b6be0;  1 drivers
v0x17769b0_0 .net "b", 0 0, L_0x18b81f0;  1 drivers
v0x1776a50_0 .net "bOut", 0 0, L_0x17a1290;  1 drivers
v0x1776b20_0 .net "carryin", 0 0, L_0x18b68f0;  1 drivers
v0x1776c10_0 .net "carryout", 0 0, L_0x18b6a80;  1 drivers
v0x1776ce0_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1776d80_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1776e20_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1776f50_0 .net "nandOut", 0 0, L_0x18b6fd0;  1 drivers
v0x1777020_0 .net "nandgate", 0 0, L_0x18b6e10;  1 drivers
v0x17770c0_0 .net "norOut", 0 0, L_0x18b6f10;  1 drivers
v0x1777190_0 .net "norgate", 0 0, L_0x18b6c50;  1 drivers
v0x1777230_0 .net "result", 0 0, L_0x18b7f00;  1 drivers
L_0x7f942ba850b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1777300_0 .net "slt", 0 0, L_0x7f942ba850b0;  1 drivers
v0x17773a0_0 .net "xorgate", 0 0, L_0x18b6d50;  1 drivers
S_0x1774740 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1774440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x17a1460 .functor AND 1, L_0x18b8150, L_0x17a1290, C4<1>, C4<1>;
L_0x18b6560 .functor XOR 1, L_0x18b8150, L_0x17a1290, C4<0>, C4<0>;
L_0x18b6660 .functor AND 1, L_0x18b6560, L_0x18b68f0, C4<1>, C4<1>;
L_0x18b6a80 .functor OR 1, L_0x18b6660, L_0x17a1460, C4<0>, C4<0>;
L_0x18b6be0 .functor XOR 1, L_0x18b6560, L_0x18b68f0, C4<0>, C4<0>;
v0x17749e0_0 .net "G", 0 0, L_0x17a1460;  1 drivers
v0x1774ac0_0 .net "P", 0 0, L_0x18b6560;  1 drivers
v0x1774b80_0 .net "PandCin", 0 0, L_0x18b6660;  1 drivers
v0x1774c50_0 .net "a", 0 0, L_0x18b8150;  alias, 1 drivers
v0x1774d10_0 .net "b", 0 0, L_0x17a1290;  alias, 1 drivers
v0x1774e20_0 .net "carryin", 0 0, L_0x18b68f0;  alias, 1 drivers
v0x1774ee0_0 .net "carryout", 0 0, L_0x18b6a80;  alias, 1 drivers
v0x1774fa0_0 .net "sum", 0 0, L_0x18b6be0;  alias, 1 drivers
S_0x17750e0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1774440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18b70e0 .functor NOT 1, L_0x18b7150, C4<0>, C4<0>, C4<0>;
L_0x18b7240 .functor NOT 1, L_0x18b72b0, C4<0>, C4<0>, C4<0>;
L_0x18b73a0 .functor NOT 1, L_0x18b7410, C4<0>, C4<0>, C4<0>;
L_0x18b7500 .functor AND 1, L_0x18b73a0, L_0x18b7240, L_0x18b70e0, L_0x18b6be0;
L_0x18b76f0 .functor AND 1, L_0x18b73a0, L_0x18b7240, L_0x18b7760, L_0x18b6d50;
L_0x18b7800 .functor AND 1, L_0x18b73a0, L_0x18b7900, L_0x18b70e0, L_0x7f942ba850b0;
L_0x18b79f0 .functor AND 1, L_0x18b73a0, L_0x18b7a60, L_0x18b7b90, L_0x18b6fd0;
L_0x18b7c80 .functor AND 1, L_0x18b7e10, L_0x18b7240, L_0x18b70e0, L_0x18b6f10;
L_0x18b7f00/0/0 .functor OR 1, L_0x18b7500, L_0x18b76f0, L_0x18b7800, L_0x18b79f0;
L_0x18b7f00/0/4 .functor OR 1, L_0x18b7c80, C4<0>, C4<0>, C4<0>;
L_0x18b7f00 .functor OR 1, L_0x18b7f00/0/0, L_0x18b7f00/0/4, C4<0>, C4<0>;
v0x17753c0_0 .net *"_s1", 0 0, L_0x18b7150;  1 drivers
v0x17754a0_0 .net *"_s11", 0 0, L_0x18b7a60;  1 drivers
v0x1775580_0 .net *"_s13", 0 0, L_0x18b7b90;  1 drivers
v0x1775640_0 .net *"_s15", 0 0, L_0x18b7e10;  1 drivers
v0x1775720_0 .net *"_s3", 0 0, L_0x18b72b0;  1 drivers
v0x1775850_0 .net *"_s5", 0 0, L_0x18b7410;  1 drivers
v0x1775930_0 .net *"_s7", 0 0, L_0x18b7760;  1 drivers
v0x1775a10_0 .net *"_s9", 0 0, L_0x18b7900;  1 drivers
v0x1775af0_0 .net "a0", 0 0, L_0x18b6be0;  alias, 1 drivers
v0x1775c20_0 .net "a1", 0 0, L_0x18b6d50;  alias, 1 drivers
v0x1775ce0_0 .net "a2", 0 0, L_0x7f942ba850b0;  alias, 1 drivers
v0x1775da0_0 .net "a3", 0 0, L_0x18b6fd0;  alias, 1 drivers
v0x1775e60_0 .net "a4", 0 0, L_0x18b6f10;  alias, 1 drivers
v0x1775f20_0 .net "addWire", 0 0, L_0x18b7500;  1 drivers
v0x1775fe0_0 .net "nandWire", 0 0, L_0x18b79f0;  1 drivers
v0x17760a0_0 .net "norWire", 0 0, L_0x18b7c80;  1 drivers
v0x1776160_0 .net "ns0", 0 0, L_0x18b70e0;  1 drivers
v0x1776310_0 .net "ns1", 0 0, L_0x18b7240;  1 drivers
v0x17763b0_0 .net "ns2", 0 0, L_0x18b73a0;  1 drivers
v0x1776450_0 .net "out", 0 0, L_0x18b7f00;  alias, 1 drivers
v0x17764f0_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x17765b0_0 .net "sltWire", 0 0, L_0x18b7800;  1 drivers
v0x1776670_0 .net "xorWire", 0 0, L_0x18b76f0;  1 drivers
L_0x18b7150 .part v0x17406a0_0, 0, 1;
L_0x18b72b0 .part v0x17406a0_0, 1, 1;
L_0x18b7410 .part v0x17406a0_0, 2, 1;
L_0x18b7760 .part v0x17406a0_0, 0, 1;
L_0x18b7900 .part v0x17406a0_0, 1, 1;
L_0x18b7a60 .part v0x17406a0_0, 1, 1;
L_0x18b7b90 .part v0x17406a0_0, 0, 1;
L_0x18b7e10 .part v0x17406a0_0, 2, 1;
S_0x17774f0 .scope generate, "genALUs[18]" "genALUs[18]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x17776b0 .param/l "bit" 0 4 127, +C4<010010>;
S_0x1777770 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17774f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18b8430 .functor XOR 1, L_0x18b8290, v0x1740480_0, C4<0>, C4<0>;
L_0x18b88a0 .functor NOR 1, L_0x18b9e30, L_0x18b8290, C4<0>, C4<0>;
L_0x18b89f0 .functor XOR 1, L_0x18b9e30, L_0x18b8290, C4<0>, C4<0>;
L_0x18b8ab0 .functor NAND 1, L_0x18b9e30, L_0x18b8290, C4<1>, C4<1>;
L_0x18b8bb0 .functor XOR 1, v0x17405d0_0, L_0x18b88a0, C4<0>, C4<0>;
L_0x18b8c70 .functor XOR 1, v0x17405d0_0, L_0x18b8ab0, C4<0>, C4<0>;
v0x1779b40_0 .net "a", 0 0, L_0x18b9e30;  1 drivers
v0x1779c30_0 .net "addSubtract", 0 0, L_0x18b8830;  1 drivers
v0x1779cd0_0 .net "b", 0 0, L_0x18b8290;  1 drivers
v0x1779d70_0 .net "bOut", 0 0, L_0x18b8430;  1 drivers
v0x1779e40_0 .net "carryin", 0 0, L_0x18b8330;  1 drivers
v0x1779f30_0 .net "carryout", 0 0, L_0x18b86d0;  1 drivers
v0x177a000_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x177a0a0_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x177a140_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x177a270_0 .net "nandOut", 0 0, L_0x18b8c70;  1 drivers
v0x177a340_0 .net "nandgate", 0 0, L_0x18b8ab0;  1 drivers
v0x177a3e0_0 .net "norOut", 0 0, L_0x18b8bb0;  1 drivers
v0x177a4b0_0 .net "norgate", 0 0, L_0x18b88a0;  1 drivers
v0x177a550_0 .net "result", 0 0, L_0x18b9be0;  1 drivers
L_0x7f942ba850f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x177a620_0 .net "slt", 0 0, L_0x7f942ba850f8;  1 drivers
v0x177a6c0_0 .net "xorgate", 0 0, L_0x18b89f0;  1 drivers
S_0x1777a70 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1777770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18b84a0 .functor AND 1, L_0x18b9e30, L_0x18b8430, C4<1>, C4<1>;
L_0x18b8510 .functor XOR 1, L_0x18b9e30, L_0x18b8430, C4<0>, C4<0>;
L_0x18b8610 .functor AND 1, L_0x18b8510, L_0x18b8330, C4<1>, C4<1>;
L_0x18b86d0 .functor OR 1, L_0x18b8610, L_0x18b84a0, C4<0>, C4<0>;
L_0x18b8830 .functor XOR 1, L_0x18b8510, L_0x18b8330, C4<0>, C4<0>;
v0x1777d10_0 .net "G", 0 0, L_0x18b84a0;  1 drivers
v0x1777df0_0 .net "P", 0 0, L_0x18b8510;  1 drivers
v0x1777eb0_0 .net "PandCin", 0 0, L_0x18b8610;  1 drivers
v0x1777f80_0 .net "a", 0 0, L_0x18b9e30;  alias, 1 drivers
v0x1778040_0 .net "b", 0 0, L_0x18b8430;  alias, 1 drivers
v0x1778150_0 .net "carryin", 0 0, L_0x18b8330;  alias, 1 drivers
v0x1778210_0 .net "carryout", 0 0, L_0x18b86d0;  alias, 1 drivers
v0x17782d0_0 .net "sum", 0 0, L_0x18b8830;  alias, 1 drivers
S_0x1778430 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1777770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18b8d80 .functor NOT 1, L_0x18b8df0, C4<0>, C4<0>, C4<0>;
L_0x18b8ee0 .functor NOT 1, L_0x18b8f50, C4<0>, C4<0>, C4<0>;
L_0x18b9040 .functor NOT 1, L_0x18b90b0, C4<0>, C4<0>, C4<0>;
L_0x18b91a0 .functor AND 1, L_0x18b9040, L_0x18b8ee0, L_0x18b8d80, L_0x18b8830;
L_0x18b9390 .functor AND 1, L_0x18b9040, L_0x18b8ee0, L_0x18b9400, L_0x18b89f0;
L_0x18b94a0 .functor AND 1, L_0x18b9040, L_0x18b95e0, L_0x18b8d80, L_0x7f942ba850f8;
L_0x18b96d0 .functor AND 1, L_0x18b9040, L_0x18b9740, L_0x18b9870, L_0x18b8c70;
L_0x18b9960 .functor AND 1, L_0x18b9af0, L_0x18b8ee0, L_0x18b8d80, L_0x18b8bb0;
L_0x18b9be0/0/0 .functor OR 1, L_0x18b91a0, L_0x18b9390, L_0x18b94a0, L_0x18b96d0;
L_0x18b9be0/0/4 .functor OR 1, L_0x18b9960, C4<0>, C4<0>, C4<0>;
L_0x18b9be0 .functor OR 1, L_0x18b9be0/0/0, L_0x18b9be0/0/4, C4<0>, C4<0>;
v0x17786d0_0 .net *"_s1", 0 0, L_0x18b8df0;  1 drivers
v0x17787b0_0 .net *"_s11", 0 0, L_0x18b9740;  1 drivers
v0x1778890_0 .net *"_s13", 0 0, L_0x18b9870;  1 drivers
v0x1778950_0 .net *"_s15", 0 0, L_0x18b9af0;  1 drivers
v0x1778a30_0 .net *"_s3", 0 0, L_0x18b8f50;  1 drivers
v0x1778b60_0 .net *"_s5", 0 0, L_0x18b90b0;  1 drivers
v0x1778c40_0 .net *"_s7", 0 0, L_0x18b9400;  1 drivers
v0x1778d20_0 .net *"_s9", 0 0, L_0x18b95e0;  1 drivers
v0x1778e00_0 .net "a0", 0 0, L_0x18b8830;  alias, 1 drivers
v0x1778f30_0 .net "a1", 0 0, L_0x18b89f0;  alias, 1 drivers
v0x1778fd0_0 .net "a2", 0 0, L_0x7f942ba850f8;  alias, 1 drivers
v0x1779090_0 .net "a3", 0 0, L_0x18b8c70;  alias, 1 drivers
v0x1779150_0 .net "a4", 0 0, L_0x18b8bb0;  alias, 1 drivers
v0x1779210_0 .net "addWire", 0 0, L_0x18b91a0;  1 drivers
v0x17792d0_0 .net "nandWire", 0 0, L_0x18b96d0;  1 drivers
v0x1779390_0 .net "norWire", 0 0, L_0x18b9960;  1 drivers
v0x1779450_0 .net "ns0", 0 0, L_0x18b8d80;  1 drivers
v0x1779600_0 .net "ns1", 0 0, L_0x18b8ee0;  1 drivers
v0x17796a0_0 .net "ns2", 0 0, L_0x18b9040;  1 drivers
v0x1779740_0 .net "out", 0 0, L_0x18b9be0;  alias, 1 drivers
v0x17797e0_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x17798a0_0 .net "sltWire", 0 0, L_0x18b94a0;  1 drivers
v0x1779960_0 .net "xorWire", 0 0, L_0x18b9390;  1 drivers
L_0x18b8df0 .part v0x17406a0_0, 0, 1;
L_0x18b8f50 .part v0x17406a0_0, 1, 1;
L_0x18b90b0 .part v0x17406a0_0, 2, 1;
L_0x18b9400 .part v0x17406a0_0, 0, 1;
L_0x18b95e0 .part v0x17406a0_0, 1, 1;
L_0x18b9740 .part v0x17406a0_0, 1, 1;
L_0x18b9870 .part v0x17406a0_0, 0, 1;
L_0x18b9af0 .part v0x17406a0_0, 2, 1;
S_0x177a810 .scope generate, "genALUs[19]" "genALUs[19]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x177a9d0 .param/l "bit" 0 4 127, +C4<010011>;
S_0x177aa90 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x177a810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18b9ed0 .functor XOR 1, L_0x18bbb80, v0x1740480_0, C4<0>, C4<0>;
L_0x18ba5a0 .functor NOR 1, L_0x18bbae0, L_0x18bbb80, C4<0>, C4<0>;
L_0x18ba6a0 .functor XOR 1, L_0x18bbae0, L_0x18bbb80, C4<0>, C4<0>;
L_0x18ba760 .functor NAND 1, L_0x18bbae0, L_0x18bbb80, C4<1>, C4<1>;
L_0x18ba860 .functor XOR 1, v0x17405d0_0, L_0x18ba5a0, C4<0>, C4<0>;
L_0x18ba920 .functor XOR 1, v0x17405d0_0, L_0x18ba760, C4<0>, C4<0>;
v0x177ce60_0 .net "a", 0 0, L_0x18bbae0;  1 drivers
v0x177cf50_0 .net "addSubtract", 0 0, L_0x18ba530;  1 drivers
v0x177cff0_0 .net "b", 0 0, L_0x18bbb80;  1 drivers
v0x177d090_0 .net "bOut", 0 0, L_0x18b9ed0;  1 drivers
v0x177d160_0 .net "carryin", 0 0, L_0x18ba110;  1 drivers
v0x177d250_0 .net "carryout", 0 0, L_0x18ba3d0;  1 drivers
v0x177d320_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x177d3c0_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x177d460_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x177d590_0 .net "nandOut", 0 0, L_0x18ba920;  1 drivers
v0x177d660_0 .net "nandgate", 0 0, L_0x18ba760;  1 drivers
v0x177d700_0 .net "norOut", 0 0, L_0x18ba860;  1 drivers
v0x177d7d0_0 .net "norgate", 0 0, L_0x18ba5a0;  1 drivers
v0x177d870_0 .net "result", 0 0, L_0x18bb890;  1 drivers
L_0x7f942ba85140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x177d940_0 .net "slt", 0 0, L_0x7f942ba85140;  1 drivers
v0x177d9e0_0 .net "xorgate", 0 0, L_0x18ba6a0;  1 drivers
S_0x177ad90 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x177aa90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18b9f40 .functor AND 1, L_0x18bbae0, L_0x18b9ed0, C4<1>, C4<1>;
L_0x18ba000 .functor XOR 1, L_0x18bbae0, L_0x18b9ed0, C4<0>, C4<0>;
L_0x18ba360 .functor AND 1, L_0x18ba000, L_0x18ba110, C4<1>, C4<1>;
L_0x18ba3d0 .functor OR 1, L_0x18ba360, L_0x18b9f40, C4<0>, C4<0>;
L_0x18ba530 .functor XOR 1, L_0x18ba000, L_0x18ba110, C4<0>, C4<0>;
v0x177b030_0 .net "G", 0 0, L_0x18b9f40;  1 drivers
v0x177b110_0 .net "P", 0 0, L_0x18ba000;  1 drivers
v0x177b1d0_0 .net "PandCin", 0 0, L_0x18ba360;  1 drivers
v0x177b2a0_0 .net "a", 0 0, L_0x18bbae0;  alias, 1 drivers
v0x177b360_0 .net "b", 0 0, L_0x18b9ed0;  alias, 1 drivers
v0x177b470_0 .net "carryin", 0 0, L_0x18ba110;  alias, 1 drivers
v0x177b530_0 .net "carryout", 0 0, L_0x18ba3d0;  alias, 1 drivers
v0x177b5f0_0 .net "sum", 0 0, L_0x18ba530;  alias, 1 drivers
S_0x177b750 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x177aa90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18baa30 .functor NOT 1, L_0x18baaa0, C4<0>, C4<0>, C4<0>;
L_0x18bab90 .functor NOT 1, L_0x18bac00, C4<0>, C4<0>, C4<0>;
L_0x18bacf0 .functor NOT 1, L_0x18bad60, C4<0>, C4<0>, C4<0>;
L_0x18bae50 .functor AND 1, L_0x18bacf0, L_0x18bab90, L_0x18baa30, L_0x18ba530;
L_0x18bb040 .functor AND 1, L_0x18bacf0, L_0x18bab90, L_0x18bb0b0, L_0x18ba6a0;
L_0x18bb150 .functor AND 1, L_0x18bacf0, L_0x18bb290, L_0x18baa30, L_0x7f942ba85140;
L_0x18bb380 .functor AND 1, L_0x18bacf0, L_0x18bb3f0, L_0x18bb520, L_0x18ba920;
L_0x18bb610 .functor AND 1, L_0x18bb7a0, L_0x18bab90, L_0x18baa30, L_0x18ba860;
L_0x18bb890/0/0 .functor OR 1, L_0x18bae50, L_0x18bb040, L_0x18bb150, L_0x18bb380;
L_0x18bb890/0/4 .functor OR 1, L_0x18bb610, C4<0>, C4<0>, C4<0>;
L_0x18bb890 .functor OR 1, L_0x18bb890/0/0, L_0x18bb890/0/4, C4<0>, C4<0>;
v0x177b9f0_0 .net *"_s1", 0 0, L_0x18baaa0;  1 drivers
v0x177bad0_0 .net *"_s11", 0 0, L_0x18bb3f0;  1 drivers
v0x177bbb0_0 .net *"_s13", 0 0, L_0x18bb520;  1 drivers
v0x177bc70_0 .net *"_s15", 0 0, L_0x18bb7a0;  1 drivers
v0x177bd50_0 .net *"_s3", 0 0, L_0x18bac00;  1 drivers
v0x177be80_0 .net *"_s5", 0 0, L_0x18bad60;  1 drivers
v0x177bf60_0 .net *"_s7", 0 0, L_0x18bb0b0;  1 drivers
v0x177c040_0 .net *"_s9", 0 0, L_0x18bb290;  1 drivers
v0x177c120_0 .net "a0", 0 0, L_0x18ba530;  alias, 1 drivers
v0x177c250_0 .net "a1", 0 0, L_0x18ba6a0;  alias, 1 drivers
v0x177c2f0_0 .net "a2", 0 0, L_0x7f942ba85140;  alias, 1 drivers
v0x177c3b0_0 .net "a3", 0 0, L_0x18ba920;  alias, 1 drivers
v0x177c470_0 .net "a4", 0 0, L_0x18ba860;  alias, 1 drivers
v0x177c530_0 .net "addWire", 0 0, L_0x18bae50;  1 drivers
v0x177c5f0_0 .net "nandWire", 0 0, L_0x18bb380;  1 drivers
v0x177c6b0_0 .net "norWire", 0 0, L_0x18bb610;  1 drivers
v0x177c770_0 .net "ns0", 0 0, L_0x18baa30;  1 drivers
v0x177c920_0 .net "ns1", 0 0, L_0x18bab90;  1 drivers
v0x177c9c0_0 .net "ns2", 0 0, L_0x18bacf0;  1 drivers
v0x177ca60_0 .net "out", 0 0, L_0x18bb890;  alias, 1 drivers
v0x177cb00_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x177cbc0_0 .net "sltWire", 0 0, L_0x18bb150;  1 drivers
v0x177cc80_0 .net "xorWire", 0 0, L_0x18bb040;  1 drivers
L_0x18baaa0 .part v0x17406a0_0, 0, 1;
L_0x18bac00 .part v0x17406a0_0, 1, 1;
L_0x18bad60 .part v0x17406a0_0, 2, 1;
L_0x18bb0b0 .part v0x17406a0_0, 0, 1;
L_0x18bb290 .part v0x17406a0_0, 1, 1;
L_0x18bb3f0 .part v0x17406a0_0, 1, 1;
L_0x18bb520 .part v0x17406a0_0, 0, 1;
L_0x18bb7a0 .part v0x17406a0_0, 2, 1;
S_0x177db30 .scope generate, "genALUs[20]" "genALUs[20]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x177dcf0 .param/l "bit" 0 4 127, +C4<010100>;
S_0x177ddb0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x177db30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18ba240 .functor XOR 1, L_0x18bbc20, v0x1740480_0, C4<0>, C4<0>;
L_0x18bc290 .functor NOR 1, L_0x18bd7d0, L_0x18bbc20, C4<0>, C4<0>;
L_0x18bc390 .functor XOR 1, L_0x18bd7d0, L_0x18bbc20, C4<0>, C4<0>;
L_0x18bc450 .functor NAND 1, L_0x18bd7d0, L_0x18bbc20, C4<1>, C4<1>;
L_0x18bc550 .functor XOR 1, v0x17405d0_0, L_0x18bc290, C4<0>, C4<0>;
L_0x18bc610 .functor XOR 1, v0x17405d0_0, L_0x18bc450, C4<0>, C4<0>;
v0x1780180_0 .net "a", 0 0, L_0x18bd7d0;  1 drivers
v0x1780270_0 .net "addSubtract", 0 0, L_0x18bc220;  1 drivers
v0x1780310_0 .net "b", 0 0, L_0x18bbc20;  1 drivers
v0x17803b0_0 .net "bOut", 0 0, L_0x18ba240;  1 drivers
v0x1780480_0 .net "carryin", 0 0, L_0x18bbcc0;  1 drivers
v0x1780570_0 .net "carryout", 0 0, L_0x18bc0c0;  1 drivers
v0x1780640_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x17806e0_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1780780_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x17808b0_0 .net "nandOut", 0 0, L_0x18bc610;  1 drivers
v0x1780980_0 .net "nandgate", 0 0, L_0x18bc450;  1 drivers
v0x1780a20_0 .net "norOut", 0 0, L_0x18bc550;  1 drivers
v0x1780af0_0 .net "norgate", 0 0, L_0x18bc290;  1 drivers
v0x1780b90_0 .net "result", 0 0, L_0x18bd580;  1 drivers
L_0x7f942ba85188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1780c60_0 .net "slt", 0 0, L_0x7f942ba85188;  1 drivers
v0x1780d00_0 .net "xorgate", 0 0, L_0x18bc390;  1 drivers
S_0x177e0b0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x177ddb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18bbe40 .functor AND 1, L_0x18bd7d0, L_0x18ba240, C4<1>, C4<1>;
L_0x18bbf00 .functor XOR 1, L_0x18bd7d0, L_0x18ba240, C4<0>, C4<0>;
L_0x18bc000 .functor AND 1, L_0x18bbf00, L_0x18bbcc0, C4<1>, C4<1>;
L_0x18bc0c0 .functor OR 1, L_0x18bc000, L_0x18bbe40, C4<0>, C4<0>;
L_0x18bc220 .functor XOR 1, L_0x18bbf00, L_0x18bbcc0, C4<0>, C4<0>;
v0x177e350_0 .net "G", 0 0, L_0x18bbe40;  1 drivers
v0x177e430_0 .net "P", 0 0, L_0x18bbf00;  1 drivers
v0x177e4f0_0 .net "PandCin", 0 0, L_0x18bc000;  1 drivers
v0x177e5c0_0 .net "a", 0 0, L_0x18bd7d0;  alias, 1 drivers
v0x177e680_0 .net "b", 0 0, L_0x18ba240;  alias, 1 drivers
v0x177e790_0 .net "carryin", 0 0, L_0x18bbcc0;  alias, 1 drivers
v0x177e850_0 .net "carryout", 0 0, L_0x18bc0c0;  alias, 1 drivers
v0x177e910_0 .net "sum", 0 0, L_0x18bc220;  alias, 1 drivers
S_0x177ea70 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x177ddb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18bc720 .functor NOT 1, L_0x18bc790, C4<0>, C4<0>, C4<0>;
L_0x18bc880 .functor NOT 1, L_0x18bc8f0, C4<0>, C4<0>, C4<0>;
L_0x18bc9e0 .functor NOT 1, L_0x18bca50, C4<0>, C4<0>, C4<0>;
L_0x18bcb40 .functor AND 1, L_0x18bc9e0, L_0x18bc880, L_0x18bc720, L_0x18bc220;
L_0x18bcd30 .functor AND 1, L_0x18bc9e0, L_0x18bc880, L_0x18bcda0, L_0x18bc390;
L_0x18bce40 .functor AND 1, L_0x18bc9e0, L_0x18bcf80, L_0x18bc720, L_0x7f942ba85188;
L_0x18bd070 .functor AND 1, L_0x18bc9e0, L_0x18bd0e0, L_0x18bd210, L_0x18bc610;
L_0x18bd300 .functor AND 1, L_0x18bd490, L_0x18bc880, L_0x18bc720, L_0x18bc550;
L_0x18bd580/0/0 .functor OR 1, L_0x18bcb40, L_0x18bcd30, L_0x18bce40, L_0x18bd070;
L_0x18bd580/0/4 .functor OR 1, L_0x18bd300, C4<0>, C4<0>, C4<0>;
L_0x18bd580 .functor OR 1, L_0x18bd580/0/0, L_0x18bd580/0/4, C4<0>, C4<0>;
v0x177ed10_0 .net *"_s1", 0 0, L_0x18bc790;  1 drivers
v0x177edf0_0 .net *"_s11", 0 0, L_0x18bd0e0;  1 drivers
v0x177eed0_0 .net *"_s13", 0 0, L_0x18bd210;  1 drivers
v0x177ef90_0 .net *"_s15", 0 0, L_0x18bd490;  1 drivers
v0x177f070_0 .net *"_s3", 0 0, L_0x18bc8f0;  1 drivers
v0x177f1a0_0 .net *"_s5", 0 0, L_0x18bca50;  1 drivers
v0x177f280_0 .net *"_s7", 0 0, L_0x18bcda0;  1 drivers
v0x177f360_0 .net *"_s9", 0 0, L_0x18bcf80;  1 drivers
v0x177f440_0 .net "a0", 0 0, L_0x18bc220;  alias, 1 drivers
v0x177f570_0 .net "a1", 0 0, L_0x18bc390;  alias, 1 drivers
v0x177f610_0 .net "a2", 0 0, L_0x7f942ba85188;  alias, 1 drivers
v0x177f6d0_0 .net "a3", 0 0, L_0x18bc610;  alias, 1 drivers
v0x177f790_0 .net "a4", 0 0, L_0x18bc550;  alias, 1 drivers
v0x177f850_0 .net "addWire", 0 0, L_0x18bcb40;  1 drivers
v0x177f910_0 .net "nandWire", 0 0, L_0x18bd070;  1 drivers
v0x177f9d0_0 .net "norWire", 0 0, L_0x18bd300;  1 drivers
v0x177fa90_0 .net "ns0", 0 0, L_0x18bc720;  1 drivers
v0x177fc40_0 .net "ns1", 0 0, L_0x18bc880;  1 drivers
v0x177fce0_0 .net "ns2", 0 0, L_0x18bc9e0;  1 drivers
v0x177fd80_0 .net "out", 0 0, L_0x18bd580;  alias, 1 drivers
v0x177fe20_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x177fee0_0 .net "sltWire", 0 0, L_0x18bce40;  1 drivers
v0x177ffa0_0 .net "xorWire", 0 0, L_0x18bcd30;  1 drivers
L_0x18bc790 .part v0x17406a0_0, 0, 1;
L_0x18bc8f0 .part v0x17406a0_0, 1, 1;
L_0x18bca50 .part v0x17406a0_0, 2, 1;
L_0x18bcda0 .part v0x17406a0_0, 0, 1;
L_0x18bcf80 .part v0x17406a0_0, 1, 1;
L_0x18bd0e0 .part v0x17406a0_0, 1, 1;
L_0x18bd210 .part v0x17406a0_0, 0, 1;
L_0x18bd490 .part v0x17406a0_0, 2, 1;
S_0x1780e50 .scope generate, "genALUs[21]" "genALUs[21]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1781010 .param/l "bit" 0 4 127, +C4<010101>;
S_0x17810d0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1780e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18bda60 .functor XOR 1, L_0x18bf170, v0x1740480_0, C4<0>, C4<0>;
L_0x18bdf20 .functor NOR 1, L_0x18bf0d0, L_0x18bf170, C4<0>, C4<0>;
L_0x18be020 .functor XOR 1, L_0x18bf0d0, L_0x18bf170, C4<0>, C4<0>;
L_0x18be0e0 .functor NAND 1, L_0x18bf0d0, L_0x18bf170, C4<1>, C4<1>;
L_0x18be1e0 .functor XOR 1, v0x17405d0_0, L_0x18bdf20, C4<0>, C4<0>;
L_0x18be2a0 .functor XOR 1, v0x17405d0_0, L_0x18be0e0, C4<0>, C4<0>;
v0x17834a0_0 .net "a", 0 0, L_0x18bf0d0;  1 drivers
v0x1783590_0 .net "addSubtract", 0 0, L_0x18bdeb0;  1 drivers
v0x1783630_0 .net "b", 0 0, L_0x18bf170;  1 drivers
v0x17836d0_0 .net "bOut", 0 0, L_0x18bda60;  1 drivers
v0x17837a0_0 .net "carryin", 0 0, L_0x18bd870;  1 drivers
v0x1783890_0 .net "carryout", 0 0, L_0x18bdd50;  1 drivers
v0x1783960_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1783a00_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1783aa0_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1783bd0_0 .net "nandOut", 0 0, L_0x18be2a0;  1 drivers
v0x1783ca0_0 .net "nandgate", 0 0, L_0x18be0e0;  1 drivers
v0x1783d40_0 .net "norOut", 0 0, L_0x18be1e0;  1 drivers
v0x1783e10_0 .net "norgate", 0 0, L_0x18bdf20;  1 drivers
v0x1783eb0_0 .net "result", 0 0, L_0x1778ea0;  1 drivers
L_0x7f942ba851d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1783f80_0 .net "slt", 0 0, L_0x7f942ba851d0;  1 drivers
v0x1784020_0 .net "xorgate", 0 0, L_0x18be020;  1 drivers
S_0x17813d0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17810d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18bdad0 .functor AND 1, L_0x18bf0d0, L_0x18bda60, C4<1>, C4<1>;
L_0x18bdb90 .functor XOR 1, L_0x18bf0d0, L_0x18bda60, C4<0>, C4<0>;
L_0x18bdc90 .functor AND 1, L_0x18bdb90, L_0x18bd870, C4<1>, C4<1>;
L_0x18bdd50 .functor OR 1, L_0x18bdc90, L_0x18bdad0, C4<0>, C4<0>;
L_0x18bdeb0 .functor XOR 1, L_0x18bdb90, L_0x18bd870, C4<0>, C4<0>;
v0x1781670_0 .net "G", 0 0, L_0x18bdad0;  1 drivers
v0x1781750_0 .net "P", 0 0, L_0x18bdb90;  1 drivers
v0x1781810_0 .net "PandCin", 0 0, L_0x18bdc90;  1 drivers
v0x17818e0_0 .net "a", 0 0, L_0x18bf0d0;  alias, 1 drivers
v0x17819a0_0 .net "b", 0 0, L_0x18bda60;  alias, 1 drivers
v0x1781ab0_0 .net "carryin", 0 0, L_0x18bd870;  alias, 1 drivers
v0x1781b70_0 .net "carryout", 0 0, L_0x18bdd50;  alias, 1 drivers
v0x1781c30_0 .net "sum", 0 0, L_0x18bdeb0;  alias, 1 drivers
S_0x1781d90 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17810d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18be3b0 .functor NOT 1, L_0x18be420, C4<0>, C4<0>, C4<0>;
L_0x18be510 .functor NOT 1, L_0x18be580, C4<0>, C4<0>, C4<0>;
L_0x18be670 .functor NOT 1, L_0x18be6e0, C4<0>, C4<0>, C4<0>;
L_0x18be7d0 .functor AND 1, L_0x18be670, L_0x18be510, L_0x18be3b0, L_0x18bdeb0;
L_0x18be9c0 .functor AND 1, L_0x18be670, L_0x18be510, L_0x18bea30, L_0x18be020;
L_0x18bead0 .functor AND 1, L_0x18be670, L_0x18bec10, L_0x18be3b0, L_0x7f942ba851d0;
L_0x18bed00 .functor AND 1, L_0x18be670, L_0x18bed70, L_0x18beea0, L_0x18be2a0;
L_0x1782800 .functor AND 1, L_0x18bef90, L_0x18be510, L_0x18be3b0, L_0x18be1e0;
L_0x1778ea0/0/0 .functor OR 1, L_0x18be7d0, L_0x18be9c0, L_0x18bead0, L_0x18bed00;
L_0x1778ea0/0/4 .functor OR 1, L_0x1782800, C4<0>, C4<0>, C4<0>;
L_0x1778ea0 .functor OR 1, L_0x1778ea0/0/0, L_0x1778ea0/0/4, C4<0>, C4<0>;
v0x1782030_0 .net *"_s1", 0 0, L_0x18be420;  1 drivers
v0x1782110_0 .net *"_s11", 0 0, L_0x18bed70;  1 drivers
v0x17821f0_0 .net *"_s13", 0 0, L_0x18beea0;  1 drivers
v0x17822b0_0 .net *"_s15", 0 0, L_0x18bef90;  1 drivers
v0x1782390_0 .net *"_s3", 0 0, L_0x18be580;  1 drivers
v0x17824c0_0 .net *"_s5", 0 0, L_0x18be6e0;  1 drivers
v0x17825a0_0 .net *"_s7", 0 0, L_0x18bea30;  1 drivers
v0x1782680_0 .net *"_s9", 0 0, L_0x18bec10;  1 drivers
v0x1782760_0 .net "a0", 0 0, L_0x18bdeb0;  alias, 1 drivers
v0x1782890_0 .net "a1", 0 0, L_0x18be020;  alias, 1 drivers
v0x1782930_0 .net "a2", 0 0, L_0x7f942ba851d0;  alias, 1 drivers
v0x17829f0_0 .net "a3", 0 0, L_0x18be2a0;  alias, 1 drivers
v0x1782ab0_0 .net "a4", 0 0, L_0x18be1e0;  alias, 1 drivers
v0x1782b70_0 .net "addWire", 0 0, L_0x18be7d0;  1 drivers
v0x1782c30_0 .net "nandWire", 0 0, L_0x18bed00;  1 drivers
v0x1782cf0_0 .net "norWire", 0 0, L_0x1782800;  1 drivers
v0x1782db0_0 .net "ns0", 0 0, L_0x18be3b0;  1 drivers
v0x1782f60_0 .net "ns1", 0 0, L_0x18be510;  1 drivers
v0x1783000_0 .net "ns2", 0 0, L_0x18be670;  1 drivers
v0x17830a0_0 .net "out", 0 0, L_0x1778ea0;  alias, 1 drivers
v0x1783140_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1783200_0 .net "sltWire", 0 0, L_0x18bead0;  1 drivers
v0x17832c0_0 .net "xorWire", 0 0, L_0x18be9c0;  1 drivers
L_0x18be420 .part v0x17406a0_0, 0, 1;
L_0x18be580 .part v0x17406a0_0, 1, 1;
L_0x18be6e0 .part v0x17406a0_0, 2, 1;
L_0x18bea30 .part v0x17406a0_0, 0, 1;
L_0x18bec10 .part v0x17406a0_0, 1, 1;
L_0x18bed70 .part v0x17406a0_0, 1, 1;
L_0x18beea0 .part v0x17406a0_0, 0, 1;
L_0x18bef90 .part v0x17406a0_0, 2, 1;
S_0x1784170 .scope generate, "genALUs[22]" "genALUs[22]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1784330 .param/l "bit" 0 4 127, +C4<010110>;
S_0x17843f0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1784170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18bd9a0 .functor XOR 1, L_0x18bf210, v0x1740480_0, C4<0>, C4<0>;
L_0x18bf810 .functor NOR 1, L_0x18c0cd0, L_0x18bf210, C4<0>, C4<0>;
L_0x18bf910 .functor XOR 1, L_0x18c0cd0, L_0x18bf210, C4<0>, C4<0>;
L_0x18bf9d0 .functor NAND 1, L_0x18c0cd0, L_0x18bf210, C4<1>, C4<1>;
L_0x18bfad0 .functor XOR 1, v0x17405d0_0, L_0x18bf810, C4<0>, C4<0>;
L_0x18bfb90 .functor XOR 1, v0x17405d0_0, L_0x18bf9d0, C4<0>, C4<0>;
v0x17867c0_0 .net "a", 0 0, L_0x18c0cd0;  1 drivers
v0x17868b0_0 .net "addSubtract", 0 0, L_0x18bf7a0;  1 drivers
v0x1786950_0 .net "b", 0 0, L_0x18bf210;  1 drivers
v0x17869f0_0 .net "bOut", 0 0, L_0x18bd9a0;  1 drivers
v0x1786ac0_0 .net "carryin", 0 0, L_0x18bf2b0;  1 drivers
v0x1786bb0_0 .net "carryout", 0 0, L_0x18bf640;  1 drivers
v0x1786c80_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1786d20_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1786dc0_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1786ef0_0 .net "nandOut", 0 0, L_0x18bfb90;  1 drivers
v0x1786fc0_0 .net "nandgate", 0 0, L_0x18bf9d0;  1 drivers
v0x1787060_0 .net "norOut", 0 0, L_0x18bfad0;  1 drivers
v0x1787130_0 .net "norgate", 0 0, L_0x18bf810;  1 drivers
v0x17871d0_0 .net "result", 0 0, L_0x18c0a80;  1 drivers
L_0x7f942ba85218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17872a0_0 .net "slt", 0 0, L_0x7f942ba85218;  1 drivers
v0x1787340_0 .net "xorgate", 0 0, L_0x18bf910;  1 drivers
S_0x17846f0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17843f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18bf410 .functor AND 1, L_0x18c0cd0, L_0x18bd9a0, C4<1>, C4<1>;
L_0x18bf480 .functor XOR 1, L_0x18c0cd0, L_0x18bd9a0, C4<0>, C4<0>;
L_0x18bf580 .functor AND 1, L_0x18bf480, L_0x18bf2b0, C4<1>, C4<1>;
L_0x18bf640 .functor OR 1, L_0x18bf580, L_0x18bf410, C4<0>, C4<0>;
L_0x18bf7a0 .functor XOR 1, L_0x18bf480, L_0x18bf2b0, C4<0>, C4<0>;
v0x1784990_0 .net "G", 0 0, L_0x18bf410;  1 drivers
v0x1784a70_0 .net "P", 0 0, L_0x18bf480;  1 drivers
v0x1784b30_0 .net "PandCin", 0 0, L_0x18bf580;  1 drivers
v0x1784c00_0 .net "a", 0 0, L_0x18c0cd0;  alias, 1 drivers
v0x1784cc0_0 .net "b", 0 0, L_0x18bd9a0;  alias, 1 drivers
v0x1784dd0_0 .net "carryin", 0 0, L_0x18bf2b0;  alias, 1 drivers
v0x1784e90_0 .net "carryout", 0 0, L_0x18bf640;  alias, 1 drivers
v0x1784f50_0 .net "sum", 0 0, L_0x18bf7a0;  alias, 1 drivers
S_0x17850b0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17843f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18bfca0 .functor NOT 1, L_0x18bfd10, C4<0>, C4<0>, C4<0>;
L_0x18bfe00 .functor NOT 1, L_0x18bfe70, C4<0>, C4<0>, C4<0>;
L_0x18bff60 .functor NOT 1, L_0x18bffd0, C4<0>, C4<0>, C4<0>;
L_0x18c00c0 .functor AND 1, L_0x18bff60, L_0x18bfe00, L_0x18bfca0, L_0x18bf7a0;
L_0x18c02b0 .functor AND 1, L_0x18bff60, L_0x18bfe00, L_0x18c0320, L_0x18bf910;
L_0x18c03c0 .functor AND 1, L_0x18bff60, L_0x18c04c0, L_0x18bfca0, L_0x7f942ba85218;
L_0x18c05b0 .functor AND 1, L_0x18bff60, L_0x18c0620, L_0x18c0710, L_0x18bfb90;
L_0x18c0800 .functor AND 1, L_0x18c0990, L_0x18bfe00, L_0x18bfca0, L_0x18bfad0;
L_0x18c0a80/0/0 .functor OR 1, L_0x18c00c0, L_0x18c02b0, L_0x18c03c0, L_0x18c05b0;
L_0x18c0a80/0/4 .functor OR 1, L_0x18c0800, C4<0>, C4<0>, C4<0>;
L_0x18c0a80 .functor OR 1, L_0x18c0a80/0/0, L_0x18c0a80/0/4, C4<0>, C4<0>;
v0x1785350_0 .net *"_s1", 0 0, L_0x18bfd10;  1 drivers
v0x1785430_0 .net *"_s11", 0 0, L_0x18c0620;  1 drivers
v0x1785510_0 .net *"_s13", 0 0, L_0x18c0710;  1 drivers
v0x17855d0_0 .net *"_s15", 0 0, L_0x18c0990;  1 drivers
v0x17856b0_0 .net *"_s3", 0 0, L_0x18bfe70;  1 drivers
v0x17857e0_0 .net *"_s5", 0 0, L_0x18bffd0;  1 drivers
v0x17858c0_0 .net *"_s7", 0 0, L_0x18c0320;  1 drivers
v0x17859a0_0 .net *"_s9", 0 0, L_0x18c04c0;  1 drivers
v0x1785a80_0 .net "a0", 0 0, L_0x18bf7a0;  alias, 1 drivers
v0x1785bb0_0 .net "a1", 0 0, L_0x18bf910;  alias, 1 drivers
v0x1785c50_0 .net "a2", 0 0, L_0x7f942ba85218;  alias, 1 drivers
v0x1785d10_0 .net "a3", 0 0, L_0x18bfb90;  alias, 1 drivers
v0x1785dd0_0 .net "a4", 0 0, L_0x18bfad0;  alias, 1 drivers
v0x1785e90_0 .net "addWire", 0 0, L_0x18c00c0;  1 drivers
v0x1785f50_0 .net "nandWire", 0 0, L_0x18c05b0;  1 drivers
v0x1786010_0 .net "norWire", 0 0, L_0x18c0800;  1 drivers
v0x17860d0_0 .net "ns0", 0 0, L_0x18bfca0;  1 drivers
v0x1786280_0 .net "ns1", 0 0, L_0x18bfe00;  1 drivers
v0x1786320_0 .net "ns2", 0 0, L_0x18bff60;  1 drivers
v0x17863c0_0 .net "out", 0 0, L_0x18c0a80;  alias, 1 drivers
v0x1786460_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1786520_0 .net "sltWire", 0 0, L_0x18c03c0;  1 drivers
v0x17865e0_0 .net "xorWire", 0 0, L_0x18c02b0;  1 drivers
L_0x18bfd10 .part v0x17406a0_0, 0, 1;
L_0x18bfe70 .part v0x17406a0_0, 1, 1;
L_0x18bffd0 .part v0x17406a0_0, 2, 1;
L_0x18c0320 .part v0x17406a0_0, 0, 1;
L_0x18c04c0 .part v0x17406a0_0, 1, 1;
L_0x18c0620 .part v0x17406a0_0, 1, 1;
L_0x18c0710 .part v0x17406a0_0, 0, 1;
L_0x18c0990 .part v0x17406a0_0, 2, 1;
S_0x1787490 .scope generate, "genALUs[23]" "genALUs[23]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1787650 .param/l "bit" 0 4 127, +C4<010111>;
S_0x1787710 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1787490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1785b20 .functor XOR 1, L_0x18c2ba0, v0x1740480_0, C4<0>, C4<0>;
L_0x18c15c0 .functor NOR 1, L_0x18c2b00, L_0x18c2ba0, C4<0>, C4<0>;
L_0x18c16c0 .functor XOR 1, L_0x18c2b00, L_0x18c2ba0, C4<0>, C4<0>;
L_0x18c1780 .functor NAND 1, L_0x18c2b00, L_0x18c2ba0, C4<1>, C4<1>;
L_0x18c1880 .functor XOR 1, v0x17405d0_0, L_0x18c15c0, C4<0>, C4<0>;
L_0x18c1940 .functor XOR 1, v0x17405d0_0, L_0x18c1780, C4<0>, C4<0>;
v0x1789ae0_0 .net "a", 0 0, L_0x18c2b00;  1 drivers
v0x1789bd0_0 .net "addSubtract", 0 0, L_0x18c1550;  1 drivers
v0x1789c70_0 .net "b", 0 0, L_0x18c2ba0;  1 drivers
v0x1789d10_0 .net "bOut", 0 0, L_0x1785b20;  1 drivers
v0x1789de0_0 .net "carryin", 0 0, L_0x18c0d70;  1 drivers
v0x1789ed0_0 .net "carryout", 0 0, L_0x18c13f0;  1 drivers
v0x1789fa0_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x178a040_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x178a0e0_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x178a210_0 .net "nandOut", 0 0, L_0x18c1940;  1 drivers
v0x178a2e0_0 .net "nandgate", 0 0, L_0x18c1780;  1 drivers
v0x178a380_0 .net "norOut", 0 0, L_0x18c1880;  1 drivers
v0x178a450_0 .net "norgate", 0 0, L_0x18c15c0;  1 drivers
v0x178a4f0_0 .net "result", 0 0, L_0x18c28b0;  1 drivers
L_0x7f942ba85260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x178a5c0_0 .net "slt", 0 0, L_0x7f942ba85260;  1 drivers
v0x178a660_0 .net "xorgate", 0 0, L_0x18c16c0;  1 drivers
S_0x1787a10 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1787710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1886af0 .functor AND 1, L_0x18c2b00, L_0x1785b20, C4<1>, C4<1>;
L_0x1886bb0 .functor XOR 1, L_0x18c2b00, L_0x1785b20, C4<0>, C4<0>;
L_0x1886cb0 .functor AND 1, L_0x1886bb0, L_0x18c0d70, C4<1>, C4<1>;
L_0x18c13f0 .functor OR 1, L_0x1886cb0, L_0x1886af0, C4<0>, C4<0>;
L_0x18c1550 .functor XOR 1, L_0x1886bb0, L_0x18c0d70, C4<0>, C4<0>;
v0x1787cb0_0 .net "G", 0 0, L_0x1886af0;  1 drivers
v0x1787d90_0 .net "P", 0 0, L_0x1886bb0;  1 drivers
v0x1787e50_0 .net "PandCin", 0 0, L_0x1886cb0;  1 drivers
v0x1787f20_0 .net "a", 0 0, L_0x18c2b00;  alias, 1 drivers
v0x1787fe0_0 .net "b", 0 0, L_0x1785b20;  alias, 1 drivers
v0x17880f0_0 .net "carryin", 0 0, L_0x18c0d70;  alias, 1 drivers
v0x17881b0_0 .net "carryout", 0 0, L_0x18c13f0;  alias, 1 drivers
v0x1788270_0 .net "sum", 0 0, L_0x18c1550;  alias, 1 drivers
S_0x17883d0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1787710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18c1a50 .functor NOT 1, L_0x18c1ac0, C4<0>, C4<0>, C4<0>;
L_0x18c1bb0 .functor NOT 1, L_0x18c1c20, C4<0>, C4<0>, C4<0>;
L_0x18c1d10 .functor NOT 1, L_0x18c1d80, C4<0>, C4<0>, C4<0>;
L_0x18c1e70 .functor AND 1, L_0x18c1d10, L_0x18c1bb0, L_0x18c1a50, L_0x18c1550;
L_0x18c2060 .functor AND 1, L_0x18c1d10, L_0x18c1bb0, L_0x18c20d0, L_0x18c16c0;
L_0x18c2170 .functor AND 1, L_0x18c1d10, L_0x18c22b0, L_0x18c1a50, L_0x7f942ba85260;
L_0x18c23a0 .functor AND 1, L_0x18c1d10, L_0x18c2410, L_0x18c2540, L_0x18c1940;
L_0x18c2630 .functor AND 1, L_0x18c27c0, L_0x18c1bb0, L_0x18c1a50, L_0x18c1880;
L_0x18c28b0/0/0 .functor OR 1, L_0x18c1e70, L_0x18c2060, L_0x18c2170, L_0x18c23a0;
L_0x18c28b0/0/4 .functor OR 1, L_0x18c2630, C4<0>, C4<0>, C4<0>;
L_0x18c28b0 .functor OR 1, L_0x18c28b0/0/0, L_0x18c28b0/0/4, C4<0>, C4<0>;
v0x1788670_0 .net *"_s1", 0 0, L_0x18c1ac0;  1 drivers
v0x1788750_0 .net *"_s11", 0 0, L_0x18c2410;  1 drivers
v0x1788830_0 .net *"_s13", 0 0, L_0x18c2540;  1 drivers
v0x17888f0_0 .net *"_s15", 0 0, L_0x18c27c0;  1 drivers
v0x17889d0_0 .net *"_s3", 0 0, L_0x18c1c20;  1 drivers
v0x1788b00_0 .net *"_s5", 0 0, L_0x18c1d80;  1 drivers
v0x1788be0_0 .net *"_s7", 0 0, L_0x18c20d0;  1 drivers
v0x1788cc0_0 .net *"_s9", 0 0, L_0x18c22b0;  1 drivers
v0x1788da0_0 .net "a0", 0 0, L_0x18c1550;  alias, 1 drivers
v0x1788ed0_0 .net "a1", 0 0, L_0x18c16c0;  alias, 1 drivers
v0x1788f70_0 .net "a2", 0 0, L_0x7f942ba85260;  alias, 1 drivers
v0x1789030_0 .net "a3", 0 0, L_0x18c1940;  alias, 1 drivers
v0x17890f0_0 .net "a4", 0 0, L_0x18c1880;  alias, 1 drivers
v0x17891b0_0 .net "addWire", 0 0, L_0x18c1e70;  1 drivers
v0x1789270_0 .net "nandWire", 0 0, L_0x18c23a0;  1 drivers
v0x1789330_0 .net "norWire", 0 0, L_0x18c2630;  1 drivers
v0x17893f0_0 .net "ns0", 0 0, L_0x18c1a50;  1 drivers
v0x17895a0_0 .net "ns1", 0 0, L_0x18c1bb0;  1 drivers
v0x1789640_0 .net "ns2", 0 0, L_0x18c1d10;  1 drivers
v0x17896e0_0 .net "out", 0 0, L_0x18c28b0;  alias, 1 drivers
v0x1789780_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1789840_0 .net "sltWire", 0 0, L_0x18c2170;  1 drivers
v0x1789900_0 .net "xorWire", 0 0, L_0x18c2060;  1 drivers
L_0x18c1ac0 .part v0x17406a0_0, 0, 1;
L_0x18c1c20 .part v0x17406a0_0, 1, 1;
L_0x18c1d80 .part v0x17406a0_0, 2, 1;
L_0x18c20d0 .part v0x17406a0_0, 0, 1;
L_0x18c22b0 .part v0x17406a0_0, 1, 1;
L_0x18c2410 .part v0x17406a0_0, 1, 1;
L_0x18c2540 .part v0x17406a0_0, 0, 1;
L_0x18c27c0 .part v0x17406a0_0, 2, 1;
S_0x178a7b0 .scope generate, "genALUs[24]" "genALUs[24]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x178a970 .param/l "bit" 0 4 127, +C4<011000>;
S_0x178aa30 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x178a7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18c0ea0 .functor XOR 1, L_0x18c2c40, v0x1740480_0, C4<0>, C4<0>;
L_0x18c3250 .functor NOR 1, L_0x18a7570, L_0x18c2c40, C4<0>, C4<0>;
L_0x18c3350 .functor XOR 1, L_0x18a7570, L_0x18c2c40, C4<0>, C4<0>;
L_0x18c3410 .functor NAND 1, L_0x18a7570, L_0x18c2c40, C4<1>, C4<1>;
L_0x18c3510 .functor XOR 1, v0x17405d0_0, L_0x18c3250, C4<0>, C4<0>;
L_0x18c35d0 .functor XOR 1, v0x17405d0_0, L_0x18c3410, C4<0>, C4<0>;
v0x178ce00_0 .net "a", 0 0, L_0x18a7570;  1 drivers
v0x178cef0_0 .net "addSubtract", 0 0, L_0x18c31e0;  1 drivers
v0x178cf90_0 .net "b", 0 0, L_0x18c2c40;  1 drivers
v0x178d030_0 .net "bOut", 0 0, L_0x18c0ea0;  1 drivers
v0x178d100_0 .net "carryin", 0 0, L_0x18c2ce0;  1 drivers
v0x178d1f0_0 .net "carryout", 0 0, L_0x18c3080;  1 drivers
v0x178d2c0_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x178d360_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x178d400_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x178d530_0 .net "nandOut", 0 0, L_0x18c35d0;  1 drivers
v0x178d600_0 .net "nandgate", 0 0, L_0x18c3410;  1 drivers
v0x178d6a0_0 .net "norOut", 0 0, L_0x18c3510;  1 drivers
v0x178d770_0 .net "norgate", 0 0, L_0x18c3250;  1 drivers
v0x178d810_0 .net "result", 0 0, L_0x18a7320;  1 drivers
L_0x7f942ba852a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x178d8e0_0 .net "slt", 0 0, L_0x7f942ba852a8;  1 drivers
v0x178d980_0 .net "xorgate", 0 0, L_0x18c3350;  1 drivers
S_0x178ad30 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x178aa30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18c0f10 .functor AND 1, L_0x18a7570, L_0x18c0ea0, C4<1>, C4<1>;
L_0x18c2ec0 .functor XOR 1, L_0x18a7570, L_0x18c0ea0, C4<0>, C4<0>;
L_0x18c2fc0 .functor AND 1, L_0x18c2ec0, L_0x18c2ce0, C4<1>, C4<1>;
L_0x18c3080 .functor OR 1, L_0x18c2fc0, L_0x18c0f10, C4<0>, C4<0>;
L_0x18c31e0 .functor XOR 1, L_0x18c2ec0, L_0x18c2ce0, C4<0>, C4<0>;
v0x178afd0_0 .net "G", 0 0, L_0x18c0f10;  1 drivers
v0x178b0b0_0 .net "P", 0 0, L_0x18c2ec0;  1 drivers
v0x178b170_0 .net "PandCin", 0 0, L_0x18c2fc0;  1 drivers
v0x178b240_0 .net "a", 0 0, L_0x18a7570;  alias, 1 drivers
v0x178b300_0 .net "b", 0 0, L_0x18c0ea0;  alias, 1 drivers
v0x178b410_0 .net "carryin", 0 0, L_0x18c2ce0;  alias, 1 drivers
v0x178b4d0_0 .net "carryout", 0 0, L_0x18c3080;  alias, 1 drivers
v0x178b590_0 .net "sum", 0 0, L_0x18c31e0;  alias, 1 drivers
S_0x178b6f0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x178aa30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18c36e0 .functor NOT 1, L_0x18c3750, C4<0>, C4<0>, C4<0>;
L_0x18c3840 .functor NOT 1, L_0x18c38b0, C4<0>, C4<0>, C4<0>;
L_0x18c39a0 .functor NOT 1, L_0x18c3a10, C4<0>, C4<0>, C4<0>;
L_0x18c3b00 .functor AND 1, L_0x18c39a0, L_0x18c3840, L_0x18c36e0, L_0x18c31e0;
L_0x18c3cf0 .functor AND 1, L_0x18c39a0, L_0x18c3840, L_0x18c3d60, L_0x18c3350;
L_0x18c3e00 .functor AND 1, L_0x18c39a0, L_0x18c3f40, L_0x18c36e0, L_0x7f942ba852a8;
L_0x18c4030 .functor AND 1, L_0x18c39a0, L_0x18c40a0, L_0x18c41d0, L_0x18c35d0;
L_0x178c160 .functor AND 1, L_0x18a7230, L_0x18c3840, L_0x18c36e0, L_0x18c3510;
L_0x18a7320/0/0 .functor OR 1, L_0x18c3b00, L_0x18c3cf0, L_0x18c3e00, L_0x18c4030;
L_0x18a7320/0/4 .functor OR 1, L_0x178c160, C4<0>, C4<0>, C4<0>;
L_0x18a7320 .functor OR 1, L_0x18a7320/0/0, L_0x18a7320/0/4, C4<0>, C4<0>;
v0x178b990_0 .net *"_s1", 0 0, L_0x18c3750;  1 drivers
v0x178ba70_0 .net *"_s11", 0 0, L_0x18c40a0;  1 drivers
v0x178bb50_0 .net *"_s13", 0 0, L_0x18c41d0;  1 drivers
v0x178bc10_0 .net *"_s15", 0 0, L_0x18a7230;  1 drivers
v0x178bcf0_0 .net *"_s3", 0 0, L_0x18c38b0;  1 drivers
v0x178be20_0 .net *"_s5", 0 0, L_0x18c3a10;  1 drivers
v0x178bf00_0 .net *"_s7", 0 0, L_0x18c3d60;  1 drivers
v0x178bfe0_0 .net *"_s9", 0 0, L_0x18c3f40;  1 drivers
v0x178c0c0_0 .net "a0", 0 0, L_0x18c31e0;  alias, 1 drivers
v0x178c1f0_0 .net "a1", 0 0, L_0x18c3350;  alias, 1 drivers
v0x178c290_0 .net "a2", 0 0, L_0x7f942ba852a8;  alias, 1 drivers
v0x178c350_0 .net "a3", 0 0, L_0x18c35d0;  alias, 1 drivers
v0x178c410_0 .net "a4", 0 0, L_0x18c3510;  alias, 1 drivers
v0x178c4d0_0 .net "addWire", 0 0, L_0x18c3b00;  1 drivers
v0x178c590_0 .net "nandWire", 0 0, L_0x18c4030;  1 drivers
v0x178c650_0 .net "norWire", 0 0, L_0x178c160;  1 drivers
v0x178c710_0 .net "ns0", 0 0, L_0x18c36e0;  1 drivers
v0x178c8c0_0 .net "ns1", 0 0, L_0x18c3840;  1 drivers
v0x178c960_0 .net "ns2", 0 0, L_0x18c39a0;  1 drivers
v0x178ca00_0 .net "out", 0 0, L_0x18a7320;  alias, 1 drivers
v0x178caa0_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x178cb60_0 .net "sltWire", 0 0, L_0x18c3e00;  1 drivers
v0x178cc20_0 .net "xorWire", 0 0, L_0x18c3cf0;  1 drivers
L_0x18c3750 .part v0x17406a0_0, 0, 1;
L_0x18c38b0 .part v0x17406a0_0, 1, 1;
L_0x18c3a10 .part v0x17406a0_0, 2, 1;
L_0x18c3d60 .part v0x17406a0_0, 0, 1;
L_0x18c3f40 .part v0x17406a0_0, 1, 1;
L_0x18c40a0 .part v0x17406a0_0, 1, 1;
L_0x18c41d0 .part v0x17406a0_0, 0, 1;
L_0x18a7230 .part v0x17406a0_0, 2, 1;
S_0x178dad0 .scope generate, "genALUs[25]" "genALUs[25]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x178dc90 .param/l "bit" 0 4 127, +C4<011001>;
S_0x178dd50 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x178dad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18a7860 .functor XOR 1, L_0x18c73d0, v0x1740480_0, C4<0>, C4<0>;
L_0x18a7d20 .functor NOR 1, L_0x18c7330, L_0x18c73d0, C4<0>, C4<0>;
L_0x18a7e20 .functor XOR 1, L_0x18c7330, L_0x18c73d0, C4<0>, C4<0>;
L_0x18a7ee0 .functor NAND 1, L_0x18c7330, L_0x18c73d0, C4<1>, C4<1>;
L_0x18a7fe0 .functor XOR 1, v0x17405d0_0, L_0x18a7d20, C4<0>, C4<0>;
L_0x18a80a0 .functor XOR 1, v0x17405d0_0, L_0x18a7ee0, C4<0>, C4<0>;
v0x1790120_0 .net "a", 0 0, L_0x18c7330;  1 drivers
v0x1790210_0 .net "addSubtract", 0 0, L_0x18a7cb0;  1 drivers
v0x17902b0_0 .net "b", 0 0, L_0x18c73d0;  1 drivers
v0x1790350_0 .net "bOut", 0 0, L_0x18a7860;  1 drivers
v0x1790420_0 .net "carryin", 0 0, L_0x18a7610;  1 drivers
v0x1790510_0 .net "carryout", 0 0, L_0x18a7b50;  1 drivers
v0x17905e0_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1790680_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1790720_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1790850_0 .net "nandOut", 0 0, L_0x18a80a0;  1 drivers
v0x1790920_0 .net "nandgate", 0 0, L_0x18a7ee0;  1 drivers
v0x17909c0_0 .net "norOut", 0 0, L_0x18a7fe0;  1 drivers
v0x1790a90_0 .net "norgate", 0 0, L_0x18a7d20;  1 drivers
v0x1790b30_0 .net "result", 0 0, L_0x18c70e0;  1 drivers
L_0x7f942ba852f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1790c00_0 .net "slt", 0 0, L_0x7f942ba852f0;  1 drivers
v0x1790ca0_0 .net "xorgate", 0 0, L_0x18a7e20;  1 drivers
S_0x178e050 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x178dd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18a78d0 .functor AND 1, L_0x18c7330, L_0x18a7860, C4<1>, C4<1>;
L_0x18a7990 .functor XOR 1, L_0x18c7330, L_0x18a7860, C4<0>, C4<0>;
L_0x18a7a90 .functor AND 1, L_0x18a7990, L_0x18a7610, C4<1>, C4<1>;
L_0x18a7b50 .functor OR 1, L_0x18a7a90, L_0x18a78d0, C4<0>, C4<0>;
L_0x18a7cb0 .functor XOR 1, L_0x18a7990, L_0x18a7610, C4<0>, C4<0>;
v0x178e2f0_0 .net "G", 0 0, L_0x18a78d0;  1 drivers
v0x178e3d0_0 .net "P", 0 0, L_0x18a7990;  1 drivers
v0x178e490_0 .net "PandCin", 0 0, L_0x18a7a90;  1 drivers
v0x178e560_0 .net "a", 0 0, L_0x18c7330;  alias, 1 drivers
v0x178e620_0 .net "b", 0 0, L_0x18a7860;  alias, 1 drivers
v0x178e730_0 .net "carryin", 0 0, L_0x18a7610;  alias, 1 drivers
v0x178e7f0_0 .net "carryout", 0 0, L_0x18a7b50;  alias, 1 drivers
v0x178e8b0_0 .net "sum", 0 0, L_0x18a7cb0;  alias, 1 drivers
S_0x178ea10 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x178dd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18c62d0 .functor NOT 1, L_0x18c6340, C4<0>, C4<0>, C4<0>;
L_0x18c63e0 .functor NOT 1, L_0x18c6450, C4<0>, C4<0>, C4<0>;
L_0x18c6540 .functor NOT 1, L_0x18c65b0, C4<0>, C4<0>, C4<0>;
L_0x18c66a0 .functor AND 1, L_0x18c6540, L_0x18c63e0, L_0x18c62d0, L_0x18a7cb0;
L_0x18c6890 .functor AND 1, L_0x18c6540, L_0x18c63e0, L_0x18c6900, L_0x18a7e20;
L_0x18c69a0 .functor AND 1, L_0x18c6540, L_0x18c6ae0, L_0x18c62d0, L_0x7f942ba852f0;
L_0x18c6bd0 .functor AND 1, L_0x18c6540, L_0x18c6c40, L_0x18c6d70, L_0x18a80a0;
L_0x18c6e60 .functor AND 1, L_0x18c6ff0, L_0x18c63e0, L_0x18c62d0, L_0x18a7fe0;
L_0x18c70e0/0/0 .functor OR 1, L_0x18c66a0, L_0x18c6890, L_0x18c69a0, L_0x18c6bd0;
L_0x18c70e0/0/4 .functor OR 1, L_0x18c6e60, C4<0>, C4<0>, C4<0>;
L_0x18c70e0 .functor OR 1, L_0x18c70e0/0/0, L_0x18c70e0/0/4, C4<0>, C4<0>;
v0x178ecb0_0 .net *"_s1", 0 0, L_0x18c6340;  1 drivers
v0x178ed90_0 .net *"_s11", 0 0, L_0x18c6c40;  1 drivers
v0x178ee70_0 .net *"_s13", 0 0, L_0x18c6d70;  1 drivers
v0x178ef30_0 .net *"_s15", 0 0, L_0x18c6ff0;  1 drivers
v0x178f010_0 .net *"_s3", 0 0, L_0x18c6450;  1 drivers
v0x178f140_0 .net *"_s5", 0 0, L_0x18c65b0;  1 drivers
v0x178f220_0 .net *"_s7", 0 0, L_0x18c6900;  1 drivers
v0x178f300_0 .net *"_s9", 0 0, L_0x18c6ae0;  1 drivers
v0x178f3e0_0 .net "a0", 0 0, L_0x18a7cb0;  alias, 1 drivers
v0x178f510_0 .net "a1", 0 0, L_0x18a7e20;  alias, 1 drivers
v0x178f5b0_0 .net "a2", 0 0, L_0x7f942ba852f0;  alias, 1 drivers
v0x178f670_0 .net "a3", 0 0, L_0x18a80a0;  alias, 1 drivers
v0x178f730_0 .net "a4", 0 0, L_0x18a7fe0;  alias, 1 drivers
v0x178f7f0_0 .net "addWire", 0 0, L_0x18c66a0;  1 drivers
v0x178f8b0_0 .net "nandWire", 0 0, L_0x18c6bd0;  1 drivers
v0x178f970_0 .net "norWire", 0 0, L_0x18c6e60;  1 drivers
v0x178fa30_0 .net "ns0", 0 0, L_0x18c62d0;  1 drivers
v0x178fbe0_0 .net "ns1", 0 0, L_0x18c63e0;  1 drivers
v0x178fc80_0 .net "ns2", 0 0, L_0x18c6540;  1 drivers
v0x178fd20_0 .net "out", 0 0, L_0x18c70e0;  alias, 1 drivers
v0x178fdc0_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x178fe80_0 .net "sltWire", 0 0, L_0x18c69a0;  1 drivers
v0x178ff40_0 .net "xorWire", 0 0, L_0x18c6890;  1 drivers
L_0x18c6340 .part v0x17406a0_0, 0, 1;
L_0x18c6450 .part v0x17406a0_0, 1, 1;
L_0x18c65b0 .part v0x17406a0_0, 2, 1;
L_0x18c6900 .part v0x17406a0_0, 0, 1;
L_0x18c6ae0 .part v0x17406a0_0, 1, 1;
L_0x18c6c40 .part v0x17406a0_0, 1, 1;
L_0x18c6d70 .part v0x17406a0_0, 0, 1;
L_0x18c6ff0 .part v0x17406a0_0, 2, 1;
S_0x1790df0 .scope generate, "genALUs[26]" "genALUs[26]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1790fb0 .param/l "bit" 0 4 127, +C4<011010>;
S_0x1791070 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1790df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18a7740 .functor XOR 1, L_0x18c7470, v0x1740480_0, C4<0>, C4<0>;
L_0x18c7ab0 .functor NOR 1, L_0x18c8fb0, L_0x18c7470, C4<0>, C4<0>;
L_0x18c7bb0 .functor XOR 1, L_0x18c8fb0, L_0x18c7470, C4<0>, C4<0>;
L_0x18c7c70 .functor NAND 1, L_0x18c8fb0, L_0x18c7470, C4<1>, C4<1>;
L_0x18c7d70 .functor XOR 1, v0x17405d0_0, L_0x18c7ab0, C4<0>, C4<0>;
L_0x18c7e30 .functor XOR 1, v0x17405d0_0, L_0x18c7c70, C4<0>, C4<0>;
v0x1793440_0 .net "a", 0 0, L_0x18c8fb0;  1 drivers
v0x1793530_0 .net "addSubtract", 0 0, L_0x18c7a40;  1 drivers
v0x17935d0_0 .net "b", 0 0, L_0x18c7470;  1 drivers
v0x1793670_0 .net "bOut", 0 0, L_0x18a7740;  1 drivers
v0x1793740_0 .net "carryin", 0 0, L_0x18c7510;  1 drivers
v0x1793830_0 .net "carryout", 0 0, L_0x18c78e0;  1 drivers
v0x1793900_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x17939a0_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1793a40_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1793b70_0 .net "nandOut", 0 0, L_0x18c7e30;  1 drivers
v0x1793c40_0 .net "nandgate", 0 0, L_0x18c7c70;  1 drivers
v0x1793ce0_0 .net "norOut", 0 0, L_0x18c7d70;  1 drivers
v0x1793db0_0 .net "norgate", 0 0, L_0x18c7ab0;  1 drivers
v0x1793e50_0 .net "result", 0 0, L_0x18c8d60;  1 drivers
L_0x7f942ba85338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1793f20_0 .net "slt", 0 0, L_0x7f942ba85338;  1 drivers
v0x1793fc0_0 .net "xorgate", 0 0, L_0x18c7bb0;  1 drivers
S_0x1791370 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1791070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18a77b0 .functor AND 1, L_0x18c8fb0, L_0x18a7740, C4<1>, C4<1>;
L_0x18c7720 .functor XOR 1, L_0x18c8fb0, L_0x18a7740, C4<0>, C4<0>;
L_0x18c7820 .functor AND 1, L_0x18c7720, L_0x18c7510, C4<1>, C4<1>;
L_0x18c78e0 .functor OR 1, L_0x18c7820, L_0x18a77b0, C4<0>, C4<0>;
L_0x18c7a40 .functor XOR 1, L_0x18c7720, L_0x18c7510, C4<0>, C4<0>;
v0x1791610_0 .net "G", 0 0, L_0x18a77b0;  1 drivers
v0x17916f0_0 .net "P", 0 0, L_0x18c7720;  1 drivers
v0x17917b0_0 .net "PandCin", 0 0, L_0x18c7820;  1 drivers
v0x1791880_0 .net "a", 0 0, L_0x18c8fb0;  alias, 1 drivers
v0x1791940_0 .net "b", 0 0, L_0x18a7740;  alias, 1 drivers
v0x1791a50_0 .net "carryin", 0 0, L_0x18c7510;  alias, 1 drivers
v0x1791b10_0 .net "carryout", 0 0, L_0x18c78e0;  alias, 1 drivers
v0x1791bd0_0 .net "sum", 0 0, L_0x18c7a40;  alias, 1 drivers
S_0x1791d30 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1791070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18c7f40 .functor NOT 1, L_0x18c7fb0, C4<0>, C4<0>, C4<0>;
L_0x18c80a0 .functor NOT 1, L_0x18c8110, C4<0>, C4<0>, C4<0>;
L_0x18c8200 .functor NOT 1, L_0x18c8270, C4<0>, C4<0>, C4<0>;
L_0x18c8360 .functor AND 1, L_0x18c8200, L_0x18c80a0, L_0x18c7f40, L_0x18c7a40;
L_0x18c8550 .functor AND 1, L_0x18c8200, L_0x18c80a0, L_0x18c85c0, L_0x18c7bb0;
L_0x18c8660 .functor AND 1, L_0x18c8200, L_0x18c8760, L_0x18c7f40, L_0x7f942ba85338;
L_0x18c8850 .functor AND 1, L_0x18c8200, L_0x18c88c0, L_0x18c89f0, L_0x18c7e30;
L_0x18c8ae0 .functor AND 1, L_0x18c8c70, L_0x18c80a0, L_0x18c7f40, L_0x18c7d70;
L_0x18c8d60/0/0 .functor OR 1, L_0x18c8360, L_0x18c8550, L_0x18c8660, L_0x18c8850;
L_0x18c8d60/0/4 .functor OR 1, L_0x18c8ae0, C4<0>, C4<0>, C4<0>;
L_0x18c8d60 .functor OR 1, L_0x18c8d60/0/0, L_0x18c8d60/0/4, C4<0>, C4<0>;
v0x1791fd0_0 .net *"_s1", 0 0, L_0x18c7fb0;  1 drivers
v0x17920b0_0 .net *"_s11", 0 0, L_0x18c88c0;  1 drivers
v0x1792190_0 .net *"_s13", 0 0, L_0x18c89f0;  1 drivers
v0x1792250_0 .net *"_s15", 0 0, L_0x18c8c70;  1 drivers
v0x1792330_0 .net *"_s3", 0 0, L_0x18c8110;  1 drivers
v0x1792460_0 .net *"_s5", 0 0, L_0x18c8270;  1 drivers
v0x1792540_0 .net *"_s7", 0 0, L_0x18c85c0;  1 drivers
v0x1792620_0 .net *"_s9", 0 0, L_0x18c8760;  1 drivers
v0x1792700_0 .net "a0", 0 0, L_0x18c7a40;  alias, 1 drivers
v0x1792830_0 .net "a1", 0 0, L_0x18c7bb0;  alias, 1 drivers
v0x17928d0_0 .net "a2", 0 0, L_0x7f942ba85338;  alias, 1 drivers
v0x1792990_0 .net "a3", 0 0, L_0x18c7e30;  alias, 1 drivers
v0x1792a50_0 .net "a4", 0 0, L_0x18c7d70;  alias, 1 drivers
v0x1792b10_0 .net "addWire", 0 0, L_0x18c8360;  1 drivers
v0x1792bd0_0 .net "nandWire", 0 0, L_0x18c8850;  1 drivers
v0x1792c90_0 .net "norWire", 0 0, L_0x18c8ae0;  1 drivers
v0x1792d50_0 .net "ns0", 0 0, L_0x18c7f40;  1 drivers
v0x1792f00_0 .net "ns1", 0 0, L_0x18c80a0;  1 drivers
v0x1792fa0_0 .net "ns2", 0 0, L_0x18c8200;  1 drivers
v0x1793040_0 .net "out", 0 0, L_0x18c8d60;  alias, 1 drivers
v0x17930e0_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x17931a0_0 .net "sltWire", 0 0, L_0x18c8660;  1 drivers
v0x1793260_0 .net "xorWire", 0 0, L_0x18c8550;  1 drivers
L_0x18c7fb0 .part v0x17406a0_0, 0, 1;
L_0x18c8110 .part v0x17406a0_0, 1, 1;
L_0x18c8270 .part v0x17406a0_0, 2, 1;
L_0x18c85c0 .part v0x17406a0_0, 0, 1;
L_0x18c8760 .part v0x17406a0_0, 1, 1;
L_0x18c88c0 .part v0x17406a0_0, 1, 1;
L_0x18c89f0 .part v0x17406a0_0, 0, 1;
L_0x18c8c70 .part v0x17406a0_0, 2, 1;
S_0x1794110 .scope generate, "genALUs[27]" "genALUs[27]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x17942d0 .param/l "bit" 0 4 127, +C4<011011>;
S_0x1794390 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1794110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18c7640 .functor XOR 1, L_0x18cad00, v0x1740480_0, C4<0>, C4<0>;
L_0x18c9720 .functor NOR 1, L_0x18cac60, L_0x18cad00, C4<0>, C4<0>;
L_0x18c9820 .functor XOR 1, L_0x18cac60, L_0x18cad00, C4<0>, C4<0>;
L_0x18c98e0 .functor NAND 1, L_0x18cac60, L_0x18cad00, C4<1>, C4<1>;
L_0x18c99e0 .functor XOR 1, v0x17405d0_0, L_0x18c9720, C4<0>, C4<0>;
L_0x18c9aa0 .functor XOR 1, v0x17405d0_0, L_0x18c98e0, C4<0>, C4<0>;
v0x1796720_0 .net "a", 0 0, L_0x18cac60;  1 drivers
v0x1796810_0 .net "addSubtract", 0 0, L_0x18c96b0;  1 drivers
v0x1796900_0 .net "b", 0 0, L_0x18cad00;  1 drivers
v0x17969a0_0 .net "bOut", 0 0, L_0x18c7640;  1 drivers
v0x1796a70_0 .net "carryin", 0 0, L_0x18ad3c0;  1 drivers
v0x1796b60_0 .net "carryout", 0 0, L_0x18c9550;  1 drivers
v0x1796c30_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1796cd0_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x1796d70_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1796ea0_0 .net "nandOut", 0 0, L_0x18c9aa0;  1 drivers
v0x1796f70_0 .net "nandgate", 0 0, L_0x18c98e0;  1 drivers
v0x1797010_0 .net "norOut", 0 0, L_0x18c99e0;  1 drivers
v0x17970e0_0 .net "norgate", 0 0, L_0x18c9720;  1 drivers
v0x1797180_0 .net "result", 0 0, L_0x18caa10;  1 drivers
L_0x7f942ba85380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1797250_0 .net "slt", 0 0, L_0x7f942ba85380;  1 drivers
v0x1797320_0 .net "xorgate", 0 0, L_0x18c9820;  1 drivers
S_0x1794690 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1794390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18c92d0 .functor AND 1, L_0x18cac60, L_0x18c7640, C4<1>, C4<1>;
L_0x18c9390 .functor XOR 1, L_0x18cac60, L_0x18c7640, C4<0>, C4<0>;
L_0x18c9490 .functor AND 1, L_0x18c9390, L_0x18ad3c0, C4<1>, C4<1>;
L_0x18c9550 .functor OR 1, L_0x18c9490, L_0x18c92d0, C4<0>, C4<0>;
L_0x18c96b0 .functor XOR 1, L_0x18c9390, L_0x18ad3c0, C4<0>, C4<0>;
v0x1794930_0 .net "G", 0 0, L_0x18c92d0;  1 drivers
v0x1794a10_0 .net "P", 0 0, L_0x18c9390;  1 drivers
v0x1794ad0_0 .net "PandCin", 0 0, L_0x18c9490;  1 drivers
v0x1794ba0_0 .net "a", 0 0, L_0x18cac60;  alias, 1 drivers
v0x1794c60_0 .net "b", 0 0, L_0x18c7640;  alias, 1 drivers
v0x1794d70_0 .net "carryin", 0 0, L_0x18ad3c0;  alias, 1 drivers
v0x1794e30_0 .net "carryout", 0 0, L_0x18c9550;  alias, 1 drivers
v0x1794ef0_0 .net "sum", 0 0, L_0x18c96b0;  alias, 1 drivers
S_0x1795050 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1794390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18c9bb0 .functor NOT 1, L_0x18c9c20, C4<0>, C4<0>, C4<0>;
L_0x18c9d10 .functor NOT 1, L_0x18c9d80, C4<0>, C4<0>, C4<0>;
L_0x18c9e70 .functor NOT 1, L_0x18c9ee0, C4<0>, C4<0>, C4<0>;
L_0x18c9fd0 .functor AND 1, L_0x18c9e70, L_0x18c9d10, L_0x18c9bb0, L_0x18c96b0;
L_0x18ca1c0 .functor AND 1, L_0x18c9e70, L_0x18c9d10, L_0x18ca230, L_0x18c9820;
L_0x18ca2d0 .functor AND 1, L_0x18c9e70, L_0x18ca410, L_0x18c9bb0, L_0x7f942ba85380;
L_0x18ca500 .functor AND 1, L_0x18c9e70, L_0x18ca570, L_0x18ca6a0, L_0x18c9aa0;
L_0x18ca790 .functor AND 1, L_0x18ca920, L_0x18c9d10, L_0x18c9bb0, L_0x18c99e0;
L_0x18caa10/0/0 .functor OR 1, L_0x18c9fd0, L_0x18ca1c0, L_0x18ca2d0, L_0x18ca500;
L_0x18caa10/0/4 .functor OR 1, L_0x18ca790, C4<0>, C4<0>, C4<0>;
L_0x18caa10 .functor OR 1, L_0x18caa10/0/0, L_0x18caa10/0/4, C4<0>, C4<0>;
v0x17952f0_0 .net *"_s1", 0 0, L_0x18c9c20;  1 drivers
v0x17953d0_0 .net *"_s11", 0 0, L_0x18ca570;  1 drivers
v0x17954b0_0 .net *"_s13", 0 0, L_0x18ca6a0;  1 drivers
v0x1795570_0 .net *"_s15", 0 0, L_0x18ca920;  1 drivers
v0x1795650_0 .net *"_s3", 0 0, L_0x18c9d80;  1 drivers
v0x1795780_0 .net *"_s5", 0 0, L_0x18c9ee0;  1 drivers
v0x1795860_0 .net *"_s7", 0 0, L_0x18ca230;  1 drivers
v0x1795940_0 .net *"_s9", 0 0, L_0x18ca410;  1 drivers
v0x1795a20_0 .net "a0", 0 0, L_0x18c96b0;  alias, 1 drivers
v0x1795b50_0 .net "a1", 0 0, L_0x18c9820;  alias, 1 drivers
v0x1795bf0_0 .net "a2", 0 0, L_0x7f942ba85380;  alias, 1 drivers
v0x1795cb0_0 .net "a3", 0 0, L_0x18c9aa0;  alias, 1 drivers
v0x1795d70_0 .net "a4", 0 0, L_0x18c99e0;  alias, 1 drivers
v0x1795e30_0 .net "addWire", 0 0, L_0x18c9fd0;  1 drivers
v0x1795ef0_0 .net "nandWire", 0 0, L_0x18ca500;  1 drivers
v0x1795fb0_0 .net "norWire", 0 0, L_0x18ca790;  1 drivers
v0x1796050_0 .net "ns0", 0 0, L_0x18c9bb0;  1 drivers
v0x1796200_0 .net "ns1", 0 0, L_0x18c9d10;  1 drivers
v0x17962a0_0 .net "ns2", 0 0, L_0x18c9e70;  1 drivers
v0x1796340_0 .net "out", 0 0, L_0x18caa10;  alias, 1 drivers
v0x17963e0_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1796480_0 .net "sltWire", 0 0, L_0x18ca2d0;  1 drivers
v0x1796540_0 .net "xorWire", 0 0, L_0x18ca1c0;  1 drivers
L_0x18c9c20 .part v0x17406a0_0, 0, 1;
L_0x18c9d80 .part v0x17406a0_0, 1, 1;
L_0x18c9ee0 .part v0x17406a0_0, 2, 1;
L_0x18ca230 .part v0x17406a0_0, 0, 1;
L_0x18ca410 .part v0x17406a0_0, 1, 1;
L_0x18ca570 .part v0x17406a0_0, 1, 1;
L_0x18ca6a0 .part v0x17406a0_0, 0, 1;
L_0x18ca920 .part v0x17406a0_0, 2, 1;
S_0x1797450 .scope generate, "genALUs[28]" "genALUs[28]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x1797610 .param/l "bit" 0 4 127, +C4<011100>;
S_0x17976d0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1797450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x17927c0 .functor XOR 1, L_0x18cb1b0, v0x1740480_0, C4<0>, C4<0>;
L_0x18cb500 .functor NOR 1, L_0x18cc9c0, L_0x18cb1b0, C4<0>, C4<0>;
L_0x18cb600 .functor XOR 1, L_0x18cc9c0, L_0x18cb1b0, C4<0>, C4<0>;
L_0x18cb6c0 .functor NAND 1, L_0x18cc9c0, L_0x18cb1b0, C4<1>, C4<1>;
L_0x18cb7c0 .functor XOR 1, v0x17405d0_0, L_0x18cb500, C4<0>, C4<0>;
L_0x18cb880 .functor XOR 1, v0x17405d0_0, L_0x18cb6c0, C4<0>, C4<0>;
v0x1799aa0_0 .net "a", 0 0, L_0x18cc9c0;  1 drivers
v0x1799b90_0 .net "addSubtract", 0 0, L_0x18cb490;  1 drivers
v0x1799c30_0 .net "b", 0 0, L_0x18cb1b0;  1 drivers
v0x1799cd0_0 .net "bOut", 0 0, L_0x17927c0;  1 drivers
v0x1799da0_0 .net "carryin", 0 0, L_0x18cb250;  1 drivers
v0x1799e90_0 .net "carryout", 0 0, L_0x18c91a0;  1 drivers
v0x1799f60_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x1766930_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x17669d0_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x179a410_0 .net "nandOut", 0 0, L_0x18cb880;  1 drivers
v0x179a4b0_0 .net "nandgate", 0 0, L_0x18cb6c0;  1 drivers
v0x179a550_0 .net "norOut", 0 0, L_0x18cb7c0;  1 drivers
v0x179a5f0_0 .net "norgate", 0 0, L_0x18cb500;  1 drivers
v0x179a690_0 .net "result", 0 0, L_0x18cc770;  1 drivers
L_0x7f942ba853c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x179a760_0 .net "slt", 0 0, L_0x7f942ba853c8;  1 drivers
v0x179a800_0 .net "xorgate", 0 0, L_0x18cb600;  1 drivers
S_0x17979d0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17976d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18ad460 .functor AND 1, L_0x18cc9c0, L_0x17927c0, C4<1>, C4<1>;
L_0x18ad520 .functor XOR 1, L_0x18cc9c0, L_0x17927c0, C4<0>, C4<0>;
L_0x18c90e0 .functor AND 1, L_0x18ad520, L_0x18cb250, C4<1>, C4<1>;
L_0x18c91a0 .functor OR 1, L_0x18c90e0, L_0x18ad460, C4<0>, C4<0>;
L_0x18cb490 .functor XOR 1, L_0x18ad520, L_0x18cb250, C4<0>, C4<0>;
v0x1797c70_0 .net "G", 0 0, L_0x18ad460;  1 drivers
v0x1797d50_0 .net "P", 0 0, L_0x18ad520;  1 drivers
v0x1797e10_0 .net "PandCin", 0 0, L_0x18c90e0;  1 drivers
v0x1797ee0_0 .net "a", 0 0, L_0x18cc9c0;  alias, 1 drivers
v0x1797fa0_0 .net "b", 0 0, L_0x17927c0;  alias, 1 drivers
v0x17980b0_0 .net "carryin", 0 0, L_0x18cb250;  alias, 1 drivers
v0x1798170_0 .net "carryout", 0 0, L_0x18c91a0;  alias, 1 drivers
v0x1798230_0 .net "sum", 0 0, L_0x18cb490;  alias, 1 drivers
S_0x1798390 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17976d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18cb990 .functor NOT 1, L_0x18cba00, C4<0>, C4<0>, C4<0>;
L_0x18cbaf0 .functor NOT 1, L_0x18cbb60, C4<0>, C4<0>, C4<0>;
L_0x18cbc50 .functor NOT 1, L_0x18cbcc0, C4<0>, C4<0>, C4<0>;
L_0x18cbdb0 .functor AND 1, L_0x18cbc50, L_0x18cbaf0, L_0x18cb990, L_0x18cb490;
L_0x18cbfa0 .functor AND 1, L_0x18cbc50, L_0x18cbaf0, L_0x18cc010, L_0x18cb600;
L_0x18cc0b0 .functor AND 1, L_0x18cbc50, L_0x18cc1b0, L_0x18cb990, L_0x7f942ba853c8;
L_0x18cc2a0 .functor AND 1, L_0x18cbc50, L_0x18cc310, L_0x18cc400, L_0x18cb880;
L_0x18cc4f0 .functor AND 1, L_0x18cc680, L_0x18cbaf0, L_0x18cb990, L_0x18cb7c0;
L_0x18cc770/0/0 .functor OR 1, L_0x18cbdb0, L_0x18cbfa0, L_0x18cc0b0, L_0x18cc2a0;
L_0x18cc770/0/4 .functor OR 1, L_0x18cc4f0, C4<0>, C4<0>, C4<0>;
L_0x18cc770 .functor OR 1, L_0x18cc770/0/0, L_0x18cc770/0/4, C4<0>, C4<0>;
v0x1798630_0 .net *"_s1", 0 0, L_0x18cba00;  1 drivers
v0x1798710_0 .net *"_s11", 0 0, L_0x18cc310;  1 drivers
v0x17987f0_0 .net *"_s13", 0 0, L_0x18cc400;  1 drivers
v0x17988b0_0 .net *"_s15", 0 0, L_0x18cc680;  1 drivers
v0x1798990_0 .net *"_s3", 0 0, L_0x18cbb60;  1 drivers
v0x1798ac0_0 .net *"_s5", 0 0, L_0x18cbcc0;  1 drivers
v0x1798ba0_0 .net *"_s7", 0 0, L_0x18cc010;  1 drivers
v0x1798c80_0 .net *"_s9", 0 0, L_0x18cc1b0;  1 drivers
v0x1798d60_0 .net "a0", 0 0, L_0x18cb490;  alias, 1 drivers
v0x1798e90_0 .net "a1", 0 0, L_0x18cb600;  alias, 1 drivers
v0x1798f30_0 .net "a2", 0 0, L_0x7f942ba853c8;  alias, 1 drivers
v0x1798ff0_0 .net "a3", 0 0, L_0x18cb880;  alias, 1 drivers
v0x17990b0_0 .net "a4", 0 0, L_0x18cb7c0;  alias, 1 drivers
v0x1799170_0 .net "addWire", 0 0, L_0x18cbdb0;  1 drivers
v0x1799230_0 .net "nandWire", 0 0, L_0x18cc2a0;  1 drivers
v0x17992f0_0 .net "norWire", 0 0, L_0x18cc4f0;  1 drivers
v0x17993b0_0 .net "ns0", 0 0, L_0x18cb990;  1 drivers
v0x1799560_0 .net "ns1", 0 0, L_0x18cbaf0;  1 drivers
v0x1799600_0 .net "ns2", 0 0, L_0x18cbc50;  1 drivers
v0x17996a0_0 .net "out", 0 0, L_0x18cc770;  alias, 1 drivers
v0x1799740_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x1799800_0 .net "sltWire", 0 0, L_0x18cc0b0;  1 drivers
v0x17998c0_0 .net "xorWire", 0 0, L_0x18cbfa0;  1 drivers
L_0x18cba00 .part v0x17406a0_0, 0, 1;
L_0x18cbb60 .part v0x17406a0_0, 1, 1;
L_0x18cbcc0 .part v0x17406a0_0, 2, 1;
L_0x18cc010 .part v0x17406a0_0, 0, 1;
L_0x18cc1b0 .part v0x17406a0_0, 1, 1;
L_0x18cc310 .part v0x17406a0_0, 1, 1;
L_0x18cc400 .part v0x17406a0_0, 0, 1;
L_0x18cc680 .part v0x17406a0_0, 2, 1;
S_0x179a950 .scope generate, "genALUs[29]" "genALUs[29]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x179ab10 .param/l "bit" 0 4 127, +C4<011101>;
S_0x179abd0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x179a950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18cb380 .functor XOR 1, L_0x18cea10, v0x1740480_0, C4<0>, C4<0>;
L_0x179a390 .functor NOR 1, L_0x18ce970, L_0x18cea10, C4<0>, C4<0>;
L_0x18cd5b0 .functor XOR 1, L_0x18ce970, L_0x18cea10, C4<0>, C4<0>;
L_0x18cd670 .functor NAND 1, L_0x18ce970, L_0x18cea10, C4<1>, C4<1>;
L_0x18cd770 .functor XOR 1, v0x17405d0_0, L_0x179a390, C4<0>, C4<0>;
L_0x18cd830 .functor XOR 1, v0x17405d0_0, L_0x18cd670, C4<0>, C4<0>;
v0x179cfe0_0 .net "a", 0 0, L_0x18ce970;  1 drivers
v0x179d0d0_0 .net "addSubtract", 0 0, L_0x179a320;  1 drivers
v0x179d170_0 .net "b", 0 0, L_0x18cea10;  1 drivers
v0x179d210_0 .net "bOut", 0 0, L_0x18cb380;  1 drivers
v0x179d2e0_0 .net "carryin", 0 0, L_0x18cca60;  1 drivers
v0x179d3d0_0 .net "carryout", 0 0, L_0x179a1c0;  1 drivers
v0x179d4a0_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x179d540_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x179d5e0_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x179d710_0 .net "nandOut", 0 0, L_0x18cd830;  1 drivers
v0x179d7e0_0 .net "nandgate", 0 0, L_0x18cd670;  1 drivers
v0x179d880_0 .net "norOut", 0 0, L_0x18cd770;  1 drivers
v0x179d950_0 .net "norgate", 0 0, L_0x179a390;  1 drivers
v0x179d9f0_0 .net "result", 0 0, L_0x18ce720;  1 drivers
L_0x7f942ba85410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x179dac0_0 .net "slt", 0 0, L_0x7f942ba85410;  1 drivers
v0x179db60_0 .net "xorgate", 0 0, L_0x18cd5b0;  1 drivers
S_0x179aed0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x179abd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1798e00 .functor AND 1, L_0x18ce970, L_0x18cb380, C4<1>, C4<1>;
L_0x179a000 .functor XOR 1, L_0x18ce970, L_0x18cb380, C4<0>, C4<0>;
L_0x179a100 .functor AND 1, L_0x179a000, L_0x18cca60, C4<1>, C4<1>;
L_0x179a1c0 .functor OR 1, L_0x179a100, L_0x1798e00, C4<0>, C4<0>;
L_0x179a320 .functor XOR 1, L_0x179a000, L_0x18cca60, C4<0>, C4<0>;
v0x179b170_0 .net "G", 0 0, L_0x1798e00;  1 drivers
v0x179b250_0 .net "P", 0 0, L_0x179a000;  1 drivers
v0x179b310_0 .net "PandCin", 0 0, L_0x179a100;  1 drivers
v0x179b3e0_0 .net "a", 0 0, L_0x18ce970;  alias, 1 drivers
v0x179b4a0_0 .net "b", 0 0, L_0x18cb380;  alias, 1 drivers
v0x179b5b0_0 .net "carryin", 0 0, L_0x18cca60;  alias, 1 drivers
v0x179b670_0 .net "carryout", 0 0, L_0x179a1c0;  alias, 1 drivers
v0x179b730_0 .net "sum", 0 0, L_0x179a320;  alias, 1 drivers
S_0x179b890 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x179abd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18cd940 .functor NOT 1, L_0x18cd9b0, C4<0>, C4<0>, C4<0>;
L_0x18cdaa0 .functor NOT 1, L_0x18cdb10, C4<0>, C4<0>, C4<0>;
L_0x18cdc00 .functor NOT 1, L_0x18cdc70, C4<0>, C4<0>, C4<0>;
L_0x18cdd60 .functor AND 1, L_0x18cdc00, L_0x18cdaa0, L_0x18cd940, L_0x179a320;
L_0x18cdf50 .functor AND 1, L_0x18cdc00, L_0x18cdaa0, L_0x18cdfc0, L_0x18cd5b0;
L_0x18ce060 .functor AND 1, L_0x18cdc00, L_0x18ce160, L_0x18cd940, L_0x7f942ba85410;
L_0x18ce250 .functor AND 1, L_0x18cdc00, L_0x18ce2c0, L_0x18ce3b0, L_0x18cd830;
L_0x18ce4a0 .functor AND 1, L_0x18ce630, L_0x18cdaa0, L_0x18cd940, L_0x18cd770;
L_0x18ce720/0/0 .functor OR 1, L_0x18cdd60, L_0x18cdf50, L_0x18ce060, L_0x18ce250;
L_0x18ce720/0/4 .functor OR 1, L_0x18ce4a0, C4<0>, C4<0>, C4<0>;
L_0x18ce720 .functor OR 1, L_0x18ce720/0/0, L_0x18ce720/0/4, C4<0>, C4<0>;
v0x179bb70_0 .net *"_s1", 0 0, L_0x18cd9b0;  1 drivers
v0x179bc50_0 .net *"_s11", 0 0, L_0x18ce2c0;  1 drivers
v0x179bd30_0 .net *"_s13", 0 0, L_0x18ce3b0;  1 drivers
v0x179bdf0_0 .net *"_s15", 0 0, L_0x18ce630;  1 drivers
v0x179bed0_0 .net *"_s3", 0 0, L_0x18cdb10;  1 drivers
v0x179c000_0 .net *"_s5", 0 0, L_0x18cdc70;  1 drivers
v0x179c0e0_0 .net *"_s7", 0 0, L_0x18cdfc0;  1 drivers
v0x179c1c0_0 .net *"_s9", 0 0, L_0x18ce160;  1 drivers
v0x179c2a0_0 .net "a0", 0 0, L_0x179a320;  alias, 1 drivers
v0x179c3d0_0 .net "a1", 0 0, L_0x18cd5b0;  alias, 1 drivers
v0x179c470_0 .net "a2", 0 0, L_0x7f942ba85410;  alias, 1 drivers
v0x179c530_0 .net "a3", 0 0, L_0x18cd830;  alias, 1 drivers
v0x179c5f0_0 .net "a4", 0 0, L_0x18cd770;  alias, 1 drivers
v0x179c6b0_0 .net "addWire", 0 0, L_0x18cdd60;  1 drivers
v0x179c770_0 .net "nandWire", 0 0, L_0x18ce250;  1 drivers
v0x179c830_0 .net "norWire", 0 0, L_0x18ce4a0;  1 drivers
v0x179c8f0_0 .net "ns0", 0 0, L_0x18cd940;  1 drivers
v0x179caa0_0 .net "ns1", 0 0, L_0x18cdaa0;  1 drivers
v0x179cb40_0 .net "ns2", 0 0, L_0x18cdc00;  1 drivers
v0x179cbe0_0 .net "out", 0 0, L_0x18ce720;  alias, 1 drivers
v0x179cc80_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x179cd40_0 .net "sltWire", 0 0, L_0x18ce060;  1 drivers
v0x179ce00_0 .net "xorWire", 0 0, L_0x18cdf50;  1 drivers
L_0x18cd9b0 .part v0x17406a0_0, 0, 1;
L_0x18cdb10 .part v0x17406a0_0, 1, 1;
L_0x18cdc70 .part v0x17406a0_0, 2, 1;
L_0x18cdfc0 .part v0x17406a0_0, 0, 1;
L_0x18ce160 .part v0x17406a0_0, 1, 1;
L_0x18ce2c0 .part v0x17406a0_0, 1, 1;
L_0x18ce3b0 .part v0x17406a0_0, 0, 1;
L_0x18ce630 .part v0x17406a0_0, 2, 1;
S_0x179dcb0 .scope generate, "genALUs[30]" "genALUs[30]" 4 127, 4 127 0, S_0x1739c60;
 .timescale 0 0;
P_0x176a690 .param/l "bit" 0 4 127, +C4<011110>;
S_0x179e080 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x179dcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18ccb90 .functor XOR 1, L_0x18ceab0, v0x1740480_0, C4<0>, C4<0>;
L_0x18cf0b0 .functor NOR 1, L_0x18d0570, L_0x18ceab0, C4<0>, C4<0>;
L_0x18cf1b0 .functor XOR 1, L_0x18d0570, L_0x18ceab0, C4<0>, C4<0>;
L_0x18cf270 .functor NAND 1, L_0x18d0570, L_0x18ceab0, C4<1>, C4<1>;
L_0x18cf370 .functor XOR 1, v0x17405d0_0, L_0x18cf0b0, C4<0>, C4<0>;
L_0x18cf430 .functor XOR 1, v0x17405d0_0, L_0x18cf270, C4<0>, C4<0>;
v0x17a0400_0 .net "a", 0 0, L_0x18d0570;  1 drivers
v0x17a04f0_0 .net "addSubtract", 0 0, L_0x18cf040;  1 drivers
v0x17a0590_0 .net "b", 0 0, L_0x18ceab0;  1 drivers
v0x17a0630_0 .net "bOut", 0 0, L_0x18ccb90;  1 drivers
v0x17a0700_0 .net "carryin", 0 0, L_0x18ceb50;  1 drivers
v0x17a07f0_0 .net "carryout", 0 0, L_0x18ceee0;  1 drivers
v0x17a08c0_0 .net "invertB", 0 0, v0x1740480_0;  alias, 1 drivers
v0x17a0960_0 .net "invertOut", 0 0, v0x17405d0_0;  alias, 1 drivers
v0x176d1a0_0 .net "muxindex", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x176d2d0_0 .net "nandOut", 0 0, L_0x18cf430;  1 drivers
v0x176d440_0 .net "nandgate", 0 0, L_0x18cf270;  1 drivers
v0x176d4e0_0 .net "norOut", 0 0, L_0x18cf370;  1 drivers
v0x176d5b0_0 .net "norgate", 0 0, L_0x18cf0b0;  1 drivers
v0x176d650_0 .net "result", 0 0, L_0x18d0320;  1 drivers
L_0x7f942ba85458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x176d720_0 .net "slt", 0 0, L_0x7f942ba85458;  1 drivers
v0x17a1620_0 .net "xorgate", 0 0, L_0x18cf1b0;  1 drivers
S_0x179e330 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x179e080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18ccc00 .functor AND 1, L_0x18d0570, L_0x18ccb90, C4<1>, C4<1>;
L_0x18ced70 .functor XOR 1, L_0x18d0570, L_0x18ccb90, C4<0>, C4<0>;
L_0x18cee70 .functor AND 1, L_0x18ced70, L_0x18ceb50, C4<1>, C4<1>;
L_0x18ceee0 .functor OR 1, L_0x18cee70, L_0x18ccc00, C4<0>, C4<0>;
L_0x18cf040 .functor XOR 1, L_0x18ced70, L_0x18ceb50, C4<0>, C4<0>;
v0x179e5d0_0 .net "G", 0 0, L_0x18ccc00;  1 drivers
v0x179e6b0_0 .net "P", 0 0, L_0x18ced70;  1 drivers
v0x179e770_0 .net "PandCin", 0 0, L_0x18cee70;  1 drivers
v0x179e840_0 .net "a", 0 0, L_0x18d0570;  alias, 1 drivers
v0x179e900_0 .net "b", 0 0, L_0x18ccb90;  alias, 1 drivers
v0x179ea10_0 .net "carryin", 0 0, L_0x18ceb50;  alias, 1 drivers
v0x179ead0_0 .net "carryout", 0 0, L_0x18ceee0;  alias, 1 drivers
v0x179eb90_0 .net "sum", 0 0, L_0x18cf040;  alias, 1 drivers
S_0x179ecf0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x179e080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18cf540 .functor NOT 1, L_0x18cf5b0, C4<0>, C4<0>, C4<0>;
L_0x18cf6a0 .functor NOT 1, L_0x18cf710, C4<0>, C4<0>, C4<0>;
L_0x18cf800 .functor NOT 1, L_0x18cf870, C4<0>, C4<0>, C4<0>;
L_0x18cf960 .functor AND 1, L_0x18cf800, L_0x18cf6a0, L_0x18cf540, L_0x18cf040;
L_0x18cfb50 .functor AND 1, L_0x18cf800, L_0x18cf6a0, L_0x18cfbc0, L_0x18cf1b0;
L_0x18cfc60 .functor AND 1, L_0x18cf800, L_0x18cfd60, L_0x18cf540, L_0x7f942ba85458;
L_0x18cfe50 .functor AND 1, L_0x18cf800, L_0x18cfec0, L_0x18cffb0, L_0x18cf430;
L_0x18d00a0 .functor AND 1, L_0x18d0230, L_0x18cf6a0, L_0x18cf540, L_0x18cf370;
L_0x18d0320/0/0 .functor OR 1, L_0x18cf960, L_0x18cfb50, L_0x18cfc60, L_0x18cfe50;
L_0x18d0320/0/4 .functor OR 1, L_0x18d00a0, C4<0>, C4<0>, C4<0>;
L_0x18d0320 .functor OR 1, L_0x18d0320/0/0, L_0x18d0320/0/4, C4<0>, C4<0>;
v0x179ef90_0 .net *"_s1", 0 0, L_0x18cf5b0;  1 drivers
v0x179f070_0 .net *"_s11", 0 0, L_0x18cfec0;  1 drivers
v0x179f150_0 .net *"_s13", 0 0, L_0x18cffb0;  1 drivers
v0x179f210_0 .net *"_s15", 0 0, L_0x18d0230;  1 drivers
v0x179f2f0_0 .net *"_s3", 0 0, L_0x18cf710;  1 drivers
v0x179f420_0 .net *"_s5", 0 0, L_0x18cf870;  1 drivers
v0x179f500_0 .net *"_s7", 0 0, L_0x18cfbc0;  1 drivers
v0x179f5e0_0 .net *"_s9", 0 0, L_0x18cfd60;  1 drivers
v0x179f6c0_0 .net "a0", 0 0, L_0x18cf040;  alias, 1 drivers
v0x179f7f0_0 .net "a1", 0 0, L_0x18cf1b0;  alias, 1 drivers
v0x179f890_0 .net "a2", 0 0, L_0x7f942ba85458;  alias, 1 drivers
v0x179f950_0 .net "a3", 0 0, L_0x18cf430;  alias, 1 drivers
v0x179fa10_0 .net "a4", 0 0, L_0x18cf370;  alias, 1 drivers
v0x179fad0_0 .net "addWire", 0 0, L_0x18cf960;  1 drivers
v0x179fb90_0 .net "nandWire", 0 0, L_0x18cfe50;  1 drivers
v0x179fc50_0 .net "norWire", 0 0, L_0x18d00a0;  1 drivers
v0x179fd10_0 .net "ns0", 0 0, L_0x18cf540;  1 drivers
v0x179fec0_0 .net "ns1", 0 0, L_0x18cf6a0;  1 drivers
v0x179ff60_0 .net "ns2", 0 0, L_0x18cf800;  1 drivers
v0x17a0000_0 .net "out", 0 0, L_0x18d0320;  alias, 1 drivers
v0x17a00a0_0 .net "select", 2 0, v0x17406a0_0;  alias, 1 drivers
v0x17a0160_0 .net "sltWire", 0 0, L_0x18cfc60;  1 drivers
v0x17a0220_0 .net "xorWire", 0 0, L_0x18cfb50;  1 drivers
L_0x18cf5b0 .part v0x17406a0_0, 0, 1;
L_0x18cf710 .part v0x17406a0_0, 1, 1;
L_0x18cf870 .part v0x17406a0_0, 2, 1;
L_0x18cfbc0 .part v0x17406a0_0, 0, 1;
L_0x18cfd60 .part v0x17406a0_0, 1, 1;
L_0x18cfec0 .part v0x17406a0_0, 1, 1;
L_0x18cffb0 .part v0x17406a0_0, 0, 1;
L_0x18d0230 .part v0x17406a0_0, 2, 1;
S_0x17a4950 .scope module, "pcBranch" "ALU" 3 147, 4 106 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1910980 .functor NOT 1, L_0x18f47b0, C4<0>, C4<0>, C4<0>;
L_0x182a490 .functor NOT 1, L_0x18f48a0, C4<0>, C4<0>, C4<0>;
L_0x1912370 .functor NOT 1, L_0x19123e0, C4<0>, C4<0>, C4<0>;
L_0x1912560 .functor AND 1, L_0x1912370, L_0x182a490, L_0x1910980, C4<1>;
L_0x1912dc0 .functor AND 1, L_0x1912370, L_0x1912e30, C4<1>, C4<1>;
L_0x1912ed0 .functor OR 1, L_0x1912560, L_0x1912dc0, C4<0>, C4<0>;
L_0x1912f90 .functor XOR 1, L_0x1910b00, L_0x1913090, C4<0>, C4<0>;
L_0x1912a90 .functor AND 1, L_0x1912f90, L_0x1912ed0, C4<1>, C4<1>;
L_0x1912bf0 .functor XOR 1, L_0x1912a90, L_0x1910c10, C4<0>, C4<0>;
L_0x1912cf0/0/0 .functor OR 1, L_0x1913580, L_0x19136b0, L_0x1913130, L_0x1913220;
L_0x1912cf0/0/4 .functor OR 1, L_0x1913310, L_0x1913bc0, L_0x1913750, L_0x1913840;
L_0x1912cf0/0/8 .functor OR 1, L_0x1913930, L_0x1913fe0, L_0x1913c60, L_0x1913d50;
L_0x1912cf0/0/12 .functor OR 1, L_0x1913e40, L_0x1913f30, L_0x1913a70, L_0x1914080;
L_0x1912cf0/0/16 .functor OR 1, L_0x1914170, L_0x1914260, L_0x1914350, L_0x1914a00;
L_0x1912cf0/0/20 .functor OR 1, L_0x1914630, L_0x1914720, L_0x1914810, L_0x1914900;
L_0x1912cf0/0/24 .functor OR 1, L_0x1914ef0, L_0x1914fe0, L_0x1914af0, L_0x1914be0;
L_0x1912cf0/0/28 .functor OR 1, L_0x1914cd0, L_0x1914dc0, L_0x19143f0, L_0x19144e0;
L_0x1912cf0/1/0 .functor OR 1, L_0x1912cf0/0/0, L_0x1912cf0/0/4, L_0x1912cf0/0/8, L_0x1912cf0/0/12;
L_0x1912cf0/1/4 .functor OR 1, L_0x1912cf0/0/16, L_0x1912cf0/0/20, L_0x1912cf0/0/24, L_0x1912cf0/0/28;
L_0x1912cf0 .functor NOR 1, L_0x1912cf0/1/0, L_0x1912cf0/1/4, C4<0>, C4<0>;
v0x182c3f0_0 .net "Cout", 30 0, L_0x19104c0;  1 drivers
v0x182c4f0_0 .net *"_s231", 0 0, L_0x18f47b0;  1 drivers
v0x182c5d0_0 .net *"_s233", 0 0, L_0x18f48a0;  1 drivers
v0x182c6c0_0 .net *"_s235", 0 0, L_0x19123e0;  1 drivers
v0x182c7a0_0 .net *"_s237", 0 0, L_0x1912e30;  1 drivers
v0x182c880_0 .net *"_s239", 0 0, L_0x1913090;  1 drivers
v0x182c960_0 .net *"_s241", 0 0, L_0x1913580;  1 drivers
v0x182ca40_0 .net *"_s243", 0 0, L_0x19136b0;  1 drivers
v0x182cb20_0 .net *"_s245", 0 0, L_0x1913130;  1 drivers
v0x182cc90_0 .net *"_s247", 0 0, L_0x1913220;  1 drivers
v0x182cd70_0 .net *"_s249", 0 0, L_0x1913310;  1 drivers
v0x182ce50_0 .net *"_s251", 0 0, L_0x1913bc0;  1 drivers
v0x182cf30_0 .net *"_s253", 0 0, L_0x1913750;  1 drivers
v0x182d010_0 .net *"_s255", 0 0, L_0x1913840;  1 drivers
v0x182d0f0_0 .net *"_s257", 0 0, L_0x1913930;  1 drivers
v0x182d1d0_0 .net *"_s259", 0 0, L_0x1913fe0;  1 drivers
v0x182d2b0_0 .net *"_s261", 0 0, L_0x1913c60;  1 drivers
v0x182d460_0 .net *"_s263", 0 0, L_0x1913d50;  1 drivers
v0x182d500_0 .net *"_s265", 0 0, L_0x1913e40;  1 drivers
v0x182d5e0_0 .net *"_s267", 0 0, L_0x1913f30;  1 drivers
v0x182d6c0_0 .net *"_s269", 0 0, L_0x1913a70;  1 drivers
v0x182d7a0_0 .net *"_s271", 0 0, L_0x1914080;  1 drivers
v0x182d880_0 .net *"_s273", 0 0, L_0x1914170;  1 drivers
v0x182d960_0 .net *"_s275", 0 0, L_0x1914260;  1 drivers
v0x182da40_0 .net *"_s277", 0 0, L_0x1914350;  1 drivers
v0x182db20_0 .net *"_s279", 0 0, L_0x1914a00;  1 drivers
v0x182dc00_0 .net *"_s281", 0 0, L_0x1914630;  1 drivers
v0x182dce0_0 .net *"_s283", 0 0, L_0x1914720;  1 drivers
v0x182ddc0_0 .net *"_s285", 0 0, L_0x1914810;  1 drivers
v0x182dea0_0 .net *"_s287", 0 0, L_0x1914900;  1 drivers
v0x182df80_0 .net *"_s289", 0 0, L_0x1914ef0;  1 drivers
v0x182e060_0 .net *"_s291", 0 0, L_0x1914fe0;  1 drivers
v0x182e140_0 .net *"_s293", 0 0, L_0x1914af0;  1 drivers
v0x182d390_0 .net *"_s295", 0 0, L_0x1914be0;  1 drivers
v0x182e410_0 .net *"_s297", 0 0, L_0x1914cd0;  1 drivers
v0x182e4f0_0 .net *"_s299", 0 0, L_0x1914dc0;  1 drivers
v0x182e5d0_0 .net *"_s301", 0 0, L_0x19143f0;  1 drivers
v0x182e6b0_0 .net *"_s303", 0 0, L_0x19144e0;  1 drivers
v0x182e790_0 .net "addMode", 0 0, L_0x1912560;  1 drivers
v0x182e850_0 .net "carryout", 0 0, L_0x1910b00;  1 drivers
L_0x7f942ba85e30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x182e8f0_0 .net "command", 2 0, L_0x7f942ba85e30;  1 drivers
v0x182e9b0_0 .net "invertB", 0 0, v0x17ab1b0_0;  1 drivers
v0x182ea50_0 .net "invertOut", 0 0, v0x17ab300_0;  1 drivers
v0x182eaf0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  1 drivers
v0x182eb90_0 .net "ncmd0", 0 0, L_0x1910980;  1 drivers
v0x182ec50_0 .net "ncmd1", 0 0, L_0x182a490;  1 drivers
v0x182ed10_0 .net "ncmd2", 0 0, L_0x1912370;  1 drivers
v0x182edd0_0 .net "opOvf", 0 0, L_0x1912ed0;  1 drivers
v0x182ee90_0 .net "operandA", 31 0, L_0x1857d70;  alias, 1 drivers
v0x182ef70_0 .net "operandB", 31 0, L_0x18d3e70;  alias, 1 drivers
v0x182f080_0 .net "overflow", 0 0, L_0x1912a90;  1 drivers
v0x182f140_0 .net "ovf_internal", 0 0, L_0x1912f90;  1 drivers
v0x182f200_0 .net "result", 31 0, L_0x19121c0;  alias, 1 drivers
v0x182f2c0_0 .net "set_in", 0 0, L_0x1912bf0;  1 drivers
v0x182f3b0_0 .net "set_out", 0 0, L_0x1910c10;  1 drivers
v0x182f450_0 .net "subSltMode", 0 0, L_0x1912dc0;  1 drivers
v0x182f4f0_0 .net "zero", 0 0, L_0x1912cf0;  1 drivers
L_0x18d91b0 .part L_0x1857d70, 1, 1;
L_0x18d92e0 .part L_0x18d3e70, 1, 1;
L_0x18d9380 .part L_0x19104c0, 0, 1;
L_0x18dae30 .part L_0x1857d70, 2, 1;
L_0x18daed0 .part L_0x18d3e70, 2, 1;
L_0x18daf70 .part L_0x19104c0, 1, 1;
L_0x18dcaf0 .part L_0x1857d70, 3, 1;
L_0x18dcb90 .part L_0x18d3e70, 3, 1;
L_0x18dcc80 .part L_0x19104c0, 2, 1;
L_0x18de770 .part L_0x1857d70, 4, 1;
L_0x18de810 .part L_0x18d3e70, 4, 1;
L_0x18de8b0 .part L_0x19104c0, 3, 1;
L_0x18e01c0 .part L_0x1857d70, 5, 1;
L_0x18e0370 .part L_0x18d3e70, 5, 1;
L_0x18e0410 .part L_0x19104c0, 4, 1;
L_0x18e1e50 .part L_0x1857d70, 6, 1;
L_0x18e1ef0 .part L_0x18d3e70, 6, 1;
L_0x18e1f90 .part L_0x19104c0, 5, 1;
L_0x18e3af0 .part L_0x1857d70, 7, 1;
L_0x18e3b90 .part L_0x18d3e70, 7, 1;
L_0x18e20c0 .part L_0x19104c0, 6, 1;
L_0x182be80 .part L_0x1857d70, 8, 1;
L_0x18e3c30 .part L_0x18d3e70, 8, 1;
L_0x182bfe0 .part L_0x19104c0, 7, 1;
L_0x18e7b30 .part L_0x1857d70, 9, 1;
L_0x18e7bd0 .part L_0x18d3e70, 9, 1;
L_0x182c220 .part L_0x19104c0, 8, 1;
L_0x18e9830 .part L_0x1857d70, 10, 1;
L_0x18e7c70 .part L_0x18d3e70, 10, 1;
L_0x18e99c0 .part L_0x19104c0, 9, 1;
L_0x18eb4d0 .part L_0x1857d70, 11, 1;
L_0x18eb570 .part L_0x18d3e70, 11, 1;
L_0x18e9af0 .part L_0x19104c0, 10, 1;
L_0x18ed170 .part L_0x1857d70, 12, 1;
L_0x18eb610 .part L_0x18d3e70, 12, 1;
L_0x18ed330 .part L_0x19104c0, 11, 1;
L_0x18eee10 .part L_0x1857d70, 13, 1;
L_0x18e0260 .part L_0x18d3e70, 13, 1;
L_0x18ed460 .part L_0x19104c0, 12, 1;
L_0x18f0ba0 .part L_0x1857d70, 14, 1;
L_0x18ef0c0 .part L_0x18d3e70, 14, 1;
L_0x18ef160 .part L_0x19104c0, 13, 1;
L_0x18f2850 .part L_0x1857d70, 15, 1;
L_0x18f28f0 .part L_0x18d3e70, 15, 1;
L_0x18f0e20 .part L_0x19104c0, 14, 1;
L_0x18f4500 .part L_0x1857d70, 16, 1;
L_0x18f2990 .part L_0x18d3e70, 16, 1;
L_0x18f2a30 .part L_0x19104c0, 15, 1;
L_0x18f62e0 .part L_0x1857d70, 17, 1;
L_0x18f6380 .part L_0x18d3e70, 17, 1;
L_0x18f49c0 .part L_0x19104c0, 16, 1;
L_0x18f7fc0 .part L_0x1857d70, 18, 1;
L_0x18f6420 .part L_0x18d3e70, 18, 1;
L_0x18f64c0 .part L_0x19104c0, 17, 1;
L_0x18f9c70 .part L_0x1857d70, 19, 1;
L_0x18f9d10 .part L_0x18d3e70, 19, 1;
L_0x18f82a0 .part L_0x19104c0, 18, 1;
L_0x18fb960 .part L_0x1857d70, 20, 1;
L_0x18f9db0 .part L_0x18d3e70, 20, 1;
L_0x18f9e50 .part L_0x19104c0, 19, 1;
L_0x18fd5f0 .part L_0x1857d70, 21, 1;
L_0x18fd690 .part L_0x18d3e70, 21, 1;
L_0x18fba00 .part L_0x19104c0, 20, 1;
L_0x18ff270 .part L_0x1857d70, 22, 1;
L_0x18fd730 .part L_0x18d3e70, 22, 1;
L_0x18fd7d0 .part L_0x19104c0, 21, 1;
L_0x1900f30 .part L_0x1857d70, 23, 1;
L_0x1900fd0 .part L_0x18d3e70, 23, 1;
L_0x18ff310 .part L_0x19104c0, 22, 1;
L_0x18e5700 .part L_0x1857d70, 24, 1;
L_0x1901070 .part L_0x18d3e70, 24, 1;
L_0x1901110 .part L_0x19104c0, 23, 1;
L_0x1905320 .part L_0x1857d70, 25, 1;
L_0x19053c0 .part L_0x18d3e70, 25, 1;
L_0x18e57a0 .part L_0x19104c0, 24, 1;
L_0x1906fa0 .part L_0x1857d70, 26, 1;
L_0x1905460 .part L_0x18d3e70, 26, 1;
L_0x1905500 .part L_0x19104c0, 25, 1;
L_0x1908c50 .part L_0x1857d70, 27, 1;
L_0x1908cf0 .part L_0x18d3e70, 27, 1;
L_0x18d7460 .part L_0x19104c0, 26, 1;
L_0x190ab20 .part L_0x1857d70, 28, 1;
L_0x18d71d0 .part L_0x18d3e70, 28, 1;
L_0x18d7270 .part L_0x19104c0, 27, 1;
L_0x190cb10 .part L_0x1857d70, 29, 1;
L_0x18eeeb0 .part L_0x18d3e70, 29, 1;
L_0x18eef50 .part L_0x19104c0, 28, 1;
L_0x190e8c0 .part L_0x1857d70, 30, 1;
L_0x190cfc0 .part L_0x18d3e70, 30, 1;
L_0x190d060 .part L_0x19104c0, 29, 1;
LS_0x19104c0_0_0 .concat8 [ 1 1 1 1], L_0x190ee00, L_0x18d7b20, L_0x18d97a0, L_0x18db3e0;
LS_0x19104c0_0_4 .concat8 [ 1 1 1 1], L_0x18dd0a0, L_0x18ded30, L_0x18e07c0, L_0x18e23e0;
LS_0x19104c0_0_8 .concat8 [ 1 1 1 1], L_0x18e4060, L_0x18e6420, L_0x18e8120, L_0x18e9e00;
LS_0x19104c0_0_12 .concat8 [ 1 1 1 1], L_0x18eba50, L_0x18ed700, L_0x18ef4d0, L_0x18f1140;
LS_0x19104c0_0_16 .concat8 [ 1 1 1 1], L_0x18f2df0, L_0x18f4c10, L_0x18f6860, L_0x18f8560;
LS_0x19104c0_0_20 .concat8 [ 1 1 1 1], L_0x18fa250, L_0x18fbee0, L_0x18fdb60, L_0x18ff820;
LS_0x19104c0_0_24 .concat8 [ 1 1 1 1], L_0x1806f00, L_0x18e5ce0, L_0x19058d0, L_0x1907540;
LS_0x19104c0_0_28 .concat8 [ 1 1 1 0], L_0x1907190, L_0x1824ef0, L_0x190d280;
LS_0x19104c0_1_0 .concat8 [ 4 4 4 4], LS_0x19104c0_0_0, LS_0x19104c0_0_4, LS_0x19104c0_0_8, LS_0x19104c0_0_12;
LS_0x19104c0_1_4 .concat8 [ 4 4 4 3], LS_0x19104c0_0_16, LS_0x19104c0_0_20, LS_0x19104c0_0_24, LS_0x19104c0_0_28;
L_0x19104c0 .concat8 [ 16 15 0 0], LS_0x19104c0_1_0, LS_0x19104c0_1_4;
L_0x1910670 .part L_0x1857d70, 0, 1;
L_0x190e960 .part L_0x18d3e70, 0, 1;
LS_0x19121c0_0_0 .concat8 [ 1 1 1 1], L_0x1910270, L_0x18d8f60, L_0x18dabe0, L_0x18dc8a0;
LS_0x19121c0_0_4 .concat8 [ 1 1 1 1], L_0x18de520, L_0x17b0260, L_0x18e1c00, L_0x18e38a0;
LS_0x19121c0_0_8 .concat8 [ 1 1 1 1], L_0x182bc30, L_0x18e78e0, L_0x18e95e0, L_0x18eb280;
LS_0x19121c0_0_12 .concat8 [ 1 1 1 1], L_0x18ecf20, L_0x18eebc0, L_0x18f0950, L_0x18f2600;
LS_0x19121c0_0_16 .concat8 [ 1 1 1 1], L_0x18f42b0, L_0x18f6090, L_0x18f7d70, L_0x18f9a20;
LS_0x19121c0_0_20 .concat8 [ 1 1 1 1], L_0x18fb710, L_0x18fd3a0, L_0x18ff020, L_0x1900ce0;
LS_0x19121c0_0_24 .concat8 [ 1 1 1 1], L_0x18e54b0, L_0x19050d0, L_0x1906d50, L_0x1908a00;
LS_0x19121c0_0_28 .concat8 [ 1 1 1 1], L_0x190a8d0, L_0x190c8c0, L_0x190e670, L_0x1911f70;
LS_0x19121c0_1_0 .concat8 [ 4 4 4 4], LS_0x19121c0_0_0, LS_0x19121c0_0_4, LS_0x19121c0_0_8, LS_0x19121c0_0_12;
LS_0x19121c0_1_4 .concat8 [ 4 4 4 4], LS_0x19121c0_0_16, LS_0x19121c0_0_20, LS_0x19121c0_0_24, LS_0x19121c0_0_28;
L_0x19121c0 .concat8 [ 16 16 0 0], LS_0x19121c0_1_0, LS_0x19121c0_1_4;
L_0x1910710 .part L_0x1857d70, 31, 1;
L_0x19107b0 .part L_0x18d3e70, 31, 1;
L_0x1910850 .part L_0x19104c0, 30, 1;
L_0x18f47b0 .part L_0x7f942ba85e30, 0, 1;
L_0x18f48a0 .part L_0x7f942ba85e30, 1, 1;
L_0x19123e0 .part L_0x7f942ba85e30, 2, 1;
L_0x1912e30 .part L_0x7f942ba85e30, 0, 1;
L_0x1913090 .part L_0x19104c0, 30, 1;
L_0x1913580 .part L_0x19121c0, 0, 1;
L_0x19136b0 .part L_0x19121c0, 1, 1;
L_0x1913130 .part L_0x19121c0, 2, 1;
L_0x1913220 .part L_0x19121c0, 3, 1;
L_0x1913310 .part L_0x19121c0, 4, 1;
L_0x1913bc0 .part L_0x19121c0, 5, 1;
L_0x1913750 .part L_0x19121c0, 6, 1;
L_0x1913840 .part L_0x19121c0, 7, 1;
L_0x1913930 .part L_0x19121c0, 8, 1;
L_0x1913fe0 .part L_0x19121c0, 9, 1;
L_0x1913c60 .part L_0x19121c0, 10, 1;
L_0x1913d50 .part L_0x19121c0, 11, 1;
L_0x1913e40 .part L_0x19121c0, 12, 1;
L_0x1913f30 .part L_0x19121c0, 13, 1;
L_0x1913a70 .part L_0x19121c0, 14, 1;
L_0x1914080 .part L_0x19121c0, 15, 1;
L_0x1914170 .part L_0x19121c0, 16, 1;
L_0x1914260 .part L_0x19121c0, 17, 1;
L_0x1914350 .part L_0x19121c0, 18, 1;
L_0x1914a00 .part L_0x19121c0, 19, 1;
L_0x1914630 .part L_0x19121c0, 20, 1;
L_0x1914720 .part L_0x19121c0, 21, 1;
L_0x1914810 .part L_0x19121c0, 22, 1;
L_0x1914900 .part L_0x19121c0, 23, 1;
L_0x1914ef0 .part L_0x19121c0, 24, 1;
L_0x1914fe0 .part L_0x19121c0, 25, 1;
L_0x1914af0 .part L_0x19121c0, 26, 1;
L_0x1914be0 .part L_0x19121c0, 27, 1;
L_0x1914cd0 .part L_0x19121c0, 28, 1;
L_0x1914dc0 .part L_0x19121c0, 29, 1;
L_0x19143f0 .part L_0x19121c0, 30, 1;
L_0x19144e0 .part L_0x19121c0, 31, 1;
S_0x17a4bd0 .scope module, "aluOneBit0" "ALU_slice" 4 122, 4 26 0, S_0x17a4950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x190d190 .functor XOR 1, L_0x190e960, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x190efd0 .functor NOR 1, L_0x1910670, L_0x190e960, C4<0>, C4<0>;
L_0x190f0d0 .functor XOR 1, L_0x1910670, L_0x190e960, C4<0>, C4<0>;
L_0x190f190 .functor NAND 1, L_0x1910670, L_0x190e960, C4<1>, C4<1>;
L_0x190f290 .functor XOR 1, v0x17ab300_0, L_0x190efd0, C4<0>, C4<0>;
L_0x190f350 .functor XOR 1, v0x17ab300_0, L_0x190f190, C4<0>, C4<0>;
v0x17a6ff0_0 .net "a", 0 0, L_0x1910670;  1 drivers
v0x17a70e0_0 .net "addSubtract", 0 0, L_0x190ef60;  1 drivers
v0x17a7180_0 .net "b", 0 0, L_0x190e960;  1 drivers
v0x17a7220_0 .net "bOut", 0 0, L_0x190d190;  1 drivers
v0x17a72f0_0 .net "carryin", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17a73e0_0 .net "carryout", 0 0, L_0x190ee00;  1 drivers
v0x17a74b0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17a75a0_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17a7640_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17a7770_0 .net "nandOut", 0 0, L_0x190f350;  1 drivers
v0x17a7840_0 .net "nandgate", 0 0, L_0x190f190;  1 drivers
v0x17a78e0_0 .net "norOut", 0 0, L_0x190f290;  1 drivers
v0x17a79b0_0 .net "norgate", 0 0, L_0x190efd0;  1 drivers
v0x17a7a50_0 .net "result", 0 0, L_0x1910270;  1 drivers
v0x17a7b20_0 .net "slt", 0 0, L_0x1912bf0;  alias, 1 drivers
v0x17a7bc0_0 .net "xorgate", 0 0, L_0x190f0d0;  1 drivers
S_0x17a4ef0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17a4bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x190d200 .functor AND 1, L_0x1910670, L_0x190d190, C4<1>, C4<1>;
L_0x190ec90 .functor XOR 1, L_0x1910670, L_0x190d190, C4<0>, C4<0>;
L_0x190ed90 .functor AND 1, L_0x190ec90, v0x17ab1b0_0, C4<1>, C4<1>;
L_0x190ee00 .functor OR 1, L_0x190ed90, L_0x190d200, C4<0>, C4<0>;
L_0x190ef60 .functor XOR 1, L_0x190ec90, v0x17ab1b0_0, C4<0>, C4<0>;
v0x17a5160_0 .net "G", 0 0, L_0x190d200;  1 drivers
v0x17a5240_0 .net "P", 0 0, L_0x190ec90;  1 drivers
v0x17a5300_0 .net "PandCin", 0 0, L_0x190ed90;  1 drivers
v0x17a53d0_0 .net "a", 0 0, L_0x1910670;  alias, 1 drivers
v0x17a5490_0 .net "b", 0 0, L_0x190d190;  alias, 1 drivers
v0x17a55a0_0 .net "carryin", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17a5660_0 .net "carryout", 0 0, L_0x190ee00;  alias, 1 drivers
v0x17a5720_0 .net "sum", 0 0, L_0x190ef60;  alias, 1 drivers
S_0x17a5880 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17a4bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x190f460 .functor NOT 1, L_0x190f4d0, C4<0>, C4<0>, C4<0>;
L_0x190f5c0 .functor NOT 1, L_0x190f630, C4<0>, C4<0>, C4<0>;
L_0x190f720 .functor NOT 1, L_0x190f790, C4<0>, C4<0>, C4<0>;
L_0x190f880 .functor AND 1, L_0x190f720, L_0x190f5c0, L_0x190f460, L_0x190ef60;
L_0x190fa70 .functor AND 1, L_0x190f720, L_0x190f5c0, L_0x190fae0, L_0x190f0d0;
L_0x190fb80 .functor AND 1, L_0x190f720, L_0x190fcc0, L_0x190f460, L_0x1912bf0;
L_0x190fd60 .functor AND 1, L_0x190f720, L_0x190fdd0, L_0x190ff00, L_0x190f350;
L_0x190fff0 .functor AND 1, L_0x1910180, L_0x190f5c0, L_0x190f460, L_0x190f290;
L_0x1910270/0/0 .functor OR 1, L_0x190f880, L_0x190fa70, L_0x190fb80, L_0x190fd60;
L_0x1910270/0/4 .functor OR 1, L_0x190fff0, C4<0>, C4<0>, C4<0>;
L_0x1910270 .functor OR 1, L_0x1910270/0/0, L_0x1910270/0/4, C4<0>, C4<0>;
v0x17a5b60_0 .net *"_s1", 0 0, L_0x190f4d0;  1 drivers
v0x17a5c40_0 .net *"_s11", 0 0, L_0x190fdd0;  1 drivers
v0x17a5d20_0 .net *"_s13", 0 0, L_0x190ff00;  1 drivers
v0x17a5de0_0 .net *"_s15", 0 0, L_0x1910180;  1 drivers
v0x17a5ec0_0 .net *"_s3", 0 0, L_0x190f630;  1 drivers
v0x17a5ff0_0 .net *"_s5", 0 0, L_0x190f790;  1 drivers
v0x17a60d0_0 .net *"_s7", 0 0, L_0x190fae0;  1 drivers
v0x17a61b0_0 .net *"_s9", 0 0, L_0x190fcc0;  1 drivers
v0x17a6290_0 .net "a0", 0 0, L_0x190ef60;  alias, 1 drivers
v0x17a63c0_0 .net "a1", 0 0, L_0x190f0d0;  alias, 1 drivers
v0x17a6460_0 .net "a2", 0 0, L_0x1912bf0;  alias, 1 drivers
v0x17a6520_0 .net "a3", 0 0, L_0x190f350;  alias, 1 drivers
v0x17a65e0_0 .net "a4", 0 0, L_0x190f290;  alias, 1 drivers
v0x17a66a0_0 .net "addWire", 0 0, L_0x190f880;  1 drivers
v0x17a6760_0 .net "nandWire", 0 0, L_0x190fd60;  1 drivers
v0x17a6820_0 .net "norWire", 0 0, L_0x190fff0;  1 drivers
v0x17a68e0_0 .net "ns0", 0 0, L_0x190f460;  1 drivers
v0x17a6a90_0 .net "ns1", 0 0, L_0x190f5c0;  1 drivers
v0x17a6b30_0 .net "ns2", 0 0, L_0x190f720;  1 drivers
v0x17a6bd0_0 .net "out", 0 0, L_0x1910270;  alias, 1 drivers
v0x17a6c70_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17a6d50_0 .net "sltWire", 0 0, L_0x190fb80;  1 drivers
v0x17a6e10_0 .net "xorWire", 0 0, L_0x190fa70;  1 drivers
L_0x190f4d0 .part v0x17ab3d0_0, 0, 1;
L_0x190f630 .part v0x17ab3d0_0, 1, 1;
L_0x190f790 .part v0x17ab3d0_0, 2, 1;
L_0x190fae0 .part v0x17ab3d0_0, 0, 1;
L_0x190fcc0 .part v0x17ab3d0_0, 1, 1;
L_0x190fdd0 .part v0x17ab3d0_0, 1, 1;
L_0x190ff00 .part v0x17ab3d0_0, 0, 1;
L_0x1910180 .part v0x17ab3d0_0, 2, 1;
S_0x17a7d10 .scope module, "aluOneBit31" "ALU_slice_MSB" 4 133, 4 54 0, S_0x17a4950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 1 "slt"
    .port_info 7 /INPUT 1 "invertB"
    .port_info 8 /INPUT 1 "invertOut"
    .port_info 9 /INPUT 3 "muxindex"
L_0x190ea00 .functor XOR 1, L_0x19107b0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x1910d10 .functor NOR 1, L_0x1910710, L_0x19107b0, C4<0>, C4<0>;
L_0x1910e10 .functor XOR 1, L_0x1910710, L_0x19107b0, C4<0>, C4<0>;
L_0x1910e80 .functor NAND 1, L_0x1910710, L_0x19107b0, C4<1>, C4<1>;
L_0x1910f80 .functor XOR 1, v0x17ab300_0, L_0x1910d10, C4<0>, C4<0>;
L_0x1911040 .functor XOR 1, v0x17ab300_0, L_0x1910e80, C4<0>, C4<0>;
v0x17aa0c0_0 .net "a", 0 0, L_0x1910710;  1 drivers
v0x17aa180_0 .net "b", 0 0, L_0x19107b0;  1 drivers
v0x17aa220_0 .net "bOut", 0 0, L_0x190ea00;  1 drivers
v0x17aa320_0 .net "carryin", 0 0, L_0x1910850;  1 drivers
v0x17aa3f0_0 .net "carryout", 0 0, L_0x1910b00;  alias, 1 drivers
v0x17aa4e0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17aa580_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17aa650_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17aa6f0_0 .net "nandOut", 0 0, L_0x1911040;  1 drivers
v0x17aa850_0 .net "nandgate", 0 0, L_0x1910e80;  1 drivers
v0x17aa8f0_0 .net "norOut", 0 0, L_0x1910f80;  1 drivers
v0x17aa9c0_0 .net "norgate", 0 0, L_0x1910d10;  1 drivers
v0x17aaa60_0 .net "result", 0 0, L_0x1911f70;  1 drivers
v0x17aab30_0 .net "set", 0 0, L_0x1910c10;  alias, 1 drivers
L_0x7f942ba85de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17aabd0_0 .net "slt", 0 0, L_0x7f942ba85de8;  1 drivers
v0x17aac70_0 .net "xorgate", 0 0, L_0x1910e10;  1 drivers
S_0x17a8010 .scope module, "adder" "structuralFullAdder" 4 71, 5 8 0, S_0x17a7d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x190eac0 .functor AND 1, L_0x1910710, L_0x190ea00, C4<1>, C4<1>;
L_0x190eb80 .functor XOR 1, L_0x1910710, L_0x190ea00, C4<0>, C4<0>;
L_0x1910a90 .functor AND 1, L_0x190eb80, L_0x1910850, C4<1>, C4<1>;
L_0x1910b00 .functor OR 1, L_0x1910a90, L_0x190eac0, C4<0>, C4<0>;
L_0x1910c10 .functor XOR 1, L_0x190eb80, L_0x1910850, C4<0>, C4<0>;
v0x17a8290_0 .net "G", 0 0, L_0x190eac0;  1 drivers
v0x17a8370_0 .net "P", 0 0, L_0x190eb80;  1 drivers
v0x17a8430_0 .net "PandCin", 0 0, L_0x1910a90;  1 drivers
v0x17a8500_0 .net "a", 0 0, L_0x1910710;  alias, 1 drivers
v0x17a85c0_0 .net "b", 0 0, L_0x190ea00;  alias, 1 drivers
v0x17a86d0_0 .net "carryin", 0 0, L_0x1910850;  alias, 1 drivers
v0x17a8790_0 .net "carryout", 0 0, L_0x1910b00;  alias, 1 drivers
v0x17a8850_0 .net "sum", 0 0, L_0x1910c10;  alias, 1 drivers
S_0x17a89b0 .scope module, "mux" "multiplexer" 4 79, 4 154 0, S_0x17a7d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1911150 .functor NOT 1, L_0x19111c0, C4<0>, C4<0>, C4<0>;
L_0x19112b0 .functor NOT 1, L_0x1911320, C4<0>, C4<0>, C4<0>;
L_0x1911410 .functor NOT 1, L_0x1911480, C4<0>, C4<0>, C4<0>;
L_0x1911570 .functor AND 1, L_0x1911410, L_0x19112b0, L_0x1911150, L_0x1910c10;
L_0x19116d0 .functor AND 1, L_0x1911410, L_0x19112b0, L_0x1911740, L_0x1910e10;
L_0x1911830 .functor AND 1, L_0x1911410, L_0x1911970, L_0x1911150, L_0x7f942ba85de8;
L_0x1911a60 .functor AND 1, L_0x1911410, L_0x1911ad0, L_0x1911c00, L_0x1911040;
L_0x1911cf0 .functor AND 1, L_0x1911e80, L_0x19112b0, L_0x1911150, L_0x1910f80;
L_0x1911f70/0/0 .functor OR 1, L_0x1911570, L_0x19116d0, L_0x1911830, L_0x1911a60;
L_0x1911f70/0/4 .functor OR 1, L_0x1911cf0, C4<0>, C4<0>, C4<0>;
L_0x1911f70 .functor OR 1, L_0x1911f70/0/0, L_0x1911f70/0/4, C4<0>, C4<0>;
v0x17a8c50_0 .net *"_s1", 0 0, L_0x19111c0;  1 drivers
v0x17a8d30_0 .net *"_s11", 0 0, L_0x1911ad0;  1 drivers
v0x17a8e10_0 .net *"_s13", 0 0, L_0x1911c00;  1 drivers
v0x17a8ed0_0 .net *"_s15", 0 0, L_0x1911e80;  1 drivers
v0x17a8fb0_0 .net *"_s3", 0 0, L_0x1911320;  1 drivers
v0x17a90e0_0 .net *"_s5", 0 0, L_0x1911480;  1 drivers
v0x17a91c0_0 .net *"_s7", 0 0, L_0x1911740;  1 drivers
v0x17a92a0_0 .net *"_s9", 0 0, L_0x1911970;  1 drivers
v0x17a9380_0 .net "a0", 0 0, L_0x1910c10;  alias, 1 drivers
v0x17a94b0_0 .net "a1", 0 0, L_0x1910e10;  alias, 1 drivers
v0x17a9550_0 .net "a2", 0 0, L_0x7f942ba85de8;  alias, 1 drivers
v0x17a9610_0 .net "a3", 0 0, L_0x1911040;  alias, 1 drivers
v0x17a96d0_0 .net "a4", 0 0, L_0x1910f80;  alias, 1 drivers
v0x17a9790_0 .net "addWire", 0 0, L_0x1911570;  1 drivers
v0x17a9850_0 .net "nandWire", 0 0, L_0x1911a60;  1 drivers
v0x17a9910_0 .net "norWire", 0 0, L_0x1911cf0;  1 drivers
v0x17a99d0_0 .net "ns0", 0 0, L_0x1911150;  1 drivers
v0x17a9b80_0 .net "ns1", 0 0, L_0x19112b0;  1 drivers
v0x17a9c20_0 .net "ns2", 0 0, L_0x1911410;  1 drivers
v0x17a9cc0_0 .net "out", 0 0, L_0x1911f70;  alias, 1 drivers
v0x17a9d60_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17a9e20_0 .net "sltWire", 0 0, L_0x1911830;  1 drivers
v0x17a9ee0_0 .net "xorWire", 0 0, L_0x19116d0;  1 drivers
L_0x19111c0 .part v0x17ab3d0_0, 0, 1;
L_0x1911320 .part v0x17ab3d0_0, 1, 1;
L_0x1911480 .part v0x17ab3d0_0, 2, 1;
L_0x1911740 .part v0x17ab3d0_0, 0, 1;
L_0x1911970 .part v0x17ab3d0_0, 1, 1;
L_0x1911ad0 .part v0x17ab3d0_0, 1, 1;
L_0x1911c00 .part v0x17ab3d0_0, 0, 1;
L_0x1911e80 .part v0x17ab3d0_0, 2, 1;
S_0x17aadf0 .scope module, "control" "ALUcontrolLUT" 4 120, 4 83 0, S_0x17a4950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "muxindex"
    .port_info 1 /OUTPUT 1 "invertB"
    .port_info 2 /OUTPUT 1 "invertOut"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x17ab0b0_0 .net "ALUcommand", 2 0, L_0x7f942ba85e30;  alias, 1 drivers
v0x17ab1b0_0 .var "invertB", 0 0;
v0x17ab300_0 .var "invertOut", 0 0;
v0x17ab3d0_0 .var "muxindex", 2 0;
E_0x17a5a70 .event edge, v0x17ab0b0_0;
S_0x17ab560 .scope generate, "genALUs[1]" "genALUs[1]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17ab720 .param/l "bit" 0 4 127, +C4<01>;
S_0x17ab7e0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17ab560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18d6fa0 .functor XOR 1, L_0x18d92e0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18d7cf0 .functor NOR 1, L_0x18d91b0, L_0x18d92e0, C4<0>, C4<0>;
L_0x18d7df0 .functor XOR 1, L_0x18d91b0, L_0x18d92e0, C4<0>, C4<0>;
L_0x18d7eb0 .functor NAND 1, L_0x18d91b0, L_0x18d92e0, C4<1>, C4<1>;
L_0x18d7fb0 .functor XOR 1, v0x17ab300_0, L_0x18d7cf0, C4<0>, C4<0>;
L_0x18d8070 .functor XOR 1, v0x17ab300_0, L_0x18d7eb0, C4<0>, C4<0>;
v0x17adbc0_0 .net "a", 0 0, L_0x18d91b0;  1 drivers
v0x17adcb0_0 .net "addSubtract", 0 0, L_0x18d7c80;  1 drivers
v0x17add50_0 .net "b", 0 0, L_0x18d92e0;  1 drivers
v0x17addf0_0 .net "bOut", 0 0, L_0x18d6fa0;  1 drivers
v0x17adec0_0 .net "carryin", 0 0, L_0x18d9380;  1 drivers
v0x17adfb0_0 .net "carryout", 0 0, L_0x18d7b20;  1 drivers
v0x17ae080_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17ae120_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17ae1c0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17ae2f0_0 .net "nandOut", 0 0, L_0x18d8070;  1 drivers
v0x17ae3c0_0 .net "nandgate", 0 0, L_0x18d7eb0;  1 drivers
v0x17ae460_0 .net "norOut", 0 0, L_0x18d7fb0;  1 drivers
v0x17ae530_0 .net "norgate", 0 0, L_0x18d7cf0;  1 drivers
v0x17ae5d0_0 .net "result", 0 0, L_0x18d8f60;  1 drivers
L_0x7f942ba85578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17ae6a0_0 .net "slt", 0 0, L_0x7f942ba85578;  1 drivers
v0x17ae740_0 .net "xorgate", 0 0, L_0x18d7df0;  1 drivers
S_0x17abae0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17ab7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18d7060 .functor AND 1, L_0x18d91b0, L_0x18d6fa0, C4<1>, C4<1>;
L_0x18d7120 .functor XOR 1, L_0x18d91b0, L_0x18d6fa0, C4<0>, C4<0>;
L_0x18d7ab0 .functor AND 1, L_0x18d7120, L_0x18d9380, C4<1>, C4<1>;
L_0x18d7b20 .functor OR 1, L_0x18d7ab0, L_0x18d7060, C4<0>, C4<0>;
L_0x18d7c80 .functor XOR 1, L_0x18d7120, L_0x18d9380, C4<0>, C4<0>;
v0x17abd50_0 .net "G", 0 0, L_0x18d7060;  1 drivers
v0x17abe30_0 .net "P", 0 0, L_0x18d7120;  1 drivers
v0x17abef0_0 .net "PandCin", 0 0, L_0x18d7ab0;  1 drivers
v0x17abfc0_0 .net "a", 0 0, L_0x18d91b0;  alias, 1 drivers
v0x17ac080_0 .net "b", 0 0, L_0x18d6fa0;  alias, 1 drivers
v0x17ac190_0 .net "carryin", 0 0, L_0x18d9380;  alias, 1 drivers
v0x17ac250_0 .net "carryout", 0 0, L_0x18d7b20;  alias, 1 drivers
v0x17ac310_0 .net "sum", 0 0, L_0x18d7c80;  alias, 1 drivers
S_0x17ac470 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17ab7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18d8180 .functor NOT 1, L_0x18d81f0, C4<0>, C4<0>, C4<0>;
L_0x18d82e0 .functor NOT 1, L_0x18d8350, C4<0>, C4<0>, C4<0>;
L_0x18d8440 .functor NOT 1, L_0x18d84b0, C4<0>, C4<0>, C4<0>;
L_0x18d85a0 .functor AND 1, L_0x18d8440, L_0x18d82e0, L_0x18d8180, L_0x18d7c80;
L_0x18d8790 .functor AND 1, L_0x18d8440, L_0x18d82e0, L_0x18d8800, L_0x18d7df0;
L_0x18d88a0 .functor AND 1, L_0x18d8440, L_0x18d89a0, L_0x18d8180, L_0x7f942ba85578;
L_0x18d8a90 .functor AND 1, L_0x18d8440, L_0x18d8b00, L_0x18d8bf0, L_0x18d8070;
L_0x18d8ce0 .functor AND 1, L_0x18d8e70, L_0x18d82e0, L_0x18d8180, L_0x18d7fb0;
L_0x18d8f60/0/0 .functor OR 1, L_0x18d85a0, L_0x18d8790, L_0x18d88a0, L_0x18d8a90;
L_0x18d8f60/0/4 .functor OR 1, L_0x18d8ce0, C4<0>, C4<0>, C4<0>;
L_0x18d8f60 .functor OR 1, L_0x18d8f60/0/0, L_0x18d8f60/0/4, C4<0>, C4<0>;
v0x17ac750_0 .net *"_s1", 0 0, L_0x18d81f0;  1 drivers
v0x17ac830_0 .net *"_s11", 0 0, L_0x18d8b00;  1 drivers
v0x17ac910_0 .net *"_s13", 0 0, L_0x18d8bf0;  1 drivers
v0x17ac9d0_0 .net *"_s15", 0 0, L_0x18d8e70;  1 drivers
v0x17acab0_0 .net *"_s3", 0 0, L_0x18d8350;  1 drivers
v0x17acbe0_0 .net *"_s5", 0 0, L_0x18d84b0;  1 drivers
v0x17accc0_0 .net *"_s7", 0 0, L_0x18d8800;  1 drivers
v0x17acda0_0 .net *"_s9", 0 0, L_0x18d89a0;  1 drivers
v0x17ace80_0 .net "a0", 0 0, L_0x18d7c80;  alias, 1 drivers
v0x17acfb0_0 .net "a1", 0 0, L_0x18d7df0;  alias, 1 drivers
v0x17ad050_0 .net "a2", 0 0, L_0x7f942ba85578;  alias, 1 drivers
v0x17ad110_0 .net "a3", 0 0, L_0x18d8070;  alias, 1 drivers
v0x17ad1d0_0 .net "a4", 0 0, L_0x18d7fb0;  alias, 1 drivers
v0x17ad290_0 .net "addWire", 0 0, L_0x18d85a0;  1 drivers
v0x17ad350_0 .net "nandWire", 0 0, L_0x18d8a90;  1 drivers
v0x17ad410_0 .net "norWire", 0 0, L_0x18d8ce0;  1 drivers
v0x17ad4d0_0 .net "ns0", 0 0, L_0x18d8180;  1 drivers
v0x17ad680_0 .net "ns1", 0 0, L_0x18d82e0;  1 drivers
v0x17ad720_0 .net "ns2", 0 0, L_0x18d8440;  1 drivers
v0x17ad7c0_0 .net "out", 0 0, L_0x18d8f60;  alias, 1 drivers
v0x17ad860_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17ad920_0 .net "sltWire", 0 0, L_0x18d88a0;  1 drivers
v0x17ad9e0_0 .net "xorWire", 0 0, L_0x18d8790;  1 drivers
L_0x18d81f0 .part v0x17ab3d0_0, 0, 1;
L_0x18d8350 .part v0x17ab3d0_0, 1, 1;
L_0x18d84b0 .part v0x17ab3d0_0, 2, 1;
L_0x18d8800 .part v0x17ab3d0_0, 0, 1;
L_0x18d89a0 .part v0x17ab3d0_0, 1, 1;
L_0x18d8b00 .part v0x17ab3d0_0, 1, 1;
L_0x18d8bf0 .part v0x17ab3d0_0, 0, 1;
L_0x18d8e70 .part v0x17ab3d0_0, 2, 1;
S_0x17ae890 .scope generate, "genALUs[2]" "genALUs[2]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17aeaa0 .param/l "bit" 0 4 127, +C4<010>;
S_0x17aeb60 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17ae890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18d94b0 .functor XOR 1, L_0x18daed0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18d9970 .functor NOR 1, L_0x18dae30, L_0x18daed0, C4<0>, C4<0>;
L_0x18d9a70 .functor XOR 1, L_0x18dae30, L_0x18daed0, C4<0>, C4<0>;
L_0x18d9b30 .functor NAND 1, L_0x18dae30, L_0x18daed0, C4<1>, C4<1>;
L_0x18d9c30 .functor XOR 1, v0x17ab300_0, L_0x18d9970, C4<0>, C4<0>;
L_0x18d9cf0 .functor XOR 1, v0x17ab300_0, L_0x18d9b30, C4<0>, C4<0>;
v0x17b0f00_0 .net "a", 0 0, L_0x18dae30;  1 drivers
v0x17b0ff0_0 .net "addSubtract", 0 0, L_0x18d9900;  1 drivers
v0x17b1090_0 .net "b", 0 0, L_0x18daed0;  1 drivers
v0x17b1130_0 .net "bOut", 0 0, L_0x18d94b0;  1 drivers
v0x17b1200_0 .net "carryin", 0 0, L_0x18daf70;  1 drivers
v0x17b12f0_0 .net "carryout", 0 0, L_0x18d97a0;  1 drivers
v0x17b13c0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17b1460_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17b1590_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17b17d0_0 .net "nandOut", 0 0, L_0x18d9cf0;  1 drivers
v0x17b1870_0 .net "nandgate", 0 0, L_0x18d9b30;  1 drivers
v0x17b1910_0 .net "norOut", 0 0, L_0x18d9c30;  1 drivers
v0x17b19b0_0 .net "norgate", 0 0, L_0x18d9970;  1 drivers
v0x17b1a50_0 .net "result", 0 0, L_0x18dabe0;  1 drivers
L_0x7f942ba855c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17b1af0_0 .net "slt", 0 0, L_0x7f942ba855c0;  1 drivers
v0x17b1b90_0 .net "xorgate", 0 0, L_0x18d9a70;  1 drivers
S_0x17aee60 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17aeb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18d9520 .functor AND 1, L_0x18dae30, L_0x18d94b0, C4<1>, C4<1>;
L_0x18d95e0 .functor XOR 1, L_0x18dae30, L_0x18d94b0, C4<0>, C4<0>;
L_0x18d96e0 .functor AND 1, L_0x18d95e0, L_0x18daf70, C4<1>, C4<1>;
L_0x18d97a0 .functor OR 1, L_0x18d96e0, L_0x18d9520, C4<0>, C4<0>;
L_0x18d9900 .functor XOR 1, L_0x18d95e0, L_0x18daf70, C4<0>, C4<0>;
v0x17af0d0_0 .net "G", 0 0, L_0x18d9520;  1 drivers
v0x17af1b0_0 .net "P", 0 0, L_0x18d95e0;  1 drivers
v0x17af270_0 .net "PandCin", 0 0, L_0x18d96e0;  1 drivers
v0x17af340_0 .net "a", 0 0, L_0x18dae30;  alias, 1 drivers
v0x17af400_0 .net "b", 0 0, L_0x18d94b0;  alias, 1 drivers
v0x17af510_0 .net "carryin", 0 0, L_0x18daf70;  alias, 1 drivers
v0x17af5d0_0 .net "carryout", 0 0, L_0x18d97a0;  alias, 1 drivers
v0x17af690_0 .net "sum", 0 0, L_0x18d9900;  alias, 1 drivers
S_0x17af7f0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17aeb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18d9e00 .functor NOT 1, L_0x18d9e70, C4<0>, C4<0>, C4<0>;
L_0x18d9f60 .functor NOT 1, L_0x18d9fd0, C4<0>, C4<0>, C4<0>;
L_0x18da0c0 .functor NOT 1, L_0x18da130, C4<0>, C4<0>, C4<0>;
L_0x18da220 .functor AND 1, L_0x18da0c0, L_0x18d9f60, L_0x18d9e00, L_0x18d9900;
L_0x18da410 .functor AND 1, L_0x18da0c0, L_0x18d9f60, L_0x18da480, L_0x18d9a70;
L_0x18da520 .functor AND 1, L_0x18da0c0, L_0x18da620, L_0x18d9e00, L_0x7f942ba855c0;
L_0x18da710 .functor AND 1, L_0x18da0c0, L_0x18da780, L_0x18da870, L_0x18d9cf0;
L_0x18da960 .functor AND 1, L_0x18daaf0, L_0x18d9f60, L_0x18d9e00, L_0x18d9c30;
L_0x18dabe0/0/0 .functor OR 1, L_0x18da220, L_0x18da410, L_0x18da520, L_0x18da710;
L_0x18dabe0/0/4 .functor OR 1, L_0x18da960, C4<0>, C4<0>, C4<0>;
L_0x18dabe0 .functor OR 1, L_0x18dabe0/0/0, L_0x18dabe0/0/4, C4<0>, C4<0>;
v0x17afa90_0 .net *"_s1", 0 0, L_0x18d9e70;  1 drivers
v0x17afb70_0 .net *"_s11", 0 0, L_0x18da780;  1 drivers
v0x17afc50_0 .net *"_s13", 0 0, L_0x18da870;  1 drivers
v0x17afd10_0 .net *"_s15", 0 0, L_0x18daaf0;  1 drivers
v0x17afdf0_0 .net *"_s3", 0 0, L_0x18d9fd0;  1 drivers
v0x17aff20_0 .net *"_s5", 0 0, L_0x18da130;  1 drivers
v0x17b0000_0 .net *"_s7", 0 0, L_0x18da480;  1 drivers
v0x17b00e0_0 .net *"_s9", 0 0, L_0x18da620;  1 drivers
v0x17b01c0_0 .net "a0", 0 0, L_0x18d9900;  alias, 1 drivers
v0x17b02f0_0 .net "a1", 0 0, L_0x18d9a70;  alias, 1 drivers
v0x17b0390_0 .net "a2", 0 0, L_0x7f942ba855c0;  alias, 1 drivers
v0x17b0450_0 .net "a3", 0 0, L_0x18d9cf0;  alias, 1 drivers
v0x17b0510_0 .net "a4", 0 0, L_0x18d9c30;  alias, 1 drivers
v0x17b05d0_0 .net "addWire", 0 0, L_0x18da220;  1 drivers
v0x17b0690_0 .net "nandWire", 0 0, L_0x18da710;  1 drivers
v0x17b0750_0 .net "norWire", 0 0, L_0x18da960;  1 drivers
v0x17b0810_0 .net "ns0", 0 0, L_0x18d9e00;  1 drivers
v0x17b09c0_0 .net "ns1", 0 0, L_0x18d9f60;  1 drivers
v0x17b0a60_0 .net "ns2", 0 0, L_0x18da0c0;  1 drivers
v0x17b0b00_0 .net "out", 0 0, L_0x18dabe0;  alias, 1 drivers
v0x17b0ba0_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17b0c60_0 .net "sltWire", 0 0, L_0x18da520;  1 drivers
v0x17b0d20_0 .net "xorWire", 0 0, L_0x18da410;  1 drivers
L_0x18d9e70 .part v0x17ab3d0_0, 0, 1;
L_0x18d9fd0 .part v0x17ab3d0_0, 1, 1;
L_0x18da130 .part v0x17ab3d0_0, 2, 1;
L_0x18da480 .part v0x17ab3d0_0, 0, 1;
L_0x18da620 .part v0x17ab3d0_0, 1, 1;
L_0x18da780 .part v0x17ab3d0_0, 1, 1;
L_0x18da870 .part v0x17ab3d0_0, 0, 1;
L_0x18daaf0 .part v0x17ab3d0_0, 2, 1;
S_0x17b1ce0 .scope generate, "genALUs[3]" "genALUs[3]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17a7550 .param/l "bit" 0 4 127, +C4<011>;
S_0x17b1f10 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17b1ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18db0a0 .functor XOR 1, L_0x18dcb90, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18db5b0 .functor NOR 1, L_0x18dcaf0, L_0x18dcb90, C4<0>, C4<0>;
L_0x18db6b0 .functor XOR 1, L_0x18dcaf0, L_0x18dcb90, C4<0>, C4<0>;
L_0x18db770 .functor NAND 1, L_0x18dcaf0, L_0x18dcb90, C4<1>, C4<1>;
L_0x18db870 .functor XOR 1, v0x17ab300_0, L_0x18db5b0, C4<0>, C4<0>;
L_0x18db930 .functor XOR 1, v0x17ab300_0, L_0x18db770, C4<0>, C4<0>;
v0x17b42e0_0 .net "a", 0 0, L_0x18dcaf0;  1 drivers
v0x17b43d0_0 .net "addSubtract", 0 0, L_0x18db540;  1 drivers
v0x17b4470_0 .net "b", 0 0, L_0x18dcb90;  1 drivers
v0x17b4510_0 .net "bOut", 0 0, L_0x18db0a0;  1 drivers
v0x17b45e0_0 .net "carryin", 0 0, L_0x18dcc80;  1 drivers
v0x17b46d0_0 .net "carryout", 0 0, L_0x18db3e0;  1 drivers
v0x17b47a0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17b4840_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17b48e0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17b4a10_0 .net "nandOut", 0 0, L_0x18db930;  1 drivers
v0x17b4ae0_0 .net "nandgate", 0 0, L_0x18db770;  1 drivers
v0x17b4b80_0 .net "norOut", 0 0, L_0x18db870;  1 drivers
v0x17b4c50_0 .net "norgate", 0 0, L_0x18db5b0;  1 drivers
v0x17b4cf0_0 .net "result", 0 0, L_0x18dc8a0;  1 drivers
L_0x7f942ba85608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17b4dc0_0 .net "slt", 0 0, L_0x7f942ba85608;  1 drivers
v0x17b4e60_0 .net "xorgate", 0 0, L_0x18db6b0;  1 drivers
S_0x17b2210 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17b1f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18db160 .functor AND 1, L_0x18dcaf0, L_0x18db0a0, C4<1>, C4<1>;
L_0x18db220 .functor XOR 1, L_0x18dcaf0, L_0x18db0a0, C4<0>, C4<0>;
L_0x18db320 .functor AND 1, L_0x18db220, L_0x18dcc80, C4<1>, C4<1>;
L_0x18db3e0 .functor OR 1, L_0x18db320, L_0x18db160, C4<0>, C4<0>;
L_0x18db540 .functor XOR 1, L_0x18db220, L_0x18dcc80, C4<0>, C4<0>;
v0x17b24b0_0 .net "G", 0 0, L_0x18db160;  1 drivers
v0x17b2590_0 .net "P", 0 0, L_0x18db220;  1 drivers
v0x17b2650_0 .net "PandCin", 0 0, L_0x18db320;  1 drivers
v0x17b2720_0 .net "a", 0 0, L_0x18dcaf0;  alias, 1 drivers
v0x17b27e0_0 .net "b", 0 0, L_0x18db0a0;  alias, 1 drivers
v0x17b28f0_0 .net "carryin", 0 0, L_0x18dcc80;  alias, 1 drivers
v0x17b29b0_0 .net "carryout", 0 0, L_0x18db3e0;  alias, 1 drivers
v0x17b2a70_0 .net "sum", 0 0, L_0x18db540;  alias, 1 drivers
S_0x17b2bd0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17b1f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18dba40 .functor NOT 1, L_0x18dbab0, C4<0>, C4<0>, C4<0>;
L_0x18dbba0 .functor NOT 1, L_0x18dbc10, C4<0>, C4<0>, C4<0>;
L_0x18dbd00 .functor NOT 1, L_0x18dbd70, C4<0>, C4<0>, C4<0>;
L_0x18dbe60 .functor AND 1, L_0x18dbd00, L_0x18dbba0, L_0x18dba40, L_0x18db540;
L_0x18dc050 .functor AND 1, L_0x18dbd00, L_0x18dbba0, L_0x18dc0c0, L_0x18db6b0;
L_0x18dc160 .functor AND 1, L_0x18dbd00, L_0x18dc2a0, L_0x18dba40, L_0x7f942ba85608;
L_0x18dc390 .functor AND 1, L_0x18dbd00, L_0x18dc400, L_0x18dc530, L_0x18db930;
L_0x18dc620 .functor AND 1, L_0x18dc7b0, L_0x18dbba0, L_0x18dba40, L_0x18db870;
L_0x18dc8a0/0/0 .functor OR 1, L_0x18dbe60, L_0x18dc050, L_0x18dc160, L_0x18dc390;
L_0x18dc8a0/0/4 .functor OR 1, L_0x18dc620, C4<0>, C4<0>, C4<0>;
L_0x18dc8a0 .functor OR 1, L_0x18dc8a0/0/0, L_0x18dc8a0/0/4, C4<0>, C4<0>;
v0x17b2e70_0 .net *"_s1", 0 0, L_0x18dbab0;  1 drivers
v0x17b2f50_0 .net *"_s11", 0 0, L_0x18dc400;  1 drivers
v0x17b3030_0 .net *"_s13", 0 0, L_0x18dc530;  1 drivers
v0x17b30f0_0 .net *"_s15", 0 0, L_0x18dc7b0;  1 drivers
v0x17b31d0_0 .net *"_s3", 0 0, L_0x18dbc10;  1 drivers
v0x17b3300_0 .net *"_s5", 0 0, L_0x18dbd70;  1 drivers
v0x17b33e0_0 .net *"_s7", 0 0, L_0x18dc0c0;  1 drivers
v0x17b34c0_0 .net *"_s9", 0 0, L_0x18dc2a0;  1 drivers
v0x17b35a0_0 .net "a0", 0 0, L_0x18db540;  alias, 1 drivers
v0x17b36d0_0 .net "a1", 0 0, L_0x18db6b0;  alias, 1 drivers
v0x17b3770_0 .net "a2", 0 0, L_0x7f942ba85608;  alias, 1 drivers
v0x17b3830_0 .net "a3", 0 0, L_0x18db930;  alias, 1 drivers
v0x17b38f0_0 .net "a4", 0 0, L_0x18db870;  alias, 1 drivers
v0x17b39b0_0 .net "addWire", 0 0, L_0x18dbe60;  1 drivers
v0x17b3a70_0 .net "nandWire", 0 0, L_0x18dc390;  1 drivers
v0x17b3b30_0 .net "norWire", 0 0, L_0x18dc620;  1 drivers
v0x17b3bf0_0 .net "ns0", 0 0, L_0x18dba40;  1 drivers
v0x17b3da0_0 .net "ns1", 0 0, L_0x18dbba0;  1 drivers
v0x17b3e40_0 .net "ns2", 0 0, L_0x18dbd00;  1 drivers
v0x17b3ee0_0 .net "out", 0 0, L_0x18dc8a0;  alias, 1 drivers
v0x17b3f80_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17b4040_0 .net "sltWire", 0 0, L_0x18dc160;  1 drivers
v0x17b4100_0 .net "xorWire", 0 0, L_0x18dc050;  1 drivers
L_0x18dbab0 .part v0x17ab3d0_0, 0, 1;
L_0x18dbc10 .part v0x17ab3d0_0, 1, 1;
L_0x18dbd70 .part v0x17ab3d0_0, 2, 1;
L_0x18dc0c0 .part v0x17ab3d0_0, 0, 1;
L_0x18dc2a0 .part v0x17ab3d0_0, 1, 1;
L_0x18dc400 .part v0x17ab3d0_0, 1, 1;
L_0x18dc530 .part v0x17ab3d0_0, 0, 1;
L_0x18dc7b0 .part v0x17ab3d0_0, 2, 1;
S_0x17b4fb0 .scope generate, "genALUs[4]" "genALUs[4]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17b5170 .param/l "bit" 0 4 127, +C4<0100>;
S_0x17b5230 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17b4fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18dcdb0 .functor XOR 1, L_0x18de810, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18dd270 .functor NOR 1, L_0x18de770, L_0x18de810, C4<0>, C4<0>;
L_0x18dd370 .functor XOR 1, L_0x18de770, L_0x18de810, C4<0>, C4<0>;
L_0x18dd430 .functor NAND 1, L_0x18de770, L_0x18de810, C4<1>, C4<1>;
L_0x18dd530 .functor XOR 1, v0x17ab300_0, L_0x18dd270, C4<0>, C4<0>;
L_0x18dd5f0 .functor XOR 1, v0x17ab300_0, L_0x18dd430, C4<0>, C4<0>;
v0x17b7560_0 .net "a", 0 0, L_0x18de770;  1 drivers
v0x17b7650_0 .net "addSubtract", 0 0, L_0x18dd200;  1 drivers
v0x17b7740_0 .net "b", 0 0, L_0x18de810;  1 drivers
v0x17b77e0_0 .net "bOut", 0 0, L_0x18dcdb0;  1 drivers
v0x17b78b0_0 .net "carryin", 0 0, L_0x18de8b0;  1 drivers
v0x17b79a0_0 .net "carryout", 0 0, L_0x18dd0a0;  1 drivers
v0x17b7a70_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17b7c20_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17b7cc0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17b7d60_0 .net "nandOut", 0 0, L_0x18dd5f0;  1 drivers
v0x17b7e30_0 .net "nandgate", 0 0, L_0x18dd430;  1 drivers
v0x17b7ed0_0 .net "norOut", 0 0, L_0x18dd530;  1 drivers
v0x17b7fa0_0 .net "norgate", 0 0, L_0x18dd270;  1 drivers
v0x17b8040_0 .net "result", 0 0, L_0x18de520;  1 drivers
L_0x7f942ba85650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17b8110_0 .net "slt", 0 0, L_0x7f942ba85650;  1 drivers
v0x17b81e0_0 .net "xorgate", 0 0, L_0x18dd370;  1 drivers
S_0x17b5530 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17b5230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18dce20 .functor AND 1, L_0x18de770, L_0x18dcdb0, C4<1>, C4<1>;
L_0x18dcee0 .functor XOR 1, L_0x18de770, L_0x18dcdb0, C4<0>, C4<0>;
L_0x18dcfe0 .functor AND 1, L_0x18dcee0, L_0x18de8b0, C4<1>, C4<1>;
L_0x18dd0a0 .functor OR 1, L_0x18dcfe0, L_0x18dce20, C4<0>, C4<0>;
L_0x18dd200 .functor XOR 1, L_0x18dcee0, L_0x18de8b0, C4<0>, C4<0>;
v0x17b57d0_0 .net "G", 0 0, L_0x18dce20;  1 drivers
v0x17b58b0_0 .net "P", 0 0, L_0x18dcee0;  1 drivers
v0x17b5970_0 .net "PandCin", 0 0, L_0x18dcfe0;  1 drivers
v0x17b5a40_0 .net "a", 0 0, L_0x18de770;  alias, 1 drivers
v0x17b5b00_0 .net "b", 0 0, L_0x18dcdb0;  alias, 1 drivers
v0x17b5c10_0 .net "carryin", 0 0, L_0x18de8b0;  alias, 1 drivers
v0x17b5cd0_0 .net "carryout", 0 0, L_0x18dd0a0;  alias, 1 drivers
v0x17b5d90_0 .net "sum", 0 0, L_0x18dd200;  alias, 1 drivers
S_0x17b5ef0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17b5230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18dd700 .functor NOT 1, L_0x18dd770, C4<0>, C4<0>, C4<0>;
L_0x18dd860 .functor NOT 1, L_0x18dd8d0, C4<0>, C4<0>, C4<0>;
L_0x18dd9c0 .functor NOT 1, L_0x18dda30, C4<0>, C4<0>, C4<0>;
L_0x18ddb20 .functor AND 1, L_0x18dd9c0, L_0x18dd860, L_0x18dd700, L_0x18dd200;
L_0x18ddd10 .functor AND 1, L_0x18dd9c0, L_0x18dd860, L_0x18ddd80, L_0x18dd370;
L_0x18dde20 .functor AND 1, L_0x18dd9c0, L_0x18ddf20, L_0x18dd700, L_0x7f942ba85650;
L_0x18de010 .functor AND 1, L_0x18dd9c0, L_0x18de080, L_0x18de1b0, L_0x18dd5f0;
L_0x18de2a0 .functor AND 1, L_0x18de430, L_0x18dd860, L_0x18dd700, L_0x18dd530;
L_0x18de520/0/0 .functor OR 1, L_0x18ddb20, L_0x18ddd10, L_0x18dde20, L_0x18de010;
L_0x18de520/0/4 .functor OR 1, L_0x18de2a0, C4<0>, C4<0>, C4<0>;
L_0x18de520 .functor OR 1, L_0x18de520/0/0, L_0x18de520/0/4, C4<0>, C4<0>;
v0x17b6190_0 .net *"_s1", 0 0, L_0x18dd770;  1 drivers
v0x17b6270_0 .net *"_s11", 0 0, L_0x18de080;  1 drivers
v0x17b6350_0 .net *"_s13", 0 0, L_0x18de1b0;  1 drivers
v0x17b6410_0 .net *"_s15", 0 0, L_0x18de430;  1 drivers
v0x17b64f0_0 .net *"_s3", 0 0, L_0x18dd8d0;  1 drivers
v0x17b6620_0 .net *"_s5", 0 0, L_0x18dda30;  1 drivers
v0x17b6700_0 .net *"_s7", 0 0, L_0x18ddd80;  1 drivers
v0x17b67e0_0 .net *"_s9", 0 0, L_0x18ddf20;  1 drivers
v0x17b68c0_0 .net "a0", 0 0, L_0x18dd200;  alias, 1 drivers
v0x17b69f0_0 .net "a1", 0 0, L_0x18dd370;  alias, 1 drivers
v0x17b6a90_0 .net "a2", 0 0, L_0x7f942ba85650;  alias, 1 drivers
v0x17b6b50_0 .net "a3", 0 0, L_0x18dd5f0;  alias, 1 drivers
v0x17b6c10_0 .net "a4", 0 0, L_0x18dd530;  alias, 1 drivers
v0x17b6cd0_0 .net "addWire", 0 0, L_0x18ddb20;  1 drivers
v0x17b6d90_0 .net "nandWire", 0 0, L_0x18de010;  1 drivers
v0x17b6e50_0 .net "norWire", 0 0, L_0x18de2a0;  1 drivers
v0x17b6f10_0 .net "ns0", 0 0, L_0x18dd700;  1 drivers
v0x17b70c0_0 .net "ns1", 0 0, L_0x18dd860;  1 drivers
v0x17b7160_0 .net "ns2", 0 0, L_0x18dd9c0;  1 drivers
v0x17b7200_0 .net "out", 0 0, L_0x18de520;  alias, 1 drivers
v0x17b72a0_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17b7340_0 .net "sltWire", 0 0, L_0x18dde20;  1 drivers
v0x17b73e0_0 .net "xorWire", 0 0, L_0x18ddd10;  1 drivers
L_0x18dd770 .part v0x17ab3d0_0, 0, 1;
L_0x18dd8d0 .part v0x17ab3d0_0, 1, 1;
L_0x18dda30 .part v0x17ab3d0_0, 2, 1;
L_0x18ddd80 .part v0x17ab3d0_0, 0, 1;
L_0x18ddf20 .part v0x17ab3d0_0, 1, 1;
L_0x18de080 .part v0x17ab3d0_0, 1, 1;
L_0x18de1b0 .part v0x17ab3d0_0, 0, 1;
L_0x18de430 .part v0x17ab3d0_0, 2, 1;
S_0x17b8310 .scope generate, "genALUs[5]" "genALUs[5]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17b84d0 .param/l "bit" 0 4 127, +C4<0101>;
S_0x17b8590 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17b8310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18deae0 .functor XOR 1, L_0x18e0370, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18def00 .functor NOR 1, L_0x18e01c0, L_0x18e0370, C4<0>, C4<0>;
L_0x18df000 .functor XOR 1, L_0x18e01c0, L_0x18e0370, C4<0>, C4<0>;
L_0x18df0c0 .functor NAND 1, L_0x18e01c0, L_0x18e0370, C4<1>, C4<1>;
L_0x18df1c0 .functor XOR 1, v0x17ab300_0, L_0x18def00, C4<0>, C4<0>;
L_0x18df280 .functor XOR 1, v0x17ab300_0, L_0x18df0c0, C4<0>, C4<0>;
v0x17ba960_0 .net "a", 0 0, L_0x18e01c0;  1 drivers
v0x17baa50_0 .net "addSubtract", 0 0, L_0x18dee90;  1 drivers
v0x17baaf0_0 .net "b", 0 0, L_0x18e0370;  1 drivers
v0x17bab90_0 .net "bOut", 0 0, L_0x18deae0;  1 drivers
v0x17bac60_0 .net "carryin", 0 0, L_0x18e0410;  1 drivers
v0x17bad50_0 .net "carryout", 0 0, L_0x18ded30;  1 drivers
v0x17bae20_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17baec0_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17baf60_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17bb090_0 .net "nandOut", 0 0, L_0x18df280;  1 drivers
v0x17bb160_0 .net "nandgate", 0 0, L_0x18df0c0;  1 drivers
v0x17bb200_0 .net "norOut", 0 0, L_0x18df1c0;  1 drivers
v0x17bb2d0_0 .net "norgate", 0 0, L_0x18def00;  1 drivers
v0x17bb370_0 .net "result", 0 0, L_0x17b0260;  1 drivers
L_0x7f942ba85698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17bb440_0 .net "slt", 0 0, L_0x7f942ba85698;  1 drivers
v0x17bb4e0_0 .net "xorgate", 0 0, L_0x18df000;  1 drivers
S_0x17b8890 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17b8590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18deb50 .functor AND 1, L_0x18e01c0, L_0x18deae0, C4<1>, C4<1>;
L_0x18debc0 .functor XOR 1, L_0x18e01c0, L_0x18deae0, C4<0>, C4<0>;
L_0x18decc0 .functor AND 1, L_0x18debc0, L_0x18e0410, C4<1>, C4<1>;
L_0x18ded30 .functor OR 1, L_0x18decc0, L_0x18deb50, C4<0>, C4<0>;
L_0x18dee90 .functor XOR 1, L_0x18debc0, L_0x18e0410, C4<0>, C4<0>;
v0x17b8b30_0 .net "G", 0 0, L_0x18deb50;  1 drivers
v0x17b8c10_0 .net "P", 0 0, L_0x18debc0;  1 drivers
v0x17b8cd0_0 .net "PandCin", 0 0, L_0x18decc0;  1 drivers
v0x17b8da0_0 .net "a", 0 0, L_0x18e01c0;  alias, 1 drivers
v0x17b8e60_0 .net "b", 0 0, L_0x18deae0;  alias, 1 drivers
v0x17b8f70_0 .net "carryin", 0 0, L_0x18e0410;  alias, 1 drivers
v0x17b9030_0 .net "carryout", 0 0, L_0x18ded30;  alias, 1 drivers
v0x17b90f0_0 .net "sum", 0 0, L_0x18dee90;  alias, 1 drivers
S_0x17b9250 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17b8590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18df390 .functor NOT 1, L_0x18df400, C4<0>, C4<0>, C4<0>;
L_0x18df4f0 .functor NOT 1, L_0x18df560, C4<0>, C4<0>, C4<0>;
L_0x18df650 .functor NOT 1, L_0x18df6c0, C4<0>, C4<0>, C4<0>;
L_0x18df7b0 .functor AND 1, L_0x18df650, L_0x18df4f0, L_0x18df390, L_0x18dee90;
L_0x18df9a0 .functor AND 1, L_0x18df650, L_0x18df4f0, L_0x18dfa10, L_0x18df000;
L_0x18dfab0 .functor AND 1, L_0x18df650, L_0x18dfbf0, L_0x18df390, L_0x7f942ba85698;
L_0x18dfce0 .functor AND 1, L_0x18df650, L_0x18dfd50, L_0x18dfe80, L_0x18df280;
L_0x18dff70 .functor AND 1, L_0x18dffe0, L_0x18df4f0, L_0x18df390, L_0x18df1c0;
L_0x17b0260/0/0 .functor OR 1, L_0x18df7b0, L_0x18df9a0, L_0x18dfab0, L_0x18dfce0;
L_0x17b0260/0/4 .functor OR 1, L_0x18dff70, C4<0>, C4<0>, C4<0>;
L_0x17b0260 .functor OR 1, L_0x17b0260/0/0, L_0x17b0260/0/4, C4<0>, C4<0>;
v0x17b94f0_0 .net *"_s1", 0 0, L_0x18df400;  1 drivers
v0x17b95d0_0 .net *"_s11", 0 0, L_0x18dfd50;  1 drivers
v0x17b96b0_0 .net *"_s13", 0 0, L_0x18dfe80;  1 drivers
v0x17b9770_0 .net *"_s15", 0 0, L_0x18dffe0;  1 drivers
v0x17b9850_0 .net *"_s3", 0 0, L_0x18df560;  1 drivers
v0x17b9980_0 .net *"_s5", 0 0, L_0x18df6c0;  1 drivers
v0x17b9a60_0 .net *"_s7", 0 0, L_0x18dfa10;  1 drivers
v0x17b9b40_0 .net *"_s9", 0 0, L_0x18dfbf0;  1 drivers
v0x17b9c20_0 .net "a0", 0 0, L_0x18dee90;  alias, 1 drivers
v0x17b9d50_0 .net "a1", 0 0, L_0x18df000;  alias, 1 drivers
v0x17b9df0_0 .net "a2", 0 0, L_0x7f942ba85698;  alias, 1 drivers
v0x17b9eb0_0 .net "a3", 0 0, L_0x18df280;  alias, 1 drivers
v0x17b9f70_0 .net "a4", 0 0, L_0x18df1c0;  alias, 1 drivers
v0x17ba030_0 .net "addWire", 0 0, L_0x18df7b0;  1 drivers
v0x17ba0f0_0 .net "nandWire", 0 0, L_0x18dfce0;  1 drivers
v0x17ba1b0_0 .net "norWire", 0 0, L_0x18dff70;  1 drivers
v0x17ba270_0 .net "ns0", 0 0, L_0x18df390;  1 drivers
v0x17ba420_0 .net "ns1", 0 0, L_0x18df4f0;  1 drivers
v0x17ba4c0_0 .net "ns2", 0 0, L_0x18df650;  1 drivers
v0x17ba560_0 .net "out", 0 0, L_0x17b0260;  alias, 1 drivers
v0x17ba600_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17ba6c0_0 .net "sltWire", 0 0, L_0x18dfab0;  1 drivers
v0x17ba780_0 .net "xorWire", 0 0, L_0x18df9a0;  1 drivers
L_0x18df400 .part v0x17ab3d0_0, 0, 1;
L_0x18df560 .part v0x17ab3d0_0, 1, 1;
L_0x18df6c0 .part v0x17ab3d0_0, 2, 1;
L_0x18dfa10 .part v0x17ab3d0_0, 0, 1;
L_0x18dfbf0 .part v0x17ab3d0_0, 1, 1;
L_0x18dfd50 .part v0x17ab3d0_0, 1, 1;
L_0x18dfe80 .part v0x17ab3d0_0, 0, 1;
L_0x18dffe0 .part v0x17ab3d0_0, 2, 1;
S_0x17bb630 .scope generate, "genALUs[6]" "genALUs[6]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17aea50 .param/l "bit" 0 4 127, +C4<0110>;
S_0x17bb8f0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17bb630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18dea70 .functor XOR 1, L_0x18e1ef0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18e0990 .functor NOR 1, L_0x18e1e50, L_0x18e1ef0, C4<0>, C4<0>;
L_0x18e0a90 .functor XOR 1, L_0x18e1e50, L_0x18e1ef0, C4<0>, C4<0>;
L_0x18e0b50 .functor NAND 1, L_0x18e1e50, L_0x18e1ef0, C4<1>, C4<1>;
L_0x18e0c50 .functor XOR 1, v0x17ab300_0, L_0x18e0990, C4<0>, C4<0>;
L_0x18e0d10 .functor XOR 1, v0x17ab300_0, L_0x18e0b50, C4<0>, C4<0>;
v0x17bdcc0_0 .net "a", 0 0, L_0x18e1e50;  1 drivers
v0x17bddb0_0 .net "addSubtract", 0 0, L_0x18e0920;  1 drivers
v0x17bde50_0 .net "b", 0 0, L_0x18e1ef0;  1 drivers
v0x17bdef0_0 .net "bOut", 0 0, L_0x18dea70;  1 drivers
v0x17bdfc0_0 .net "carryin", 0 0, L_0x18e1f90;  1 drivers
v0x17be0b0_0 .net "carryout", 0 0, L_0x18e07c0;  1 drivers
v0x17be180_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17be220_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17be3d0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17b16c0_0 .net "nandOut", 0 0, L_0x18e0d10;  1 drivers
v0x17be680_0 .net "nandgate", 0 0, L_0x18e0b50;  1 drivers
v0x17be720_0 .net "norOut", 0 0, L_0x18e0c50;  1 drivers
v0x17be7c0_0 .net "norgate", 0 0, L_0x18e0990;  1 drivers
v0x17be860_0 .net "result", 0 0, L_0x18e1c00;  1 drivers
L_0x7f942ba856e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17be930_0 .net "slt", 0 0, L_0x7f942ba856e0;  1 drivers
v0x17be9d0_0 .net "xorgate", 0 0, L_0x18e0a90;  1 drivers
S_0x17bbbf0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17bb8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18e0540 .functor AND 1, L_0x18e1e50, L_0x18dea70, C4<1>, C4<1>;
L_0x18e0600 .functor XOR 1, L_0x18e1e50, L_0x18dea70, C4<0>, C4<0>;
L_0x18e0700 .functor AND 1, L_0x18e0600, L_0x18e1f90, C4<1>, C4<1>;
L_0x18e07c0 .functor OR 1, L_0x18e0700, L_0x18e0540, C4<0>, C4<0>;
L_0x18e0920 .functor XOR 1, L_0x18e0600, L_0x18e1f90, C4<0>, C4<0>;
v0x17bbe90_0 .net "G", 0 0, L_0x18e0540;  1 drivers
v0x17bbf70_0 .net "P", 0 0, L_0x18e0600;  1 drivers
v0x17bc030_0 .net "PandCin", 0 0, L_0x18e0700;  1 drivers
v0x17bc100_0 .net "a", 0 0, L_0x18e1e50;  alias, 1 drivers
v0x17bc1c0_0 .net "b", 0 0, L_0x18dea70;  alias, 1 drivers
v0x17bc2d0_0 .net "carryin", 0 0, L_0x18e1f90;  alias, 1 drivers
v0x17bc390_0 .net "carryout", 0 0, L_0x18e07c0;  alias, 1 drivers
v0x17bc450_0 .net "sum", 0 0, L_0x18e0920;  alias, 1 drivers
S_0x17bc5b0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17bb8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18e0e20 .functor NOT 1, L_0x18e0e90, C4<0>, C4<0>, C4<0>;
L_0x18e0f80 .functor NOT 1, L_0x18e0ff0, C4<0>, C4<0>, C4<0>;
L_0x18e10e0 .functor NOT 1, L_0x18e1150, C4<0>, C4<0>, C4<0>;
L_0x18e1240 .functor AND 1, L_0x18e10e0, L_0x18e0f80, L_0x18e0e20, L_0x18e0920;
L_0x18e1430 .functor AND 1, L_0x18e10e0, L_0x18e0f80, L_0x18e14a0, L_0x18e0a90;
L_0x18e1540 .functor AND 1, L_0x18e10e0, L_0x18e1640, L_0x18e0e20, L_0x7f942ba856e0;
L_0x18e1730 .functor AND 1, L_0x18e10e0, L_0x18e17a0, L_0x18e1890, L_0x18e0d10;
L_0x18e1980 .functor AND 1, L_0x18e1b10, L_0x18e0f80, L_0x18e0e20, L_0x18e0c50;
L_0x18e1c00/0/0 .functor OR 1, L_0x18e1240, L_0x18e1430, L_0x18e1540, L_0x18e1730;
L_0x18e1c00/0/4 .functor OR 1, L_0x18e1980, C4<0>, C4<0>, C4<0>;
L_0x18e1c00 .functor OR 1, L_0x18e1c00/0/0, L_0x18e1c00/0/4, C4<0>, C4<0>;
v0x17bc850_0 .net *"_s1", 0 0, L_0x18e0e90;  1 drivers
v0x17bc930_0 .net *"_s11", 0 0, L_0x18e17a0;  1 drivers
v0x17bca10_0 .net *"_s13", 0 0, L_0x18e1890;  1 drivers
v0x17bcad0_0 .net *"_s15", 0 0, L_0x18e1b10;  1 drivers
v0x17bcbb0_0 .net *"_s3", 0 0, L_0x18e0ff0;  1 drivers
v0x17bcce0_0 .net *"_s5", 0 0, L_0x18e1150;  1 drivers
v0x17bcdc0_0 .net *"_s7", 0 0, L_0x18e14a0;  1 drivers
v0x17bcea0_0 .net *"_s9", 0 0, L_0x18e1640;  1 drivers
v0x17bcf80_0 .net "a0", 0 0, L_0x18e0920;  alias, 1 drivers
v0x17bd0b0_0 .net "a1", 0 0, L_0x18e0a90;  alias, 1 drivers
v0x17bd150_0 .net "a2", 0 0, L_0x7f942ba856e0;  alias, 1 drivers
v0x17bd210_0 .net "a3", 0 0, L_0x18e0d10;  alias, 1 drivers
v0x17bd2d0_0 .net "a4", 0 0, L_0x18e0c50;  alias, 1 drivers
v0x17bd390_0 .net "addWire", 0 0, L_0x18e1240;  1 drivers
v0x17bd450_0 .net "nandWire", 0 0, L_0x18e1730;  1 drivers
v0x17bd510_0 .net "norWire", 0 0, L_0x18e1980;  1 drivers
v0x17bd5d0_0 .net "ns0", 0 0, L_0x18e0e20;  1 drivers
v0x17bd780_0 .net "ns1", 0 0, L_0x18e0f80;  1 drivers
v0x17bd820_0 .net "ns2", 0 0, L_0x18e10e0;  1 drivers
v0x17bd8c0_0 .net "out", 0 0, L_0x18e1c00;  alias, 1 drivers
v0x17bd960_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17bda20_0 .net "sltWire", 0 0, L_0x18e1540;  1 drivers
v0x17bdae0_0 .net "xorWire", 0 0, L_0x18e1430;  1 drivers
L_0x18e0e90 .part v0x17ab3d0_0, 0, 1;
L_0x18e0ff0 .part v0x17ab3d0_0, 1, 1;
L_0x18e1150 .part v0x17ab3d0_0, 2, 1;
L_0x18e14a0 .part v0x17ab3d0_0, 0, 1;
L_0x18e1640 .part v0x17ab3d0_0, 1, 1;
L_0x18e17a0 .part v0x17ab3d0_0, 1, 1;
L_0x18e1890 .part v0x17ab3d0_0, 0, 1;
L_0x18e1b10 .part v0x17ab3d0_0, 2, 1;
S_0x17beb20 .scope generate, "genALUs[7]" "genALUs[7]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17bece0 .param/l "bit" 0 4 127, +C4<0111>;
S_0x17beda0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17beb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18d9250 .functor XOR 1, L_0x18e3b90, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18e25b0 .functor NOR 1, L_0x18e3af0, L_0x18e3b90, C4<0>, C4<0>;
L_0x18e26b0 .functor XOR 1, L_0x18e3af0, L_0x18e3b90, C4<0>, C4<0>;
L_0x18e2770 .functor NAND 1, L_0x18e3af0, L_0x18e3b90, C4<1>, C4<1>;
L_0x18e2870 .functor XOR 1, v0x17ab300_0, L_0x18e25b0, C4<0>, C4<0>;
L_0x18e2930 .functor XOR 1, v0x17ab300_0, L_0x18e2770, C4<0>, C4<0>;
v0x17c1170_0 .net "a", 0 0, L_0x18e3af0;  1 drivers
v0x17c1260_0 .net "addSubtract", 0 0, L_0x18e2540;  1 drivers
v0x17c1300_0 .net "b", 0 0, L_0x18e3b90;  1 drivers
v0x17c13a0_0 .net "bOut", 0 0, L_0x18d9250;  1 drivers
v0x17c1470_0 .net "carryin", 0 0, L_0x18e20c0;  1 drivers
v0x17c1560_0 .net "carryout", 0 0, L_0x18e23e0;  1 drivers
v0x17c1630_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17c16d0_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17c1770_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17c18a0_0 .net "nandOut", 0 0, L_0x18e2930;  1 drivers
v0x17c1970_0 .net "nandgate", 0 0, L_0x18e2770;  1 drivers
v0x17c1a10_0 .net "norOut", 0 0, L_0x18e2870;  1 drivers
v0x17c1ae0_0 .net "norgate", 0 0, L_0x18e25b0;  1 drivers
v0x17c1b80_0 .net "result", 0 0, L_0x18e38a0;  1 drivers
L_0x7f942ba85728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17c1c50_0 .net "slt", 0 0, L_0x7f942ba85728;  1 drivers
v0x17c1cf0_0 .net "xorgate", 0 0, L_0x18e26b0;  1 drivers
S_0x17bf0a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17beda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18e2160 .functor AND 1, L_0x18e3af0, L_0x18d9250, C4<1>, C4<1>;
L_0x18e2220 .functor XOR 1, L_0x18e3af0, L_0x18d9250, C4<0>, C4<0>;
L_0x18e2320 .functor AND 1, L_0x18e2220, L_0x18e20c0, C4<1>, C4<1>;
L_0x18e23e0 .functor OR 1, L_0x18e2320, L_0x18e2160, C4<0>, C4<0>;
L_0x18e2540 .functor XOR 1, L_0x18e2220, L_0x18e20c0, C4<0>, C4<0>;
v0x17bf340_0 .net "G", 0 0, L_0x18e2160;  1 drivers
v0x17bf420_0 .net "P", 0 0, L_0x18e2220;  1 drivers
v0x17bf4e0_0 .net "PandCin", 0 0, L_0x18e2320;  1 drivers
v0x17bf5b0_0 .net "a", 0 0, L_0x18e3af0;  alias, 1 drivers
v0x17bf670_0 .net "b", 0 0, L_0x18d9250;  alias, 1 drivers
v0x17bf780_0 .net "carryin", 0 0, L_0x18e20c0;  alias, 1 drivers
v0x17bf840_0 .net "carryout", 0 0, L_0x18e23e0;  alias, 1 drivers
v0x17bf900_0 .net "sum", 0 0, L_0x18e2540;  alias, 1 drivers
S_0x17bfa60 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17beda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18e2a40 .functor NOT 1, L_0x18e2ab0, C4<0>, C4<0>, C4<0>;
L_0x18e2ba0 .functor NOT 1, L_0x18e2c10, C4<0>, C4<0>, C4<0>;
L_0x18e2d00 .functor NOT 1, L_0x18e2d70, C4<0>, C4<0>, C4<0>;
L_0x18e2e60 .functor AND 1, L_0x18e2d00, L_0x18e2ba0, L_0x18e2a40, L_0x18e2540;
L_0x18e3050 .functor AND 1, L_0x18e2d00, L_0x18e2ba0, L_0x18e30c0, L_0x18e26b0;
L_0x18e3160 .functor AND 1, L_0x18e2d00, L_0x18e32a0, L_0x18e2a40, L_0x7f942ba85728;
L_0x18e3390 .functor AND 1, L_0x18e2d00, L_0x18e3400, L_0x18e3530, L_0x18e2930;
L_0x18e3620 .functor AND 1, L_0x18e37b0, L_0x18e2ba0, L_0x18e2a40, L_0x18e2870;
L_0x18e38a0/0/0 .functor OR 1, L_0x18e2e60, L_0x18e3050, L_0x18e3160, L_0x18e3390;
L_0x18e38a0/0/4 .functor OR 1, L_0x18e3620, C4<0>, C4<0>, C4<0>;
L_0x18e38a0 .functor OR 1, L_0x18e38a0/0/0, L_0x18e38a0/0/4, C4<0>, C4<0>;
v0x17bfd00_0 .net *"_s1", 0 0, L_0x18e2ab0;  1 drivers
v0x17bfde0_0 .net *"_s11", 0 0, L_0x18e3400;  1 drivers
v0x17bfec0_0 .net *"_s13", 0 0, L_0x18e3530;  1 drivers
v0x17bff80_0 .net *"_s15", 0 0, L_0x18e37b0;  1 drivers
v0x17c0060_0 .net *"_s3", 0 0, L_0x18e2c10;  1 drivers
v0x17c0190_0 .net *"_s5", 0 0, L_0x18e2d70;  1 drivers
v0x17c0270_0 .net *"_s7", 0 0, L_0x18e30c0;  1 drivers
v0x17c0350_0 .net *"_s9", 0 0, L_0x18e32a0;  1 drivers
v0x17c0430_0 .net "a0", 0 0, L_0x18e2540;  alias, 1 drivers
v0x17c0560_0 .net "a1", 0 0, L_0x18e26b0;  alias, 1 drivers
v0x17c0600_0 .net "a2", 0 0, L_0x7f942ba85728;  alias, 1 drivers
v0x17c06c0_0 .net "a3", 0 0, L_0x18e2930;  alias, 1 drivers
v0x17c0780_0 .net "a4", 0 0, L_0x18e2870;  alias, 1 drivers
v0x17c0840_0 .net "addWire", 0 0, L_0x18e2e60;  1 drivers
v0x17c0900_0 .net "nandWire", 0 0, L_0x18e3390;  1 drivers
v0x17c09c0_0 .net "norWire", 0 0, L_0x18e3620;  1 drivers
v0x17c0a80_0 .net "ns0", 0 0, L_0x18e2a40;  1 drivers
v0x17c0c30_0 .net "ns1", 0 0, L_0x18e2ba0;  1 drivers
v0x17c0cd0_0 .net "ns2", 0 0, L_0x18e2d00;  1 drivers
v0x17c0d70_0 .net "out", 0 0, L_0x18e38a0;  alias, 1 drivers
v0x17c0e10_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17c0ed0_0 .net "sltWire", 0 0, L_0x18e3160;  1 drivers
v0x17c0f90_0 .net "xorWire", 0 0, L_0x18e3050;  1 drivers
L_0x18e2ab0 .part v0x17ab3d0_0, 0, 1;
L_0x18e2c10 .part v0x17ab3d0_0, 1, 1;
L_0x18e2d70 .part v0x17ab3d0_0, 2, 1;
L_0x18e30c0 .part v0x17ab3d0_0, 0, 1;
L_0x18e32a0 .part v0x17ab3d0_0, 1, 1;
L_0x18e3400 .part v0x17ab3d0_0, 1, 1;
L_0x18e3530 .part v0x17ab3d0_0, 0, 1;
L_0x18e37b0 .part v0x17ab3d0_0, 2, 1;
S_0x17c1e40 .scope generate, "genALUs[8]" "genALUs[8]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17c2000 .param/l "bit" 0 4 127, +C4<01000>;
S_0x17c20c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17c1e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18e3d70 .functor XOR 1, L_0x18e3c30, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18e4230 .functor NOR 1, L_0x182be80, L_0x18e3c30, C4<0>, C4<0>;
L_0x18e4330 .functor XOR 1, L_0x182be80, L_0x18e3c30, C4<0>, C4<0>;
L_0x18e43f0 .functor NAND 1, L_0x182be80, L_0x18e3c30, C4<1>, C4<1>;
L_0x18e44f0 .functor XOR 1, v0x17ab300_0, L_0x18e4230, C4<0>, C4<0>;
L_0x18e45b0 .functor XOR 1, v0x17ab300_0, L_0x18e43f0, C4<0>, C4<0>;
v0x17e44a0_0 .net "a", 0 0, L_0x182be80;  1 drivers
v0x17e4590_0 .net "addSubtract", 0 0, L_0x18e41c0;  1 drivers
v0x17e4630_0 .net "b", 0 0, L_0x18e3c30;  1 drivers
v0x17e46d0_0 .net "bOut", 0 0, L_0x18e3d70;  1 drivers
v0x17e47a0_0 .net "carryin", 0 0, L_0x182bfe0;  1 drivers
v0x17e4890_0 .net "carryout", 0 0, L_0x18e4060;  1 drivers
v0x17e4960_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17e4a00_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17e4aa0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17e4bd0_0 .net "nandOut", 0 0, L_0x18e45b0;  1 drivers
v0x17e4ca0_0 .net "nandgate", 0 0, L_0x18e43f0;  1 drivers
v0x17e4d40_0 .net "norOut", 0 0, L_0x18e44f0;  1 drivers
v0x17e4e10_0 .net "norgate", 0 0, L_0x18e4230;  1 drivers
v0x17e4eb0_0 .net "result", 0 0, L_0x182bc30;  1 drivers
L_0x7f942ba85770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17e4f80_0 .net "slt", 0 0, L_0x7f942ba85770;  1 drivers
v0x17e5020_0 .net "xorgate", 0 0, L_0x18e4330;  1 drivers
S_0x17c23c0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17c20c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18e3de0 .functor AND 1, L_0x182be80, L_0x18e3d70, C4<1>, C4<1>;
L_0x18e3ea0 .functor XOR 1, L_0x182be80, L_0x18e3d70, C4<0>, C4<0>;
L_0x18e3fa0 .functor AND 1, L_0x18e3ea0, L_0x182bfe0, C4<1>, C4<1>;
L_0x18e4060 .functor OR 1, L_0x18e3fa0, L_0x18e3de0, C4<0>, C4<0>;
L_0x18e41c0 .functor XOR 1, L_0x18e3ea0, L_0x182bfe0, C4<0>, C4<0>;
v0x17c2660_0 .net "G", 0 0, L_0x18e3de0;  1 drivers
v0x17c2740_0 .net "P", 0 0, L_0x18e3ea0;  1 drivers
v0x17c2800_0 .net "PandCin", 0 0, L_0x18e3fa0;  1 drivers
v0x17c28d0_0 .net "a", 0 0, L_0x182be80;  alias, 1 drivers
v0x17c2990_0 .net "b", 0 0, L_0x18e3d70;  alias, 1 drivers
v0x17e2a40_0 .net "carryin", 0 0, L_0x182bfe0;  alias, 1 drivers
v0x17e2b00_0 .net "carryout", 0 0, L_0x18e4060;  alias, 1 drivers
v0x17e2bc0_0 .net "sum", 0 0, L_0x18e41c0;  alias, 1 drivers
S_0x17e2d50 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17c20c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18e46c0 .functor NOT 1, L_0x18e4730, C4<0>, C4<0>, C4<0>;
L_0x18e4820 .functor NOT 1, L_0x18e4890, C4<0>, C4<0>, C4<0>;
L_0x18e4980 .functor NOT 1, L_0x18e49f0, C4<0>, C4<0>, C4<0>;
L_0x18e4ae0 .functor AND 1, L_0x18e4980, L_0x18e4820, L_0x18e46c0, L_0x18e41c0;
L_0x18e4cd0 .functor AND 1, L_0x18e4980, L_0x18e4820, L_0x18e4d40, L_0x18e4330;
L_0x18e4de0 .functor AND 1, L_0x18e4980, L_0x18e4f20, L_0x18e46c0, L_0x7f942ba85770;
L_0x18e5010 .functor AND 1, L_0x18e4980, L_0x18e5080, L_0x18e51b0, L_0x18e45b0;
L_0x17e3800 .functor AND 1, L_0x182bb40, L_0x18e4820, L_0x18e46c0, L_0x18e44f0;
L_0x182bc30/0/0 .functor OR 1, L_0x18e4ae0, L_0x18e4cd0, L_0x18e4de0, L_0x18e5010;
L_0x182bc30/0/4 .functor OR 1, L_0x17e3800, C4<0>, C4<0>, C4<0>;
L_0x182bc30 .functor OR 1, L_0x182bc30/0/0, L_0x182bc30/0/4, C4<0>, C4<0>;
v0x17e3030_0 .net *"_s1", 0 0, L_0x18e4730;  1 drivers
v0x17e3110_0 .net *"_s11", 0 0, L_0x18e5080;  1 drivers
v0x17e31f0_0 .net *"_s13", 0 0, L_0x18e51b0;  1 drivers
v0x17e32b0_0 .net *"_s15", 0 0, L_0x182bb40;  1 drivers
v0x17e3390_0 .net *"_s3", 0 0, L_0x18e4890;  1 drivers
v0x17e34c0_0 .net *"_s5", 0 0, L_0x18e49f0;  1 drivers
v0x17e35a0_0 .net *"_s7", 0 0, L_0x18e4d40;  1 drivers
v0x17e3680_0 .net *"_s9", 0 0, L_0x18e4f20;  1 drivers
v0x17e3760_0 .net "a0", 0 0, L_0x18e41c0;  alias, 1 drivers
v0x17e3890_0 .net "a1", 0 0, L_0x18e4330;  alias, 1 drivers
v0x17e3930_0 .net "a2", 0 0, L_0x7f942ba85770;  alias, 1 drivers
v0x17e39f0_0 .net "a3", 0 0, L_0x18e45b0;  alias, 1 drivers
v0x17e3ab0_0 .net "a4", 0 0, L_0x18e44f0;  alias, 1 drivers
v0x17e3b70_0 .net "addWire", 0 0, L_0x18e4ae0;  1 drivers
v0x17e3c30_0 .net "nandWire", 0 0, L_0x18e5010;  1 drivers
v0x17e3cf0_0 .net "norWire", 0 0, L_0x17e3800;  1 drivers
v0x17e3db0_0 .net "ns0", 0 0, L_0x18e46c0;  1 drivers
v0x17e3f60_0 .net "ns1", 0 0, L_0x18e4820;  1 drivers
v0x17e4000_0 .net "ns2", 0 0, L_0x18e4980;  1 drivers
v0x17e40a0_0 .net "out", 0 0, L_0x182bc30;  alias, 1 drivers
v0x17e4140_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17e4200_0 .net "sltWire", 0 0, L_0x18e4de0;  1 drivers
v0x17e42c0_0 .net "xorWire", 0 0, L_0x18e4cd0;  1 drivers
L_0x18e4730 .part v0x17ab3d0_0, 0, 1;
L_0x18e4890 .part v0x17ab3d0_0, 1, 1;
L_0x18e49f0 .part v0x17ab3d0_0, 2, 1;
L_0x18e4d40 .part v0x17ab3d0_0, 0, 1;
L_0x18e4f20 .part v0x17ab3d0_0, 1, 1;
L_0x18e5080 .part v0x17ab3d0_0, 1, 1;
L_0x18e51b0 .part v0x17ab3d0_0, 0, 1;
L_0x182bb40 .part v0x17ab3d0_0, 2, 1;
S_0x17e5170 .scope generate, "genALUs[9]" "genALUs[9]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17e5330 .param/l "bit" 0 4 127, +C4<01001>;
S_0x17e53f0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17e5170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18de9e0 .functor XOR 1, L_0x18e7bd0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18e65f0 .functor NOR 1, L_0x18e7b30, L_0x18e7bd0, C4<0>, C4<0>;
L_0x18e66f0 .functor XOR 1, L_0x18e7b30, L_0x18e7bd0, C4<0>, C4<0>;
L_0x18e67b0 .functor NAND 1, L_0x18e7b30, L_0x18e7bd0, C4<1>, C4<1>;
L_0x18e68b0 .functor XOR 1, v0x17ab300_0, L_0x18e65f0, C4<0>, C4<0>;
L_0x18e6970 .functor XOR 1, v0x17ab300_0, L_0x18e67b0, C4<0>, C4<0>;
v0x17e77c0_0 .net "a", 0 0, L_0x18e7b30;  1 drivers
v0x17e78b0_0 .net "addSubtract", 0 0, L_0x18e6580;  1 drivers
v0x17e7950_0 .net "b", 0 0, L_0x18e7bd0;  1 drivers
v0x17e79f0_0 .net "bOut", 0 0, L_0x18de9e0;  1 drivers
v0x17e7ac0_0 .net "carryin", 0 0, L_0x182c220;  1 drivers
v0x17e7bb0_0 .net "carryout", 0 0, L_0x18e6420;  1 drivers
v0x17e7c80_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17e7d20_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17e7dc0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17e7ef0_0 .net "nandOut", 0 0, L_0x18e6970;  1 drivers
v0x17e7fc0_0 .net "nandgate", 0 0, L_0x18e67b0;  1 drivers
v0x17e8060_0 .net "norOut", 0 0, L_0x18e68b0;  1 drivers
v0x17e8130_0 .net "norgate", 0 0, L_0x18e65f0;  1 drivers
v0x17e81d0_0 .net "result", 0 0, L_0x18e78e0;  1 drivers
L_0x7f942ba857b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17e82a0_0 .net "slt", 0 0, L_0x7f942ba857b8;  1 drivers
v0x17e8340_0 .net "xorgate", 0 0, L_0x18e66f0;  1 drivers
S_0x17e56f0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17e53f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x182bf20 .functor AND 1, L_0x18e7b30, L_0x18de9e0, C4<1>, C4<1>;
L_0x18e62b0 .functor XOR 1, L_0x18e7b30, L_0x18de9e0, C4<0>, C4<0>;
L_0x18e63b0 .functor AND 1, L_0x18e62b0, L_0x182c220, C4<1>, C4<1>;
L_0x18e6420 .functor OR 1, L_0x18e63b0, L_0x182bf20, C4<0>, C4<0>;
L_0x18e6580 .functor XOR 1, L_0x18e62b0, L_0x182c220, C4<0>, C4<0>;
v0x17e5990_0 .net "G", 0 0, L_0x182bf20;  1 drivers
v0x17e5a70_0 .net "P", 0 0, L_0x18e62b0;  1 drivers
v0x17e5b30_0 .net "PandCin", 0 0, L_0x18e63b0;  1 drivers
v0x17e5c00_0 .net "a", 0 0, L_0x18e7b30;  alias, 1 drivers
v0x17e5cc0_0 .net "b", 0 0, L_0x18de9e0;  alias, 1 drivers
v0x17e5dd0_0 .net "carryin", 0 0, L_0x182c220;  alias, 1 drivers
v0x17e5e90_0 .net "carryout", 0 0, L_0x18e6420;  alias, 1 drivers
v0x17e5f50_0 .net "sum", 0 0, L_0x18e6580;  alias, 1 drivers
S_0x17e60b0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17e53f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18e6a80 .functor NOT 1, L_0x18e6af0, C4<0>, C4<0>, C4<0>;
L_0x18e6be0 .functor NOT 1, L_0x18e6c50, C4<0>, C4<0>, C4<0>;
L_0x18e6d40 .functor NOT 1, L_0x18e6db0, C4<0>, C4<0>, C4<0>;
L_0x18e6ea0 .functor AND 1, L_0x18e6d40, L_0x18e6be0, L_0x18e6a80, L_0x18e6580;
L_0x18e7090 .functor AND 1, L_0x18e6d40, L_0x18e6be0, L_0x18e7100, L_0x18e66f0;
L_0x18e71a0 .functor AND 1, L_0x18e6d40, L_0x18e72e0, L_0x18e6a80, L_0x7f942ba857b8;
L_0x18e73d0 .functor AND 1, L_0x18e6d40, L_0x18e7440, L_0x18e7570, L_0x18e6970;
L_0x18e7660 .functor AND 1, L_0x18e77f0, L_0x18e6be0, L_0x18e6a80, L_0x18e68b0;
L_0x18e78e0/0/0 .functor OR 1, L_0x18e6ea0, L_0x18e7090, L_0x18e71a0, L_0x18e73d0;
L_0x18e78e0/0/4 .functor OR 1, L_0x18e7660, C4<0>, C4<0>, C4<0>;
L_0x18e78e0 .functor OR 1, L_0x18e78e0/0/0, L_0x18e78e0/0/4, C4<0>, C4<0>;
v0x17e6350_0 .net *"_s1", 0 0, L_0x18e6af0;  1 drivers
v0x17e6430_0 .net *"_s11", 0 0, L_0x18e7440;  1 drivers
v0x17e6510_0 .net *"_s13", 0 0, L_0x18e7570;  1 drivers
v0x17e65d0_0 .net *"_s15", 0 0, L_0x18e77f0;  1 drivers
v0x17e66b0_0 .net *"_s3", 0 0, L_0x18e6c50;  1 drivers
v0x17e67e0_0 .net *"_s5", 0 0, L_0x18e6db0;  1 drivers
v0x17e68c0_0 .net *"_s7", 0 0, L_0x18e7100;  1 drivers
v0x17e69a0_0 .net *"_s9", 0 0, L_0x18e72e0;  1 drivers
v0x17e6a80_0 .net "a0", 0 0, L_0x18e6580;  alias, 1 drivers
v0x17e6bb0_0 .net "a1", 0 0, L_0x18e66f0;  alias, 1 drivers
v0x17e6c50_0 .net "a2", 0 0, L_0x7f942ba857b8;  alias, 1 drivers
v0x17e6d10_0 .net "a3", 0 0, L_0x18e6970;  alias, 1 drivers
v0x17e6dd0_0 .net "a4", 0 0, L_0x18e68b0;  alias, 1 drivers
v0x17e6e90_0 .net "addWire", 0 0, L_0x18e6ea0;  1 drivers
v0x17e6f50_0 .net "nandWire", 0 0, L_0x18e73d0;  1 drivers
v0x17e7010_0 .net "norWire", 0 0, L_0x18e7660;  1 drivers
v0x17e70d0_0 .net "ns0", 0 0, L_0x18e6a80;  1 drivers
v0x17e7280_0 .net "ns1", 0 0, L_0x18e6be0;  1 drivers
v0x17e7320_0 .net "ns2", 0 0, L_0x18e6d40;  1 drivers
v0x17e73c0_0 .net "out", 0 0, L_0x18e78e0;  alias, 1 drivers
v0x17e7460_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17e7520_0 .net "sltWire", 0 0, L_0x18e71a0;  1 drivers
v0x17e75e0_0 .net "xorWire", 0 0, L_0x18e7090;  1 drivers
L_0x18e6af0 .part v0x17ab3d0_0, 0, 1;
L_0x18e6c50 .part v0x17ab3d0_0, 1, 1;
L_0x18e6db0 .part v0x17ab3d0_0, 2, 1;
L_0x18e7100 .part v0x17ab3d0_0, 0, 1;
L_0x18e72e0 .part v0x17ab3d0_0, 1, 1;
L_0x18e7440 .part v0x17ab3d0_0, 1, 1;
L_0x18e7570 .part v0x17ab3d0_0, 0, 1;
L_0x18e77f0 .part v0x17ab3d0_0, 2, 1;
S_0x17e8490 .scope generate, "genALUs[10]" "genALUs[10]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17e8650 .param/l "bit" 0 4 127, +C4<01010>;
S_0x17e8710 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17e8490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18e7de0 .functor XOR 1, L_0x18e7c70, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18e82f0 .functor NOR 1, L_0x18e9830, L_0x18e7c70, C4<0>, C4<0>;
L_0x18e83f0 .functor XOR 1, L_0x18e9830, L_0x18e7c70, C4<0>, C4<0>;
L_0x18e84b0 .functor NAND 1, L_0x18e9830, L_0x18e7c70, C4<1>, C4<1>;
L_0x18e85b0 .functor XOR 1, v0x17ab300_0, L_0x18e82f0, C4<0>, C4<0>;
L_0x18e8670 .functor XOR 1, v0x17ab300_0, L_0x18e84b0, C4<0>, C4<0>;
v0x17eaae0_0 .net "a", 0 0, L_0x18e9830;  1 drivers
v0x17eabd0_0 .net "addSubtract", 0 0, L_0x18e8280;  1 drivers
v0x17eac70_0 .net "b", 0 0, L_0x18e7c70;  1 drivers
v0x17ead10_0 .net "bOut", 0 0, L_0x18e7de0;  1 drivers
v0x17eade0_0 .net "carryin", 0 0, L_0x18e99c0;  1 drivers
v0x17eaed0_0 .net "carryout", 0 0, L_0x18e8120;  1 drivers
v0x17eafa0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17eb040_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17eb0e0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17eb210_0 .net "nandOut", 0 0, L_0x18e8670;  1 drivers
v0x17eb2e0_0 .net "nandgate", 0 0, L_0x18e84b0;  1 drivers
v0x17eb380_0 .net "norOut", 0 0, L_0x18e85b0;  1 drivers
v0x17eb450_0 .net "norgate", 0 0, L_0x18e82f0;  1 drivers
v0x17eb4f0_0 .net "result", 0 0, L_0x18e95e0;  1 drivers
L_0x7f942ba85800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17eb5c0_0 .net "slt", 0 0, L_0x7f942ba85800;  1 drivers
v0x17eb660_0 .net "xorgate", 0 0, L_0x18e83f0;  1 drivers
S_0x17e8a10 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17e8710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18e7ea0 .functor AND 1, L_0x18e9830, L_0x18e7de0, C4<1>, C4<1>;
L_0x18e7f60 .functor XOR 1, L_0x18e9830, L_0x18e7de0, C4<0>, C4<0>;
L_0x18e8060 .functor AND 1, L_0x18e7f60, L_0x18e99c0, C4<1>, C4<1>;
L_0x18e8120 .functor OR 1, L_0x18e8060, L_0x18e7ea0, C4<0>, C4<0>;
L_0x18e8280 .functor XOR 1, L_0x18e7f60, L_0x18e99c0, C4<0>, C4<0>;
v0x17e8cb0_0 .net "G", 0 0, L_0x18e7ea0;  1 drivers
v0x17e8d90_0 .net "P", 0 0, L_0x18e7f60;  1 drivers
v0x17e8e50_0 .net "PandCin", 0 0, L_0x18e8060;  1 drivers
v0x17e8f20_0 .net "a", 0 0, L_0x18e9830;  alias, 1 drivers
v0x17e8fe0_0 .net "b", 0 0, L_0x18e7de0;  alias, 1 drivers
v0x17e90f0_0 .net "carryin", 0 0, L_0x18e99c0;  alias, 1 drivers
v0x17e91b0_0 .net "carryout", 0 0, L_0x18e8120;  alias, 1 drivers
v0x17e9270_0 .net "sum", 0 0, L_0x18e8280;  alias, 1 drivers
S_0x17e93d0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17e8710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18e8780 .functor NOT 1, L_0x18e87f0, C4<0>, C4<0>, C4<0>;
L_0x18e88e0 .functor NOT 1, L_0x18e8950, C4<0>, C4<0>, C4<0>;
L_0x18e8a40 .functor NOT 1, L_0x18e8ab0, C4<0>, C4<0>, C4<0>;
L_0x18e8ba0 .functor AND 1, L_0x18e8a40, L_0x18e88e0, L_0x18e8780, L_0x18e8280;
L_0x18e8d90 .functor AND 1, L_0x18e8a40, L_0x18e88e0, L_0x18e8e00, L_0x18e83f0;
L_0x18e8ea0 .functor AND 1, L_0x18e8a40, L_0x18e8fe0, L_0x18e8780, L_0x7f942ba85800;
L_0x18e90d0 .functor AND 1, L_0x18e8a40, L_0x18e9140, L_0x18e9270, L_0x18e8670;
L_0x18e9360 .functor AND 1, L_0x18e94f0, L_0x18e88e0, L_0x18e8780, L_0x18e85b0;
L_0x18e95e0/0/0 .functor OR 1, L_0x18e8ba0, L_0x18e8d90, L_0x18e8ea0, L_0x18e90d0;
L_0x18e95e0/0/4 .functor OR 1, L_0x18e9360, C4<0>, C4<0>, C4<0>;
L_0x18e95e0 .functor OR 1, L_0x18e95e0/0/0, L_0x18e95e0/0/4, C4<0>, C4<0>;
v0x17e9670_0 .net *"_s1", 0 0, L_0x18e87f0;  1 drivers
v0x17e9750_0 .net *"_s11", 0 0, L_0x18e9140;  1 drivers
v0x17e9830_0 .net *"_s13", 0 0, L_0x18e9270;  1 drivers
v0x17e98f0_0 .net *"_s15", 0 0, L_0x18e94f0;  1 drivers
v0x17e99d0_0 .net *"_s3", 0 0, L_0x18e8950;  1 drivers
v0x17e9b00_0 .net *"_s5", 0 0, L_0x18e8ab0;  1 drivers
v0x17e9be0_0 .net *"_s7", 0 0, L_0x18e8e00;  1 drivers
v0x17e9cc0_0 .net *"_s9", 0 0, L_0x18e8fe0;  1 drivers
v0x17e9da0_0 .net "a0", 0 0, L_0x18e8280;  alias, 1 drivers
v0x17e9ed0_0 .net "a1", 0 0, L_0x18e83f0;  alias, 1 drivers
v0x17e9f70_0 .net "a2", 0 0, L_0x7f942ba85800;  alias, 1 drivers
v0x17ea030_0 .net "a3", 0 0, L_0x18e8670;  alias, 1 drivers
v0x17ea0f0_0 .net "a4", 0 0, L_0x18e85b0;  alias, 1 drivers
v0x17ea1b0_0 .net "addWire", 0 0, L_0x18e8ba0;  1 drivers
v0x17ea270_0 .net "nandWire", 0 0, L_0x18e90d0;  1 drivers
v0x17ea330_0 .net "norWire", 0 0, L_0x18e9360;  1 drivers
v0x17ea3f0_0 .net "ns0", 0 0, L_0x18e8780;  1 drivers
v0x17ea5a0_0 .net "ns1", 0 0, L_0x18e88e0;  1 drivers
v0x17ea640_0 .net "ns2", 0 0, L_0x18e8a40;  1 drivers
v0x17ea6e0_0 .net "out", 0 0, L_0x18e95e0;  alias, 1 drivers
v0x17ea780_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17ea840_0 .net "sltWire", 0 0, L_0x18e8ea0;  1 drivers
v0x17ea900_0 .net "xorWire", 0 0, L_0x18e8d90;  1 drivers
L_0x18e87f0 .part v0x17ab3d0_0, 0, 1;
L_0x18e8950 .part v0x17ab3d0_0, 1, 1;
L_0x18e8ab0 .part v0x17ab3d0_0, 2, 1;
L_0x18e8e00 .part v0x17ab3d0_0, 0, 1;
L_0x18e8fe0 .part v0x17ab3d0_0, 1, 1;
L_0x18e9140 .part v0x17ab3d0_0, 1, 1;
L_0x18e9270 .part v0x17ab3d0_0, 0, 1;
L_0x18e94f0 .part v0x17ab3d0_0, 2, 1;
S_0x17eb7b0 .scope generate, "genALUs[11]" "genALUs[11]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17eb970 .param/l "bit" 0 4 127, +C4<01011>;
S_0x17eba30 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17eb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18e98d0 .functor XOR 1, L_0x18eb570, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18e9fd0 .functor NOR 1, L_0x18eb4d0, L_0x18eb570, C4<0>, C4<0>;
L_0x18ea0d0 .functor XOR 1, L_0x18eb4d0, L_0x18eb570, C4<0>, C4<0>;
L_0x18ea190 .functor NAND 1, L_0x18eb4d0, L_0x18eb570, C4<1>, C4<1>;
L_0x18ea290 .functor XOR 1, v0x17ab300_0, L_0x18e9fd0, C4<0>, C4<0>;
L_0x18ea350 .functor XOR 1, v0x17ab300_0, L_0x18ea190, C4<0>, C4<0>;
v0x17ede00_0 .net "a", 0 0, L_0x18eb4d0;  1 drivers
v0x17edef0_0 .net "addSubtract", 0 0, L_0x18e9f60;  1 drivers
v0x17edf90_0 .net "b", 0 0, L_0x18eb570;  1 drivers
v0x17ee030_0 .net "bOut", 0 0, L_0x18e98d0;  1 drivers
v0x17ee100_0 .net "carryin", 0 0, L_0x18e9af0;  1 drivers
v0x17ee1f0_0 .net "carryout", 0 0, L_0x18e9e00;  1 drivers
v0x17ee2c0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17ee360_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17ee400_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17ee530_0 .net "nandOut", 0 0, L_0x18ea350;  1 drivers
v0x17ee600_0 .net "nandgate", 0 0, L_0x18ea190;  1 drivers
v0x17ee6a0_0 .net "norOut", 0 0, L_0x18ea290;  1 drivers
v0x17ee770_0 .net "norgate", 0 0, L_0x18e9fd0;  1 drivers
v0x17ee810_0 .net "result", 0 0, L_0x18eb280;  1 drivers
L_0x7f942ba85848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17ee8e0_0 .net "slt", 0 0, L_0x7f942ba85848;  1 drivers
v0x17ee980_0 .net "xorgate", 0 0, L_0x18ea0d0;  1 drivers
S_0x17ebd30 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17eba30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18e9940 .functor AND 1, L_0x18eb4d0, L_0x18e98d0, C4<1>, C4<1>;
L_0x18e9c40 .functor XOR 1, L_0x18eb4d0, L_0x18e98d0, C4<0>, C4<0>;
L_0x18e9d40 .functor AND 1, L_0x18e9c40, L_0x18e9af0, C4<1>, C4<1>;
L_0x18e9e00 .functor OR 1, L_0x18e9d40, L_0x18e9940, C4<0>, C4<0>;
L_0x18e9f60 .functor XOR 1, L_0x18e9c40, L_0x18e9af0, C4<0>, C4<0>;
v0x17ebfd0_0 .net "G", 0 0, L_0x18e9940;  1 drivers
v0x17ec0b0_0 .net "P", 0 0, L_0x18e9c40;  1 drivers
v0x17ec170_0 .net "PandCin", 0 0, L_0x18e9d40;  1 drivers
v0x17ec240_0 .net "a", 0 0, L_0x18eb4d0;  alias, 1 drivers
v0x17ec300_0 .net "b", 0 0, L_0x18e98d0;  alias, 1 drivers
v0x17ec410_0 .net "carryin", 0 0, L_0x18e9af0;  alias, 1 drivers
v0x17ec4d0_0 .net "carryout", 0 0, L_0x18e9e00;  alias, 1 drivers
v0x17ec590_0 .net "sum", 0 0, L_0x18e9f60;  alias, 1 drivers
S_0x17ec6f0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17eba30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18ea460 .functor NOT 1, L_0x18ea4d0, C4<0>, C4<0>, C4<0>;
L_0x18ea5c0 .functor NOT 1, L_0x18ea630, C4<0>, C4<0>, C4<0>;
L_0x18ea720 .functor NOT 1, L_0x18ea790, C4<0>, C4<0>, C4<0>;
L_0x18ea880 .functor AND 1, L_0x18ea720, L_0x18ea5c0, L_0x18ea460, L_0x18e9f60;
L_0x18eaa70 .functor AND 1, L_0x18ea720, L_0x18ea5c0, L_0x18eaae0, L_0x18ea0d0;
L_0x18eab80 .functor AND 1, L_0x18ea720, L_0x18eac80, L_0x18ea460, L_0x7f942ba85848;
L_0x18ead70 .functor AND 1, L_0x18ea720, L_0x18eade0, L_0x18eaf10, L_0x18ea350;
L_0x18eb000 .functor AND 1, L_0x18eb190, L_0x18ea5c0, L_0x18ea460, L_0x18ea290;
L_0x18eb280/0/0 .functor OR 1, L_0x18ea880, L_0x18eaa70, L_0x18eab80, L_0x18ead70;
L_0x18eb280/0/4 .functor OR 1, L_0x18eb000, C4<0>, C4<0>, C4<0>;
L_0x18eb280 .functor OR 1, L_0x18eb280/0/0, L_0x18eb280/0/4, C4<0>, C4<0>;
v0x17ec990_0 .net *"_s1", 0 0, L_0x18ea4d0;  1 drivers
v0x17eca70_0 .net *"_s11", 0 0, L_0x18eade0;  1 drivers
v0x17ecb50_0 .net *"_s13", 0 0, L_0x18eaf10;  1 drivers
v0x17ecc10_0 .net *"_s15", 0 0, L_0x18eb190;  1 drivers
v0x17eccf0_0 .net *"_s3", 0 0, L_0x18ea630;  1 drivers
v0x17ece20_0 .net *"_s5", 0 0, L_0x18ea790;  1 drivers
v0x17ecf00_0 .net *"_s7", 0 0, L_0x18eaae0;  1 drivers
v0x17ecfe0_0 .net *"_s9", 0 0, L_0x18eac80;  1 drivers
v0x17ed0c0_0 .net "a0", 0 0, L_0x18e9f60;  alias, 1 drivers
v0x17ed1f0_0 .net "a1", 0 0, L_0x18ea0d0;  alias, 1 drivers
v0x17ed290_0 .net "a2", 0 0, L_0x7f942ba85848;  alias, 1 drivers
v0x17ed350_0 .net "a3", 0 0, L_0x18ea350;  alias, 1 drivers
v0x17ed410_0 .net "a4", 0 0, L_0x18ea290;  alias, 1 drivers
v0x17ed4d0_0 .net "addWire", 0 0, L_0x18ea880;  1 drivers
v0x17ed590_0 .net "nandWire", 0 0, L_0x18ead70;  1 drivers
v0x17ed650_0 .net "norWire", 0 0, L_0x18eb000;  1 drivers
v0x17ed710_0 .net "ns0", 0 0, L_0x18ea460;  1 drivers
v0x17ed8c0_0 .net "ns1", 0 0, L_0x18ea5c0;  1 drivers
v0x17ed960_0 .net "ns2", 0 0, L_0x18ea720;  1 drivers
v0x17eda00_0 .net "out", 0 0, L_0x18eb280;  alias, 1 drivers
v0x17edaa0_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17edb60_0 .net "sltWire", 0 0, L_0x18eab80;  1 drivers
v0x17edc20_0 .net "xorWire", 0 0, L_0x18eaa70;  1 drivers
L_0x18ea4d0 .part v0x17ab3d0_0, 0, 1;
L_0x18ea630 .part v0x17ab3d0_0, 1, 1;
L_0x18ea790 .part v0x17ab3d0_0, 2, 1;
L_0x18eaae0 .part v0x17ab3d0_0, 0, 1;
L_0x18eac80 .part v0x17ab3d0_0, 1, 1;
L_0x18eade0 .part v0x17ab3d0_0, 1, 1;
L_0x18eaf10 .part v0x17ab3d0_0, 0, 1;
L_0x18eb190 .part v0x17ab3d0_0, 2, 1;
S_0x17eead0 .scope generate, "genALUs[12]" "genALUs[12]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17eec90 .param/l "bit" 0 4 127, +C4<01100>;
S_0x17eed50 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17eead0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18eb7b0 .functor XOR 1, L_0x18eb610, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18ebc20 .functor NOR 1, L_0x18ed170, L_0x18eb610, C4<0>, C4<0>;
L_0x18ebd70 .functor XOR 1, L_0x18ed170, L_0x18eb610, C4<0>, C4<0>;
L_0x18ebe30 .functor NAND 1, L_0x18ed170, L_0x18eb610, C4<1>, C4<1>;
L_0x18ebf30 .functor XOR 1, v0x17ab300_0, L_0x18ebc20, C4<0>, C4<0>;
L_0x18ebff0 .functor XOR 1, v0x17ab300_0, L_0x18ebe30, C4<0>, C4<0>;
v0x17f1120_0 .net "a", 0 0, L_0x18ed170;  1 drivers
v0x17f1210_0 .net "addSubtract", 0 0, L_0x18ebbb0;  1 drivers
v0x17f12b0_0 .net "b", 0 0, L_0x18eb610;  1 drivers
v0x17f1350_0 .net "bOut", 0 0, L_0x18eb7b0;  1 drivers
v0x17f1420_0 .net "carryin", 0 0, L_0x18ed330;  1 drivers
v0x17f1510_0 .net "carryout", 0 0, L_0x18eba50;  1 drivers
v0x17f15e0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17b7b10_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17f1890_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17f19c0_0 .net "nandOut", 0 0, L_0x18ebff0;  1 drivers
v0x17f1a60_0 .net "nandgate", 0 0, L_0x18ebe30;  1 drivers
v0x17f1b00_0 .net "norOut", 0 0, L_0x18ebf30;  1 drivers
v0x17f1ba0_0 .net "norgate", 0 0, L_0x18ebc20;  1 drivers
v0x17f1c40_0 .net "result", 0 0, L_0x18ecf20;  1 drivers
L_0x7f942ba85890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17f1d10_0 .net "slt", 0 0, L_0x7f942ba85890;  1 drivers
v0x17f1db0_0 .net "xorgate", 0 0, L_0x18ebd70;  1 drivers
S_0x17ef050 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17eed50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18eb820 .functor AND 1, L_0x18ed170, L_0x18eb7b0, C4<1>, C4<1>;
L_0x18eb890 .functor XOR 1, L_0x18ed170, L_0x18eb7b0, C4<0>, C4<0>;
L_0x18eb990 .functor AND 1, L_0x18eb890, L_0x18ed330, C4<1>, C4<1>;
L_0x18eba50 .functor OR 1, L_0x18eb990, L_0x18eb820, C4<0>, C4<0>;
L_0x18ebbb0 .functor XOR 1, L_0x18eb890, L_0x18ed330, C4<0>, C4<0>;
v0x17ef2f0_0 .net "G", 0 0, L_0x18eb820;  1 drivers
v0x17ef3d0_0 .net "P", 0 0, L_0x18eb890;  1 drivers
v0x17ef490_0 .net "PandCin", 0 0, L_0x18eb990;  1 drivers
v0x17ef560_0 .net "a", 0 0, L_0x18ed170;  alias, 1 drivers
v0x17ef620_0 .net "b", 0 0, L_0x18eb7b0;  alias, 1 drivers
v0x17ef730_0 .net "carryin", 0 0, L_0x18ed330;  alias, 1 drivers
v0x17ef7f0_0 .net "carryout", 0 0, L_0x18eba50;  alias, 1 drivers
v0x17ef8b0_0 .net "sum", 0 0, L_0x18ebbb0;  alias, 1 drivers
S_0x17efa10 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17eed50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18ec100 .functor NOT 1, L_0x18ec170, C4<0>, C4<0>, C4<0>;
L_0x18ec260 .functor NOT 1, L_0x18ec2d0, C4<0>, C4<0>, C4<0>;
L_0x18ec3c0 .functor NOT 1, L_0x18ec430, C4<0>, C4<0>, C4<0>;
L_0x18ec520 .functor AND 1, L_0x18ec3c0, L_0x18ec260, L_0x18ec100, L_0x18ebbb0;
L_0x18ec710 .functor AND 1, L_0x18ec3c0, L_0x18ec260, L_0x18ec780, L_0x18ebd70;
L_0x18ec820 .functor AND 1, L_0x18ec3c0, L_0x18ec920, L_0x18ec100, L_0x7f942ba85890;
L_0x18eca10 .functor AND 1, L_0x18ec3c0, L_0x18eca80, L_0x18ecbb0, L_0x18ebff0;
L_0x18ecca0 .functor AND 1, L_0x18ece30, L_0x18ec260, L_0x18ec100, L_0x18ebf30;
L_0x18ecf20/0/0 .functor OR 1, L_0x18ec520, L_0x18ec710, L_0x18ec820, L_0x18eca10;
L_0x18ecf20/0/4 .functor OR 1, L_0x18ecca0, C4<0>, C4<0>, C4<0>;
L_0x18ecf20 .functor OR 1, L_0x18ecf20/0/0, L_0x18ecf20/0/4, C4<0>, C4<0>;
v0x17efcb0_0 .net *"_s1", 0 0, L_0x18ec170;  1 drivers
v0x17efd90_0 .net *"_s11", 0 0, L_0x18eca80;  1 drivers
v0x17efe70_0 .net *"_s13", 0 0, L_0x18ecbb0;  1 drivers
v0x17eff30_0 .net *"_s15", 0 0, L_0x18ece30;  1 drivers
v0x17f0010_0 .net *"_s3", 0 0, L_0x18ec2d0;  1 drivers
v0x17f0140_0 .net *"_s5", 0 0, L_0x18ec430;  1 drivers
v0x17f0220_0 .net *"_s7", 0 0, L_0x18ec780;  1 drivers
v0x17f0300_0 .net *"_s9", 0 0, L_0x18ec920;  1 drivers
v0x17f03e0_0 .net "a0", 0 0, L_0x18ebbb0;  alias, 1 drivers
v0x17f0510_0 .net "a1", 0 0, L_0x18ebd70;  alias, 1 drivers
v0x17f05b0_0 .net "a2", 0 0, L_0x7f942ba85890;  alias, 1 drivers
v0x17f0670_0 .net "a3", 0 0, L_0x18ebff0;  alias, 1 drivers
v0x17f0730_0 .net "a4", 0 0, L_0x18ebf30;  alias, 1 drivers
v0x17f07f0_0 .net "addWire", 0 0, L_0x18ec520;  1 drivers
v0x17f08b0_0 .net "nandWire", 0 0, L_0x18eca10;  1 drivers
v0x17f0970_0 .net "norWire", 0 0, L_0x18ecca0;  1 drivers
v0x17f0a30_0 .net "ns0", 0 0, L_0x18ec100;  1 drivers
v0x17f0be0_0 .net "ns1", 0 0, L_0x18ec260;  1 drivers
v0x17f0c80_0 .net "ns2", 0 0, L_0x18ec3c0;  1 drivers
v0x17f0d20_0 .net "out", 0 0, L_0x18ecf20;  alias, 1 drivers
v0x17f0dc0_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17f0e80_0 .net "sltWire", 0 0, L_0x18ec820;  1 drivers
v0x17f0f40_0 .net "xorWire", 0 0, L_0x18ec710;  1 drivers
L_0x18ec170 .part v0x17ab3d0_0, 0, 1;
L_0x18ec2d0 .part v0x17ab3d0_0, 1, 1;
L_0x18ec430 .part v0x17ab3d0_0, 2, 1;
L_0x18ec780 .part v0x17ab3d0_0, 0, 1;
L_0x18ec920 .part v0x17ab3d0_0, 1, 1;
L_0x18eca80 .part v0x17ab3d0_0, 1, 1;
L_0x18ecbb0 .part v0x17ab3d0_0, 0, 1;
L_0x18ece30 .part v0x17ab3d0_0, 2, 1;
S_0x17f1f00 .scope generate, "genALUs[13]" "genALUs[13]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17f20c0 .param/l "bit" 0 4 127, +C4<01101>;
S_0x17f2180 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17f1f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18eb6b0 .functor XOR 1, L_0x18e0260, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18ed8d0 .functor NOR 1, L_0x18eee10, L_0x18e0260, C4<0>, C4<0>;
L_0x18ed9d0 .functor XOR 1, L_0x18eee10, L_0x18e0260, C4<0>, C4<0>;
L_0x18eda90 .functor NAND 1, L_0x18eee10, L_0x18e0260, C4<1>, C4<1>;
L_0x18edb90 .functor XOR 1, v0x17ab300_0, L_0x18ed8d0, C4<0>, C4<0>;
L_0x18edc50 .functor XOR 1, v0x17ab300_0, L_0x18eda90, C4<0>, C4<0>;
v0x17f4550_0 .net "a", 0 0, L_0x18eee10;  1 drivers
v0x17f4640_0 .net "addSubtract", 0 0, L_0x18ed860;  1 drivers
v0x17f46e0_0 .net "b", 0 0, L_0x18e0260;  1 drivers
v0x17f4780_0 .net "bOut", 0 0, L_0x18eb6b0;  1 drivers
v0x17f4850_0 .net "carryin", 0 0, L_0x18ed460;  1 drivers
v0x17f4940_0 .net "carryout", 0 0, L_0x18ed700;  1 drivers
v0x17f4a10_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17f4ab0_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17f4b50_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17f4c80_0 .net "nandOut", 0 0, L_0x18edc50;  1 drivers
v0x17f4d50_0 .net "nandgate", 0 0, L_0x18eda90;  1 drivers
v0x17f4df0_0 .net "norOut", 0 0, L_0x18edb90;  1 drivers
v0x17f4ec0_0 .net "norgate", 0 0, L_0x18ed8d0;  1 drivers
v0x17f4f60_0 .net "result", 0 0, L_0x18eebc0;  1 drivers
L_0x7f942ba858d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17f5030_0 .net "slt", 0 0, L_0x7f942ba858d8;  1 drivers
v0x17f50d0_0 .net "xorgate", 0 0, L_0x18ed9d0;  1 drivers
S_0x17f2480 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17f2180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18ed210 .functor AND 1, L_0x18eee10, L_0x18eb6b0, C4<1>, C4<1>;
L_0x18ed590 .functor XOR 1, L_0x18eee10, L_0x18eb6b0, C4<0>, C4<0>;
L_0x18ed690 .functor AND 1, L_0x18ed590, L_0x18ed460, C4<1>, C4<1>;
L_0x18ed700 .functor OR 1, L_0x18ed690, L_0x18ed210, C4<0>, C4<0>;
L_0x18ed860 .functor XOR 1, L_0x18ed590, L_0x18ed460, C4<0>, C4<0>;
v0x17f2720_0 .net "G", 0 0, L_0x18ed210;  1 drivers
v0x17f2800_0 .net "P", 0 0, L_0x18ed590;  1 drivers
v0x17f28c0_0 .net "PandCin", 0 0, L_0x18ed690;  1 drivers
v0x17f2990_0 .net "a", 0 0, L_0x18eee10;  alias, 1 drivers
v0x17f2a50_0 .net "b", 0 0, L_0x18eb6b0;  alias, 1 drivers
v0x17f2b60_0 .net "carryin", 0 0, L_0x18ed460;  alias, 1 drivers
v0x17f2c20_0 .net "carryout", 0 0, L_0x18ed700;  alias, 1 drivers
v0x17f2ce0_0 .net "sum", 0 0, L_0x18ed860;  alias, 1 drivers
S_0x17f2e40 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17f2180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18edd60 .functor NOT 1, L_0x18eddd0, C4<0>, C4<0>, C4<0>;
L_0x18edec0 .functor NOT 1, L_0x18edf30, C4<0>, C4<0>, C4<0>;
L_0x18ee020 .functor NOT 1, L_0x18ee090, C4<0>, C4<0>, C4<0>;
L_0x18ee180 .functor AND 1, L_0x18ee020, L_0x18edec0, L_0x18edd60, L_0x18ed860;
L_0x18ee370 .functor AND 1, L_0x18ee020, L_0x18edec0, L_0x18ee3e0, L_0x18ed9d0;
L_0x18ee480 .functor AND 1, L_0x18ee020, L_0x18ee5c0, L_0x18edd60, L_0x7f942ba858d8;
L_0x18ee6b0 .functor AND 1, L_0x18ee020, L_0x18ee720, L_0x18ee850, L_0x18edc50;
L_0x18ee940 .functor AND 1, L_0x18eead0, L_0x18edec0, L_0x18edd60, L_0x18edb90;
L_0x18eebc0/0/0 .functor OR 1, L_0x18ee180, L_0x18ee370, L_0x18ee480, L_0x18ee6b0;
L_0x18eebc0/0/4 .functor OR 1, L_0x18ee940, C4<0>, C4<0>, C4<0>;
L_0x18eebc0 .functor OR 1, L_0x18eebc0/0/0, L_0x18eebc0/0/4, C4<0>, C4<0>;
v0x17f30e0_0 .net *"_s1", 0 0, L_0x18eddd0;  1 drivers
v0x17f31c0_0 .net *"_s11", 0 0, L_0x18ee720;  1 drivers
v0x17f32a0_0 .net *"_s13", 0 0, L_0x18ee850;  1 drivers
v0x17f3360_0 .net *"_s15", 0 0, L_0x18eead0;  1 drivers
v0x17f3440_0 .net *"_s3", 0 0, L_0x18edf30;  1 drivers
v0x17f3570_0 .net *"_s5", 0 0, L_0x18ee090;  1 drivers
v0x17f3650_0 .net *"_s7", 0 0, L_0x18ee3e0;  1 drivers
v0x17f3730_0 .net *"_s9", 0 0, L_0x18ee5c0;  1 drivers
v0x17f3810_0 .net "a0", 0 0, L_0x18ed860;  alias, 1 drivers
v0x17f3940_0 .net "a1", 0 0, L_0x18ed9d0;  alias, 1 drivers
v0x17f39e0_0 .net "a2", 0 0, L_0x7f942ba858d8;  alias, 1 drivers
v0x17f3aa0_0 .net "a3", 0 0, L_0x18edc50;  alias, 1 drivers
v0x17f3b60_0 .net "a4", 0 0, L_0x18edb90;  alias, 1 drivers
v0x17f3c20_0 .net "addWire", 0 0, L_0x18ee180;  1 drivers
v0x17f3ce0_0 .net "nandWire", 0 0, L_0x18ee6b0;  1 drivers
v0x17f3da0_0 .net "norWire", 0 0, L_0x18ee940;  1 drivers
v0x17f3e60_0 .net "ns0", 0 0, L_0x18edd60;  1 drivers
v0x17f4010_0 .net "ns1", 0 0, L_0x18edec0;  1 drivers
v0x17f40b0_0 .net "ns2", 0 0, L_0x18ee020;  1 drivers
v0x17f4150_0 .net "out", 0 0, L_0x18eebc0;  alias, 1 drivers
v0x17f41f0_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17f42b0_0 .net "sltWire", 0 0, L_0x18ee480;  1 drivers
v0x17f4370_0 .net "xorWire", 0 0, L_0x18ee370;  1 drivers
L_0x18eddd0 .part v0x17ab3d0_0, 0, 1;
L_0x18edf30 .part v0x17ab3d0_0, 1, 1;
L_0x18ee090 .part v0x17ab3d0_0, 2, 1;
L_0x18ee3e0 .part v0x17ab3d0_0, 0, 1;
L_0x18ee5c0 .part v0x17ab3d0_0, 1, 1;
L_0x18ee720 .part v0x17ab3d0_0, 1, 1;
L_0x18ee850 .part v0x17ab3d0_0, 0, 1;
L_0x18eead0 .part v0x17ab3d0_0, 2, 1;
S_0x17f5220 .scope generate, "genALUs[14]" "genALUs[14]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17bb7f0 .param/l "bit" 0 4 127, +C4<01110>;
S_0x17f5540 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17f5220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18e0300 .functor XOR 1, L_0x18ef0c0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18ef6a0 .functor NOR 1, L_0x18f0ba0, L_0x18ef0c0, C4<0>, C4<0>;
L_0x18ef7a0 .functor XOR 1, L_0x18f0ba0, L_0x18ef0c0, C4<0>, C4<0>;
L_0x18ef860 .functor NAND 1, L_0x18f0ba0, L_0x18ef0c0, C4<1>, C4<1>;
L_0x18ef960 .functor XOR 1, v0x17ab300_0, L_0x18ef6a0, C4<0>, C4<0>;
L_0x18efa20 .functor XOR 1, v0x17ab300_0, L_0x18ef860, C4<0>, C4<0>;
v0x17f78f0_0 .net "a", 0 0, L_0x18f0ba0;  1 drivers
v0x17f79e0_0 .net "addSubtract", 0 0, L_0x18ef630;  1 drivers
v0x17f7a80_0 .net "b", 0 0, L_0x18ef0c0;  1 drivers
v0x17f7b20_0 .net "bOut", 0 0, L_0x18e0300;  1 drivers
v0x17f7bf0_0 .net "carryin", 0 0, L_0x18ef160;  1 drivers
v0x17f7ce0_0 .net "carryout", 0 0, L_0x18ef4d0;  1 drivers
v0x17f7db0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17f7e50_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17be2c0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17be470_0 .net "nandOut", 0 0, L_0x18efa20;  1 drivers
v0x17be540_0 .net "nandgate", 0 0, L_0x18ef860;  1 drivers
v0x17be5e0_0 .net "norOut", 0 0, L_0x18ef960;  1 drivers
v0x17f85a0_0 .net "norgate", 0 0, L_0x18ef6a0;  1 drivers
v0x17f8640_0 .net "result", 0 0, L_0x18f0950;  1 drivers
L_0x7f942ba85920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17f86e0_0 .net "slt", 0 0, L_0x7f942ba85920;  1 drivers
v0x17f8780_0 .net "xorgate", 0 0, L_0x18ef7a0;  1 drivers
S_0x17f5840 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17f5540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18ef250 .functor AND 1, L_0x18f0ba0, L_0x18e0300, C4<1>, C4<1>;
L_0x18ef310 .functor XOR 1, L_0x18f0ba0, L_0x18e0300, C4<0>, C4<0>;
L_0x18ef410 .functor AND 1, L_0x18ef310, L_0x18ef160, C4<1>, C4<1>;
L_0x18ef4d0 .functor OR 1, L_0x18ef410, L_0x18ef250, C4<0>, C4<0>;
L_0x18ef630 .functor XOR 1, L_0x18ef310, L_0x18ef160, C4<0>, C4<0>;
v0x17f5ac0_0 .net "G", 0 0, L_0x18ef250;  1 drivers
v0x17f5ba0_0 .net "P", 0 0, L_0x18ef310;  1 drivers
v0x17f5c60_0 .net "PandCin", 0 0, L_0x18ef410;  1 drivers
v0x17f5d30_0 .net "a", 0 0, L_0x18f0ba0;  alias, 1 drivers
v0x17f5df0_0 .net "b", 0 0, L_0x18e0300;  alias, 1 drivers
v0x17f5f00_0 .net "carryin", 0 0, L_0x18ef160;  alias, 1 drivers
v0x17f5fc0_0 .net "carryout", 0 0, L_0x18ef4d0;  alias, 1 drivers
v0x17f6080_0 .net "sum", 0 0, L_0x18ef630;  alias, 1 drivers
S_0x17f61e0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17f5540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18efb30 .functor NOT 1, L_0x18efba0, C4<0>, C4<0>, C4<0>;
L_0x18efc90 .functor NOT 1, L_0x18efd00, C4<0>, C4<0>, C4<0>;
L_0x18efdf0 .functor NOT 1, L_0x18efe60, C4<0>, C4<0>, C4<0>;
L_0x18eff50 .functor AND 1, L_0x18efdf0, L_0x18efc90, L_0x18efb30, L_0x18ef630;
L_0x18f0140 .functor AND 1, L_0x18efdf0, L_0x18efc90, L_0x18f01b0, L_0x18ef7a0;
L_0x18f0250 .functor AND 1, L_0x18efdf0, L_0x18f0350, L_0x18efb30, L_0x7f942ba85920;
L_0x18f0440 .functor AND 1, L_0x18efdf0, L_0x18f04b0, L_0x18f05e0, L_0x18efa20;
L_0x18f06d0 .functor AND 1, L_0x18f0860, L_0x18efc90, L_0x18efb30, L_0x18ef960;
L_0x18f0950/0/0 .functor OR 1, L_0x18eff50, L_0x18f0140, L_0x18f0250, L_0x18f0440;
L_0x18f0950/0/4 .functor OR 1, L_0x18f06d0, C4<0>, C4<0>, C4<0>;
L_0x18f0950 .functor OR 1, L_0x18f0950/0/0, L_0x18f0950/0/4, C4<0>, C4<0>;
v0x17f6480_0 .net *"_s1", 0 0, L_0x18efba0;  1 drivers
v0x17f6560_0 .net *"_s11", 0 0, L_0x18f04b0;  1 drivers
v0x17f6640_0 .net *"_s13", 0 0, L_0x18f05e0;  1 drivers
v0x17f6700_0 .net *"_s15", 0 0, L_0x18f0860;  1 drivers
v0x17f67e0_0 .net *"_s3", 0 0, L_0x18efd00;  1 drivers
v0x17f6910_0 .net *"_s5", 0 0, L_0x18efe60;  1 drivers
v0x17f69f0_0 .net *"_s7", 0 0, L_0x18f01b0;  1 drivers
v0x17f6ad0_0 .net *"_s9", 0 0, L_0x18f0350;  1 drivers
v0x17f6bb0_0 .net "a0", 0 0, L_0x18ef630;  alias, 1 drivers
v0x17f6ce0_0 .net "a1", 0 0, L_0x18ef7a0;  alias, 1 drivers
v0x17f6d80_0 .net "a2", 0 0, L_0x7f942ba85920;  alias, 1 drivers
v0x17f6e40_0 .net "a3", 0 0, L_0x18efa20;  alias, 1 drivers
v0x17f6f00_0 .net "a4", 0 0, L_0x18ef960;  alias, 1 drivers
v0x17f6fc0_0 .net "addWire", 0 0, L_0x18eff50;  1 drivers
v0x17f7080_0 .net "nandWire", 0 0, L_0x18f0440;  1 drivers
v0x17f7140_0 .net "norWire", 0 0, L_0x18f06d0;  1 drivers
v0x17f7200_0 .net "ns0", 0 0, L_0x18efb30;  1 drivers
v0x17f73b0_0 .net "ns1", 0 0, L_0x18efc90;  1 drivers
v0x17f7450_0 .net "ns2", 0 0, L_0x18efdf0;  1 drivers
v0x17f74f0_0 .net "out", 0 0, L_0x18f0950;  alias, 1 drivers
v0x17f7590_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17f7650_0 .net "sltWire", 0 0, L_0x18f0250;  1 drivers
v0x17f7710_0 .net "xorWire", 0 0, L_0x18f0140;  1 drivers
L_0x18efba0 .part v0x17ab3d0_0, 0, 1;
L_0x18efd00 .part v0x17ab3d0_0, 1, 1;
L_0x18efe60 .part v0x17ab3d0_0, 2, 1;
L_0x18f01b0 .part v0x17ab3d0_0, 0, 1;
L_0x18f0350 .part v0x17ab3d0_0, 1, 1;
L_0x18f04b0 .part v0x17ab3d0_0, 1, 1;
L_0x18f05e0 .part v0x17ab3d0_0, 0, 1;
L_0x18f0860 .part v0x17ab3d0_0, 2, 1;
S_0x17f8890 .scope generate, "genALUs[15]" "genALUs[15]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17f8a50 .param/l "bit" 0 4 127, +C4<01111>;
S_0x17f8b10 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17f8890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18f0c40 .functor XOR 1, L_0x18f28f0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18f1310 .functor NOR 1, L_0x18f2850, L_0x18f28f0, C4<0>, C4<0>;
L_0x18f1410 .functor XOR 1, L_0x18f2850, L_0x18f28f0, C4<0>, C4<0>;
L_0x18f14d0 .functor NAND 1, L_0x18f2850, L_0x18f28f0, C4<1>, C4<1>;
L_0x18f15d0 .functor XOR 1, v0x17ab300_0, L_0x18f1310, C4<0>, C4<0>;
L_0x18f1690 .functor XOR 1, v0x17ab300_0, L_0x18f14d0, C4<0>, C4<0>;
v0x17faf20_0 .net "a", 0 0, L_0x18f2850;  1 drivers
v0x17fb010_0 .net "addSubtract", 0 0, L_0x18f12a0;  1 drivers
v0x17fb0b0_0 .net "b", 0 0, L_0x18f28f0;  1 drivers
v0x17fb150_0 .net "bOut", 0 0, L_0x18f0c40;  1 drivers
v0x17fb220_0 .net "carryin", 0 0, L_0x18f0e20;  1 drivers
v0x17fb310_0 .net "carryout", 0 0, L_0x18f1140;  1 drivers
v0x17fb3e0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17fb480_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17fb520_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17fb650_0 .net "nandOut", 0 0, L_0x18f1690;  1 drivers
v0x17fb720_0 .net "nandgate", 0 0, L_0x18f14d0;  1 drivers
v0x17fb7c0_0 .net "norOut", 0 0, L_0x18f15d0;  1 drivers
v0x17fb890_0 .net "norgate", 0 0, L_0x18f1310;  1 drivers
v0x17fb930_0 .net "result", 0 0, L_0x18f2600;  1 drivers
L_0x7f942ba85968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17fba00_0 .net "slt", 0 0, L_0x7f942ba85968;  1 drivers
v0x17fbaa0_0 .net "xorgate", 0 0, L_0x18f1410;  1 drivers
S_0x17f8e10 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17f8b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18f0cb0 .functor AND 1, L_0x18f2850, L_0x18f0c40, C4<1>, C4<1>;
L_0x18f0f80 .functor XOR 1, L_0x18f2850, L_0x18f0c40, C4<0>, C4<0>;
L_0x18f1080 .functor AND 1, L_0x18f0f80, L_0x18f0e20, C4<1>, C4<1>;
L_0x18f1140 .functor OR 1, L_0x18f1080, L_0x18f0cb0, C4<0>, C4<0>;
L_0x18f12a0 .functor XOR 1, L_0x18f0f80, L_0x18f0e20, C4<0>, C4<0>;
v0x17f90b0_0 .net "G", 0 0, L_0x18f0cb0;  1 drivers
v0x17f9190_0 .net "P", 0 0, L_0x18f0f80;  1 drivers
v0x17f9250_0 .net "PandCin", 0 0, L_0x18f1080;  1 drivers
v0x17f9320_0 .net "a", 0 0, L_0x18f2850;  alias, 1 drivers
v0x17f93e0_0 .net "b", 0 0, L_0x18f0c40;  alias, 1 drivers
v0x17f94f0_0 .net "carryin", 0 0, L_0x18f0e20;  alias, 1 drivers
v0x17f95b0_0 .net "carryout", 0 0, L_0x18f1140;  alias, 1 drivers
v0x17f9670_0 .net "sum", 0 0, L_0x18f12a0;  alias, 1 drivers
S_0x17f97d0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17f8b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18f17a0 .functor NOT 1, L_0x18f1810, C4<0>, C4<0>, C4<0>;
L_0x18f1900 .functor NOT 1, L_0x18f1970, C4<0>, C4<0>, C4<0>;
L_0x18f1a60 .functor NOT 1, L_0x18f1ad0, C4<0>, C4<0>, C4<0>;
L_0x18f1bc0 .functor AND 1, L_0x18f1a60, L_0x18f1900, L_0x18f17a0, L_0x18f12a0;
L_0x18f1db0 .functor AND 1, L_0x18f1a60, L_0x18f1900, L_0x18f1e20, L_0x18f1410;
L_0x18f1ec0 .functor AND 1, L_0x18f1a60, L_0x18f2000, L_0x18f17a0, L_0x7f942ba85968;
L_0x18f20f0 .functor AND 1, L_0x18f1a60, L_0x18f2160, L_0x18f2290, L_0x18f1690;
L_0x18f2380 .functor AND 1, L_0x18f2510, L_0x18f1900, L_0x18f17a0, L_0x18f15d0;
L_0x18f2600/0/0 .functor OR 1, L_0x18f1bc0, L_0x18f1db0, L_0x18f1ec0, L_0x18f20f0;
L_0x18f2600/0/4 .functor OR 1, L_0x18f2380, C4<0>, C4<0>, C4<0>;
L_0x18f2600 .functor OR 1, L_0x18f2600/0/0, L_0x18f2600/0/4, C4<0>, C4<0>;
v0x17f9ab0_0 .net *"_s1", 0 0, L_0x18f1810;  1 drivers
v0x17f9b90_0 .net *"_s11", 0 0, L_0x18f2160;  1 drivers
v0x17f9c70_0 .net *"_s13", 0 0, L_0x18f2290;  1 drivers
v0x17f9d30_0 .net *"_s15", 0 0, L_0x18f2510;  1 drivers
v0x17f9e10_0 .net *"_s3", 0 0, L_0x18f1970;  1 drivers
v0x17f9f40_0 .net *"_s5", 0 0, L_0x18f1ad0;  1 drivers
v0x17fa020_0 .net *"_s7", 0 0, L_0x18f1e20;  1 drivers
v0x17fa100_0 .net *"_s9", 0 0, L_0x18f2000;  1 drivers
v0x17fa1e0_0 .net "a0", 0 0, L_0x18f12a0;  alias, 1 drivers
v0x17fa310_0 .net "a1", 0 0, L_0x18f1410;  alias, 1 drivers
v0x17fa3b0_0 .net "a2", 0 0, L_0x7f942ba85968;  alias, 1 drivers
v0x17fa470_0 .net "a3", 0 0, L_0x18f1690;  alias, 1 drivers
v0x17fa530_0 .net "a4", 0 0, L_0x18f15d0;  alias, 1 drivers
v0x17fa5f0_0 .net "addWire", 0 0, L_0x18f1bc0;  1 drivers
v0x17fa6b0_0 .net "nandWire", 0 0, L_0x18f20f0;  1 drivers
v0x17fa770_0 .net "norWire", 0 0, L_0x18f2380;  1 drivers
v0x17fa830_0 .net "ns0", 0 0, L_0x18f17a0;  1 drivers
v0x17fa9e0_0 .net "ns1", 0 0, L_0x18f1900;  1 drivers
v0x17faa80_0 .net "ns2", 0 0, L_0x18f1a60;  1 drivers
v0x17fab20_0 .net "out", 0 0, L_0x18f2600;  alias, 1 drivers
v0x17fabc0_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17fac80_0 .net "sltWire", 0 0, L_0x18f1ec0;  1 drivers
v0x17fad40_0 .net "xorWire", 0 0, L_0x18f1db0;  1 drivers
L_0x18f1810 .part v0x17ab3d0_0, 0, 1;
L_0x18f1970 .part v0x17ab3d0_0, 1, 1;
L_0x18f1ad0 .part v0x17ab3d0_0, 2, 1;
L_0x18f1e20 .part v0x17ab3d0_0, 0, 1;
L_0x18f2000 .part v0x17ab3d0_0, 1, 1;
L_0x18f2160 .part v0x17ab3d0_0, 1, 1;
L_0x18f2290 .part v0x17ab3d0_0, 0, 1;
L_0x18f2510 .part v0x17ab3d0_0, 2, 1;
S_0x17fbbf0 .scope generate, "genALUs[16]" "genALUs[16]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17fbdb0 .param/l "bit" 0 4 127, +C4<010000>;
S_0x17fbe70 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17fbbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18f2b00 .functor XOR 1, L_0x18f2990, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18f2fc0 .functor NOR 1, L_0x18f4500, L_0x18f2990, C4<0>, C4<0>;
L_0x18f30c0 .functor XOR 1, L_0x18f4500, L_0x18f2990, C4<0>, C4<0>;
L_0x18f3180 .functor NAND 1, L_0x18f4500, L_0x18f2990, C4<1>, C4<1>;
L_0x18f3280 .functor XOR 1, v0x17ab300_0, L_0x18f2fc0, C4<0>, C4<0>;
L_0x17fa280 .functor XOR 1, v0x17ab300_0, L_0x18f3180, C4<0>, C4<0>;
v0x17fe240_0 .net "a", 0 0, L_0x18f4500;  1 drivers
v0x17fe330_0 .net "addSubtract", 0 0, L_0x18f2f50;  1 drivers
v0x17fe3d0_0 .net "b", 0 0, L_0x18f2990;  1 drivers
v0x17fe470_0 .net "bOut", 0 0, L_0x18f2b00;  1 drivers
v0x17fe540_0 .net "carryin", 0 0, L_0x18f2a30;  1 drivers
v0x17fe630_0 .net "carryout", 0 0, L_0x18f2df0;  1 drivers
v0x17fe700_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17fe7a0_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17fe840_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17fe970_0 .net "nandOut", 0 0, L_0x17fa280;  1 drivers
v0x17fea40_0 .net "nandgate", 0 0, L_0x18f3180;  1 drivers
v0x17feae0_0 .net "norOut", 0 0, L_0x18f3280;  1 drivers
v0x17febb0_0 .net "norgate", 0 0, L_0x18f2fc0;  1 drivers
v0x17fec50_0 .net "result", 0 0, L_0x18f42b0;  1 drivers
L_0x7f942ba859b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17fed20_0 .net "slt", 0 0, L_0x7f942ba859b0;  1 drivers
v0x17fedc0_0 .net "xorgate", 0 0, L_0x18f30c0;  1 drivers
S_0x17fc170 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17fbe70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18f2b70 .functor AND 1, L_0x18f4500, L_0x18f2b00, C4<1>, C4<1>;
L_0x18f2c30 .functor XOR 1, L_0x18f4500, L_0x18f2b00, C4<0>, C4<0>;
L_0x18f2d30 .functor AND 1, L_0x18f2c30, L_0x18f2a30, C4<1>, C4<1>;
L_0x18f2df0 .functor OR 1, L_0x18f2d30, L_0x18f2b70, C4<0>, C4<0>;
L_0x18f2f50 .functor XOR 1, L_0x18f2c30, L_0x18f2a30, C4<0>, C4<0>;
v0x17fc410_0 .net "G", 0 0, L_0x18f2b70;  1 drivers
v0x17fc4f0_0 .net "P", 0 0, L_0x18f2c30;  1 drivers
v0x17fc5b0_0 .net "PandCin", 0 0, L_0x18f2d30;  1 drivers
v0x17fc680_0 .net "a", 0 0, L_0x18f4500;  alias, 1 drivers
v0x17fc740_0 .net "b", 0 0, L_0x18f2b00;  alias, 1 drivers
v0x17fc850_0 .net "carryin", 0 0, L_0x18f2a30;  alias, 1 drivers
v0x17fc910_0 .net "carryout", 0 0, L_0x18f2df0;  alias, 1 drivers
v0x17fc9d0_0 .net "sum", 0 0, L_0x18f2f50;  alias, 1 drivers
S_0x17fcb30 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17fbe70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x17f38b0 .functor NOT 1, L_0x182b730, C4<0>, C4<0>, C4<0>;
L_0x182b820 .functor NOT 1, L_0x182b890, C4<0>, C4<0>, C4<0>;
L_0x182b980 .functor NOT 1, L_0x182b9f0, C4<0>, C4<0>, C4<0>;
L_0x17f0480 .functor AND 1, L_0x182b980, L_0x182b820, L_0x17f38b0, L_0x18f2f50;
L_0x182c2c0 .functor AND 1, L_0x182b980, L_0x182b820, L_0x18f3b00, L_0x18f30c0;
L_0x18f3ba0 .functor AND 1, L_0x182b980, L_0x18f3cf0, L_0x17f38b0, L_0x7f942ba859b0;
L_0x18f3de0 .functor AND 1, L_0x182b980, L_0x18f3e50, L_0x18f3f40, L_0x17fa280;
L_0x18f4030 .functor AND 1, L_0x18f41c0, L_0x182b820, L_0x17f38b0, L_0x18f3280;
L_0x18f42b0/0/0 .functor OR 1, L_0x17f0480, L_0x182c2c0, L_0x18f3ba0, L_0x18f3de0;
L_0x18f42b0/0/4 .functor OR 1, L_0x18f4030, C4<0>, C4<0>, C4<0>;
L_0x18f42b0 .functor OR 1, L_0x18f42b0/0/0, L_0x18f42b0/0/4, C4<0>, C4<0>;
v0x17fcdd0_0 .net *"_s1", 0 0, L_0x182b730;  1 drivers
v0x17fceb0_0 .net *"_s11", 0 0, L_0x18f3e50;  1 drivers
v0x17fcf90_0 .net *"_s13", 0 0, L_0x18f3f40;  1 drivers
v0x17fd050_0 .net *"_s15", 0 0, L_0x18f41c0;  1 drivers
v0x17fd130_0 .net *"_s3", 0 0, L_0x182b890;  1 drivers
v0x17fd260_0 .net *"_s5", 0 0, L_0x182b9f0;  1 drivers
v0x17fd340_0 .net *"_s7", 0 0, L_0x18f3b00;  1 drivers
v0x17fd420_0 .net *"_s9", 0 0, L_0x18f3cf0;  1 drivers
v0x17fd500_0 .net "a0", 0 0, L_0x18f2f50;  alias, 1 drivers
v0x17fd630_0 .net "a1", 0 0, L_0x18f30c0;  alias, 1 drivers
v0x17fd6d0_0 .net "a2", 0 0, L_0x7f942ba859b0;  alias, 1 drivers
v0x17fd790_0 .net "a3", 0 0, L_0x17fa280;  alias, 1 drivers
v0x17fd850_0 .net "a4", 0 0, L_0x18f3280;  alias, 1 drivers
v0x17fd910_0 .net "addWire", 0 0, L_0x17f0480;  1 drivers
v0x17fd9d0_0 .net "nandWire", 0 0, L_0x18f3de0;  1 drivers
v0x17fda90_0 .net "norWire", 0 0, L_0x18f4030;  1 drivers
v0x17fdb50_0 .net "ns0", 0 0, L_0x17f38b0;  1 drivers
v0x17fdd00_0 .net "ns1", 0 0, L_0x182b820;  1 drivers
v0x17fdda0_0 .net "ns2", 0 0, L_0x182b980;  1 drivers
v0x17fde40_0 .net "out", 0 0, L_0x18f42b0;  alias, 1 drivers
v0x17fdee0_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17fdfa0_0 .net "sltWire", 0 0, L_0x18f3ba0;  1 drivers
v0x17fe060_0 .net "xorWire", 0 0, L_0x182c2c0;  1 drivers
L_0x182b730 .part v0x17ab3d0_0, 0, 1;
L_0x182b890 .part v0x17ab3d0_0, 1, 1;
L_0x182b9f0 .part v0x17ab3d0_0, 2, 1;
L_0x18f3b00 .part v0x17ab3d0_0, 0, 1;
L_0x18f3cf0 .part v0x17ab3d0_0, 1, 1;
L_0x18f3e50 .part v0x17ab3d0_0, 1, 1;
L_0x18f3f40 .part v0x17ab3d0_0, 0, 1;
L_0x18f41c0 .part v0x17ab3d0_0, 2, 1;
S_0x17fef10 .scope generate, "genALUs[17]" "genALUs[17]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17ff0d0 .param/l "bit" 0 4 127, +C4<010001>;
S_0x17ff190 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17fef10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x182c110 .functor XOR 1, L_0x18f6380, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18f4de0 .functor NOR 1, L_0x18f62e0, L_0x18f6380, C4<0>, C4<0>;
L_0x18f4ee0 .functor XOR 1, L_0x18f62e0, L_0x18f6380, C4<0>, C4<0>;
L_0x18f4fa0 .functor NAND 1, L_0x18f62e0, L_0x18f6380, C4<1>, C4<1>;
L_0x18f50a0 .functor XOR 1, v0x17ab300_0, L_0x18f4de0, C4<0>, C4<0>;
L_0x18f5160 .functor XOR 1, v0x17ab300_0, L_0x18f4fa0, C4<0>, C4<0>;
v0x1801560_0 .net "a", 0 0, L_0x18f62e0;  1 drivers
v0x1801650_0 .net "addSubtract", 0 0, L_0x18f4d70;  1 drivers
v0x18016f0_0 .net "b", 0 0, L_0x18f6380;  1 drivers
v0x1801790_0 .net "bOut", 0 0, L_0x182c110;  1 drivers
v0x1801860_0 .net "carryin", 0 0, L_0x18f49c0;  1 drivers
v0x1801950_0 .net "carryout", 0 0, L_0x18f4c10;  1 drivers
v0x1801a20_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x1801ac0_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x1801b60_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1801c90_0 .net "nandOut", 0 0, L_0x18f5160;  1 drivers
v0x1801d60_0 .net "nandgate", 0 0, L_0x18f4fa0;  1 drivers
v0x1801e00_0 .net "norOut", 0 0, L_0x18f50a0;  1 drivers
v0x1801ed0_0 .net "norgate", 0 0, L_0x18f4de0;  1 drivers
v0x1801f70_0 .net "result", 0 0, L_0x18f6090;  1 drivers
L_0x7f942ba859f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1802040_0 .net "slt", 0 0, L_0x7f942ba859f8;  1 drivers
v0x18020e0_0 .net "xorgate", 0 0, L_0x18f4ee0;  1 drivers
S_0x17ff490 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17ff190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x182c180 .functor AND 1, L_0x18f62e0, L_0x182c110, C4<1>, C4<1>;
L_0x18f45f0 .functor XOR 1, L_0x18f62e0, L_0x182c110, C4<0>, C4<0>;
L_0x18f4b50 .functor AND 1, L_0x18f45f0, L_0x18f49c0, C4<1>, C4<1>;
L_0x18f4c10 .functor OR 1, L_0x18f4b50, L_0x182c180, C4<0>, C4<0>;
L_0x18f4d70 .functor XOR 1, L_0x18f45f0, L_0x18f49c0, C4<0>, C4<0>;
v0x17ff730_0 .net "G", 0 0, L_0x182c180;  1 drivers
v0x17ff810_0 .net "P", 0 0, L_0x18f45f0;  1 drivers
v0x17ff8d0_0 .net "PandCin", 0 0, L_0x18f4b50;  1 drivers
v0x17ff9a0_0 .net "a", 0 0, L_0x18f62e0;  alias, 1 drivers
v0x17ffa60_0 .net "b", 0 0, L_0x182c110;  alias, 1 drivers
v0x17ffb70_0 .net "carryin", 0 0, L_0x18f49c0;  alias, 1 drivers
v0x17ffc30_0 .net "carryout", 0 0, L_0x18f4c10;  alias, 1 drivers
v0x17ffcf0_0 .net "sum", 0 0, L_0x18f4d70;  alias, 1 drivers
S_0x17ffe50 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17ff190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18f5270 .functor NOT 1, L_0x18f52e0, C4<0>, C4<0>, C4<0>;
L_0x18f53d0 .functor NOT 1, L_0x18f5440, C4<0>, C4<0>, C4<0>;
L_0x18f5530 .functor NOT 1, L_0x18f55a0, C4<0>, C4<0>, C4<0>;
L_0x18f5690 .functor AND 1, L_0x18f5530, L_0x18f53d0, L_0x18f5270, L_0x18f4d70;
L_0x18f5880 .functor AND 1, L_0x18f5530, L_0x18f53d0, L_0x18f58f0, L_0x18f4ee0;
L_0x18f5990 .functor AND 1, L_0x18f5530, L_0x18f5a90, L_0x18f5270, L_0x7f942ba859f8;
L_0x18f5b80 .functor AND 1, L_0x18f5530, L_0x18f5bf0, L_0x18f5d20, L_0x18f5160;
L_0x18f5e10 .functor AND 1, L_0x18f5fa0, L_0x18f53d0, L_0x18f5270, L_0x18f50a0;
L_0x18f6090/0/0 .functor OR 1, L_0x18f5690, L_0x18f5880, L_0x18f5990, L_0x18f5b80;
L_0x18f6090/0/4 .functor OR 1, L_0x18f5e10, C4<0>, C4<0>, C4<0>;
L_0x18f6090 .functor OR 1, L_0x18f6090/0/0, L_0x18f6090/0/4, C4<0>, C4<0>;
v0x18000f0_0 .net *"_s1", 0 0, L_0x18f52e0;  1 drivers
v0x18001d0_0 .net *"_s11", 0 0, L_0x18f5bf0;  1 drivers
v0x18002b0_0 .net *"_s13", 0 0, L_0x18f5d20;  1 drivers
v0x1800370_0 .net *"_s15", 0 0, L_0x18f5fa0;  1 drivers
v0x1800450_0 .net *"_s3", 0 0, L_0x18f5440;  1 drivers
v0x1800580_0 .net *"_s5", 0 0, L_0x18f55a0;  1 drivers
v0x1800660_0 .net *"_s7", 0 0, L_0x18f58f0;  1 drivers
v0x1800740_0 .net *"_s9", 0 0, L_0x18f5a90;  1 drivers
v0x1800820_0 .net "a0", 0 0, L_0x18f4d70;  alias, 1 drivers
v0x1800950_0 .net "a1", 0 0, L_0x18f4ee0;  alias, 1 drivers
v0x18009f0_0 .net "a2", 0 0, L_0x7f942ba859f8;  alias, 1 drivers
v0x1800ab0_0 .net "a3", 0 0, L_0x18f5160;  alias, 1 drivers
v0x1800b70_0 .net "a4", 0 0, L_0x18f50a0;  alias, 1 drivers
v0x1800c30_0 .net "addWire", 0 0, L_0x18f5690;  1 drivers
v0x1800cf0_0 .net "nandWire", 0 0, L_0x18f5b80;  1 drivers
v0x1800db0_0 .net "norWire", 0 0, L_0x18f5e10;  1 drivers
v0x1800e70_0 .net "ns0", 0 0, L_0x18f5270;  1 drivers
v0x1801020_0 .net "ns1", 0 0, L_0x18f53d0;  1 drivers
v0x18010c0_0 .net "ns2", 0 0, L_0x18f5530;  1 drivers
v0x1801160_0 .net "out", 0 0, L_0x18f6090;  alias, 1 drivers
v0x1801200_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x18012c0_0 .net "sltWire", 0 0, L_0x18f5990;  1 drivers
v0x1801380_0 .net "xorWire", 0 0, L_0x18f5880;  1 drivers
L_0x18f52e0 .part v0x17ab3d0_0, 0, 1;
L_0x18f5440 .part v0x17ab3d0_0, 1, 1;
L_0x18f55a0 .part v0x17ab3d0_0, 2, 1;
L_0x18f58f0 .part v0x17ab3d0_0, 0, 1;
L_0x18f5a90 .part v0x17ab3d0_0, 1, 1;
L_0x18f5bf0 .part v0x17ab3d0_0, 1, 1;
L_0x18f5d20 .part v0x17ab3d0_0, 0, 1;
L_0x18f5fa0 .part v0x17ab3d0_0, 2, 1;
S_0x1802230 .scope generate, "genALUs[18]" "genALUs[18]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x18023f0 .param/l "bit" 0 4 127, +C4<010010>;
S_0x18024b0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1802230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18f65c0 .functor XOR 1, L_0x18f6420, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18f6a30 .functor NOR 1, L_0x18f7fc0, L_0x18f6420, C4<0>, C4<0>;
L_0x18f6b80 .functor XOR 1, L_0x18f7fc0, L_0x18f6420, C4<0>, C4<0>;
L_0x18f6c40 .functor NAND 1, L_0x18f7fc0, L_0x18f6420, C4<1>, C4<1>;
L_0x18f6d40 .functor XOR 1, v0x17ab300_0, L_0x18f6a30, C4<0>, C4<0>;
L_0x18f6e00 .functor XOR 1, v0x17ab300_0, L_0x18f6c40, C4<0>, C4<0>;
v0x1804880_0 .net "a", 0 0, L_0x18f7fc0;  1 drivers
v0x1804970_0 .net "addSubtract", 0 0, L_0x18f69c0;  1 drivers
v0x1804a10_0 .net "b", 0 0, L_0x18f6420;  1 drivers
v0x1804ab0_0 .net "bOut", 0 0, L_0x18f65c0;  1 drivers
v0x1804b80_0 .net "carryin", 0 0, L_0x18f64c0;  1 drivers
v0x1804c70_0 .net "carryout", 0 0, L_0x18f6860;  1 drivers
v0x1804d40_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x1804de0_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x1804e80_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1804fb0_0 .net "nandOut", 0 0, L_0x18f6e00;  1 drivers
v0x1805080_0 .net "nandgate", 0 0, L_0x18f6c40;  1 drivers
v0x1805120_0 .net "norOut", 0 0, L_0x18f6d40;  1 drivers
v0x18051f0_0 .net "norgate", 0 0, L_0x18f6a30;  1 drivers
v0x1805290_0 .net "result", 0 0, L_0x18f7d70;  1 drivers
L_0x7f942ba85a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1805360_0 .net "slt", 0 0, L_0x7f942ba85a40;  1 drivers
v0x1805400_0 .net "xorgate", 0 0, L_0x18f6b80;  1 drivers
S_0x18027b0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x18024b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18f6630 .functor AND 1, L_0x18f7fc0, L_0x18f65c0, C4<1>, C4<1>;
L_0x18f66a0 .functor XOR 1, L_0x18f7fc0, L_0x18f65c0, C4<0>, C4<0>;
L_0x18f67a0 .functor AND 1, L_0x18f66a0, L_0x18f64c0, C4<1>, C4<1>;
L_0x18f6860 .functor OR 1, L_0x18f67a0, L_0x18f6630, C4<0>, C4<0>;
L_0x18f69c0 .functor XOR 1, L_0x18f66a0, L_0x18f64c0, C4<0>, C4<0>;
v0x1802a50_0 .net "G", 0 0, L_0x18f6630;  1 drivers
v0x1802b30_0 .net "P", 0 0, L_0x18f66a0;  1 drivers
v0x1802bf0_0 .net "PandCin", 0 0, L_0x18f67a0;  1 drivers
v0x1802cc0_0 .net "a", 0 0, L_0x18f7fc0;  alias, 1 drivers
v0x1802d80_0 .net "b", 0 0, L_0x18f65c0;  alias, 1 drivers
v0x1802e90_0 .net "carryin", 0 0, L_0x18f64c0;  alias, 1 drivers
v0x1802f50_0 .net "carryout", 0 0, L_0x18f6860;  alias, 1 drivers
v0x1803010_0 .net "sum", 0 0, L_0x18f69c0;  alias, 1 drivers
S_0x1803170 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x18024b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18f6f10 .functor NOT 1, L_0x18f6f80, C4<0>, C4<0>, C4<0>;
L_0x18f7070 .functor NOT 1, L_0x18f70e0, C4<0>, C4<0>, C4<0>;
L_0x18f71d0 .functor NOT 1, L_0x18f7240, C4<0>, C4<0>, C4<0>;
L_0x18f7330 .functor AND 1, L_0x18f71d0, L_0x18f7070, L_0x18f6f10, L_0x18f69c0;
L_0x18f7520 .functor AND 1, L_0x18f71d0, L_0x18f7070, L_0x18f7590, L_0x18f6b80;
L_0x18f7630 .functor AND 1, L_0x18f71d0, L_0x18f7770, L_0x18f6f10, L_0x7f942ba85a40;
L_0x18f7860 .functor AND 1, L_0x18f71d0, L_0x18f78d0, L_0x18f7a00, L_0x18f6e00;
L_0x18f7af0 .functor AND 1, L_0x18f7c80, L_0x18f7070, L_0x18f6f10, L_0x18f6d40;
L_0x18f7d70/0/0 .functor OR 1, L_0x18f7330, L_0x18f7520, L_0x18f7630, L_0x18f7860;
L_0x18f7d70/0/4 .functor OR 1, L_0x18f7af0, C4<0>, C4<0>, C4<0>;
L_0x18f7d70 .functor OR 1, L_0x18f7d70/0/0, L_0x18f7d70/0/4, C4<0>, C4<0>;
v0x1803410_0 .net *"_s1", 0 0, L_0x18f6f80;  1 drivers
v0x18034f0_0 .net *"_s11", 0 0, L_0x18f78d0;  1 drivers
v0x18035d0_0 .net *"_s13", 0 0, L_0x18f7a00;  1 drivers
v0x1803690_0 .net *"_s15", 0 0, L_0x18f7c80;  1 drivers
v0x1803770_0 .net *"_s3", 0 0, L_0x18f70e0;  1 drivers
v0x18038a0_0 .net *"_s5", 0 0, L_0x18f7240;  1 drivers
v0x1803980_0 .net *"_s7", 0 0, L_0x18f7590;  1 drivers
v0x1803a60_0 .net *"_s9", 0 0, L_0x18f7770;  1 drivers
v0x1803b40_0 .net "a0", 0 0, L_0x18f69c0;  alias, 1 drivers
v0x1803c70_0 .net "a1", 0 0, L_0x18f6b80;  alias, 1 drivers
v0x1803d10_0 .net "a2", 0 0, L_0x7f942ba85a40;  alias, 1 drivers
v0x1803dd0_0 .net "a3", 0 0, L_0x18f6e00;  alias, 1 drivers
v0x1803e90_0 .net "a4", 0 0, L_0x18f6d40;  alias, 1 drivers
v0x1803f50_0 .net "addWire", 0 0, L_0x18f7330;  1 drivers
v0x1804010_0 .net "nandWire", 0 0, L_0x18f7860;  1 drivers
v0x18040d0_0 .net "norWire", 0 0, L_0x18f7af0;  1 drivers
v0x1804190_0 .net "ns0", 0 0, L_0x18f6f10;  1 drivers
v0x1804340_0 .net "ns1", 0 0, L_0x18f7070;  1 drivers
v0x18043e0_0 .net "ns2", 0 0, L_0x18f71d0;  1 drivers
v0x1804480_0 .net "out", 0 0, L_0x18f7d70;  alias, 1 drivers
v0x1804520_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x18045e0_0 .net "sltWire", 0 0, L_0x18f7630;  1 drivers
v0x18046a0_0 .net "xorWire", 0 0, L_0x18f7520;  1 drivers
L_0x18f6f80 .part v0x17ab3d0_0, 0, 1;
L_0x18f70e0 .part v0x17ab3d0_0, 1, 1;
L_0x18f7240 .part v0x17ab3d0_0, 2, 1;
L_0x18f7590 .part v0x17ab3d0_0, 0, 1;
L_0x18f7770 .part v0x17ab3d0_0, 1, 1;
L_0x18f78d0 .part v0x17ab3d0_0, 1, 1;
L_0x18f7a00 .part v0x17ab3d0_0, 0, 1;
L_0x18f7c80 .part v0x17ab3d0_0, 2, 1;
S_0x1805550 .scope generate, "genALUs[19]" "genALUs[19]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x1805710 .param/l "bit" 0 4 127, +C4<010011>;
S_0x18057d0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1805550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18f8060 .functor XOR 1, L_0x18f9d10, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18f8730 .functor NOR 1, L_0x18f9c70, L_0x18f9d10, C4<0>, C4<0>;
L_0x18f8830 .functor XOR 1, L_0x18f9c70, L_0x18f9d10, C4<0>, C4<0>;
L_0x18f88f0 .functor NAND 1, L_0x18f9c70, L_0x18f9d10, C4<1>, C4<1>;
L_0x18f89f0 .functor XOR 1, v0x17ab300_0, L_0x18f8730, C4<0>, C4<0>;
L_0x18f8ab0 .functor XOR 1, v0x17ab300_0, L_0x18f88f0, C4<0>, C4<0>;
v0x1807ba0_0 .net "a", 0 0, L_0x18f9c70;  1 drivers
v0x1807c90_0 .net "addSubtract", 0 0, L_0x18f86c0;  1 drivers
v0x1807d30_0 .net "b", 0 0, L_0x18f9d10;  1 drivers
v0x1807dd0_0 .net "bOut", 0 0, L_0x18f8060;  1 drivers
v0x1807ea0_0 .net "carryin", 0 0, L_0x18f82a0;  1 drivers
v0x1807f90_0 .net "carryout", 0 0, L_0x18f8560;  1 drivers
v0x1808060_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x1808100_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x18081a0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x18082d0_0 .net "nandOut", 0 0, L_0x18f8ab0;  1 drivers
v0x18083a0_0 .net "nandgate", 0 0, L_0x18f88f0;  1 drivers
v0x1808440_0 .net "norOut", 0 0, L_0x18f89f0;  1 drivers
v0x1808510_0 .net "norgate", 0 0, L_0x18f8730;  1 drivers
v0x18085b0_0 .net "result", 0 0, L_0x18f9a20;  1 drivers
L_0x7f942ba85a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1808680_0 .net "slt", 0 0, L_0x7f942ba85a88;  1 drivers
v0x1808720_0 .net "xorgate", 0 0, L_0x18f8830;  1 drivers
S_0x1805ad0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x18057d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18f80d0 .functor AND 1, L_0x18f9c70, L_0x18f8060, C4<1>, C4<1>;
L_0x18f8190 .functor XOR 1, L_0x18f9c70, L_0x18f8060, C4<0>, C4<0>;
L_0x18f84f0 .functor AND 1, L_0x18f8190, L_0x18f82a0, C4<1>, C4<1>;
L_0x18f8560 .functor OR 1, L_0x18f84f0, L_0x18f80d0, C4<0>, C4<0>;
L_0x18f86c0 .functor XOR 1, L_0x18f8190, L_0x18f82a0, C4<0>, C4<0>;
v0x1805d70_0 .net "G", 0 0, L_0x18f80d0;  1 drivers
v0x1805e50_0 .net "P", 0 0, L_0x18f8190;  1 drivers
v0x1805f10_0 .net "PandCin", 0 0, L_0x18f84f0;  1 drivers
v0x1805fe0_0 .net "a", 0 0, L_0x18f9c70;  alias, 1 drivers
v0x18060a0_0 .net "b", 0 0, L_0x18f8060;  alias, 1 drivers
v0x18061b0_0 .net "carryin", 0 0, L_0x18f82a0;  alias, 1 drivers
v0x1806270_0 .net "carryout", 0 0, L_0x18f8560;  alias, 1 drivers
v0x1806330_0 .net "sum", 0 0, L_0x18f86c0;  alias, 1 drivers
S_0x1806490 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x18057d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18f8bc0 .functor NOT 1, L_0x18f8c30, C4<0>, C4<0>, C4<0>;
L_0x18f8d20 .functor NOT 1, L_0x18f8d90, C4<0>, C4<0>, C4<0>;
L_0x18f8e80 .functor NOT 1, L_0x18f8ef0, C4<0>, C4<0>, C4<0>;
L_0x18f8fe0 .functor AND 1, L_0x18f8e80, L_0x18f8d20, L_0x18f8bc0, L_0x18f86c0;
L_0x18f91d0 .functor AND 1, L_0x18f8e80, L_0x18f8d20, L_0x18f9240, L_0x18f8830;
L_0x18f92e0 .functor AND 1, L_0x18f8e80, L_0x18f9420, L_0x18f8bc0, L_0x7f942ba85a88;
L_0x18f9510 .functor AND 1, L_0x18f8e80, L_0x18f9580, L_0x18f96b0, L_0x18f8ab0;
L_0x18f97a0 .functor AND 1, L_0x18f9930, L_0x18f8d20, L_0x18f8bc0, L_0x18f89f0;
L_0x18f9a20/0/0 .functor OR 1, L_0x18f8fe0, L_0x18f91d0, L_0x18f92e0, L_0x18f9510;
L_0x18f9a20/0/4 .functor OR 1, L_0x18f97a0, C4<0>, C4<0>, C4<0>;
L_0x18f9a20 .functor OR 1, L_0x18f9a20/0/0, L_0x18f9a20/0/4, C4<0>, C4<0>;
v0x1806730_0 .net *"_s1", 0 0, L_0x18f8c30;  1 drivers
v0x1806810_0 .net *"_s11", 0 0, L_0x18f9580;  1 drivers
v0x18068f0_0 .net *"_s13", 0 0, L_0x18f96b0;  1 drivers
v0x18069b0_0 .net *"_s15", 0 0, L_0x18f9930;  1 drivers
v0x1806a90_0 .net *"_s3", 0 0, L_0x18f8d90;  1 drivers
v0x1806bc0_0 .net *"_s5", 0 0, L_0x18f8ef0;  1 drivers
v0x1806ca0_0 .net *"_s7", 0 0, L_0x18f9240;  1 drivers
v0x1806d80_0 .net *"_s9", 0 0, L_0x18f9420;  1 drivers
v0x1806e60_0 .net "a0", 0 0, L_0x18f86c0;  alias, 1 drivers
v0x1806f90_0 .net "a1", 0 0, L_0x18f8830;  alias, 1 drivers
v0x1807030_0 .net "a2", 0 0, L_0x7f942ba85a88;  alias, 1 drivers
v0x18070f0_0 .net "a3", 0 0, L_0x18f8ab0;  alias, 1 drivers
v0x18071b0_0 .net "a4", 0 0, L_0x18f89f0;  alias, 1 drivers
v0x1807270_0 .net "addWire", 0 0, L_0x18f8fe0;  1 drivers
v0x1807330_0 .net "nandWire", 0 0, L_0x18f9510;  1 drivers
v0x18073f0_0 .net "norWire", 0 0, L_0x18f97a0;  1 drivers
v0x18074b0_0 .net "ns0", 0 0, L_0x18f8bc0;  1 drivers
v0x1807660_0 .net "ns1", 0 0, L_0x18f8d20;  1 drivers
v0x1807700_0 .net "ns2", 0 0, L_0x18f8e80;  1 drivers
v0x18077a0_0 .net "out", 0 0, L_0x18f9a20;  alias, 1 drivers
v0x1807840_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1807900_0 .net "sltWire", 0 0, L_0x18f92e0;  1 drivers
v0x18079c0_0 .net "xorWire", 0 0, L_0x18f91d0;  1 drivers
L_0x18f8c30 .part v0x17ab3d0_0, 0, 1;
L_0x18f8d90 .part v0x17ab3d0_0, 1, 1;
L_0x18f8ef0 .part v0x17ab3d0_0, 2, 1;
L_0x18f9240 .part v0x17ab3d0_0, 0, 1;
L_0x18f9420 .part v0x17ab3d0_0, 1, 1;
L_0x18f9580 .part v0x17ab3d0_0, 1, 1;
L_0x18f96b0 .part v0x17ab3d0_0, 0, 1;
L_0x18f9930 .part v0x17ab3d0_0, 2, 1;
S_0x1808870 .scope generate, "genALUs[20]" "genALUs[20]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x1808a30 .param/l "bit" 0 4 127, +C4<010100>;
S_0x1808af0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1808870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18f83d0 .functor XOR 1, L_0x18f9db0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18fa420 .functor NOR 1, L_0x18fb960, L_0x18f9db0, C4<0>, C4<0>;
L_0x18fa520 .functor XOR 1, L_0x18fb960, L_0x18f9db0, C4<0>, C4<0>;
L_0x18fa5e0 .functor NAND 1, L_0x18fb960, L_0x18f9db0, C4<1>, C4<1>;
L_0x18fa6e0 .functor XOR 1, v0x17ab300_0, L_0x18fa420, C4<0>, C4<0>;
L_0x18fa7a0 .functor XOR 1, v0x17ab300_0, L_0x18fa5e0, C4<0>, C4<0>;
v0x180aec0_0 .net "a", 0 0, L_0x18fb960;  1 drivers
v0x180afb0_0 .net "addSubtract", 0 0, L_0x18fa3b0;  1 drivers
v0x180b050_0 .net "b", 0 0, L_0x18f9db0;  1 drivers
v0x180b0f0_0 .net "bOut", 0 0, L_0x18f83d0;  1 drivers
v0x180b1c0_0 .net "carryin", 0 0, L_0x18f9e50;  1 drivers
v0x180b2b0_0 .net "carryout", 0 0, L_0x18fa250;  1 drivers
v0x180b380_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x180b420_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x180b4c0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x180b5f0_0 .net "nandOut", 0 0, L_0x18fa7a0;  1 drivers
v0x180b6c0_0 .net "nandgate", 0 0, L_0x18fa5e0;  1 drivers
v0x180b760_0 .net "norOut", 0 0, L_0x18fa6e0;  1 drivers
v0x180b830_0 .net "norgate", 0 0, L_0x18fa420;  1 drivers
v0x180b8d0_0 .net "result", 0 0, L_0x18fb710;  1 drivers
L_0x7f942ba85ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x180b9a0_0 .net "slt", 0 0, L_0x7f942ba85ad0;  1 drivers
v0x180ba40_0 .net "xorgate", 0 0, L_0x18fa520;  1 drivers
S_0x1808df0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1808af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18f9fd0 .functor AND 1, L_0x18fb960, L_0x18f83d0, C4<1>, C4<1>;
L_0x18fa090 .functor XOR 1, L_0x18fb960, L_0x18f83d0, C4<0>, C4<0>;
L_0x18fa190 .functor AND 1, L_0x18fa090, L_0x18f9e50, C4<1>, C4<1>;
L_0x18fa250 .functor OR 1, L_0x18fa190, L_0x18f9fd0, C4<0>, C4<0>;
L_0x18fa3b0 .functor XOR 1, L_0x18fa090, L_0x18f9e50, C4<0>, C4<0>;
v0x1809090_0 .net "G", 0 0, L_0x18f9fd0;  1 drivers
v0x1809170_0 .net "P", 0 0, L_0x18fa090;  1 drivers
v0x1809230_0 .net "PandCin", 0 0, L_0x18fa190;  1 drivers
v0x1809300_0 .net "a", 0 0, L_0x18fb960;  alias, 1 drivers
v0x18093c0_0 .net "b", 0 0, L_0x18f83d0;  alias, 1 drivers
v0x18094d0_0 .net "carryin", 0 0, L_0x18f9e50;  alias, 1 drivers
v0x1809590_0 .net "carryout", 0 0, L_0x18fa250;  alias, 1 drivers
v0x1809650_0 .net "sum", 0 0, L_0x18fa3b0;  alias, 1 drivers
S_0x18097b0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1808af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18fa8b0 .functor NOT 1, L_0x18fa920, C4<0>, C4<0>, C4<0>;
L_0x18faa10 .functor NOT 1, L_0x18faa80, C4<0>, C4<0>, C4<0>;
L_0x18fab70 .functor NOT 1, L_0x18fabe0, C4<0>, C4<0>, C4<0>;
L_0x18facd0 .functor AND 1, L_0x18fab70, L_0x18faa10, L_0x18fa8b0, L_0x18fa3b0;
L_0x18faec0 .functor AND 1, L_0x18fab70, L_0x18faa10, L_0x18faf30, L_0x18fa520;
L_0x18fafd0 .functor AND 1, L_0x18fab70, L_0x18fb110, L_0x18fa8b0, L_0x7f942ba85ad0;
L_0x18fb200 .functor AND 1, L_0x18fab70, L_0x18fb270, L_0x18fb3a0, L_0x18fa7a0;
L_0x18fb490 .functor AND 1, L_0x18fb620, L_0x18faa10, L_0x18fa8b0, L_0x18fa6e0;
L_0x18fb710/0/0 .functor OR 1, L_0x18facd0, L_0x18faec0, L_0x18fafd0, L_0x18fb200;
L_0x18fb710/0/4 .functor OR 1, L_0x18fb490, C4<0>, C4<0>, C4<0>;
L_0x18fb710 .functor OR 1, L_0x18fb710/0/0, L_0x18fb710/0/4, C4<0>, C4<0>;
v0x1809a50_0 .net *"_s1", 0 0, L_0x18fa920;  1 drivers
v0x1809b30_0 .net *"_s11", 0 0, L_0x18fb270;  1 drivers
v0x1809c10_0 .net *"_s13", 0 0, L_0x18fb3a0;  1 drivers
v0x1809cd0_0 .net *"_s15", 0 0, L_0x18fb620;  1 drivers
v0x1809db0_0 .net *"_s3", 0 0, L_0x18faa80;  1 drivers
v0x1809ee0_0 .net *"_s5", 0 0, L_0x18fabe0;  1 drivers
v0x1809fc0_0 .net *"_s7", 0 0, L_0x18faf30;  1 drivers
v0x180a0a0_0 .net *"_s9", 0 0, L_0x18fb110;  1 drivers
v0x180a180_0 .net "a0", 0 0, L_0x18fa3b0;  alias, 1 drivers
v0x180a2b0_0 .net "a1", 0 0, L_0x18fa520;  alias, 1 drivers
v0x180a350_0 .net "a2", 0 0, L_0x7f942ba85ad0;  alias, 1 drivers
v0x180a410_0 .net "a3", 0 0, L_0x18fa7a0;  alias, 1 drivers
v0x180a4d0_0 .net "a4", 0 0, L_0x18fa6e0;  alias, 1 drivers
v0x180a590_0 .net "addWire", 0 0, L_0x18facd0;  1 drivers
v0x180a650_0 .net "nandWire", 0 0, L_0x18fb200;  1 drivers
v0x180a710_0 .net "norWire", 0 0, L_0x18fb490;  1 drivers
v0x180a7d0_0 .net "ns0", 0 0, L_0x18fa8b0;  1 drivers
v0x180a980_0 .net "ns1", 0 0, L_0x18faa10;  1 drivers
v0x180aa20_0 .net "ns2", 0 0, L_0x18fab70;  1 drivers
v0x180aac0_0 .net "out", 0 0, L_0x18fb710;  alias, 1 drivers
v0x180ab60_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x180ac20_0 .net "sltWire", 0 0, L_0x18fafd0;  1 drivers
v0x180ace0_0 .net "xorWire", 0 0, L_0x18faec0;  1 drivers
L_0x18fa920 .part v0x17ab3d0_0, 0, 1;
L_0x18faa80 .part v0x17ab3d0_0, 1, 1;
L_0x18fabe0 .part v0x17ab3d0_0, 2, 1;
L_0x18faf30 .part v0x17ab3d0_0, 0, 1;
L_0x18fb110 .part v0x17ab3d0_0, 1, 1;
L_0x18fb270 .part v0x17ab3d0_0, 1, 1;
L_0x18fb3a0 .part v0x17ab3d0_0, 0, 1;
L_0x18fb620 .part v0x17ab3d0_0, 2, 1;
S_0x180bb90 .scope generate, "genALUs[21]" "genALUs[21]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x180bd50 .param/l "bit" 0 4 127, +C4<010101>;
S_0x180be10 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x180bb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18fbbf0 .functor XOR 1, L_0x18fd690, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18fc0b0 .functor NOR 1, L_0x18fd5f0, L_0x18fd690, C4<0>, C4<0>;
L_0x18fc1b0 .functor XOR 1, L_0x18fd5f0, L_0x18fd690, C4<0>, C4<0>;
L_0x18fc270 .functor NAND 1, L_0x18fd5f0, L_0x18fd690, C4<1>, C4<1>;
L_0x18fc370 .functor XOR 1, v0x17ab300_0, L_0x18fc0b0, C4<0>, C4<0>;
L_0x18fc430 .functor XOR 1, v0x17ab300_0, L_0x18fc270, C4<0>, C4<0>;
v0x180e1e0_0 .net "a", 0 0, L_0x18fd5f0;  1 drivers
v0x180e2d0_0 .net "addSubtract", 0 0, L_0x18fc040;  1 drivers
v0x180e370_0 .net "b", 0 0, L_0x18fd690;  1 drivers
v0x180e410_0 .net "bOut", 0 0, L_0x18fbbf0;  1 drivers
v0x180e4e0_0 .net "carryin", 0 0, L_0x18fba00;  1 drivers
v0x180e5d0_0 .net "carryout", 0 0, L_0x18fbee0;  1 drivers
v0x180e6a0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x180e740_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x180e7e0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x180e910_0 .net "nandOut", 0 0, L_0x18fc430;  1 drivers
v0x180e9e0_0 .net "nandgate", 0 0, L_0x18fc270;  1 drivers
v0x180ea80_0 .net "norOut", 0 0, L_0x18fc370;  1 drivers
v0x180eb50_0 .net "norgate", 0 0, L_0x18fc0b0;  1 drivers
v0x180ebf0_0 .net "result", 0 0, L_0x18fd3a0;  1 drivers
L_0x7f942ba85b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x180ecc0_0 .net "slt", 0 0, L_0x7f942ba85b18;  1 drivers
v0x180ed60_0 .net "xorgate", 0 0, L_0x18fc1b0;  1 drivers
S_0x180c110 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x180be10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18fbc60 .functor AND 1, L_0x18fd5f0, L_0x18fbbf0, C4<1>, C4<1>;
L_0x18fbd20 .functor XOR 1, L_0x18fd5f0, L_0x18fbbf0, C4<0>, C4<0>;
L_0x18fbe20 .functor AND 1, L_0x18fbd20, L_0x18fba00, C4<1>, C4<1>;
L_0x18fbee0 .functor OR 1, L_0x18fbe20, L_0x18fbc60, C4<0>, C4<0>;
L_0x18fc040 .functor XOR 1, L_0x18fbd20, L_0x18fba00, C4<0>, C4<0>;
v0x180c3b0_0 .net "G", 0 0, L_0x18fbc60;  1 drivers
v0x180c490_0 .net "P", 0 0, L_0x18fbd20;  1 drivers
v0x180c550_0 .net "PandCin", 0 0, L_0x18fbe20;  1 drivers
v0x180c620_0 .net "a", 0 0, L_0x18fd5f0;  alias, 1 drivers
v0x180c6e0_0 .net "b", 0 0, L_0x18fbbf0;  alias, 1 drivers
v0x180c7f0_0 .net "carryin", 0 0, L_0x18fba00;  alias, 1 drivers
v0x180c8b0_0 .net "carryout", 0 0, L_0x18fbee0;  alias, 1 drivers
v0x180c970_0 .net "sum", 0 0, L_0x18fc040;  alias, 1 drivers
S_0x180cad0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x180be10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18fc540 .functor NOT 1, L_0x18fc5b0, C4<0>, C4<0>, C4<0>;
L_0x18fc6a0 .functor NOT 1, L_0x18fc710, C4<0>, C4<0>, C4<0>;
L_0x18fc800 .functor NOT 1, L_0x18fc870, C4<0>, C4<0>, C4<0>;
L_0x18fc960 .functor AND 1, L_0x18fc800, L_0x18fc6a0, L_0x18fc540, L_0x18fc040;
L_0x18fcb50 .functor AND 1, L_0x18fc800, L_0x18fc6a0, L_0x18fcbc0, L_0x18fc1b0;
L_0x18fcc60 .functor AND 1, L_0x18fc800, L_0x18fcda0, L_0x18fc540, L_0x7f942ba85b18;
L_0x18fce90 .functor AND 1, L_0x18fc800, L_0x18fcf00, L_0x18fd030, L_0x18fc430;
L_0x18fd120 .functor AND 1, L_0x18fd2b0, L_0x18fc6a0, L_0x18fc540, L_0x18fc370;
L_0x18fd3a0/0/0 .functor OR 1, L_0x18fc960, L_0x18fcb50, L_0x18fcc60, L_0x18fce90;
L_0x18fd3a0/0/4 .functor OR 1, L_0x18fd120, C4<0>, C4<0>, C4<0>;
L_0x18fd3a0 .functor OR 1, L_0x18fd3a0/0/0, L_0x18fd3a0/0/4, C4<0>, C4<0>;
v0x180cd70_0 .net *"_s1", 0 0, L_0x18fc5b0;  1 drivers
v0x180ce50_0 .net *"_s11", 0 0, L_0x18fcf00;  1 drivers
v0x180cf30_0 .net *"_s13", 0 0, L_0x18fd030;  1 drivers
v0x180cff0_0 .net *"_s15", 0 0, L_0x18fd2b0;  1 drivers
v0x180d0d0_0 .net *"_s3", 0 0, L_0x18fc710;  1 drivers
v0x180d200_0 .net *"_s5", 0 0, L_0x18fc870;  1 drivers
v0x180d2e0_0 .net *"_s7", 0 0, L_0x18fcbc0;  1 drivers
v0x180d3c0_0 .net *"_s9", 0 0, L_0x18fcda0;  1 drivers
v0x180d4a0_0 .net "a0", 0 0, L_0x18fc040;  alias, 1 drivers
v0x180d5d0_0 .net "a1", 0 0, L_0x18fc1b0;  alias, 1 drivers
v0x180d670_0 .net "a2", 0 0, L_0x7f942ba85b18;  alias, 1 drivers
v0x180d730_0 .net "a3", 0 0, L_0x18fc430;  alias, 1 drivers
v0x180d7f0_0 .net "a4", 0 0, L_0x18fc370;  alias, 1 drivers
v0x180d8b0_0 .net "addWire", 0 0, L_0x18fc960;  1 drivers
v0x180d970_0 .net "nandWire", 0 0, L_0x18fce90;  1 drivers
v0x180da30_0 .net "norWire", 0 0, L_0x18fd120;  1 drivers
v0x180daf0_0 .net "ns0", 0 0, L_0x18fc540;  1 drivers
v0x180dca0_0 .net "ns1", 0 0, L_0x18fc6a0;  1 drivers
v0x180dd40_0 .net "ns2", 0 0, L_0x18fc800;  1 drivers
v0x180dde0_0 .net "out", 0 0, L_0x18fd3a0;  alias, 1 drivers
v0x180de80_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x180df40_0 .net "sltWire", 0 0, L_0x18fcc60;  1 drivers
v0x180e000_0 .net "xorWire", 0 0, L_0x18fcb50;  1 drivers
L_0x18fc5b0 .part v0x17ab3d0_0, 0, 1;
L_0x18fc710 .part v0x17ab3d0_0, 1, 1;
L_0x18fc870 .part v0x17ab3d0_0, 2, 1;
L_0x18fcbc0 .part v0x17ab3d0_0, 0, 1;
L_0x18fcda0 .part v0x17ab3d0_0, 1, 1;
L_0x18fcf00 .part v0x17ab3d0_0, 1, 1;
L_0x18fd030 .part v0x17ab3d0_0, 0, 1;
L_0x18fd2b0 .part v0x17ab3d0_0, 2, 1;
S_0x180eeb0 .scope generate, "genALUs[22]" "genALUs[22]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x180f070 .param/l "bit" 0 4 127, +C4<010110>;
S_0x180f130 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x180eeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18fbb30 .functor XOR 1, L_0x18fd730, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18fdd30 .functor NOR 1, L_0x18ff270, L_0x18fd730, C4<0>, C4<0>;
L_0x18fde30 .functor XOR 1, L_0x18ff270, L_0x18fd730, C4<0>, C4<0>;
L_0x18fdef0 .functor NAND 1, L_0x18ff270, L_0x18fd730, C4<1>, C4<1>;
L_0x18fdff0 .functor XOR 1, v0x17ab300_0, L_0x18fdd30, C4<0>, C4<0>;
L_0x18fe0b0 .functor XOR 1, v0x17ab300_0, L_0x18fdef0, C4<0>, C4<0>;
v0x1811500_0 .net "a", 0 0, L_0x18ff270;  1 drivers
v0x18115f0_0 .net "addSubtract", 0 0, L_0x18fdcc0;  1 drivers
v0x1811690_0 .net "b", 0 0, L_0x18fd730;  1 drivers
v0x1811730_0 .net "bOut", 0 0, L_0x18fbb30;  1 drivers
v0x1811800_0 .net "carryin", 0 0, L_0x18fd7d0;  1 drivers
v0x18118f0_0 .net "carryout", 0 0, L_0x18fdb60;  1 drivers
v0x18119c0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x1811a60_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x1811b00_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1811c30_0 .net "nandOut", 0 0, L_0x18fe0b0;  1 drivers
v0x1811d00_0 .net "nandgate", 0 0, L_0x18fdef0;  1 drivers
v0x1811da0_0 .net "norOut", 0 0, L_0x18fdff0;  1 drivers
v0x1811e70_0 .net "norgate", 0 0, L_0x18fdd30;  1 drivers
v0x1811f10_0 .net "result", 0 0, L_0x18ff020;  1 drivers
L_0x7f942ba85b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1811fe0_0 .net "slt", 0 0, L_0x7f942ba85b60;  1 drivers
v0x1812080_0 .net "xorgate", 0 0, L_0x18fde30;  1 drivers
S_0x180f430 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x180f130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18fd930 .functor AND 1, L_0x18ff270, L_0x18fbb30, C4<1>, C4<1>;
L_0x18fd9a0 .functor XOR 1, L_0x18ff270, L_0x18fbb30, C4<0>, C4<0>;
L_0x18fdaa0 .functor AND 1, L_0x18fd9a0, L_0x18fd7d0, C4<1>, C4<1>;
L_0x18fdb60 .functor OR 1, L_0x18fdaa0, L_0x18fd930, C4<0>, C4<0>;
L_0x18fdcc0 .functor XOR 1, L_0x18fd9a0, L_0x18fd7d0, C4<0>, C4<0>;
v0x180f6d0_0 .net "G", 0 0, L_0x18fd930;  1 drivers
v0x180f7b0_0 .net "P", 0 0, L_0x18fd9a0;  1 drivers
v0x180f870_0 .net "PandCin", 0 0, L_0x18fdaa0;  1 drivers
v0x180f940_0 .net "a", 0 0, L_0x18ff270;  alias, 1 drivers
v0x180fa00_0 .net "b", 0 0, L_0x18fbb30;  alias, 1 drivers
v0x180fb10_0 .net "carryin", 0 0, L_0x18fd7d0;  alias, 1 drivers
v0x180fbd0_0 .net "carryout", 0 0, L_0x18fdb60;  alias, 1 drivers
v0x180fc90_0 .net "sum", 0 0, L_0x18fdcc0;  alias, 1 drivers
S_0x180fdf0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x180f130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18fe1c0 .functor NOT 1, L_0x18fe230, C4<0>, C4<0>, C4<0>;
L_0x18fe320 .functor NOT 1, L_0x18fe390, C4<0>, C4<0>, C4<0>;
L_0x18fe480 .functor NOT 1, L_0x18fe4f0, C4<0>, C4<0>, C4<0>;
L_0x18fe5e0 .functor AND 1, L_0x18fe480, L_0x18fe320, L_0x18fe1c0, L_0x18fdcc0;
L_0x18fe7d0 .functor AND 1, L_0x18fe480, L_0x18fe320, L_0x18fe840, L_0x18fde30;
L_0x18fe8e0 .functor AND 1, L_0x18fe480, L_0x18fea20, L_0x18fe1c0, L_0x7f942ba85b60;
L_0x18feb10 .functor AND 1, L_0x18fe480, L_0x18feb80, L_0x18fecb0, L_0x18fe0b0;
L_0x18feda0 .functor AND 1, L_0x18fef30, L_0x18fe320, L_0x18fe1c0, L_0x18fdff0;
L_0x18ff020/0/0 .functor OR 1, L_0x18fe5e0, L_0x18fe7d0, L_0x18fe8e0, L_0x18feb10;
L_0x18ff020/0/4 .functor OR 1, L_0x18feda0, C4<0>, C4<0>, C4<0>;
L_0x18ff020 .functor OR 1, L_0x18ff020/0/0, L_0x18ff020/0/4, C4<0>, C4<0>;
v0x1810090_0 .net *"_s1", 0 0, L_0x18fe230;  1 drivers
v0x1810170_0 .net *"_s11", 0 0, L_0x18feb80;  1 drivers
v0x1810250_0 .net *"_s13", 0 0, L_0x18fecb0;  1 drivers
v0x1810310_0 .net *"_s15", 0 0, L_0x18fef30;  1 drivers
v0x18103f0_0 .net *"_s3", 0 0, L_0x18fe390;  1 drivers
v0x1810520_0 .net *"_s5", 0 0, L_0x18fe4f0;  1 drivers
v0x1810600_0 .net *"_s7", 0 0, L_0x18fe840;  1 drivers
v0x18106e0_0 .net *"_s9", 0 0, L_0x18fea20;  1 drivers
v0x18107c0_0 .net "a0", 0 0, L_0x18fdcc0;  alias, 1 drivers
v0x18108f0_0 .net "a1", 0 0, L_0x18fde30;  alias, 1 drivers
v0x1810990_0 .net "a2", 0 0, L_0x7f942ba85b60;  alias, 1 drivers
v0x1810a50_0 .net "a3", 0 0, L_0x18fe0b0;  alias, 1 drivers
v0x1810b10_0 .net "a4", 0 0, L_0x18fdff0;  alias, 1 drivers
v0x1810bd0_0 .net "addWire", 0 0, L_0x18fe5e0;  1 drivers
v0x1810c90_0 .net "nandWire", 0 0, L_0x18feb10;  1 drivers
v0x1810d50_0 .net "norWire", 0 0, L_0x18feda0;  1 drivers
v0x1810e10_0 .net "ns0", 0 0, L_0x18fe1c0;  1 drivers
v0x1810fc0_0 .net "ns1", 0 0, L_0x18fe320;  1 drivers
v0x1811060_0 .net "ns2", 0 0, L_0x18fe480;  1 drivers
v0x1811100_0 .net "out", 0 0, L_0x18ff020;  alias, 1 drivers
v0x18111a0_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1811260_0 .net "sltWire", 0 0, L_0x18fe8e0;  1 drivers
v0x1811320_0 .net "xorWire", 0 0, L_0x18fe7d0;  1 drivers
L_0x18fe230 .part v0x17ab3d0_0, 0, 1;
L_0x18fe390 .part v0x17ab3d0_0, 1, 1;
L_0x18fe4f0 .part v0x17ab3d0_0, 2, 1;
L_0x18fe840 .part v0x17ab3d0_0, 0, 1;
L_0x18fea20 .part v0x17ab3d0_0, 1, 1;
L_0x18feb80 .part v0x17ab3d0_0, 1, 1;
L_0x18fecb0 .part v0x17ab3d0_0, 0, 1;
L_0x18fef30 .part v0x17ab3d0_0, 2, 1;
S_0x18121d0 .scope generate, "genALUs[23]" "genALUs[23]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x1812390 .param/l "bit" 0 4 127, +C4<010111>;
S_0x1812450 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x18121d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18ff530 .functor XOR 1, L_0x1900fd0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18ff9f0 .functor NOR 1, L_0x1900f30, L_0x1900fd0, C4<0>, C4<0>;
L_0x18ffaf0 .functor XOR 1, L_0x1900f30, L_0x1900fd0, C4<0>, C4<0>;
L_0x18ffbb0 .functor NAND 1, L_0x1900f30, L_0x1900fd0, C4<1>, C4<1>;
L_0x18ffcb0 .functor XOR 1, v0x17ab300_0, L_0x18ff9f0, C4<0>, C4<0>;
L_0x18ffd70 .functor XOR 1, v0x17ab300_0, L_0x18ffbb0, C4<0>, C4<0>;
v0x1814820_0 .net "a", 0 0, L_0x1900f30;  1 drivers
v0x1814910_0 .net "addSubtract", 0 0, L_0x18ff980;  1 drivers
v0x18149b0_0 .net "b", 0 0, L_0x1900fd0;  1 drivers
v0x1814a50_0 .net "bOut", 0 0, L_0x18ff530;  1 drivers
v0x1814b20_0 .net "carryin", 0 0, L_0x18ff310;  1 drivers
v0x1814c10_0 .net "carryout", 0 0, L_0x18ff820;  1 drivers
v0x1814ce0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x1814d80_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x1814e20_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1814f50_0 .net "nandOut", 0 0, L_0x18ffd70;  1 drivers
v0x1815020_0 .net "nandgate", 0 0, L_0x18ffbb0;  1 drivers
v0x18150c0_0 .net "norOut", 0 0, L_0x18ffcb0;  1 drivers
v0x1815190_0 .net "norgate", 0 0, L_0x18ff9f0;  1 drivers
v0x1815230_0 .net "result", 0 0, L_0x1900ce0;  1 drivers
L_0x7f942ba85ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1815300_0 .net "slt", 0 0, L_0x7f942ba85ba8;  1 drivers
v0x18153a0_0 .net "xorgate", 0 0, L_0x18ffaf0;  1 drivers
S_0x1812750 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1812450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18ff5a0 .functor AND 1, L_0x1900f30, L_0x18ff530, C4<1>, C4<1>;
L_0x18ff660 .functor XOR 1, L_0x1900f30, L_0x18ff530, C4<0>, C4<0>;
L_0x18ff760 .functor AND 1, L_0x18ff660, L_0x18ff310, C4<1>, C4<1>;
L_0x18ff820 .functor OR 1, L_0x18ff760, L_0x18ff5a0, C4<0>, C4<0>;
L_0x18ff980 .functor XOR 1, L_0x18ff660, L_0x18ff310, C4<0>, C4<0>;
v0x18129f0_0 .net "G", 0 0, L_0x18ff5a0;  1 drivers
v0x1812ad0_0 .net "P", 0 0, L_0x18ff660;  1 drivers
v0x1812b90_0 .net "PandCin", 0 0, L_0x18ff760;  1 drivers
v0x1812c60_0 .net "a", 0 0, L_0x1900f30;  alias, 1 drivers
v0x1812d20_0 .net "b", 0 0, L_0x18ff530;  alias, 1 drivers
v0x1812e30_0 .net "carryin", 0 0, L_0x18ff310;  alias, 1 drivers
v0x1812ef0_0 .net "carryout", 0 0, L_0x18ff820;  alias, 1 drivers
v0x1812fb0_0 .net "sum", 0 0, L_0x18ff980;  alias, 1 drivers
S_0x1813110 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1812450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18ffe80 .functor NOT 1, L_0x18ffef0, C4<0>, C4<0>, C4<0>;
L_0x18fffe0 .functor NOT 1, L_0x1900050, C4<0>, C4<0>, C4<0>;
L_0x1900140 .functor NOT 1, L_0x19001b0, C4<0>, C4<0>, C4<0>;
L_0x19002a0 .functor AND 1, L_0x1900140, L_0x18fffe0, L_0x18ffe80, L_0x18ff980;
L_0x1900490 .functor AND 1, L_0x1900140, L_0x18fffe0, L_0x1900500, L_0x18ffaf0;
L_0x19005a0 .functor AND 1, L_0x1900140, L_0x19006e0, L_0x18ffe80, L_0x7f942ba85ba8;
L_0x19007d0 .functor AND 1, L_0x1900140, L_0x1900840, L_0x1900970, L_0x18ffd70;
L_0x1900a60 .functor AND 1, L_0x1900bf0, L_0x18fffe0, L_0x18ffe80, L_0x18ffcb0;
L_0x1900ce0/0/0 .functor OR 1, L_0x19002a0, L_0x1900490, L_0x19005a0, L_0x19007d0;
L_0x1900ce0/0/4 .functor OR 1, L_0x1900a60, C4<0>, C4<0>, C4<0>;
L_0x1900ce0 .functor OR 1, L_0x1900ce0/0/0, L_0x1900ce0/0/4, C4<0>, C4<0>;
v0x18133b0_0 .net *"_s1", 0 0, L_0x18ffef0;  1 drivers
v0x1813490_0 .net *"_s11", 0 0, L_0x1900840;  1 drivers
v0x1813570_0 .net *"_s13", 0 0, L_0x1900970;  1 drivers
v0x1813630_0 .net *"_s15", 0 0, L_0x1900bf0;  1 drivers
v0x1813710_0 .net *"_s3", 0 0, L_0x1900050;  1 drivers
v0x1813840_0 .net *"_s5", 0 0, L_0x19001b0;  1 drivers
v0x1813920_0 .net *"_s7", 0 0, L_0x1900500;  1 drivers
v0x1813a00_0 .net *"_s9", 0 0, L_0x19006e0;  1 drivers
v0x1813ae0_0 .net "a0", 0 0, L_0x18ff980;  alias, 1 drivers
v0x1813c10_0 .net "a1", 0 0, L_0x18ffaf0;  alias, 1 drivers
v0x1813cb0_0 .net "a2", 0 0, L_0x7f942ba85ba8;  alias, 1 drivers
v0x1813d70_0 .net "a3", 0 0, L_0x18ffd70;  alias, 1 drivers
v0x1813e30_0 .net "a4", 0 0, L_0x18ffcb0;  alias, 1 drivers
v0x1813ef0_0 .net "addWire", 0 0, L_0x19002a0;  1 drivers
v0x1813fb0_0 .net "nandWire", 0 0, L_0x19007d0;  1 drivers
v0x1814070_0 .net "norWire", 0 0, L_0x1900a60;  1 drivers
v0x1814130_0 .net "ns0", 0 0, L_0x18ffe80;  1 drivers
v0x18142e0_0 .net "ns1", 0 0, L_0x18fffe0;  1 drivers
v0x1814380_0 .net "ns2", 0 0, L_0x1900140;  1 drivers
v0x1814420_0 .net "out", 0 0, L_0x1900ce0;  alias, 1 drivers
v0x18144c0_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1814580_0 .net "sltWire", 0 0, L_0x19005a0;  1 drivers
v0x1814640_0 .net "xorWire", 0 0, L_0x1900490;  1 drivers
L_0x18ffef0 .part v0x17ab3d0_0, 0, 1;
L_0x1900050 .part v0x17ab3d0_0, 1, 1;
L_0x19001b0 .part v0x17ab3d0_0, 2, 1;
L_0x1900500 .part v0x17ab3d0_0, 0, 1;
L_0x19006e0 .part v0x17ab3d0_0, 1, 1;
L_0x1900840 .part v0x17ab3d0_0, 1, 1;
L_0x1900970 .part v0x17ab3d0_0, 0, 1;
L_0x1900bf0 .part v0x17ab3d0_0, 2, 1;
S_0x18154f0 .scope generate, "genALUs[24]" "genALUs[24]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x18156b0 .param/l "bit" 0 4 127, +C4<011000>;
S_0x1815770 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x18154f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18ff3b0 .functor XOR 1, L_0x1901070, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18008c0 .functor NOR 1, L_0x18e5700, L_0x1901070, C4<0>, C4<0>;
L_0x19012a0 .functor XOR 1, L_0x18e5700, L_0x1901070, C4<0>, C4<0>;
L_0x1901360 .functor NAND 1, L_0x18e5700, L_0x1901070, C4<1>, C4<1>;
L_0x1901460 .functor XOR 1, v0x17ab300_0, L_0x18008c0, C4<0>, C4<0>;
L_0x1901520 .functor XOR 1, v0x17ab300_0, L_0x1901360, C4<0>, C4<0>;
v0x1817b40_0 .net "a", 0 0, L_0x18e5700;  1 drivers
v0x1817c30_0 .net "addSubtract", 0 0, L_0x1803be0;  1 drivers
v0x1817cd0_0 .net "b", 0 0, L_0x1901070;  1 drivers
v0x1817d70_0 .net "bOut", 0 0, L_0x18ff3b0;  1 drivers
v0x1817e40_0 .net "carryin", 0 0, L_0x1901110;  1 drivers
v0x1817f30_0 .net "carryout", 0 0, L_0x1806f00;  1 drivers
v0x1818000_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x18180a0_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x1818140_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1818270_0 .net "nandOut", 0 0, L_0x1901520;  1 drivers
v0x1818340_0 .net "nandgate", 0 0, L_0x1901360;  1 drivers
v0x18183e0_0 .net "norOut", 0 0, L_0x1901460;  1 drivers
v0x18184b0_0 .net "norgate", 0 0, L_0x18008c0;  1 drivers
v0x1818550_0 .net "result", 0 0, L_0x18e54b0;  1 drivers
L_0x7f942ba85bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1818620_0 .net "slt", 0 0, L_0x7f942ba85bf0;  1 drivers
v0x18186c0_0 .net "xorgate", 0 0, L_0x19012a0;  1 drivers
S_0x1815a70 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1815770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18ff420 .functor AND 1, L_0x18e5700, L_0x18ff3b0, C4<1>, C4<1>;
L_0x1810860 .functor XOR 1, L_0x18e5700, L_0x18ff3b0, C4<0>, C4<0>;
L_0x180a220 .functor AND 1, L_0x1810860, L_0x1901110, C4<1>, C4<1>;
L_0x1806f00 .functor OR 1, L_0x180a220, L_0x18ff420, C4<0>, C4<0>;
L_0x1803be0 .functor XOR 1, L_0x1810860, L_0x1901110, C4<0>, C4<0>;
v0x1815d10_0 .net "G", 0 0, L_0x18ff420;  1 drivers
v0x1815df0_0 .net "P", 0 0, L_0x1810860;  1 drivers
v0x1815eb0_0 .net "PandCin", 0 0, L_0x180a220;  1 drivers
v0x1815f80_0 .net "a", 0 0, L_0x18e5700;  alias, 1 drivers
v0x1816040_0 .net "b", 0 0, L_0x18ff3b0;  alias, 1 drivers
v0x1816150_0 .net "carryin", 0 0, L_0x1901110;  alias, 1 drivers
v0x1816210_0 .net "carryout", 0 0, L_0x1806f00;  alias, 1 drivers
v0x18162d0_0 .net "sum", 0 0, L_0x1803be0;  alias, 1 drivers
S_0x1816430 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1815770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1901630 .functor NOT 1, L_0x19016a0, C4<0>, C4<0>, C4<0>;
L_0x1901790 .functor NOT 1, L_0x1901800, C4<0>, C4<0>, C4<0>;
L_0x19018f0 .functor NOT 1, L_0x1901960, C4<0>, C4<0>, C4<0>;
L_0x1901a50 .functor AND 1, L_0x19018f0, L_0x1901790, L_0x1901630, L_0x1803be0;
L_0x1901c40 .functor AND 1, L_0x19018f0, L_0x1901790, L_0x1901cb0, L_0x19012a0;
L_0x1901d50 .functor AND 1, L_0x19018f0, L_0x1901e90, L_0x1901630, L_0x7f942ba85bf0;
L_0x1901f80 .functor AND 1, L_0x19018f0, L_0x1901ff0, L_0x1902120, L_0x1901520;
L_0x1816ea0 .functor AND 1, L_0x18e53c0, L_0x1901790, L_0x1901630, L_0x1901460;
L_0x18e54b0/0/0 .functor OR 1, L_0x1901a50, L_0x1901c40, L_0x1901d50, L_0x1901f80;
L_0x18e54b0/0/4 .functor OR 1, L_0x1816ea0, C4<0>, C4<0>, C4<0>;
L_0x18e54b0 .functor OR 1, L_0x18e54b0/0/0, L_0x18e54b0/0/4, C4<0>, C4<0>;
v0x18166d0_0 .net *"_s1", 0 0, L_0x19016a0;  1 drivers
v0x18167b0_0 .net *"_s11", 0 0, L_0x1901ff0;  1 drivers
v0x1816890_0 .net *"_s13", 0 0, L_0x1902120;  1 drivers
v0x1816950_0 .net *"_s15", 0 0, L_0x18e53c0;  1 drivers
v0x1816a30_0 .net *"_s3", 0 0, L_0x1901800;  1 drivers
v0x1816b60_0 .net *"_s5", 0 0, L_0x1901960;  1 drivers
v0x1816c40_0 .net *"_s7", 0 0, L_0x1901cb0;  1 drivers
v0x1816d20_0 .net *"_s9", 0 0, L_0x1901e90;  1 drivers
v0x1816e00_0 .net "a0", 0 0, L_0x1803be0;  alias, 1 drivers
v0x1816f30_0 .net "a1", 0 0, L_0x19012a0;  alias, 1 drivers
v0x1816fd0_0 .net "a2", 0 0, L_0x7f942ba85bf0;  alias, 1 drivers
v0x1817090_0 .net "a3", 0 0, L_0x1901520;  alias, 1 drivers
v0x1817150_0 .net "a4", 0 0, L_0x1901460;  alias, 1 drivers
v0x1817210_0 .net "addWire", 0 0, L_0x1901a50;  1 drivers
v0x18172d0_0 .net "nandWire", 0 0, L_0x1901f80;  1 drivers
v0x1817390_0 .net "norWire", 0 0, L_0x1816ea0;  1 drivers
v0x1817450_0 .net "ns0", 0 0, L_0x1901630;  1 drivers
v0x1817600_0 .net "ns1", 0 0, L_0x1901790;  1 drivers
v0x18176a0_0 .net "ns2", 0 0, L_0x19018f0;  1 drivers
v0x1817740_0 .net "out", 0 0, L_0x18e54b0;  alias, 1 drivers
v0x18177e0_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x18178a0_0 .net "sltWire", 0 0, L_0x1901d50;  1 drivers
v0x1817960_0 .net "xorWire", 0 0, L_0x1901c40;  1 drivers
L_0x19016a0 .part v0x17ab3d0_0, 0, 1;
L_0x1901800 .part v0x17ab3d0_0, 1, 1;
L_0x1901960 .part v0x17ab3d0_0, 2, 1;
L_0x1901cb0 .part v0x17ab3d0_0, 0, 1;
L_0x1901e90 .part v0x17ab3d0_0, 1, 1;
L_0x1901ff0 .part v0x17ab3d0_0, 1, 1;
L_0x1902120 .part v0x17ab3d0_0, 0, 1;
L_0x18e53c0 .part v0x17ab3d0_0, 2, 1;
S_0x1818810 .scope generate, "genALUs[25]" "genALUs[25]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x18189d0 .param/l "bit" 0 4 127, +C4<011001>;
S_0x1818a90 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1818810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18e59f0 .functor XOR 1, L_0x19053c0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18e5eb0 .functor NOR 1, L_0x1905320, L_0x19053c0, C4<0>, C4<0>;
L_0x18e5fb0 .functor XOR 1, L_0x1905320, L_0x19053c0, C4<0>, C4<0>;
L_0x18e6070 .functor NAND 1, L_0x1905320, L_0x19053c0, C4<1>, C4<1>;
L_0x18e6170 .functor XOR 1, v0x17ab300_0, L_0x18e5eb0, C4<0>, C4<0>;
L_0x18e6230 .functor XOR 1, v0x17ab300_0, L_0x18e6070, C4<0>, C4<0>;
v0x181ae70_0 .net "a", 0 0, L_0x1905320;  1 drivers
v0x181af60_0 .net "addSubtract", 0 0, L_0x18e5e40;  1 drivers
v0x181b000_0 .net "b", 0 0, L_0x19053c0;  1 drivers
v0x181b0a0_0 .net "bOut", 0 0, L_0x18e59f0;  1 drivers
v0x181b170_0 .net "carryin", 0 0, L_0x18e57a0;  1 drivers
v0x181b260_0 .net "carryout", 0 0, L_0x18e5ce0;  1 drivers
v0x181b330_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x181b3d0_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x181b470_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x181b5a0_0 .net "nandOut", 0 0, L_0x18e6230;  1 drivers
v0x181b670_0 .net "nandgate", 0 0, L_0x18e6070;  1 drivers
v0x181b710_0 .net "norOut", 0 0, L_0x18e6170;  1 drivers
v0x181b7e0_0 .net "norgate", 0 0, L_0x18e5eb0;  1 drivers
v0x181b880_0 .net "result", 0 0, L_0x19050d0;  1 drivers
L_0x7f942ba85c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x181b950_0 .net "slt", 0 0, L_0x7f942ba85c38;  1 drivers
v0x181b9f0_0 .net "xorgate", 0 0, L_0x18e5fb0;  1 drivers
S_0x1818d90 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1818a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18e5a60 .functor AND 1, L_0x1905320, L_0x18e59f0, C4<1>, C4<1>;
L_0x18e5b20 .functor XOR 1, L_0x1905320, L_0x18e59f0, C4<0>, C4<0>;
L_0x18e5c20 .functor AND 1, L_0x18e5b20, L_0x18e57a0, C4<1>, C4<1>;
L_0x18e5ce0 .functor OR 1, L_0x18e5c20, L_0x18e5a60, C4<0>, C4<0>;
L_0x18e5e40 .functor XOR 1, L_0x18e5b20, L_0x18e57a0, C4<0>, C4<0>;
v0x1819030_0 .net "G", 0 0, L_0x18e5a60;  1 drivers
v0x1819110_0 .net "P", 0 0, L_0x18e5b20;  1 drivers
v0x18191d0_0 .net "PandCin", 0 0, L_0x18e5c20;  1 drivers
v0x18192a0_0 .net "a", 0 0, L_0x1905320;  alias, 1 drivers
v0x1819360_0 .net "b", 0 0, L_0x18e59f0;  alias, 1 drivers
v0x1819470_0 .net "carryin", 0 0, L_0x18e57a0;  alias, 1 drivers
v0x1819530_0 .net "carryout", 0 0, L_0x18e5ce0;  alias, 1 drivers
v0x18195f0_0 .net "sum", 0 0, L_0x18e5e40;  alias, 1 drivers
S_0x1819750 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1818a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1904270 .functor NOT 1, L_0x19042e0, C4<0>, C4<0>, C4<0>;
L_0x19043d0 .functor NOT 1, L_0x1904440, C4<0>, C4<0>, C4<0>;
L_0x1904530 .functor NOT 1, L_0x19045a0, C4<0>, C4<0>, C4<0>;
L_0x1904690 .functor AND 1, L_0x1904530, L_0x19043d0, L_0x1904270, L_0x18e5e40;
L_0x1904880 .functor AND 1, L_0x1904530, L_0x19043d0, L_0x19048f0, L_0x18e5fb0;
L_0x1904990 .functor AND 1, L_0x1904530, L_0x1904ad0, L_0x1904270, L_0x7f942ba85c38;
L_0x1904bc0 .functor AND 1, L_0x1904530, L_0x1904c30, L_0x1904d60, L_0x18e6230;
L_0x1904e50 .functor AND 1, L_0x1904fe0, L_0x19043d0, L_0x1904270, L_0x18e6170;
L_0x19050d0/0/0 .functor OR 1, L_0x1904690, L_0x1904880, L_0x1904990, L_0x1904bc0;
L_0x19050d0/0/4 .functor OR 1, L_0x1904e50, C4<0>, C4<0>, C4<0>;
L_0x19050d0 .functor OR 1, L_0x19050d0/0/0, L_0x19050d0/0/4, C4<0>, C4<0>;
v0x18199f0_0 .net *"_s1", 0 0, L_0x19042e0;  1 drivers
v0x1819ad0_0 .net *"_s11", 0 0, L_0x1904c30;  1 drivers
v0x1819bb0_0 .net *"_s13", 0 0, L_0x1904d60;  1 drivers
v0x1819c70_0 .net *"_s15", 0 0, L_0x1904fe0;  1 drivers
v0x1819d50_0 .net *"_s3", 0 0, L_0x1904440;  1 drivers
v0x1819e80_0 .net *"_s5", 0 0, L_0x19045a0;  1 drivers
v0x1819f60_0 .net *"_s7", 0 0, L_0x19048f0;  1 drivers
v0x181a020_0 .net *"_s9", 0 0, L_0x1904ad0;  1 drivers
v0x181a100_0 .net "a0", 0 0, L_0x18e5e40;  alias, 1 drivers
v0x181a260_0 .net "a1", 0 0, L_0x18e5fb0;  alias, 1 drivers
v0x181a300_0 .net "a2", 0 0, L_0x7f942ba85c38;  alias, 1 drivers
v0x181a3c0_0 .net "a3", 0 0, L_0x18e6230;  alias, 1 drivers
v0x181a480_0 .net "a4", 0 0, L_0x18e6170;  alias, 1 drivers
v0x181a540_0 .net "addWire", 0 0, L_0x1904690;  1 drivers
v0x181a600_0 .net "nandWire", 0 0, L_0x1904bc0;  1 drivers
v0x181a6c0_0 .net "norWire", 0 0, L_0x1904e50;  1 drivers
v0x181a780_0 .net "ns0", 0 0, L_0x1904270;  1 drivers
v0x181a930_0 .net "ns1", 0 0, L_0x19043d0;  1 drivers
v0x181a9d0_0 .net "ns2", 0 0, L_0x1904530;  1 drivers
v0x181aa70_0 .net "out", 0 0, L_0x19050d0;  alias, 1 drivers
v0x181ab10_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x181abd0_0 .net "sltWire", 0 0, L_0x1904990;  1 drivers
v0x181ac90_0 .net "xorWire", 0 0, L_0x1904880;  1 drivers
L_0x19042e0 .part v0x17ab3d0_0, 0, 1;
L_0x1904440 .part v0x17ab3d0_0, 1, 1;
L_0x19045a0 .part v0x17ab3d0_0, 2, 1;
L_0x19048f0 .part v0x17ab3d0_0, 0, 1;
L_0x1904ad0 .part v0x17ab3d0_0, 1, 1;
L_0x1904c30 .part v0x17ab3d0_0, 1, 1;
L_0x1904d60 .part v0x17ab3d0_0, 0, 1;
L_0x1904fe0 .part v0x17ab3d0_0, 2, 1;
S_0x181bb40 .scope generate, "genALUs[26]" "genALUs[26]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x181bd00 .param/l "bit" 0 4 127, +C4<011010>;
S_0x181bdc0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x181bb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18e58d0 .functor XOR 1, L_0x1905460, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x1905aa0 .functor NOR 1, L_0x1906fa0, L_0x1905460, C4<0>, C4<0>;
L_0x1905ba0 .functor XOR 1, L_0x1906fa0, L_0x1905460, C4<0>, C4<0>;
L_0x1905c60 .functor NAND 1, L_0x1906fa0, L_0x1905460, C4<1>, C4<1>;
L_0x1905d60 .functor XOR 1, v0x17ab300_0, L_0x1905aa0, C4<0>, C4<0>;
L_0x1905e20 .functor XOR 1, v0x17ab300_0, L_0x1905c60, C4<0>, C4<0>;
v0x181e190_0 .net "a", 0 0, L_0x1906fa0;  1 drivers
v0x181e280_0 .net "addSubtract", 0 0, L_0x1905a30;  1 drivers
v0x181e320_0 .net "b", 0 0, L_0x1905460;  1 drivers
v0x181e3c0_0 .net "bOut", 0 0, L_0x18e58d0;  1 drivers
v0x181e490_0 .net "carryin", 0 0, L_0x1905500;  1 drivers
v0x181e580_0 .net "carryout", 0 0, L_0x19058d0;  1 drivers
v0x181e650_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x181e6f0_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x181e790_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x181e8c0_0 .net "nandOut", 0 0, L_0x1905e20;  1 drivers
v0x181e990_0 .net "nandgate", 0 0, L_0x1905c60;  1 drivers
v0x181ea30_0 .net "norOut", 0 0, L_0x1905d60;  1 drivers
v0x181eb00_0 .net "norgate", 0 0, L_0x1905aa0;  1 drivers
v0x181eba0_0 .net "result", 0 0, L_0x1906d50;  1 drivers
L_0x7f942ba85c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x181ec70_0 .net "slt", 0 0, L_0x7f942ba85c80;  1 drivers
v0x181ed10_0 .net "xorgate", 0 0, L_0x1905ba0;  1 drivers
S_0x181c0c0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x181bdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18e5940 .functor AND 1, L_0x1906fa0, L_0x18e58d0, C4<1>, C4<1>;
L_0x1905710 .functor XOR 1, L_0x1906fa0, L_0x18e58d0, C4<0>, C4<0>;
L_0x1905810 .functor AND 1, L_0x1905710, L_0x1905500, C4<1>, C4<1>;
L_0x19058d0 .functor OR 1, L_0x1905810, L_0x18e5940, C4<0>, C4<0>;
L_0x1905a30 .functor XOR 1, L_0x1905710, L_0x1905500, C4<0>, C4<0>;
v0x181c360_0 .net "G", 0 0, L_0x18e5940;  1 drivers
v0x181c440_0 .net "P", 0 0, L_0x1905710;  1 drivers
v0x181c500_0 .net "PandCin", 0 0, L_0x1905810;  1 drivers
v0x181c5d0_0 .net "a", 0 0, L_0x1906fa0;  alias, 1 drivers
v0x181c690_0 .net "b", 0 0, L_0x18e58d0;  alias, 1 drivers
v0x181c7a0_0 .net "carryin", 0 0, L_0x1905500;  alias, 1 drivers
v0x181c860_0 .net "carryout", 0 0, L_0x19058d0;  alias, 1 drivers
v0x181c920_0 .net "sum", 0 0, L_0x1905a30;  alias, 1 drivers
S_0x181ca80 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x181bdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1905f30 .functor NOT 1, L_0x1905fa0, C4<0>, C4<0>, C4<0>;
L_0x1906090 .functor NOT 1, L_0x1906100, C4<0>, C4<0>, C4<0>;
L_0x19061f0 .functor NOT 1, L_0x1906260, C4<0>, C4<0>, C4<0>;
L_0x1906350 .functor AND 1, L_0x19061f0, L_0x1906090, L_0x1905f30, L_0x1905a30;
L_0x1906540 .functor AND 1, L_0x19061f0, L_0x1906090, L_0x19065b0, L_0x1905ba0;
L_0x1906650 .functor AND 1, L_0x19061f0, L_0x1906750, L_0x1905f30, L_0x7f942ba85c80;
L_0x1906840 .functor AND 1, L_0x19061f0, L_0x19068b0, L_0x19069e0, L_0x1905e20;
L_0x1906ad0 .functor AND 1, L_0x1906c60, L_0x1906090, L_0x1905f30, L_0x1905d60;
L_0x1906d50/0/0 .functor OR 1, L_0x1906350, L_0x1906540, L_0x1906650, L_0x1906840;
L_0x1906d50/0/4 .functor OR 1, L_0x1906ad0, C4<0>, C4<0>, C4<0>;
L_0x1906d50 .functor OR 1, L_0x1906d50/0/0, L_0x1906d50/0/4, C4<0>, C4<0>;
v0x181cd20_0 .net *"_s1", 0 0, L_0x1905fa0;  1 drivers
v0x181ce00_0 .net *"_s11", 0 0, L_0x19068b0;  1 drivers
v0x181cee0_0 .net *"_s13", 0 0, L_0x19069e0;  1 drivers
v0x181cfa0_0 .net *"_s15", 0 0, L_0x1906c60;  1 drivers
v0x181d080_0 .net *"_s3", 0 0, L_0x1906100;  1 drivers
v0x181d1b0_0 .net *"_s5", 0 0, L_0x1906260;  1 drivers
v0x181d290_0 .net *"_s7", 0 0, L_0x19065b0;  1 drivers
v0x181d370_0 .net *"_s9", 0 0, L_0x1906750;  1 drivers
v0x181d450_0 .net "a0", 0 0, L_0x1905a30;  alias, 1 drivers
v0x181d580_0 .net "a1", 0 0, L_0x1905ba0;  alias, 1 drivers
v0x181d620_0 .net "a2", 0 0, L_0x7f942ba85c80;  alias, 1 drivers
v0x181d6e0_0 .net "a3", 0 0, L_0x1905e20;  alias, 1 drivers
v0x181d7a0_0 .net "a4", 0 0, L_0x1905d60;  alias, 1 drivers
v0x181d860_0 .net "addWire", 0 0, L_0x1906350;  1 drivers
v0x181d920_0 .net "nandWire", 0 0, L_0x1906840;  1 drivers
v0x181d9e0_0 .net "norWire", 0 0, L_0x1906ad0;  1 drivers
v0x181daa0_0 .net "ns0", 0 0, L_0x1905f30;  1 drivers
v0x181dc50_0 .net "ns1", 0 0, L_0x1906090;  1 drivers
v0x181dcf0_0 .net "ns2", 0 0, L_0x19061f0;  1 drivers
v0x181dd90_0 .net "out", 0 0, L_0x1906d50;  alias, 1 drivers
v0x181de30_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x181def0_0 .net "sltWire", 0 0, L_0x1906650;  1 drivers
v0x181dfb0_0 .net "xorWire", 0 0, L_0x1906540;  1 drivers
L_0x1905fa0 .part v0x17ab3d0_0, 0, 1;
L_0x1906100 .part v0x17ab3d0_0, 1, 1;
L_0x1906260 .part v0x17ab3d0_0, 2, 1;
L_0x19065b0 .part v0x17ab3d0_0, 0, 1;
L_0x1906750 .part v0x17ab3d0_0, 1, 1;
L_0x19068b0 .part v0x17ab3d0_0, 1, 1;
L_0x19069e0 .part v0x17ab3d0_0, 0, 1;
L_0x1906c60 .part v0x17ab3d0_0, 2, 1;
S_0x181ee60 .scope generate, "genALUs[27]" "genALUs[27]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x181f020 .param/l "bit" 0 4 127, +C4<011011>;
S_0x181f0e0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x181ee60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1905630 .functor XOR 1, L_0x1908cf0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x1907710 .functor NOR 1, L_0x1908c50, L_0x1908cf0, C4<0>, C4<0>;
L_0x1907810 .functor XOR 1, L_0x1908c50, L_0x1908cf0, C4<0>, C4<0>;
L_0x19078d0 .functor NAND 1, L_0x1908c50, L_0x1908cf0, C4<1>, C4<1>;
L_0x19079d0 .functor XOR 1, v0x17ab300_0, L_0x1907710, C4<0>, C4<0>;
L_0x1907a90 .functor XOR 1, v0x17ab300_0, L_0x19078d0, C4<0>, C4<0>;
v0x18214b0_0 .net "a", 0 0, L_0x1908c50;  1 drivers
v0x18215a0_0 .net "addSubtract", 0 0, L_0x19076a0;  1 drivers
v0x1821640_0 .net "b", 0 0, L_0x1908cf0;  1 drivers
v0x18216e0_0 .net "bOut", 0 0, L_0x1905630;  1 drivers
v0x18217b0_0 .net "carryin", 0 0, L_0x18d7460;  1 drivers
v0x18218a0_0 .net "carryout", 0 0, L_0x1907540;  1 drivers
v0x1821970_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x1821a10_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x1821ab0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1821be0_0 .net "nandOut", 0 0, L_0x1907a90;  1 drivers
v0x1821cb0_0 .net "nandgate", 0 0, L_0x19078d0;  1 drivers
v0x1821d50_0 .net "norOut", 0 0, L_0x19079d0;  1 drivers
v0x1821e20_0 .net "norgate", 0 0, L_0x1907710;  1 drivers
v0x1821ec0_0 .net "result", 0 0, L_0x1908a00;  1 drivers
L_0x7f942ba85cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1821f90_0 .net "slt", 0 0, L_0x7f942ba85cc8;  1 drivers
v0x1822030_0 .net "xorgate", 0 0, L_0x1907810;  1 drivers
S_0x181f3e0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x181f0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x19072c0 .functor AND 1, L_0x1908c50, L_0x1905630, C4<1>, C4<1>;
L_0x1907380 .functor XOR 1, L_0x1908c50, L_0x1905630, C4<0>, C4<0>;
L_0x1907480 .functor AND 1, L_0x1907380, L_0x18d7460, C4<1>, C4<1>;
L_0x1907540 .functor OR 1, L_0x1907480, L_0x19072c0, C4<0>, C4<0>;
L_0x19076a0 .functor XOR 1, L_0x1907380, L_0x18d7460, C4<0>, C4<0>;
v0x181f680_0 .net "G", 0 0, L_0x19072c0;  1 drivers
v0x181f760_0 .net "P", 0 0, L_0x1907380;  1 drivers
v0x181f820_0 .net "PandCin", 0 0, L_0x1907480;  1 drivers
v0x181f8f0_0 .net "a", 0 0, L_0x1908c50;  alias, 1 drivers
v0x181f9b0_0 .net "b", 0 0, L_0x1905630;  alias, 1 drivers
v0x181fac0_0 .net "carryin", 0 0, L_0x18d7460;  alias, 1 drivers
v0x181fb80_0 .net "carryout", 0 0, L_0x1907540;  alias, 1 drivers
v0x181fc40_0 .net "sum", 0 0, L_0x19076a0;  alias, 1 drivers
S_0x181fda0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x181f0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1907ba0 .functor NOT 1, L_0x1907c10, C4<0>, C4<0>, C4<0>;
L_0x1907d00 .functor NOT 1, L_0x1907d70, C4<0>, C4<0>, C4<0>;
L_0x1907e60 .functor NOT 1, L_0x1907ed0, C4<0>, C4<0>, C4<0>;
L_0x1907fc0 .functor AND 1, L_0x1907e60, L_0x1907d00, L_0x1907ba0, L_0x19076a0;
L_0x19081b0 .functor AND 1, L_0x1907e60, L_0x1907d00, L_0x1908220, L_0x1907810;
L_0x19082c0 .functor AND 1, L_0x1907e60, L_0x1908400, L_0x1907ba0, L_0x7f942ba85cc8;
L_0x19084f0 .functor AND 1, L_0x1907e60, L_0x1908560, L_0x1908690, L_0x1907a90;
L_0x1908780 .functor AND 1, L_0x1908910, L_0x1907d00, L_0x1907ba0, L_0x19079d0;
L_0x1908a00/0/0 .functor OR 1, L_0x1907fc0, L_0x19081b0, L_0x19082c0, L_0x19084f0;
L_0x1908a00/0/4 .functor OR 1, L_0x1908780, C4<0>, C4<0>, C4<0>;
L_0x1908a00 .functor OR 1, L_0x1908a00/0/0, L_0x1908a00/0/4, C4<0>, C4<0>;
v0x1820040_0 .net *"_s1", 0 0, L_0x1907c10;  1 drivers
v0x1820120_0 .net *"_s11", 0 0, L_0x1908560;  1 drivers
v0x1820200_0 .net *"_s13", 0 0, L_0x1908690;  1 drivers
v0x18202c0_0 .net *"_s15", 0 0, L_0x1908910;  1 drivers
v0x18203a0_0 .net *"_s3", 0 0, L_0x1907d70;  1 drivers
v0x18204d0_0 .net *"_s5", 0 0, L_0x1907ed0;  1 drivers
v0x18205b0_0 .net *"_s7", 0 0, L_0x1908220;  1 drivers
v0x1820690_0 .net *"_s9", 0 0, L_0x1908400;  1 drivers
v0x1820770_0 .net "a0", 0 0, L_0x19076a0;  alias, 1 drivers
v0x18208a0_0 .net "a1", 0 0, L_0x1907810;  alias, 1 drivers
v0x1820940_0 .net "a2", 0 0, L_0x7f942ba85cc8;  alias, 1 drivers
v0x1820a00_0 .net "a3", 0 0, L_0x1907a90;  alias, 1 drivers
v0x1820ac0_0 .net "a4", 0 0, L_0x19079d0;  alias, 1 drivers
v0x1820b80_0 .net "addWire", 0 0, L_0x1907fc0;  1 drivers
v0x1820c40_0 .net "nandWire", 0 0, L_0x19084f0;  1 drivers
v0x1820d00_0 .net "norWire", 0 0, L_0x1908780;  1 drivers
v0x1820dc0_0 .net "ns0", 0 0, L_0x1907ba0;  1 drivers
v0x1820f70_0 .net "ns1", 0 0, L_0x1907d00;  1 drivers
v0x1821010_0 .net "ns2", 0 0, L_0x1907e60;  1 drivers
v0x18210b0_0 .net "out", 0 0, L_0x1908a00;  alias, 1 drivers
v0x1821150_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1821210_0 .net "sltWire", 0 0, L_0x19082c0;  1 drivers
v0x18212d0_0 .net "xorWire", 0 0, L_0x19081b0;  1 drivers
L_0x1907c10 .part v0x17ab3d0_0, 0, 1;
L_0x1907d70 .part v0x17ab3d0_0, 1, 1;
L_0x1907ed0 .part v0x17ab3d0_0, 2, 1;
L_0x1908220 .part v0x17ab3d0_0, 0, 1;
L_0x1908400 .part v0x17ab3d0_0, 1, 1;
L_0x1908560 .part v0x17ab3d0_0, 1, 1;
L_0x1908690 .part v0x17ab3d0_0, 0, 1;
L_0x1908910 .part v0x17ab3d0_0, 2, 1;
S_0x1822180 .scope generate, "genALUs[28]" "genALUs[28]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x1822340 .param/l "bit" 0 4 127, +C4<011100>;
S_0x1822400 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1822180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18d7500 .functor XOR 1, L_0x18d71d0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x1909660 .functor NOR 1, L_0x190ab20, L_0x18d71d0, C4<0>, C4<0>;
L_0x1909760 .functor XOR 1, L_0x190ab20, L_0x18d71d0, C4<0>, C4<0>;
L_0x1909820 .functor NAND 1, L_0x190ab20, L_0x18d71d0, C4<1>, C4<1>;
L_0x1909920 .functor XOR 1, v0x17ab300_0, L_0x1909660, C4<0>, C4<0>;
L_0x19099e0 .functor XOR 1, v0x17ab300_0, L_0x1909820, C4<0>, C4<0>;
v0x18247d0_0 .net "a", 0 0, L_0x190ab20;  1 drivers
v0x18248c0_0 .net "addSubtract", 0 0, L_0x19095f0;  1 drivers
v0x1824960_0 .net "b", 0 0, L_0x18d71d0;  1 drivers
v0x1824a00_0 .net "bOut", 0 0, L_0x18d7500;  1 drivers
v0x1824ad0_0 .net "carryin", 0 0, L_0x18d7270;  1 drivers
v0x1824bc0_0 .net "carryout", 0 0, L_0x1907190;  1 drivers
v0x1824c90_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x17f1680_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17f1720_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1825140_0 .net "nandOut", 0 0, L_0x19099e0;  1 drivers
v0x18251e0_0 .net "nandgate", 0 0, L_0x1909820;  1 drivers
v0x1825280_0 .net "norOut", 0 0, L_0x1909920;  1 drivers
v0x1825320_0 .net "norgate", 0 0, L_0x1909660;  1 drivers
v0x18253c0_0 .net "result", 0 0, L_0x190a8d0;  1 drivers
L_0x7f942ba85d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1825490_0 .net "slt", 0 0, L_0x7f942ba85d10;  1 drivers
v0x1825530_0 .net "xorgate", 0 0, L_0x1909760;  1 drivers
S_0x1822700 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1822400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x18d7570 .functor AND 1, L_0x190ab20, L_0x18d7500, C4<1>, C4<1>;
L_0x181a1a0 .functor XOR 1, L_0x190ab20, L_0x18d7500, C4<0>, C4<0>;
L_0x19070d0 .functor AND 1, L_0x181a1a0, L_0x18d7270, C4<1>, C4<1>;
L_0x1907190 .functor OR 1, L_0x19070d0, L_0x18d7570, C4<0>, C4<0>;
L_0x19095f0 .functor XOR 1, L_0x181a1a0, L_0x18d7270, C4<0>, C4<0>;
v0x18229a0_0 .net "G", 0 0, L_0x18d7570;  1 drivers
v0x1822a80_0 .net "P", 0 0, L_0x181a1a0;  1 drivers
v0x1822b40_0 .net "PandCin", 0 0, L_0x19070d0;  1 drivers
v0x1822c10_0 .net "a", 0 0, L_0x190ab20;  alias, 1 drivers
v0x1822cd0_0 .net "b", 0 0, L_0x18d7500;  alias, 1 drivers
v0x1822de0_0 .net "carryin", 0 0, L_0x18d7270;  alias, 1 drivers
v0x1822ea0_0 .net "carryout", 0 0, L_0x1907190;  alias, 1 drivers
v0x1822f60_0 .net "sum", 0 0, L_0x19095f0;  alias, 1 drivers
S_0x18230c0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1822400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1909af0 .functor NOT 1, L_0x1909b60, C4<0>, C4<0>, C4<0>;
L_0x1909c50 .functor NOT 1, L_0x1909cc0, C4<0>, C4<0>, C4<0>;
L_0x1909db0 .functor NOT 1, L_0x1909e20, C4<0>, C4<0>, C4<0>;
L_0x1909f10 .functor AND 1, L_0x1909db0, L_0x1909c50, L_0x1909af0, L_0x19095f0;
L_0x190a100 .functor AND 1, L_0x1909db0, L_0x1909c50, L_0x190a170, L_0x1909760;
L_0x190a210 .functor AND 1, L_0x1909db0, L_0x190a310, L_0x1909af0, L_0x7f942ba85d10;
L_0x190a400 .functor AND 1, L_0x1909db0, L_0x190a470, L_0x190a560, L_0x19099e0;
L_0x190a650 .functor AND 1, L_0x190a7e0, L_0x1909c50, L_0x1909af0, L_0x1909920;
L_0x190a8d0/0/0 .functor OR 1, L_0x1909f10, L_0x190a100, L_0x190a210, L_0x190a400;
L_0x190a8d0/0/4 .functor OR 1, L_0x190a650, C4<0>, C4<0>, C4<0>;
L_0x190a8d0 .functor OR 1, L_0x190a8d0/0/0, L_0x190a8d0/0/4, C4<0>, C4<0>;
v0x1823360_0 .net *"_s1", 0 0, L_0x1909b60;  1 drivers
v0x1823440_0 .net *"_s11", 0 0, L_0x190a470;  1 drivers
v0x1823520_0 .net *"_s13", 0 0, L_0x190a560;  1 drivers
v0x18235e0_0 .net *"_s15", 0 0, L_0x190a7e0;  1 drivers
v0x18236c0_0 .net *"_s3", 0 0, L_0x1909cc0;  1 drivers
v0x18237f0_0 .net *"_s5", 0 0, L_0x1909e20;  1 drivers
v0x18238d0_0 .net *"_s7", 0 0, L_0x190a170;  1 drivers
v0x18239b0_0 .net *"_s9", 0 0, L_0x190a310;  1 drivers
v0x1823a90_0 .net "a0", 0 0, L_0x19095f0;  alias, 1 drivers
v0x1823bc0_0 .net "a1", 0 0, L_0x1909760;  alias, 1 drivers
v0x1823c60_0 .net "a2", 0 0, L_0x7f942ba85d10;  alias, 1 drivers
v0x1823d20_0 .net "a3", 0 0, L_0x19099e0;  alias, 1 drivers
v0x1823de0_0 .net "a4", 0 0, L_0x1909920;  alias, 1 drivers
v0x1823ea0_0 .net "addWire", 0 0, L_0x1909f10;  1 drivers
v0x1823f60_0 .net "nandWire", 0 0, L_0x190a400;  1 drivers
v0x1824020_0 .net "norWire", 0 0, L_0x190a650;  1 drivers
v0x18240e0_0 .net "ns0", 0 0, L_0x1909af0;  1 drivers
v0x1824290_0 .net "ns1", 0 0, L_0x1909c50;  1 drivers
v0x1824330_0 .net "ns2", 0 0, L_0x1909db0;  1 drivers
v0x18243d0_0 .net "out", 0 0, L_0x190a8d0;  alias, 1 drivers
v0x1824470_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1824530_0 .net "sltWire", 0 0, L_0x190a210;  1 drivers
v0x18245f0_0 .net "xorWire", 0 0, L_0x190a100;  1 drivers
L_0x1909b60 .part v0x17ab3d0_0, 0, 1;
L_0x1909cc0 .part v0x17ab3d0_0, 1, 1;
L_0x1909e20 .part v0x17ab3d0_0, 2, 1;
L_0x190a170 .part v0x17ab3d0_0, 0, 1;
L_0x190a310 .part v0x17ab3d0_0, 1, 1;
L_0x190a470 .part v0x17ab3d0_0, 1, 1;
L_0x190a560 .part v0x17ab3d0_0, 0, 1;
L_0x190a7e0 .part v0x17ab3d0_0, 2, 1;
S_0x1825680 .scope generate, "genALUs[29]" "genALUs[29]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x1825840 .param/l "bit" 0 4 127, +C4<011101>;
S_0x1825900 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1825680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18d73a0 .functor XOR 1, L_0x18eeeb0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x18250c0 .functor NOR 1, L_0x190cb10, L_0x18eeeb0, C4<0>, C4<0>;
L_0x190b710 .functor XOR 1, L_0x190cb10, L_0x18eeeb0, C4<0>, C4<0>;
L_0x190b7d0 .functor NAND 1, L_0x190cb10, L_0x18eeeb0, C4<1>, C4<1>;
L_0x190b8d0 .functor XOR 1, v0x17ab300_0, L_0x18250c0, C4<0>, C4<0>;
L_0x190b990 .functor XOR 1, v0x17ab300_0, L_0x190b7d0, C4<0>, C4<0>;
v0x1827d10_0 .net "a", 0 0, L_0x190cb10;  1 drivers
v0x1827e00_0 .net "addSubtract", 0 0, L_0x1825050;  1 drivers
v0x1827ea0_0 .net "b", 0 0, L_0x18eeeb0;  1 drivers
v0x1827f40_0 .net "bOut", 0 0, L_0x18d73a0;  1 drivers
v0x1828010_0 .net "carryin", 0 0, L_0x18eef50;  1 drivers
v0x1828100_0 .net "carryout", 0 0, L_0x1824ef0;  1 drivers
v0x18281d0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x1828270_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x1828310_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1828440_0 .net "nandOut", 0 0, L_0x190b990;  1 drivers
v0x1828510_0 .net "nandgate", 0 0, L_0x190b7d0;  1 drivers
v0x18285b0_0 .net "norOut", 0 0, L_0x190b8d0;  1 drivers
v0x1828680_0 .net "norgate", 0 0, L_0x18250c0;  1 drivers
v0x1828720_0 .net "result", 0 0, L_0x190c8c0;  1 drivers
L_0x7f942ba85d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18287f0_0 .net "slt", 0 0, L_0x7f942ba85d58;  1 drivers
v0x1828890_0 .net "xorgate", 0 0, L_0x190b710;  1 drivers
S_0x1825c00 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1825900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1823b30 .functor AND 1, L_0x190cb10, L_0x18d73a0, C4<1>, C4<1>;
L_0x1824d30 .functor XOR 1, L_0x190cb10, L_0x18d73a0, C4<0>, C4<0>;
L_0x1824e30 .functor AND 1, L_0x1824d30, L_0x18eef50, C4<1>, C4<1>;
L_0x1824ef0 .functor OR 1, L_0x1824e30, L_0x1823b30, C4<0>, C4<0>;
L_0x1825050 .functor XOR 1, L_0x1824d30, L_0x18eef50, C4<0>, C4<0>;
v0x1825ea0_0 .net "G", 0 0, L_0x1823b30;  1 drivers
v0x1825f80_0 .net "P", 0 0, L_0x1824d30;  1 drivers
v0x1826040_0 .net "PandCin", 0 0, L_0x1824e30;  1 drivers
v0x1826110_0 .net "a", 0 0, L_0x190cb10;  alias, 1 drivers
v0x18261d0_0 .net "b", 0 0, L_0x18d73a0;  alias, 1 drivers
v0x18262e0_0 .net "carryin", 0 0, L_0x18eef50;  alias, 1 drivers
v0x18263a0_0 .net "carryout", 0 0, L_0x1824ef0;  alias, 1 drivers
v0x1826460_0 .net "sum", 0 0, L_0x1825050;  alias, 1 drivers
S_0x18265c0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1825900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x190baa0 .functor NOT 1, L_0x190bb10, C4<0>, C4<0>, C4<0>;
L_0x190bc00 .functor NOT 1, L_0x190bc70, C4<0>, C4<0>, C4<0>;
L_0x190bd60 .functor NOT 1, L_0x190bdd0, C4<0>, C4<0>, C4<0>;
L_0x190bec0 .functor AND 1, L_0x190bd60, L_0x190bc00, L_0x190baa0, L_0x1825050;
L_0x190c0b0 .functor AND 1, L_0x190bd60, L_0x190bc00, L_0x190c120, L_0x190b710;
L_0x190c1c0 .functor AND 1, L_0x190bd60, L_0x190c2c0, L_0x190baa0, L_0x7f942ba85d58;
L_0x190c3b0 .functor AND 1, L_0x190bd60, L_0x190c420, L_0x190c550, L_0x190b990;
L_0x190c640 .functor AND 1, L_0x190c7d0, L_0x190bc00, L_0x190baa0, L_0x190b8d0;
L_0x190c8c0/0/0 .functor OR 1, L_0x190bec0, L_0x190c0b0, L_0x190c1c0, L_0x190c3b0;
L_0x190c8c0/0/4 .functor OR 1, L_0x190c640, C4<0>, C4<0>, C4<0>;
L_0x190c8c0 .functor OR 1, L_0x190c8c0/0/0, L_0x190c8c0/0/4, C4<0>, C4<0>;
v0x18268a0_0 .net *"_s1", 0 0, L_0x190bb10;  1 drivers
v0x1826980_0 .net *"_s11", 0 0, L_0x190c420;  1 drivers
v0x1826a60_0 .net *"_s13", 0 0, L_0x190c550;  1 drivers
v0x1826b20_0 .net *"_s15", 0 0, L_0x190c7d0;  1 drivers
v0x1826c00_0 .net *"_s3", 0 0, L_0x190bc70;  1 drivers
v0x1826d30_0 .net *"_s5", 0 0, L_0x190bdd0;  1 drivers
v0x1826e10_0 .net *"_s7", 0 0, L_0x190c120;  1 drivers
v0x1826ef0_0 .net *"_s9", 0 0, L_0x190c2c0;  1 drivers
v0x1826fd0_0 .net "a0", 0 0, L_0x1825050;  alias, 1 drivers
v0x1827100_0 .net "a1", 0 0, L_0x190b710;  alias, 1 drivers
v0x18271a0_0 .net "a2", 0 0, L_0x7f942ba85d58;  alias, 1 drivers
v0x1827260_0 .net "a3", 0 0, L_0x190b990;  alias, 1 drivers
v0x1827320_0 .net "a4", 0 0, L_0x190b8d0;  alias, 1 drivers
v0x18273e0_0 .net "addWire", 0 0, L_0x190bec0;  1 drivers
v0x18274a0_0 .net "nandWire", 0 0, L_0x190c3b0;  1 drivers
v0x1827560_0 .net "norWire", 0 0, L_0x190c640;  1 drivers
v0x1827620_0 .net "ns0", 0 0, L_0x190baa0;  1 drivers
v0x18277d0_0 .net "ns1", 0 0, L_0x190bc00;  1 drivers
v0x1827870_0 .net "ns2", 0 0, L_0x190bd60;  1 drivers
v0x1827910_0 .net "out", 0 0, L_0x190c8c0;  alias, 1 drivers
v0x18279b0_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x1827a70_0 .net "sltWire", 0 0, L_0x190c1c0;  1 drivers
v0x1827b30_0 .net "xorWire", 0 0, L_0x190c0b0;  1 drivers
L_0x190bb10 .part v0x17ab3d0_0, 0, 1;
L_0x190bc70 .part v0x17ab3d0_0, 1, 1;
L_0x190bdd0 .part v0x17ab3d0_0, 2, 1;
L_0x190c120 .part v0x17ab3d0_0, 0, 1;
L_0x190c2c0 .part v0x17ab3d0_0, 1, 1;
L_0x190c420 .part v0x17ab3d0_0, 1, 1;
L_0x190c550 .part v0x17ab3d0_0, 0, 1;
L_0x190c7d0 .part v0x17ab3d0_0, 2, 1;
S_0x18289e0 .scope generate, "genALUs[30]" "genALUs[30]" 4 127, 4 127 0, S_0x17a4950;
 .timescale 0 0;
P_0x17f53e0 .param/l "bit" 0 4 127, +C4<011110>;
S_0x1828db0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x18289e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x18eeff0 .functor XOR 1, L_0x190cfc0, v0x17ab1b0_0, C4<0>, C4<0>;
L_0x190d400 .functor NOR 1, L_0x190e8c0, L_0x190cfc0, C4<0>, C4<0>;
L_0x190d500 .functor XOR 1, L_0x190e8c0, L_0x190cfc0, C4<0>, C4<0>;
L_0x190d5c0 .functor NAND 1, L_0x190e8c0, L_0x190cfc0, C4<1>, C4<1>;
L_0x190d6c0 .functor XOR 1, v0x17ab300_0, L_0x190d400, C4<0>, C4<0>;
L_0x190d780 .functor XOR 1, v0x17ab300_0, L_0x190d5c0, C4<0>, C4<0>;
v0x182b130_0 .net "a", 0 0, L_0x190e8c0;  1 drivers
v0x182b220_0 .net "addSubtract", 0 0, L_0x190d390;  1 drivers
v0x182b2c0_0 .net "b", 0 0, L_0x190cfc0;  1 drivers
v0x182b360_0 .net "bOut", 0 0, L_0x18eeff0;  1 drivers
v0x182b430_0 .net "carryin", 0 0, L_0x190d060;  1 drivers
v0x182b520_0 .net "carryout", 0 0, L_0x190d280;  1 drivers
v0x182b5f0_0 .net "invertB", 0 0, v0x17ab1b0_0;  alias, 1 drivers
v0x182b690_0 .net "invertOut", 0 0, v0x17ab300_0;  alias, 1 drivers
v0x17f7ef0_0 .net "muxindex", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x17f8020_0 .net "nandOut", 0 0, L_0x190d780;  1 drivers
v0x17f8190_0 .net "nandgate", 0 0, L_0x190d5c0;  1 drivers
v0x17f8230_0 .net "norOut", 0 0, L_0x190d6c0;  1 drivers
v0x17f8300_0 .net "norgate", 0 0, L_0x190d400;  1 drivers
v0x17f83a0_0 .net "result", 0 0, L_0x190e670;  1 drivers
L_0x7f942ba85da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17f8470_0 .net "slt", 0 0, L_0x7f942ba85da0;  1 drivers
v0x182c350_0 .net "xorgate", 0 0, L_0x190d500;  1 drivers
S_0x1829060 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1828db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x190abc0 .functor AND 1, L_0x190e8c0, L_0x18eeff0, C4<1>, C4<1>;
L_0x190ac80 .functor XOR 1, L_0x190e8c0, L_0x18eeff0, C4<0>, C4<0>;
L_0x190ad80 .functor AND 1, L_0x190ac80, L_0x190d060, C4<1>, C4<1>;
L_0x190d280 .functor OR 1, L_0x190ad80, L_0x190abc0, C4<0>, C4<0>;
L_0x190d390 .functor XOR 1, L_0x190ac80, L_0x190d060, C4<0>, C4<0>;
v0x1829300_0 .net "G", 0 0, L_0x190abc0;  1 drivers
v0x18293e0_0 .net "P", 0 0, L_0x190ac80;  1 drivers
v0x18294a0_0 .net "PandCin", 0 0, L_0x190ad80;  1 drivers
v0x1829570_0 .net "a", 0 0, L_0x190e8c0;  alias, 1 drivers
v0x1829630_0 .net "b", 0 0, L_0x18eeff0;  alias, 1 drivers
v0x1829740_0 .net "carryin", 0 0, L_0x190d060;  alias, 1 drivers
v0x1829800_0 .net "carryout", 0 0, L_0x190d280;  alias, 1 drivers
v0x18298c0_0 .net "sum", 0 0, L_0x190d390;  alias, 1 drivers
S_0x1829a20 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1828db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x190d890 .functor NOT 1, L_0x190d900, C4<0>, C4<0>, C4<0>;
L_0x190d9f0 .functor NOT 1, L_0x190da60, C4<0>, C4<0>, C4<0>;
L_0x190db50 .functor NOT 1, L_0x190dbc0, C4<0>, C4<0>, C4<0>;
L_0x190dcb0 .functor AND 1, L_0x190db50, L_0x190d9f0, L_0x190d890, L_0x190d390;
L_0x190dea0 .functor AND 1, L_0x190db50, L_0x190d9f0, L_0x190df10, L_0x190d500;
L_0x190dfb0 .functor AND 1, L_0x190db50, L_0x190e0b0, L_0x190d890, L_0x7f942ba85da0;
L_0x190e1a0 .functor AND 1, L_0x190db50, L_0x190e210, L_0x190e300, L_0x190d780;
L_0x190e3f0 .functor AND 1, L_0x190e580, L_0x190d9f0, L_0x190d890, L_0x190d6c0;
L_0x190e670/0/0 .functor OR 1, L_0x190dcb0, L_0x190dea0, L_0x190dfb0, L_0x190e1a0;
L_0x190e670/0/4 .functor OR 1, L_0x190e3f0, C4<0>, C4<0>, C4<0>;
L_0x190e670 .functor OR 1, L_0x190e670/0/0, L_0x190e670/0/4, C4<0>, C4<0>;
v0x1829cc0_0 .net *"_s1", 0 0, L_0x190d900;  1 drivers
v0x1829da0_0 .net *"_s11", 0 0, L_0x190e210;  1 drivers
v0x1829e80_0 .net *"_s13", 0 0, L_0x190e300;  1 drivers
v0x1829f40_0 .net *"_s15", 0 0, L_0x190e580;  1 drivers
v0x182a020_0 .net *"_s3", 0 0, L_0x190da60;  1 drivers
v0x182a150_0 .net *"_s5", 0 0, L_0x190dbc0;  1 drivers
v0x182a230_0 .net *"_s7", 0 0, L_0x190df10;  1 drivers
v0x182a310_0 .net *"_s9", 0 0, L_0x190e0b0;  1 drivers
v0x182a3f0_0 .net "a0", 0 0, L_0x190d390;  alias, 1 drivers
v0x182a520_0 .net "a1", 0 0, L_0x190d500;  alias, 1 drivers
v0x182a5c0_0 .net "a2", 0 0, L_0x7f942ba85da0;  alias, 1 drivers
v0x182a680_0 .net "a3", 0 0, L_0x190d780;  alias, 1 drivers
v0x182a740_0 .net "a4", 0 0, L_0x190d6c0;  alias, 1 drivers
v0x182a800_0 .net "addWire", 0 0, L_0x190dcb0;  1 drivers
v0x182a8c0_0 .net "nandWire", 0 0, L_0x190e1a0;  1 drivers
v0x182a980_0 .net "norWire", 0 0, L_0x190e3f0;  1 drivers
v0x182aa40_0 .net "ns0", 0 0, L_0x190d890;  1 drivers
v0x182abf0_0 .net "ns1", 0 0, L_0x190d9f0;  1 drivers
v0x182ac90_0 .net "ns2", 0 0, L_0x190db50;  1 drivers
v0x182ad30_0 .net "out", 0 0, L_0x190e670;  alias, 1 drivers
v0x182add0_0 .net "select", 2 0, v0x17ab3d0_0;  alias, 1 drivers
v0x182ae90_0 .net "sltWire", 0 0, L_0x190dfb0;  1 drivers
v0x182af50_0 .net "xorWire", 0 0, L_0x190dea0;  1 drivers
L_0x190d900 .part v0x17ab3d0_0, 0, 1;
L_0x190da60 .part v0x17ab3d0_0, 1, 1;
L_0x190dbc0 .part v0x17ab3d0_0, 2, 1;
L_0x190df10 .part v0x17ab3d0_0, 0, 1;
L_0x190e0b0 .part v0x17ab3d0_0, 1, 1;
L_0x190e210 .part v0x17ab3d0_0, 1, 1;
L_0x190e300 .part v0x17ab3d0_0, 0, 1;
L_0x190e580 .part v0x17ab3d0_0, 2, 1;
S_0x182f6d0 .scope module, "registerFile" "regfile" 3 112, 10 12 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
L_0x1897450 .functor BUFZ 32, L_0x18979c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x18961e0 .functor BUFZ 32, L_0x1898b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1842590_0 .net "Clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1842650_0 .net "ReadData1", 31 0, L_0x1897450;  alias, 1 drivers
v0x1842760_0 .net "ReadData2", 31 0, L_0x18961e0;  alias, 1 drivers
v0x1842850_0 .net "ReadRegister1", 4 0, L_0x1897a60;  1 drivers
v0x1842930_0 .net "ReadRegister2", 4 0, L_0x1899180;  1 drivers
v0x1842a60_0 .net "RegWrite", 0 0, v0x17392f0_0;  alias, 1 drivers
v0x1842b50_0 .net "WriteData", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1842c10_0 .net "WriteRegister", 4 0, v0x1737ed0_0;  alias, 1 drivers
v0x1842d20_0 .net *"_s31", 31 0, L_0x18979c0;  1 drivers
v0x1842e90_0 .net *"_s33", 6 0, L_0x1898620;  1 drivers
L_0x7f942ba84b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1842f70_0 .net *"_s36", 1 0, L_0x7f942ba84b10;  1 drivers
v0x1843050_0 .net *"_s39", 31 0, L_0x1898b30;  1 drivers
v0x1843130_0 .net *"_s41", 6 0, L_0x1898bd0;  1 drivers
L_0x7f942ba84b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1843210_0 .net *"_s44", 1 0, L_0x7f942ba84b58;  1 drivers
v0x18432f0_0 .net "decode", 31 0, L_0x1898e30;  1 drivers
L_0x7f942ba84be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18433b0 .array "regFile", 0 31;
v0x18433b0_0 .net v0x18433b0 0, 31 0, L_0x7f942ba84be8; 1 drivers
v0x18433b0_1 .net v0x18433b0 1, 31 0, v0x18307a0_0; 1 drivers
v0x18433b0_2 .net v0x18433b0 2, 31 0, v0x18310d0_0; 1 drivers
v0x18433b0_3 .net v0x18433b0 3, 31 0, v0x1831a20_0; 1 drivers
v0x18433b0_4 .net v0x18433b0 4, 31 0, v0x18323a0_0; 1 drivers
v0x18433b0_5 .net v0x18433b0 5, 31 0, v0x1832c10_0; 1 drivers
v0x18433b0_6 .net v0x18433b0 6, 31 0, v0x1833500_0; 1 drivers
v0x18433b0_7 .net v0x18433b0 7, 31 0, v0x1833ee0_0; 1 drivers
v0x18433b0_8 .net v0x18433b0 8, 31 0, v0x18348b0_0; 1 drivers
v0x18433b0_9 .net v0x18433b0 9, 31 0, v0x1835110_0; 1 drivers
v0x18433b0_10 .net v0x18433b0 10, 31 0, v0x1835a00_0; 1 drivers
v0x18433b0_11 .net v0x18433b0 11, 31 0, v0x18362f0_0; 1 drivers
v0x18433b0_12 .net v0x18433b0 12, 31 0, v0x1836be0_0; 1 drivers
v0x18433b0_13 .net v0x18433b0 13, 31 0, v0x18374d0_0; 1 drivers
v0x18433b0_14 .net v0x18433b0 14, 31 0, v0x1837dc0_0; 1 drivers
v0x18433b0_15 .net v0x18433b0 15, 31 0, v0x1838800_0; 1 drivers
v0x18433b0_16 .net v0x18433b0 16, 31 0, v0x18347a0_0; 1 drivers
v0x18433b0_17 .net v0x18433b0 17, 31 0, v0x1839b10_0; 1 drivers
v0x18433b0_18 .net v0x18433b0 18, 31 0, v0x183a400_0; 1 drivers
v0x18433b0_19 .net v0x18433b0 19, 31 0, v0x183acf0_0; 1 drivers
v0x18433b0_20 .net v0x18433b0 20, 31 0, v0x183b5a0_0; 1 drivers
v0x18433b0_21 .net v0x18433b0 21, 31 0, v0x183be90_0; 1 drivers
v0x18433b0_22 .net v0x18433b0 22, 31 0, v0x183c780_0; 1 drivers
v0x18433b0_23 .net v0x18433b0 23, 31 0, v0x183d070_0; 1 drivers
v0x18433b0_24 .net v0x18433b0 24, 31 0, v0x183d960_0; 1 drivers
v0x18433b0_25 .net v0x18433b0 25, 31 0, v0x183e250_0; 1 drivers
v0x18433b0_26 .net v0x18433b0 26, 31 0, v0x183eb40_0; 1 drivers
v0x18433b0_27 .net v0x18433b0 27, 31 0, v0x183f430_0; 1 drivers
v0x18433b0_28 .net v0x18433b0 28, 31 0, v0x183fd20_0; 1 drivers
v0x18433b0_29 .net v0x18433b0 29, 31 0, v0x1840610_0; 1 drivers
v0x18433b0_30 .net v0x18433b0 30, 31 0, v0x1840f00_0; 1 drivers
v0x18433b0_31 .net v0x18433b0 31, 31 0, v0x18386b0_0; 1 drivers
L_0x1896620 .part L_0x1898e30, 1, 1;
L_0x1896710 .part L_0x1898e30, 2, 1;
L_0x18967b0 .part L_0x1898e30, 3, 1;
L_0x1897130 .part L_0x1898e30, 4, 1;
L_0x18971d0 .part L_0x1898e30, 5, 1;
L_0x1897270 .part L_0x1898e30, 6, 1;
L_0x1897310 .part L_0x1898e30, 7, 1;
L_0x18974c0 .part L_0x1898e30, 8, 1;
L_0x1897560 .part L_0x1898e30, 9, 1;
L_0x1897600 .part L_0x1898e30, 10, 1;
L_0x18976a0 .part L_0x1898e30, 11, 1;
L_0x1897740 .part L_0x1898e30, 12, 1;
L_0x18977e0 .part L_0x1898e30, 13, 1;
L_0x1897880 .part L_0x1898e30, 14, 1;
L_0x1897920 .part L_0x1898e30, 15, 1;
L_0x18973b0 .part L_0x1898e30, 16, 1;
L_0x1897bd0 .part L_0x1898e30, 17, 1;
L_0x1897c70 .part L_0x1898e30, 18, 1;
L_0x1897db0 .part L_0x1898e30, 19, 1;
L_0x1897e50 .part L_0x1898e30, 20, 1;
L_0x1897d10 .part L_0x1898e30, 21, 1;
L_0x1897fa0 .part L_0x1898e30, 22, 1;
L_0x1897ef0 .part L_0x1898e30, 23, 1;
L_0x1898100 .part L_0x1898e30, 24, 1;
L_0x1898040 .part L_0x1898e30, 25, 1;
L_0x1898270 .part L_0x1898e30, 26, 1;
L_0x18981a0 .part L_0x1898e30, 27, 1;
L_0x18983f0 .part L_0x1898e30, 28, 1;
L_0x1898310 .part L_0x1898e30, 29, 1;
L_0x1898580 .part L_0x1898e30, 30, 1;
L_0x1898490 .part L_0x1898e30, 31, 1;
L_0x18979c0 .array/port v0x18433b0, L_0x1898620;
L_0x1898620 .concat [ 5 2 0 0], L_0x1897a60, L_0x7f942ba84b10;
L_0x1898b30 .array/port v0x18433b0, L_0x1898bd0;
L_0x1898bd0 .concat [ 5 2 0 0], L_0x1899180, L_0x7f942ba84b58;
L_0x1898fb0 .part L_0x1898e30, 0, 1;
S_0x182f9c0 .scope module, "decoder" "decoder1to32" 10 34, 11 4 0, S_0x182f6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x182fc20_0 .net *"_s0", 31 0, L_0x1898d00;  1 drivers
L_0x7f942ba84ba0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x182fd20_0 .net *"_s3", 30 0, L_0x7f942ba84ba0;  1 drivers
v0x182fe00_0 .net "address", 4 0, v0x1737ed0_0;  alias, 1 drivers
v0x182fea0_0 .net "enable", 0 0, v0x17392f0_0;  alias, 1 drivers
v0x182ff70_0 .net "out", 31 0, L_0x1898e30;  alias, 1 drivers
L_0x1898d00 .concat [ 1 31 0 0], v0x17392f0_0, L_0x7f942ba84ba0;
L_0x1898e30 .shift/l 32, L_0x1898d00, v0x1737ed0_0;
S_0x18300e0 .scope generate, "mainReg[1]" "mainReg[1]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x18302d0 .param/l "regNum" 0 10 40, +C4<01>;
S_0x1830390 .scope module, "register" "register32" 10 41, 12 1 0, S_0x18300e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x18305d0_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x18306e0_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x18307a0_0 .var "q", 31 0;
v0x1830870_0 .net "wrenable", 0 0, L_0x1896620;  1 drivers
S_0x18309e0 .scope generate, "mainReg[2]" "mainReg[2]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1830bf0 .param/l "regNum" 0 10 40, +C4<010>;
S_0x1830c90 .scope module, "register" "register32" 10 41, 12 1 0, S_0x18309e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1830f00_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1830fc0_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x18310d0_0 .var "q", 31 0;
v0x1831190_0 .net "wrenable", 0 0, L_0x1896710;  1 drivers
S_0x1831300 .scope generate, "mainReg[3]" "mainReg[3]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1831510 .param/l "regNum" 0 10 40, +C4<011>;
S_0x18315d0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1831300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1831810_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1831960_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1831a20_0 .var "q", 31 0;
v0x1831b10_0 .net "wrenable", 0 0, L_0x18967b0;  1 drivers
S_0x1831c80 .scope generate, "mainReg[4]" "mainReg[4]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1831e90 .param/l "regNum" 0 10 40, +C4<0100>;
S_0x1831f50 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1831c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1832190_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1832250_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x18323a0_0 .var "q", 31 0;
v0x1832460_0 .net "wrenable", 0 0, L_0x1897130;  1 drivers
S_0x18325d0 .scope generate, "mainReg[5]" "mainReg[5]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1832790 .param/l "regNum" 0 10 40, +C4<0101>;
S_0x1832850 .scope module, "register" "register32" 10 41, 12 1 0, S_0x18325d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1832a90_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1832b50_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1832c10_0 .var "q", 31 0;
v0x1832d00_0 .net "wrenable", 0 0, L_0x18971d0;  1 drivers
S_0x1832e70 .scope generate, "mainReg[6]" "mainReg[6]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1833080 .param/l "regNum" 0 10 40, +C4<0110>;
S_0x1833140 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1832e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1833380_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1833440_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1833500_0 .var "q", 31 0;
v0x18335f0_0 .net "wrenable", 0 0, L_0x1897270;  1 drivers
S_0x1833760 .scope generate, "mainReg[7]" "mainReg[7]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1833970 .param/l "regNum" 0 10 40, +C4<0111>;
S_0x1833a30 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1833760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1833c70_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1833e40_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1833ee0_0 .var "q", 31 0;
v0x1833f80_0 .net "wrenable", 0 0, L_0x1897310;  1 drivers
S_0x18340d0 .scope generate, "mainReg[8]" "mainReg[8]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1831e40 .param/l "regNum" 0 10 40, +C4<01000>;
S_0x18343e0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x18340d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1834620_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x18346e0_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x18348b0_0 .var "q", 31 0;
v0x1834950_0 .net "wrenable", 0 0, L_0x18974c0;  1 drivers
S_0x1834a80 .scope generate, "mainReg[9]" "mainReg[9]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1834c90 .param/l "regNum" 0 10 40, +C4<01001>;
S_0x1834d50 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1834a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1834f90_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1835050_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1835110_0 .var "q", 31 0;
v0x1835200_0 .net "wrenable", 0 0, L_0x1897560;  1 drivers
S_0x1835370 .scope generate, "mainReg[10]" "mainReg[10]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1835580 .param/l "regNum" 0 10 40, +C4<01010>;
S_0x1835640 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1835370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1835880_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1835940_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1835a00_0 .var "q", 31 0;
v0x1835af0_0 .net "wrenable", 0 0, L_0x1897600;  1 drivers
S_0x1835c60 .scope generate, "mainReg[11]" "mainReg[11]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1835e70 .param/l "regNum" 0 10 40, +C4<01011>;
S_0x1835f30 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1835c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1836170_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1836230_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x18362f0_0 .var "q", 31 0;
v0x18363e0_0 .net "wrenable", 0 0, L_0x18976a0;  1 drivers
S_0x1836550 .scope generate, "mainReg[12]" "mainReg[12]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1836760 .param/l "regNum" 0 10 40, +C4<01100>;
S_0x1836820 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1836550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1836a60_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1836b20_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1836be0_0 .var "q", 31 0;
v0x1836cd0_0 .net "wrenable", 0 0, L_0x1897740;  1 drivers
S_0x1836e40 .scope generate, "mainReg[13]" "mainReg[13]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1837050 .param/l "regNum" 0 10 40, +C4<01101>;
S_0x1837110 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1836e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1837350_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1837410_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x18374d0_0 .var "q", 31 0;
v0x18375c0_0 .net "wrenable", 0 0, L_0x18977e0;  1 drivers
S_0x1837730 .scope generate, "mainReg[14]" "mainReg[14]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1837940 .param/l "regNum" 0 10 40, +C4<01110>;
S_0x1837a00 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1837730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1837c40_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1837d00_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1837dc0_0 .var "q", 31 0;
v0x1837eb0_0 .net "wrenable", 0 0, L_0x1897880;  1 drivers
S_0x1838020 .scope generate, "mainReg[15]" "mainReg[15]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1838230 .param/l "regNum" 0 10 40, +C4<01111>;
S_0x18382f0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1838020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1838530_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1833d30_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1838800_0 .var "q", 31 0;
v0x18388a0_0 .net "wrenable", 0 0, L_0x1897920;  1 drivers
S_0x1838a10 .scope generate, "mainReg[16]" "mainReg[16]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x18342e0 .param/l "regNum" 0 10 40, +C4<010000>;
S_0x1838d80 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1838a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1838fc0_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1839060_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x18347a0_0 .var "q", 31 0;
v0x1839330_0 .net "wrenable", 0 0, L_0x18973b0;  1 drivers
S_0x1839480 .scope generate, "mainReg[17]" "mainReg[17]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1839690 .param/l "regNum" 0 10 40, +C4<010001>;
S_0x1839750 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1839480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1839990_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1839a50_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1839b10_0 .var "q", 31 0;
v0x1839c00_0 .net "wrenable", 0 0, L_0x1897bd0;  1 drivers
S_0x1839d70 .scope generate, "mainReg[18]" "mainReg[18]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1839f80 .param/l "regNum" 0 10 40, +C4<010010>;
S_0x183a040 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1839d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x183a280_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x183a340_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x183a400_0 .var "q", 31 0;
v0x183a4f0_0 .net "wrenable", 0 0, L_0x1897c70;  1 drivers
S_0x183a660 .scope generate, "mainReg[19]" "mainReg[19]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x183a870 .param/l "regNum" 0 10 40, +C4<010011>;
S_0x183a930 .scope module, "register" "register32" 10 41, 12 1 0, S_0x183a660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x183ab70_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x183ac30_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x183acf0_0 .var "q", 31 0;
v0x183ade0_0 .net "wrenable", 0 0, L_0x1897db0;  1 drivers
S_0x183af50 .scope generate, "mainReg[20]" "mainReg[20]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x183b120 .param/l "regNum" 0 10 40, +C4<010100>;
S_0x183b1e0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x183af50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x183b420_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x183b4e0_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x183b5a0_0 .var "q", 31 0;
v0x183b690_0 .net "wrenable", 0 0, L_0x1897e50;  1 drivers
S_0x183b800 .scope generate, "mainReg[21]" "mainReg[21]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x183ba10 .param/l "regNum" 0 10 40, +C4<010101>;
S_0x183bad0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x183b800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x183bd10_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x183bdd0_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x183be90_0 .var "q", 31 0;
v0x183bf80_0 .net "wrenable", 0 0, L_0x1897d10;  1 drivers
S_0x183c0f0 .scope generate, "mainReg[22]" "mainReg[22]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x183c300 .param/l "regNum" 0 10 40, +C4<010110>;
S_0x183c3c0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x183c0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x183c600_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x183c6c0_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x183c780_0 .var "q", 31 0;
v0x183c870_0 .net "wrenable", 0 0, L_0x1897fa0;  1 drivers
S_0x183c9e0 .scope generate, "mainReg[23]" "mainReg[23]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x183cbf0 .param/l "regNum" 0 10 40, +C4<010111>;
S_0x183ccb0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x183c9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x183cef0_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x183cfb0_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x183d070_0 .var "q", 31 0;
v0x183d160_0 .net "wrenable", 0 0, L_0x1897ef0;  1 drivers
S_0x183d2d0 .scope generate, "mainReg[24]" "mainReg[24]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x183d4e0 .param/l "regNum" 0 10 40, +C4<011000>;
S_0x183d5a0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x183d2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x183d7e0_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x183d8a0_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x183d960_0 .var "q", 31 0;
v0x183da50_0 .net "wrenable", 0 0, L_0x1898100;  1 drivers
S_0x183dbc0 .scope generate, "mainReg[25]" "mainReg[25]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x183ddd0 .param/l "regNum" 0 10 40, +C4<011001>;
S_0x183de90 .scope module, "register" "register32" 10 41, 12 1 0, S_0x183dbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x183e0d0_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x183e190_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x183e250_0 .var "q", 31 0;
v0x183e340_0 .net "wrenable", 0 0, L_0x1898040;  1 drivers
S_0x183e4b0 .scope generate, "mainReg[26]" "mainReg[26]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x183e6c0 .param/l "regNum" 0 10 40, +C4<011010>;
S_0x183e780 .scope module, "register" "register32" 10 41, 12 1 0, S_0x183e4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x183e9c0_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x183ea80_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x183eb40_0 .var "q", 31 0;
v0x183ec30_0 .net "wrenable", 0 0, L_0x1898270;  1 drivers
S_0x183eda0 .scope generate, "mainReg[27]" "mainReg[27]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x183efb0 .param/l "regNum" 0 10 40, +C4<011011>;
S_0x183f070 .scope module, "register" "register32" 10 41, 12 1 0, S_0x183eda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x183f2b0_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x183f370_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x183f430_0 .var "q", 31 0;
v0x183f520_0 .net "wrenable", 0 0, L_0x18981a0;  1 drivers
S_0x183f690 .scope generate, "mainReg[28]" "mainReg[28]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x183f8a0 .param/l "regNum" 0 10 40, +C4<011100>;
S_0x183f960 .scope module, "register" "register32" 10 41, 12 1 0, S_0x183f690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x183fba0_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x183fc60_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x183fd20_0 .var "q", 31 0;
v0x183fe10_0 .net "wrenable", 0 0, L_0x18983f0;  1 drivers
S_0x183ff80 .scope generate, "mainReg[29]" "mainReg[29]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1840190 .param/l "regNum" 0 10 40, +C4<011101>;
S_0x1840250 .scope module, "register" "register32" 10 41, 12 1 0, S_0x183ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1840490_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1840550_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1840610_0 .var "q", 31 0;
v0x1840700_0 .net "wrenable", 0 0, L_0x1898310;  1 drivers
S_0x1840870 .scope generate, "mainReg[30]" "mainReg[30]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1840a80 .param/l "regNum" 0 10 40, +C4<011110>;
S_0x1840b40 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1840870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1840d80_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1840e40_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1840f00_0 .var "q", 31 0;
v0x1840ff0_0 .net "wrenable", 0 0, L_0x1898580;  1 drivers
S_0x1841160 .scope generate, "mainReg[31]" "mainReg[31]" 10 40, 10 40 0, S_0x182f6d0;
 .timescale 0 0;
P_0x1841370 .param/l "regNum" 0 10 40, +C4<011111>;
S_0x1841430 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1841160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1841670_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x18385f0_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x18386b0_0 .var "q", 31 0;
v0x1841b40_0 .net "wrenable", 0 0, L_0x1898490;  1 drivers
S_0x1841c60 .scope module, "register" "register32zero" 10 37, 12 18 0, S_0x182f6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1838c90_0 .net "clk", 0 0, v0x1846670_0;  alias, 1 drivers
v0x1842060_0 .net "d", 31 0, v0x1738620_0;  alias, 1 drivers
v0x1839120_0 .net "q", 31 0, L_0x7f942ba84be8;  alias, 1 drivers
v0x1839210_0 .net "wrenable", 0 0, L_0x1898fb0;  1 drivers
S_0x1843aa0 .scope module, "shiftPC" "lshift28" 3 97, 13 1 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "immediate"
    .port_info 1 /OUTPUT 28 "lshifted"
v0x1843c60_0 .net *"_s0", 27 0, L_0x1857e60;  1 drivers
L_0x7f942ba841c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1843d00_0 .net *"_s3", 1 0, L_0x7f942ba841c8;  1 drivers
v0x1843da0_0 .net *"_s6", 25 0, L_0x1857f50;  1 drivers
L_0x7f942ba84210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1843e70_0 .net *"_s8", 1 0, L_0x7f942ba84210;  1 drivers
v0x1843f10_0 .net "immediate", 25 0, L_0x1858180;  1 drivers
v0x1844000_0 .net "lshifted", 27 0, L_0x1858040;  alias, 1 drivers
L_0x1857e60 .concat [ 26 2 0 0], L_0x1858180, L_0x7f942ba841c8;
L_0x1857f50 .part L_0x1857e60, 0, 26;
L_0x1858040 .concat [ 2 26 0 0], L_0x7f942ba84210, L_0x1857f50;
S_0x18440a0 .scope module, "shiftSignExt" "lshift32" 3 92, 13 10 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "immediate"
    .port_info 1 /OUTPUT 32 "lshifted"
v0x18442b0_0 .net *"_s2", 29 0, L_0x1857cd0;  1 drivers
L_0x7f942ba84180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1844350_0 .net *"_s4", 1 0, L_0x7f942ba84180;  1 drivers
v0x18443f0_0 .net "immediate", 31 0, L_0x1857880;  alias, 1 drivers
v0x18444c0_0 .net "lshifted", 31 0, L_0x1857d70;  alias, 1 drivers
L_0x1857cd0 .part L_0x1857880, 0, 30;
L_0x1857d70 .concat [ 2 30 0 0], L_0x7f942ba84180, L_0x1857cd0;
S_0x1844590 .scope module, "signExtension" "signExtend" 3 87, 14 1 0, S_0x15a1030;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immediate"
    .port_info 1 /OUTPUT 32 "extended"
v0x18447a0_0 .net *"_s1", 0 0, L_0x1857660;  1 drivers
v0x1844880_0 .net *"_s2", 15 0, L_0x1857700;  1 drivers
v0x1844960_0 .net "extended", 31 0, L_0x1857880;  alias, 1 drivers
v0x1844a80_0 .net "immediate", 15 0, L_0x1857c30;  1 drivers
L_0x1857660 .part L_0x1857c30, 15, 1;
LS_0x1857700_0_0 .concat [ 1 1 1 1], L_0x1857660, L_0x1857660, L_0x1857660, L_0x1857660;
LS_0x1857700_0_4 .concat [ 1 1 1 1], L_0x1857660, L_0x1857660, L_0x1857660, L_0x1857660;
LS_0x1857700_0_8 .concat [ 1 1 1 1], L_0x1857660, L_0x1857660, L_0x1857660, L_0x1857660;
LS_0x1857700_0_12 .concat [ 1 1 1 1], L_0x1857660, L_0x1857660, L_0x1857660, L_0x1857660;
L_0x1857700 .concat [ 4 4 4 4], LS_0x1857700_0_0, LS_0x1857700_0_4, LS_0x1857700_0_8, LS_0x1857700_0_12;
L_0x1857880 .concat [ 16 16 0 0], L_0x1857c30, L_0x1857700;
S_0x18464a0 .scope task, "resetRegFile" "resetRegFile" 2 19, 2 19 0, S_0x1570c70;
 .timescale 0 0;
TD_cpuTest.resetRegFile ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1846710_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1846710_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1738620_0, 0, 32;
    %load/vec4 v0x1846710_0;
    %pad/s 5;
    %store/vec4 v0x1737ed0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17392f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1739ae0_0, 0, 32;
    %delay 20, 0;
    %load/vec4 v0x1846710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1846710_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x1734540;
T_1 ;
    %wait E_0x1734930;
    %load/vec4 v0x1735930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x1735790_0;
    %load/vec4 v0x1735510_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1735b80, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x17396f0;
T_2 ;
    %wait E_0x1734930;
    %load/vec4 v0x1739a10_0;
    %assign/vec4 v0x1739ae0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x17396f0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1739ae0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x1736d50;
T_4 ;
    %wait E_0x1737010;
    %load/vec4 v0x1737070_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x1737170_0;
    %assign/vec4 v0x1737540_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1737070_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x1737250_0;
    %assign/vec4 v0x1737540_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x1737070_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x1737340_0;
    %assign/vec4 v0x1737540_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x1737070_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x1737430_0;
    %assign/vec4 v0x1737540_0, 0;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1737720;
T_5 ;
    %wait E_0x1737990;
    %load/vec4 v0x17379f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1737af0_0;
    %assign/vec4 v0x1737ed0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x17379f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1737bd0_0;
    %assign/vec4 v0x1737ed0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x17379f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1737cc0_0;
    %assign/vec4 v0x1737ed0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x17379f0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x1737da0_0;
    %assign/vec4 v0x1737ed0_0, 0;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x17363d0;
T_6 ;
    %wait E_0x1736680;
    %load/vec4 v0x17366e0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x17367e0_0;
    %assign/vec4 v0x1736bb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x17366e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x17368c0_0;
    %assign/vec4 v0x1736bb0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x17366e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x17369c0_0;
    %assign/vec4 v0x1736bb0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x17366e0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x1736a80_0;
    %assign/vec4 v0x1736bb0_0, 0;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1735d40;
T_7 ;
    %wait E_0x17348f0;
    %load/vec4 v0x1735fb0_0;
    %pad/u 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1736090_0;
    %assign/vec4 v0x1736270_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1735fb0_0;
    %pad/u 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1736170_0;
    %assign/vec4 v0x1736270_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x17380b0;
T_8 ;
    %wait E_0x17365a0;
    %load/vec4 v0x1738330_0;
    %pad/u 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1738410_0;
    %assign/vec4 v0x1738620_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1738330_0;
    %pad/u 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1738500_0;
    %assign/vec4 v0x1738620_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x16225a0;
T_9 ;
    %wait E_0x14f9260;
    %load/vec4 v0x1546cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1585510_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1585010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15850d0_0, 0, 1;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1585510_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1585010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15850d0_0, 0, 1;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1585510_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1585010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15850d0_0, 0, 1;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1585510_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1585010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15850d0_0, 0, 1;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1585510_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1585010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15850d0_0, 0, 1;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1585510_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1585010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15850d0_0, 0, 1;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1585510_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1585010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15850d0_0, 0, 1;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1585510_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1585010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15850d0_0, 0, 1;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1830390;
T_10 ;
    %wait E_0x1734930;
    %load/vec4 v0x1830870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18306e0_0;
    %assign/vec4 v0x18307a0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1830c90;
T_11 ;
    %wait E_0x1734930;
    %load/vec4 v0x1831190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1830fc0_0;
    %assign/vec4 v0x18310d0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x18315d0;
T_12 ;
    %wait E_0x1734930;
    %load/vec4 v0x1831b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1831960_0;
    %assign/vec4 v0x1831a20_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1831f50;
T_13 ;
    %wait E_0x1734930;
    %load/vec4 v0x1832460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1832250_0;
    %assign/vec4 v0x18323a0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1832850;
T_14 ;
    %wait E_0x1734930;
    %load/vec4 v0x1832d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1832b50_0;
    %assign/vec4 v0x1832c10_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1833140;
T_15 ;
    %wait E_0x1734930;
    %load/vec4 v0x18335f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1833440_0;
    %assign/vec4 v0x1833500_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1833a30;
T_16 ;
    %wait E_0x1734930;
    %load/vec4 v0x1833f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1833e40_0;
    %assign/vec4 v0x1833ee0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x18343e0;
T_17 ;
    %wait E_0x1734930;
    %load/vec4 v0x1834950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x18346e0_0;
    %assign/vec4 v0x18348b0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1834d50;
T_18 ;
    %wait E_0x1734930;
    %load/vec4 v0x1835200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1835050_0;
    %assign/vec4 v0x1835110_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1835640;
T_19 ;
    %wait E_0x1734930;
    %load/vec4 v0x1835af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1835940_0;
    %assign/vec4 v0x1835a00_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1835f30;
T_20 ;
    %wait E_0x1734930;
    %load/vec4 v0x18363e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1836230_0;
    %assign/vec4 v0x18362f0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1836820;
T_21 ;
    %wait E_0x1734930;
    %load/vec4 v0x1836cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1836b20_0;
    %assign/vec4 v0x1836be0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1837110;
T_22 ;
    %wait E_0x1734930;
    %load/vec4 v0x18375c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1837410_0;
    %assign/vec4 v0x18374d0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1837a00;
T_23 ;
    %wait E_0x1734930;
    %load/vec4 v0x1837eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1837d00_0;
    %assign/vec4 v0x1837dc0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x18382f0;
T_24 ;
    %wait E_0x1734930;
    %load/vec4 v0x18388a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1833d30_0;
    %assign/vec4 v0x1838800_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1838d80;
T_25 ;
    %wait E_0x1734930;
    %load/vec4 v0x1839330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1839060_0;
    %assign/vec4 v0x18347a0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1839750;
T_26 ;
    %wait E_0x1734930;
    %load/vec4 v0x1839c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1839a50_0;
    %assign/vec4 v0x1839b10_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x183a040;
T_27 ;
    %wait E_0x1734930;
    %load/vec4 v0x183a4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x183a340_0;
    %assign/vec4 v0x183a400_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x183a930;
T_28 ;
    %wait E_0x1734930;
    %load/vec4 v0x183ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x183ac30_0;
    %assign/vec4 v0x183acf0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x183b1e0;
T_29 ;
    %wait E_0x1734930;
    %load/vec4 v0x183b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x183b4e0_0;
    %assign/vec4 v0x183b5a0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x183bad0;
T_30 ;
    %wait E_0x1734930;
    %load/vec4 v0x183bf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x183bdd0_0;
    %assign/vec4 v0x183be90_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x183c3c0;
T_31 ;
    %wait E_0x1734930;
    %load/vec4 v0x183c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x183c6c0_0;
    %assign/vec4 v0x183c780_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x183ccb0;
T_32 ;
    %wait E_0x1734930;
    %load/vec4 v0x183d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x183cfb0_0;
    %assign/vec4 v0x183d070_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x183d5a0;
T_33 ;
    %wait E_0x1734930;
    %load/vec4 v0x183da50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x183d8a0_0;
    %assign/vec4 v0x183d960_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x183de90;
T_34 ;
    %wait E_0x1734930;
    %load/vec4 v0x183e340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x183e190_0;
    %assign/vec4 v0x183e250_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x183e780;
T_35 ;
    %wait E_0x1734930;
    %load/vec4 v0x183ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x183ea80_0;
    %assign/vec4 v0x183eb40_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x183f070;
T_36 ;
    %wait E_0x1734930;
    %load/vec4 v0x183f520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x183f370_0;
    %assign/vec4 v0x183f430_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x183f960;
T_37 ;
    %wait E_0x1734930;
    %load/vec4 v0x183fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x183fc60_0;
    %assign/vec4 v0x183fd20_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1840250;
T_38 ;
    %wait E_0x1734930;
    %load/vec4 v0x1840700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1840550_0;
    %assign/vec4 v0x1840610_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1840b40;
T_39 ;
    %wait E_0x1734930;
    %load/vec4 v0x1840ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x1840e40_0;
    %assign/vec4 v0x1840f00_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1841430;
T_40 ;
    %wait E_0x1734930;
    %load/vec4 v0x1841b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x18385f0_0;
    %assign/vec4 v0x18386b0_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1738760;
T_41 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1738f80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1738dc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1738e90_0, 0, 2;
    %end;
    .thread T_41;
    .scope S_0x1738760;
T_42 ;
    %wait E_0x1738aa0;
    %load/vec4 v0x17391c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738dc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1738e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1739050_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x17393b0_0, 0;
    %load/vec4 v0x1738cf0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_42.10, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_42.11, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_42.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_42.13, 6;
    %jmp T_42.14;
T_42.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17392f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1738b00_0, 0;
    %jmp T_42.14;
T_42.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17392f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1738b00_0, 0;
    %jmp T_42.14;
T_42.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17392f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1738b00_0, 0;
    %jmp T_42.14;
T_42.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17392f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1738b00_0, 0;
    %jmp T_42.14;
T_42.14 ;
    %pop/vec4 1;
    %jmp T_42.9;
T_42.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17392f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1739050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1738e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x17393b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1738b00_0, 0;
    %jmp T_42.9;
T_42.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17392f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1738c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1739050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1738e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x17393b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1738b00_0, 0;
    %jmp T_42.9;
T_42.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17392f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1739050_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1738e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17393b0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1738b00_0, 0;
    %load/vec4 v0x17394a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.15, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
    %jmp T_42.16;
T_42.15 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
T_42.16 ;
    %jmp T_42.9;
T_42.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17392f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1739050_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1738e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17393b0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1738b00_0, 0;
    %load/vec4 v0x1739120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.17, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
    %jmp T_42.18;
T_42.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
T_42.18 ;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17392f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1739050_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1738e90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x17393b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1738b00_0, 0;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17392f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1739050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1738e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x17393b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1738b00_0, 0;
    %jmp T_42.9;
T_42.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17392f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1738dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1739050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1738e90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17393b0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1738b00_0, 0;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17392f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1738dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1738c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1739050_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1738e90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x17393b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1738f80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1738b00_0, 0;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x17400c0;
T_43 ;
    %wait E_0x173ada0;
    %load/vec4 v0x1740380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %jmp T_43.8;
T_43.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17406a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1740480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17405d0_0, 0, 1;
    %jmp T_43.8;
T_43.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17406a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1740480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17405d0_0, 0, 1;
    %jmp T_43.8;
T_43.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x17406a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1740480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17405d0_0, 0, 1;
    %jmp T_43.8;
T_43.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x17406a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1740480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17405d0_0, 0, 1;
    %jmp T_43.8;
T_43.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x17406a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1740480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17405d0_0, 0, 1;
    %jmp T_43.8;
T_43.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x17406a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1740480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17405d0_0, 0, 1;
    %jmp T_43.8;
T_43.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17406a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1740480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17405d0_0, 0, 1;
    %jmp T_43.8;
T_43.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17406a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1740480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17405d0_0, 0, 1;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x17aadf0;
T_44 ;
    %wait E_0x17a5a70;
    %load/vec4 v0x17ab0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %jmp T_44.8;
T_44.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17ab3d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ab1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ab300_0, 0, 1;
    %jmp T_44.8;
T_44.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17ab3d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17ab1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ab300_0, 0, 1;
    %jmp T_44.8;
T_44.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x17ab3d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ab1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ab300_0, 0, 1;
    %jmp T_44.8;
T_44.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x17ab3d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17ab1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ab300_0, 0, 1;
    %jmp T_44.8;
T_44.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x17ab3d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ab1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17ab300_0, 0, 1;
    %jmp T_44.8;
T_44.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x17ab3d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ab1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ab300_0, 0, 1;
    %jmp T_44.8;
T_44.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17ab3d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ab1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ab300_0, 0, 1;
    %jmp T_44.8;
T_44.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17ab3d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ab1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17ab300_0, 0, 1;
    %jmp T_44.8;
T_44.8 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1570c70;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1846670_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x1570c70;
T_46 ;
    %delay 1, 0;
    %load/vec4 v0x1846670_0;
    %inv;
    %store/vec4 v0x1846670_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1570c70;
T_47 ;
    %vpi_call 2 64 "$dumpfile", "cpuSingle.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars" {0 0 0};
    %vpi_call 2 67 "$readmemh", "fib.text", v0x1735b80, 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 250000, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "cpuSingle.t.v";
    "./cpu.v";
    "./alu.v";
    "./adder_1bit.v";
    "./memory.v";
    "./mux.v";
    "./instructionDecoder.v";
    "./dff.v";
    "./regfile.v";
    "./decoders.v";
    "./register.v";
    "./lshift2.v";
    "./signextend.v";
