$date
	Sun Oct 23 05:53:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#294341
b10010 !
1"
#294342
b10010 &
b10010 %
1$
#294343
0"
#294346
b1001 &
b1001 %
#294350
b11100 &
b11100 %
#294354
b1110 &
b1110 %
#294358
b111 &
b111 %
#294362
b10110 &
b10110 %
#294366
b1011 &
b1011 %
#294370
b100010 &
b100010 %
#294374
b10001 &
b10001 %
#294378
b110100 &
b110100 %
#294382
b11010 &
b11010 %
#294386
b1101 &
b1101 %
#294390
b101000 &
b101000 %
#294394
b10100 &
b10100 %
#294398
b1010 &
b1010 %
#294402
b101 &
b101 %
#294406
b10000 &
b10000 %
#294410
b1000 &
b1000 %
#294414
b100 &
b100 %
#294418
b10 &
b10 %
#294422
b1 &
1#
b1 %
#294426
b0 &
b0 %
0#
0$
#1285307
b1010 !
1"
#1285310
b1010 &
b1010 %
1$
#1285311
0"
#1285314
b101 &
b101 %
#1285318
b10000 &
b10000 %
#1285322
b1000 &
b1000 %
#1285326
b100 &
b100 %
#1285330
b10 &
b10 %
#1285334
b1 &
1#
b1 %
#1285338
b0 &
b0 %
0#
0$
#2236843
b1 !
1"
#2236846
b1 &
b1 %
1$
#2236847
0"
#2236850
1#
#2236854
b0 &
0#
b0 %
0$
#4500012
