<stg><name>tpgBackground_Pipeline_VITIS_LOOP_520_2</name>


<trans_list>

<trans id="1778" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %rampVal_2_flag_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_2_flag_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %hdata_flag_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hdata_flag_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %rampVal_3_flag_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_3_flag_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %cmp126_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp126_i

]]></Node>
<StgValue><ssdm name="cmp126_i_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %cmp59_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp59_i

]]></Node>
<StgValue><ssdm name="cmp59_i_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %or_ln1592_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln1592_2

]]></Node>
<StgValue><ssdm name="or_ln1592_2_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %or_ln1592_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln1592_1

]]></Node>
<StgValue><ssdm name="or_ln1592_1_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %or_ln1592_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln1592

]]></Node>
<StgValue><ssdm name="or_ln1592_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %cmp35_i526_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp35_i526

]]></Node>
<StgValue><ssdm name="cmp35_i526_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %add_ln1488_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln1488

]]></Node>
<StgValue><ssdm name="add_ln1488_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:12 %sub40_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %sub40_i

]]></Node>
<StgValue><ssdm name="sub40_i_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %icmp_ln1404_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1404

]]></Node>
<StgValue><ssdm name="icmp_ln1404_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %icmp_ln1404_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1404_1

]]></Node>
<StgValue><ssdm name="icmp_ln1404_1_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:15 %barWidthMinSamples_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %barWidthMinSamples

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:16 %sub_i_i_i_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sub_i_i_i

]]></Node>
<StgValue><ssdm name="sub_i_i_i_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %Zplate_Ver_Control_Delta_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Zplate_Ver_Control_Delta

]]></Node>
<StgValue><ssdm name="Zplate_Ver_Control_Delta_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %cmp12_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp12_i

]]></Node>
<StgValue><ssdm name="cmp12_i_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %Zplate_Ver_Control_Start_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Zplate_Ver_Control_Start

]]></Node>
<StgValue><ssdm name="Zplate_Ver_Control_Start_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %Zplate_Hor_Control_Delta_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Zplate_Hor_Control_Delta

]]></Node>
<StgValue><ssdm name="Zplate_Hor_Control_Delta_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %shl_ln_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="shl_ln_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:22 %barWidth_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %barWidth

]]></Node>
<StgValue><ssdm name="barWidth_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:23 %barWidth_cast_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %barWidth_cast

]]></Node>
<StgValue><ssdm name="barWidth_cast_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:24 %icmp_ln1217_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1217

]]></Node>
<StgValue><ssdm name="icmp_ln1217_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:25 %cmp141_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp141_i

]]></Node>
<StgValue><ssdm name="cmp141_i_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:26 %colorFormatLocal_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormatLocal

]]></Node>
<StgValue><ssdm name="colorFormatLocal_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:28 %zext_ln1032_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln1032

]]></Node>
<StgValue><ssdm name="zext_ln1032_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:29 %cmp2_i321_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp2_i321

]]></Node>
<StgValue><ssdm name="cmp2_i321_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:30 %bckgndId_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bckgndId_load

]]></Node>
<StgValue><ssdm name="bckgndId_load_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %Zplate_Hor_Control_Start_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Zplate_Hor_Control_Start

]]></Node>
<StgValue><ssdm name="Zplate_Hor_Control_Start_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:32 %rampStart_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rampStart_1

]]></Node>
<StgValue><ssdm name="rampStart_1_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:33 %conv2_i_i10_i326_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv2_i_i10_i326

]]></Node>
<StgValue><ssdm name="conv2_i_i10_i326_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:34 %conv2_i_i10_i331_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv2_i_i10_i331

]]></Node>
<StgValue><ssdm name="conv2_i_i10_i331_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:35 %conv2_i_i10_i349_cast_cast_cast_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %conv2_i_i10_i349_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="conv2_i_i10_i349_cast_cast_cast_cast_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:36 %select_ln214_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln214

]]></Node>
<StgValue><ssdm name="select_ln214_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:37 %conv2_i_i_i_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv2_i_i_i_cast

]]></Node>
<StgValue><ssdm name="conv2_i_i_i_cast_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:38 %conv2_i_i_i333_cast_cast_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %conv2_i_i_i333_cast_cast

]]></Node>
<StgValue><ssdm name="conv2_i_i_i333_cast_cast_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:39 %conv2_i_i_i351_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv2_i_i_i351

]]></Node>
<StgValue><ssdm name="conv2_i_i_i351_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:40 %pix_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V

]]></Node>
<StgValue><ssdm name="pix_val_V_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:41 %pix_val_V_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_5

]]></Node>
<StgValue><ssdm name="pix_val_V_5_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:42 %loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth

]]></Node>
<StgValue><ssdm name="loopWidth_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:43 %rampVal_2_flag_0_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rampVal_2_flag_0

]]></Node>
<StgValue><ssdm name="rampVal_2_flag_0_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:44 %hdata_flag_0_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %hdata_flag_0

]]></Node>
<StgValue><ssdm name="hdata_flag_0_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:45 %rampVal_3_flag_0_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rampVal_3_flag_0

]]></Node>
<StgValue><ssdm name="rampVal_3_flag_0_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="11">
<![CDATA[
newFuncRoot:46 %barWidth_cast_cast = zext i11 %barWidth_cast_read

]]></Node>
<StgValue><ssdm name="barWidth_cast_cast"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:47 %zext_ln1032_cast = zext i8 %zext_ln1032_read

]]></Node>
<StgValue><ssdm name="zext_ln1032_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="3">
<![CDATA[
newFuncRoot:48 %conv2_i_i10_i349_cast_cast_cast_cast_cast = sext i3 %conv2_i_i10_i349_cast_cast_cast_cast_read

]]></Node>
<StgValue><ssdm name="conv2_i_i10_i349_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="5">
<![CDATA[
newFuncRoot:49 %conv2_i_i10_i349_cast_cast_cast_cast_cast_cast = zext i5 %conv2_i_i10_i349_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="conv2_i_i10_i349_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
newFuncRoot:50 %conv2_i_i_i_cast_cast = select i1 %conv2_i_i_i_cast_read, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="conv2_i_i_i_cast_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="5">
<![CDATA[
newFuncRoot:51 %conv2_i_i_i333_cast_cast_cast = zext i5 %conv2_i_i_i333_cast_cast_read

]]></Node>
<StgValue><ssdm name="conv2_i_i_i333_cast_cast_cast"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:53 %store_ln0 = store i1 %rampVal_3_flag_0_read, i1 %rampVal_3_flag_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:54 %store_ln0 = store i1 %hdata_flag_0_read, i1 %hdata_flag_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:55 %store_ln0 = store i1 %rampVal_2_flag_0_read, i1 %rampVal_2_flag_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:56 %store_ln0 = store i16 0, i16 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:57 %store_ln0 = store i16 0, i16 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:58 %br_ln0 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body6:0 %x_4 = load i16 %x

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="17" op_0_bw="16">
<![CDATA[
for.body6:1 %zext_ln1302 = zext i16 %x_4

]]></Node>
<StgValue><ssdm name="zext_ln1302"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="16">
<![CDATA[
for.body6:2 %trunc_ln520 = trunc i16 %x_4

]]></Node>
<StgValue><ssdm name="trunc_ln520"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="16">
<![CDATA[
for.body6:3 %trunc_ln520_1 = trunc i16 %x_4

]]></Node>
<StgValue><ssdm name="trunc_ln520_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="16">
<![CDATA[
for.body6:4 %trunc_ln520_2 = trunc i16 %x_4

]]></Node>
<StgValue><ssdm name="trunc_ln520_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body6:5 %icmp_ln520 = icmp_eq  i16 %x_4, i16 %loopWidth_read

]]></Node>
<StgValue><ssdm name="icmp_ln520"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body6:6 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body6:7 %icmp_ln1027 = icmp_eq  i16 %x_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body6:8 %add_ln520 = add i16 %x_4, i16 1

]]></Node>
<StgValue><ssdm name="add_ln520"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body6:9 %br_ln520 = br i1 %icmp_ln520, void %for.body6.split, void %for.inc46.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln520"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0" op_28_bw="8" op_29_bw="0" op_30_bw="8" op_31_bw="0" op_32_bw="8" op_33_bw="0" op_34_bw="8" op_35_bw="0" op_36_bw="8" op_37_bw="0" op_38_bw="8" op_39_bw="0">
<![CDATA[
for.body6.split:4 %switch_ln528 = switch i8 %bckgndId_load_read, void %for.inc, i8 1, void %sw.bb, i8 2, void %sw.bb8, i8 3, void %for.body6.split.for.inc_crit_edge113, i8 4, void %sw.bb12, i8 5, void %sw.bb14, i8 6, void %sw.bb16, i8 7, void %sw.bb18, i8 8, void %sw.bb20, i8 9, void %sw.bb22, i8 10, void %sw.bb24, i8 11, void %sw.bb26, i8 12, void %sw.bb28, i8 13, void %sw.bb30_ifconv, i8 14, void %sw.bb32, i8 15, void %sw.bb34, i8 16, void %sw.bb36, i8 17, void %sw.bb38_ifconv, i8 18, void %sw.bb40, i8 19, void %sw.bb42

]]></Node>
<StgValue><ssdm name="switch_ln528"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb42:0 %or_ln1701 = or i16 %x_4, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1701"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb42:1 %icmp_ln1701 = icmp_eq  i16 %or_ln1701, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1701"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb42:2 %br_ln1701 = br i1 %icmp_ln1701, void %if.else.i3, void %if.then.i1

]]></Node>
<StgValue><ssdm name="br_ln1701"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then.i1:0 %store_ln1703 = store i6 0, i6 %yCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln1703"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else124.i:1 %br_ln1752 = br i1 %cmp126_i_read, void %if.else171.i, void %if.then127.i

]]></Node>
<StgValue><ssdm name="br_ln1752"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then57.i:0 %br_ln1737 = br i1 %cmp59_i_read, void %if.else89.i, void %if.then60.i

]]></Node>
<StgValue><ssdm name="br_ln1737"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38_ifconv:1 %icmp_ln1584 = icmp_eq  i8 %trunc_ln520_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1584"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb34:0 %or_ln1518 = or i16 %x_4, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1518"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb34:1 %icmp_ln1518 = icmp_eq  i16 %or_ln1518, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1518"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb34:2 %br_ln1518 = br i1 %icmp_ln1518, void %if.else.i490, void %if.then.i486

]]></Node>
<StgValue><ssdm name="br_ln1518"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then.i486:0 %store_ln1520 = store i10 0, i10 %yCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln1520"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then29.i:1 %store_ln1539 = store i10 0, i10 %xCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln1539"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:29 %add_ln1240 = add i11 %trunc_ln520_2, i11 682

]]></Node>
<StgValue><ssdm name="add_ln1240"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb30_ifconv:145 %switch_ln1266 = switch i8 %colorFormatLocal_read, void %land.lhs.true.i460, i8 0, void %sw.bb30_ifconv.for.inc_crit_edge, i8 1, void %cond.true143.i

]]></Node>
<StgValue><ssdm name="switch_ln1266"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i460:0 %br_ln1267 = br i1 %trunc_ln520, void %cond.true143.i, void %land.lhs.true.i460.for.inc_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1267"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
sw.bb28:0 %barWidthMinSamples_delayed_V = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_delayed_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb28:1 %br_ln1404 = br i1 %icmp_ln1404_read, void %lor.lhs.false.i, void %land.lhs.true.i35

]]></Node>
<StgValue><ssdm name="br_ln1404"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false.i:0 %and_ln1404 = and i1 %icmp_ln1404_1_read, i1 %icmp_ln1027

]]></Node>
<StgValue><ssdm name="and_ln1404"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false.i:1 %br_ln1404 = br i1 %and_ln1404, void %if.else.i40, void %if.then.i36

]]></Node>
<StgValue><ssdm name="br_ln1404"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i35:0 %br_ln1404 = br i1 %icmp_ln1027, void %if.else.i40, void %if.then.i36

]]></Node>
<StgValue><ssdm name="br_ln1404"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1404_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
if.end28.i:0 %br_ln0 = br void %VITIS_LOOP_1420_1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="1"/>
</and_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1404_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then.i36:0 %store_ln1406 = store i10 0, i10 %yCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1406"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.else36.i47:0 %icmp_ln1428 = icmp_eq  i17 %sub40_i_read, i17 %zext_ln1302

]]></Node>
<StgValue><ssdm name="icmp_ln1428"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else36.i47:1 %br_ln1428 = br i1 %icmp_ln1428, void %if.else46.i, void %if.then42.i

]]></Node>
<StgValue><ssdm name="br_ln1428"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then42.i:0 %store_ln1431 = store i10 0, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1431"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
if.then42.i:1 %br_ln1432 = br void %if.end69.i

]]></Node>
<StgValue><ssdm name="br_ln1432"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then33.i:0 %store_ln1426 = store i10 0, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1426"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
if.then33.i:1 %br_ln1427 = br void %if.end69.i

]]></Node>
<StgValue><ssdm name="br_ln1427"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb26:0 %or_ln1336 = or i16 %x_4, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1336"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb26:1 %icmp_ln1336 = icmp_eq  i16 %or_ln1336, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1336"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb26:2 %br_ln1336 = br i1 %icmp_ln1336, void %if.else.i423, void %if.then.i422

]]></Node>
<StgValue><ssdm name="br_ln1336"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then.i422:0 %store_ln1338 = store i10 0, i10 %yCount_V

]]></Node>
<StgValue><ssdm name="store_ln1338"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then32.i:1 %store_ln1358 = store i10 0, i10 %xCount_V

]]></Node>
<StgValue><ssdm name="store_ln1358"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb24:0 %or_ln1285 = or i16 %x_4, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1285"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb24:1 %icmp_ln1285 = icmp_eq  i16 %or_ln1285, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1285"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb24:2 %br_ln1285 = br i1 %icmp_ln1285, void %if.else.i410, void %if.then.i409

]]></Node>
<StgValue><ssdm name="br_ln1285"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i410:0 %and_ln1292 = and i1 %icmp_ln1027, i1 %cmp12_i_read

]]></Node>
<StgValue><ssdm name="and_ln1292"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i410:1 %br_ln1292 = br i1 %and_ln1292, void %_Z19tpgPatternZonePlatettttttth.exit, void %if.then13.i

]]></Node>
<StgValue><ssdm name="br_ln1292"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i409:1 %store_ln1288 = store i16 %Zplate_Ver_Control_Start_read, i16 %zonePlateVDelta

]]></Node>
<StgValue><ssdm name="store_ln1288"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:2 %add_ln1302 = add i17 %zext_ln1302, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln1302"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:3 %mul_ln1302 = mul i17 %add_ln1302, i17 %zext_ln1302

]]></Node>
<StgValue><ssdm name="mul_ln1302"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then.i398:1 %store_ln1203 = store i11 0, i11 %xBar_V

]]></Node>
<StgValue><ssdm name="store_ln1203"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb20:0 %switch_ln1182 = switch i8 %colorFormatLocal_read, void %cond.false8.i386, i8 0, void %sw.bb20.for.inc_crit_edge, i8 1, void %cond.end.i391

]]></Node>
<StgValue><ssdm name="switch_ln1182"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb18:0 %switch_ln1161 = switch i8 %colorFormatLocal_read, void %cond.false8.i370, i8 0, void %sw.bb18.for.inc_crit_edge, i8 1, void %cond.end.i375

]]></Node>
<StgValue><ssdm name="switch_ln1161"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb16:0 %switch_ln1140 = switch i8 %colorFormatLocal_read, void %cond.false8.i355, i8 0, void %sw.bb16.for.inc_crit_edge, i8 1, void %cond.end.i360

]]></Node>
<StgValue><ssdm name="switch_ln1140"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb16.for.inc_crit_edge:0 %store_ln1140 = store i8 %conv2_i_i_i351_read, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1140"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb16.for.inc_crit_edge:2 %store_ln1140 = store i8 %conv2_i_i10_i349_cast_cast_cast_cast_cast_cast, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1140"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i360:4 %store_ln1140 = store i8 %conv2_i_i_i351_read, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1140"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i360:6 %store_ln1140 = store i8 %conv2_i_i10_i349_cast_cast_cast_cast_cast_cast, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1140"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb14:0 %switch_ln1119 = switch i8 %colorFormatLocal_read, void %cond.false8.i337, i8 0, void %sw.bb14.for.inc_crit_edge, i8 1, void %cond.end.i342

]]></Node>
<StgValue><ssdm name="switch_ln1119"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb14.for.inc_crit_edge:0 %store_ln1119 = store i8 %conv2_i_i_i333_cast_cast_cast, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1119"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb14.for.inc_crit_edge:2 %store_ln1119 = store i8 %conv2_i_i10_i331_read, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1119"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i342:4 %store_ln1119 = store i8 %conv2_i_i_i333_cast_cast_cast, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1119"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i342:6 %store_ln1119 = store i8 %conv2_i_i10_i331_read, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1119"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb12:0 %switch_ln1098 = switch i8 %colorFormatLocal_read, void %cond.false8.i, i8 0, void %sw.bb12.for.inc_crit_edge, i8 1, void %cond.end.i

]]></Node>
<StgValue><ssdm name="switch_ln1098"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb12.for.inc_crit_edge:0 %store_ln1098 = store i8 %conv2_i_i_i_cast_cast, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1098"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb12.for.inc_crit_edge:2 %store_ln1098 = store i8 %conv2_i_i10_i326_read, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1098"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i:4 %store_ln1098 = store i8 %conv2_i_i_i_cast_cast, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1098"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i:6 %store_ln1098 = store i8 %conv2_i_i10_i326_read, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1098"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb8:0 %or_ln1050 = or i16 %x_4, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1050"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb8:1 %icmp_ln1050 = icmp_eq  i16 %or_ln1050, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1050"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb8:2 %br_ln1050 = br i1 %icmp_ln1050, void %if.else.i, void %if.then.i315

]]></Node>
<StgValue><ssdm name="br_ln1050"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="2"/>
<literal name="icmp_ln1050" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:0 %br_ln1054 = br i1 %icmp_ln1027, void %_Z22tpgPatternVerticalRampttth.exit, void %if.then5.i

]]></Node>
<StgValue><ssdm name="br_ln1054"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:5 %store_ln520 = store i16 %add_ln520, i16 %x

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6">
<![CDATA[
if.else.i3:0 %yCount_V_1_load = load i6 %yCount_V_1

]]></Node>
<StgValue><ssdm name="yCount_V_1_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else.i3:1 %icmp_ln1027_4 = icmp_ne  i6 %yCount_V_1_load, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln1027_4"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i3:2 %and_ln1706 = and i1 %icmp_ln1027_4, i1 %icmp_ln1027

]]></Node>
<StgValue><ssdm name="and_ln1706"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i3:3 %br_ln1706 = br i1 %and_ln1706, void %if.else12.i, void %if.then11.i

]]></Node>
<StgValue><ssdm name="br_ln1706"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
<literal name="and_ln1706" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else12.i:0 %br_ln1710 = br i1 %icmp_ln1027, void %VITIS_LOOP_1716_1.i, void %if.then15.i

]]></Node>
<StgValue><ssdm name="br_ln1710"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
<literal name="and_ln1706" val="0"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
if.then15.i:1 %store_ln1712 = store i6 0, i6 %yCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln1712"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
<literal name="and_ln1706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then11.i:0 %add_ln840_2 = add i6 %yCount_V_1_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln840_2"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
<literal name="and_ln1706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
if.then11.i:1 %store_ln840 = store i6 %add_ln840_2, i6 %yCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
<literal name="and_ln1706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
if.then11.i:2 %br_ln1709 = br void %VITIS_LOOP_1716_1.i

]]></Node>
<StgValue><ssdm name="br_ln1709"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="10">
<![CDATA[
if.else.i490:0 %yCount_V_3_load = load i10 %yCount_V_3

]]></Node>
<StgValue><ssdm name="yCount_V_3_load"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="10">
<![CDATA[
if.else.i490:1 %zext_ln1027_1 = zext i10 %yCount_V_3_load

]]></Node>
<StgValue><ssdm name="zext_ln1027_1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i490:2 %icmp_ln1027_3 = icmp_sgt  i11 %sub_i_i_i_read, i11 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="icmp_ln1027_3"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i490:3 %and_ln1523 = and i1 %icmp_ln1027_3, i1 %icmp_ln1027

]]></Node>
<StgValue><ssdm name="and_ln1523"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i490:4 %br_ln1523 = br i1 %and_ln1523, void %if.else19.i493, void %if.then18.i492

]]></Node>
<StgValue><ssdm name="br_ln1523"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1518" val="0"/>
<literal name="and_ln1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else19.i493:0 %br_ln1527 = br i1 %icmp_ln1027, void %VITIS_LOOP_1533_1.i, void %if.then22.i494

]]></Node>
<StgValue><ssdm name="br_ln1527"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1518" val="0"/>
<literal name="and_ln1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then22.i494:1 %store_ln1529 = store i10 0, i10 %yCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln1529"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1518" val="0"/>
<literal name="and_ln1523" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then18.i492:0 %add_ln840_1 = add i10 %yCount_V_3_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln840_1"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1518" val="0"/>
<literal name="and_ln1523" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then18.i492:1 %store_ln840 = store i10 %add_ln840_1, i10 %yCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1518" val="0"/>
<literal name="and_ln1523" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
if.then18.i492:2 %br_ln1526 = br void %VITIS_LOOP_1533_1.i

]]></Node>
<StgValue><ssdm name="br_ln1526"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="10">
<![CDATA[
if.else33.i:0 %xCount_V_3_load = load i10 %xCount_V_3

]]></Node>
<StgValue><ssdm name="xCount_V_3_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else33.i:1 %icmp_ln1027_6 = icmp_ult  i10 %xCount_V_3_load, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_6"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else33.i:2 %br_ln1541 = br i1 %icmp_ln1027_6, void %if.else41.i, void %if.then37.i

]]></Node>
<StgValue><ssdm name="br_ln1541"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else41.i:1 %sub_ln841_1 = sub i10 %xCount_V_3_load, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="sub_ln841_1"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else41.i:2 %store_ln841 = store i10 %sub_ln841_1, i10 %xCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln841"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then37.i:0 %add_ln840_5 = add i10 %xCount_V_3_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln840_5"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then37.i:1 %store_ln840 = store i10 %add_ln840_5, i10 %xCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
if.then37.i:2 %br_ln1544 = br void %if.end53.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1544"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:59 %add_ln1244 = add i11 %trunc_ln520_2, i11 1364

]]></Node>
<StgValue><ssdm name="add_ln1244"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
sw.bb28:0 %barWidthMinSamples_delayed_V = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_delayed_V"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1404_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="10" op_0_bw="10">
<![CDATA[
if.else.i40:0 %yCount_V_2_load = load i10 %yCount_V_2

]]></Node>
<StgValue><ssdm name="yCount_V_2_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1404_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="10">
<![CDATA[
if.else.i40:1 %zext_ln1019 = zext i10 %yCount_V_2_load

]]></Node>
<StgValue><ssdm name="zext_ln1019"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1404_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i40:2 %icmp_ln1019 = icmp_eq  i11 %sub_i_i_i_read, i11 %zext_ln1019

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1404_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i40:3 %and_ln1409 = and i1 %icmp_ln1019, i1 %icmp_ln1027

]]></Node>
<StgValue><ssdm name="and_ln1409"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1404_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i40:4 %br_ln1409 = br i1 %and_ln1409, void %if.else24.i, void %if.then22.i41

]]></Node>
<StgValue><ssdm name="br_ln1409"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="0"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1404_read" val="1"/>
<literal name="and_ln1409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else24.i:0 %br_ln1414 = br i1 %icmp_ln1027, void %if.end.i43, void %if.then27.i

]]></Node>
<StgValue><ssdm name="br_ln1414"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then27.i:0 %add_ln840_3 = add i10 %yCount_V_2_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln840_3"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then27.i:1 %store_ln840 = store i10 %add_ln840_3, i10 %yCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then27.i:2 %store_ln1417 = store i1 0, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1417"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
if.then27.i:3 %br_ln1418 = br void %if.end.i43

]]></Node>
<StgValue><ssdm name="br_ln1418"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="0"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1404_read" val="1"/>
<literal name="and_ln1409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
if.end.i43:0 %br_ln0 = br void %if.end28.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="1"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1404_read" val="1"/>
<literal name="and_ln1409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then22.i41:0 %store_ln1411 = store i10 0, i10 %yCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1411"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="1"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1404_read" val="1"/>
<literal name="and_ln1409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then22.i41:1 %store_ln1412 = store i1 1, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1412"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="0"/>
<literal name="and_ln1409" val="1"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1404_read" val="1"/>
<literal name="and_ln1409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
if.then22.i41:2 %br_ln1413 = br void %if.end28.i

]]></Node>
<StgValue><ssdm name="br_ln1413"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="1"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1404_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i36:1 %store_ln1407 = store i1 1, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1407"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1404_read" val="0"/>
<literal name="and_ln1404" val="1"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1404_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
if.then.i36:2 %br_ln1408 = br void %VITIS_LOOP_1420_1.i

]]></Node>
<StgValue><ssdm name="br_ln1408"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="10">
<![CDATA[
if.else46.i:0 %xCount_V_2_load = load i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="xCount_V_2_load"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else46.i:1 %icmp_ln1027_8 = icmp_ugt  i10 %barWidthMinSamples_delayed_V, i10 %xCount_V_2_load

]]></Node>
<StgValue><ssdm name="icmp_ln1027_8"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else46.i:2 %br_ln1433 = br i1 %icmp_ln1027_8, void %if.else54.i, void %if.then50.i

]]></Node>
<StgValue><ssdm name="br_ln1433"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1027_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else54.i:0 %icmp_ln1019_1 = icmp_eq  i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V

]]></Node>
<StgValue><ssdm name="icmp_ln1019_1"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1027_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else54.i:1 %br_ln1438 = br i1 %icmp_ln1019_1, void %if.else62.i, void %if.then58.i

]]></Node>
<StgValue><ssdm name="br_ln1438"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1027_8" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else62.i:0 %sub_ln841_2 = sub i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V

]]></Node>
<StgValue><ssdm name="sub_ln841_2"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1027_8" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else62.i:1 %store_ln841 = store i10 %sub_ln841_2, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln841"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1027_8" val="0"/>
<literal name="icmp_ln1019_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
if.else62.i:2 %br_ln0 = br void %if.end69.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1027_8" val="0"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then58.i:0 %store_ln1440 = store i10 0, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1440"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1027_8" val="0"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
if.then58.i:1 %br_ln1442 = br void %if.end69.i

]]></Node>
<StgValue><ssdm name="br_ln1442"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1027_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then50.i:0 %add_ln840_7 = add i10 %xCount_V_2_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln840_7"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1027_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then50.i:1 %store_ln840 = store i10 %add_ln840_7, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1428" val="0"/>
<literal name="icmp_ln1027_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
if.then50.i:2 %br_ln1437 = br void %if.end69.i

]]></Node>
<StgValue><ssdm name="br_ln1437"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="10" op_0_bw="10">
<![CDATA[
if.else.i423:0 %yCount_V_load = load i10 %yCount_V

]]></Node>
<StgValue><ssdm name="yCount_V_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="11" op_0_bw="10">
<![CDATA[
if.else.i423:1 %zext_ln1027 = zext i10 %yCount_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i423:2 %icmp_ln1027_2 = icmp_sgt  i11 %sub_i_i_i_read, i11 %zext_ln1027

]]></Node>
<StgValue><ssdm name="icmp_ln1027_2"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i423:3 %and_ln1341 = and i1 %icmp_ln1027_2, i1 %icmp_ln1027

]]></Node>
<StgValue><ssdm name="and_ln1341"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i423:4 %br_ln1341 = br i1 %and_ln1341, void %if.else19.i, void %if.then18.i

]]></Node>
<StgValue><ssdm name="br_ln1341"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1336" val="0"/>
<literal name="and_ln1341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else19.i:0 %br_ln1345 = br i1 %icmp_ln1027, void %VITIS_LOOP_1351_1.i, void %if.then22.i

]]></Node>
<StgValue><ssdm name="br_ln1345"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1336" val="0"/>
<literal name="and_ln1341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then22.i:1 %store_ln1347 = store i10 0, i10 %yCount_V

]]></Node>
<StgValue><ssdm name="store_ln1347"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1336" val="0"/>
<literal name="and_ln1341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then18.i:0 %add_ln840 = add i10 %yCount_V_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1336" val="0"/>
<literal name="and_ln1341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then18.i:1 %store_ln840 = store i10 %add_ln840, i10 %yCount_V

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1336" val="0"/>
<literal name="and_ln1341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
if.then18.i:2 %br_ln1344 = br void %VITIS_LOOP_1351_1.i

]]></Node>
<StgValue><ssdm name="br_ln1344"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="10" op_0_bw="10">
<![CDATA[
if.else36.i:0 %xCount_V_load = load i10 %xCount_V

]]></Node>
<StgValue><ssdm name="xCount_V_load"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else36.i:1 %icmp_ln1027_5 = icmp_ult  i10 %xCount_V_load, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_5"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else36.i:2 %br_ln1360 = br i1 %icmp_ln1027_5, void %if.else44.i, void %if.then40.i

]]></Node>
<StgValue><ssdm name="br_ln1360"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else44.i:1 %sub_ln841 = sub i10 %xCount_V_load, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="sub_ln841"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else44.i:2 %store_ln841 = store i10 %sub_ln841, i10 %xCount_V

]]></Node>
<StgValue><ssdm name="store_ln841"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then40.i:0 %add_ln840_4 = add i10 %xCount_V_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln840_4"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then40.i:1 %store_ln840 = store i10 %add_ln840_4, i10 %xCount_V

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
if.then40.i:2 %br_ln1363 = br void %if.end57.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1363"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:3 %mul_ln1302 = mul i17 %add_ln1302, i17 %zext_ln1302

]]></Node>
<StgValue><ssdm name="mul_ln1302"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="11" op_0_bw="11">
<![CDATA[
if.else.i399:0 %lhs = load i11 %xBar_V

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="12" op_0_bw="11">
<![CDATA[
if.else.i399:1 %zext_ln1495 = zext i11 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln1495"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else.i399:2 %ret_V = add i12 %zext_ln1495, i12 1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else.i399:3 %icmp_ln1027_1 = icmp_ult  i12 %ret_V, i12 %barWidth_cast_cast

]]></Node>
<StgValue><ssdm name="icmp_ln1027_1"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i399:4 %add_ln186 = add i11 %lhs, i11 1

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i399:5 %br_ln1205 = br i1 %icmp_ln1027_1, void %if.else17.i, void %if.then10.i

]]></Node>
<StgValue><ssdm name="br_ln1205"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else17.i:1 %sub_ln186 = sub i11 %add_ln186, i11 %barWidth_read

]]></Node>
<StgValue><ssdm name="sub_ln186"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0">
<![CDATA[
if.else17.i:2 %store_ln1211 = store i11 %sub_ln186, i11 %xBar_V

]]></Node>
<StgValue><ssdm name="store_ln1211"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0">
<![CDATA[
if.then10.i:0 %store_ln1207 = store i11 %add_ln186, i11 %xBar_V

]]></Node>
<StgValue><ssdm name="store_ln1207"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0">
<![CDATA[
if.then10.i:1 %br_ln1208 = br void %if.end32.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1208"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="251" st_id="3" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_1420_1.i:0 %vHatch_load = load i1 %vHatch

]]></Node>
<StgValue><ssdm name="vHatch_load"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1420_1.i:1 %br_ln1423 = br i1 %icmp_ln1027, void %if.else36.i47, void %if.then33.i

]]></Node>
<StgValue><ssdm name="br_ln1423"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
if.end69.i:0 %hHatch = phi i1 1, void %if.then33.i, i1 1, void %if.then42.i, i1 0, void %if.then50.i, i1 1, void %if.then58.i, i1 0, void %if.else62.i

]]></Node>
<StgValue><ssdm name="hHatch"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end69.i:1 %or_ln1449 = or i1 %vHatch_load, i1 %hHatch

]]></Node>
<StgValue><ssdm name="or_ln1449"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end69.i:2 %br_ln1449 = br i1 %or_ln1449, void %if.else107.i, void %if.then71.i

]]></Node>
<StgValue><ssdm name="br_ln1449"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.else107.i:0 %switch_ln1473 = switch i8 %colorFormatLocal_read, void %cond.false125.i, i8 0, void %if.else107.i.for.inc_crit_edge, i8 1, void %cond.end129.i

]]></Node>
<StgValue><ssdm name="switch_ln1473"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="0"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else107.i.for.inc_crit_edge:0 %store_ln1473 = store i8 %pix_val_V_read, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1473"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end129.i:4 %store_ln1473 = store i8 %pix_val_V_read, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1473"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.then71.i:0 %switch_ln1458 = switch i8 %colorFormatLocal_read, void %cond.false84.i, i8 0, void %if.then71.i.for.inc_crit_edge, i8 1, void %cond.end.i54

]]></Node>
<StgValue><ssdm name="switch_ln1458"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="0"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then71.i.for.inc_crit_edge:0 %store_ln1458 = store i8 %pix_val_V_5_read, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1458"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i54:4 %store_ln1458 = store i8 %pix_val_V_5_read, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1458"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:3 %mul_ln1302 = mul i17 %add_ln1302, i17 %zext_ln1302

]]></Node>
<StgValue><ssdm name="mul_ln1302"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb20.for.inc_crit_edge:0 %store_ln1182 = store i8 %pix_val_V_5_read, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1182"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i391:4 %store_ln1182 = store i8 %pix_val_V_5_read, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1182"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb18.for.inc_crit_edge:0 %store_ln1161 = store i8 %pix_val_V_read, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1161"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i375:4 %store_ln1161 = store i8 %pix_val_V_read, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1161"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="270" st_id="4" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:3 %mul_ln1302 = mul i17 %add_ln1302, i17 %zext_ln1302

]]></Node>
<StgValue><ssdm name="mul_ln1302"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:4 %trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %mul_ln1302, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:5 %tmp_6 = call i16 @reg<int>, i16 %trunc_ln1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="276" st_id="5" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i409:0 %store_ln1287 = store i16 %shl_ln_read, i16 %zonePlateVAddr

]]></Node>
<StgValue><ssdm name="store_ln1287"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:5 %tmp_6 = call i16 @reg<int>, i16 %trunc_ln1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:6 %mul_ln1302_1 = mul i16 %Zplate_Hor_Control_Delta_read, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln1302_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="282" st_id="6" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="0"/>
<literal name="and_ln1292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16">
<![CDATA[
if.then13.i:0 %zonePlateVAddr_loc_1_out_load = load i16 %zonePlateVAddr_loc_1_out

]]></Node>
<StgValue><ssdm name="zonePlateVAddr_loc_1_out_load"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="0"/>
<literal name="and_ln1292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16">
<![CDATA[
if.then13.i:1 %zonePlateVDelta_load = load i16 %zonePlateVDelta

]]></Node>
<StgValue><ssdm name="zonePlateVDelta_load"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="0"/>
<literal name="and_ln1292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then13.i:2 %add_ln1296 = add i16 %zonePlateVDelta_load, i16 %zonePlateVAddr_loc_1_out_load

]]></Node>
<StgValue><ssdm name="add_ln1296"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="0"/>
<literal name="and_ln1292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then13.i:3 %store_ln1296 = store i16 %add_ln1296, i16 %zonePlateVAddr

]]></Node>
<StgValue><ssdm name="store_ln1296"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="0"/>
<literal name="and_ln1292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then13.i:4 %add_ln1298 = add i16 %zonePlateVDelta_load, i16 %Zplate_Ver_Control_Delta_read

]]></Node>
<StgValue><ssdm name="add_ln1298"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="0"/>
<literal name="and_ln1292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then13.i:5 %store_ln1298 = store i16 %add_ln1298, i16 %zonePlateVDelta

]]></Node>
<StgValue><ssdm name="store_ln1298"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="0"/>
<literal name="and_ln1292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then13.i:6 %store_ln1299 = store i16 %add_ln1296, i16 %zonePlateVAddr_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1299"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="0"/>
<literal name="and_ln1292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
if.then13.i:7 %br_ln1299 = br void %_Z19tpgPatternZonePlatettttttth.exit

]]></Node>
<StgValue><ssdm name="br_ln1299"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i409:2 %store_ln1291 = store i16 %shl_ln_read, i16 %zonePlateVAddr_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1291"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
<literal name="icmp_ln1285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
if.then.i409:3 %br_ln1291 = br void %_Z19tpgPatternZonePlatettttttth.exit

]]></Node>
<StgValue><ssdm name="br_ln1291"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:6 %mul_ln1302_1 = mul i16 %Zplate_Hor_Control_Delta_read, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln1302_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body6.split:0 %phi_mul_load_1 = load i16 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load_1"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body6.split:1 %specpipeline_ln523 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln523"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body6.split:2 %specloopname_ln504 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln504"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body6.split:3 %add_ln528 = add i16 %phi_mul_load_1, i16 %Zplate_Hor_Control_Start_read

]]></Node>
<StgValue><ssdm name="add_ln528"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:0 %phi_mul_load = load i16 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:1 %zonePlateVAddr_loc_1_out_load_1 = load i16 %zonePlateVAddr_loc_1_out

]]></Node>
<StgValue><ssdm name="zonePlateVAddr_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:6 %mul_ln1302_1 = mul i16 %Zplate_Hor_Control_Delta_read, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln1302_1"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:7 %add_ln1306_1 = add i16 %phi_mul_load, i16 %zonePlateVAddr_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="add_ln1306_1"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:8 %add_ln1306 = add i16 %add_ln1306_1, i16 %mul_ln1302_1

]]></Node>
<StgValue><ssdm name="add_ln1306"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc:6 %store_ln520 = store i16 %add_ln528, i16 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="309" st_id="8" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:8 %add_ln1306 = add i16 %add_ln1306_1, i16 %mul_ln1302_1

]]></Node>
<StgValue><ssdm name="add_ln1306"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:9 %lshr_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %add_ln1306, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="314" st_id="9" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="317" st_id="10" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="320" st_id="11" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="23" op_0_bw="11">
<![CDATA[
sw.bb30_ifconv:1 %zext_ln1236_1 = zext i11 %trunc_ln520_2

]]></Node>
<StgValue><ssdm name="zext_ln1236_1"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:2 %mul_ln1236 = mul i23 %zext_ln1236_1, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1236"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="23" op_0_bw="11">
<![CDATA[
sw.bb30_ifconv:31 %zext_ln1240_1 = zext i11 %add_ln1240

]]></Node>
<StgValue><ssdm name="zext_ln1240_1"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:32 %mul_ln1240 = mul i23 %zext_ln1240_1, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1240"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="327" st_id="12" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:2 %mul_ln1236 = mul i23 %zext_ln1236_1, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1236"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:32 %mul_ln1240 = mul i23 %zext_ln1240_1, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1240"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="23" op_0_bw="11">
<![CDATA[
sw.bb30_ifconv:61 %zext_ln1244_1 = zext i11 %add_ln1244

]]></Node>
<StgValue><ssdm name="zext_ln1244_1"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:62 %mul_ln1244 = mul i23 %zext_ln1244_1, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1244"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="334" st_id="13" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:2 %mul_ln1236 = mul i23 %zext_ln1236_1, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1236"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:32 %mul_ln1240 = mul i23 %zext_ln1240_1, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1240"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:62 %mul_ln1244 = mul i23 %zext_ln1244_1, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1244"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="340" st_id="14" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:2 %mul_ln1236 = mul i23 %zext_ln1236_1, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1236"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:3 %tmp_12 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln1236, i32 14, i32 22

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:4 %zext_ln1236 = zext i9 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln1236"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:5 %tpgSinTableArray_9bit_0_addr = getelementptr i8 %tpgSinTableArray_9bit_0, i64 0, i64 %zext_ln1236

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_addr"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:6 %tpgSinTableArray_9bit_1_addr = getelementptr i8 %tpgSinTableArray_9bit_1, i64 0, i64 %zext_ln1236

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_addr"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:7 %tpgSinTableArray_9bit_2_addr = getelementptr i9 %tpgSinTableArray_9bit_2, i64 0, i64 %zext_ln1236

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_addr"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:8 %tpgSinTableArray_9bit_3_addr = getelementptr i8 %tpgSinTableArray_9bit_3, i64 0, i64 %zext_ln1236

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_3_addr"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:9 %tpgSinTableArray_9bit_4_addr = getelementptr i8 %tpgSinTableArray_9bit_4, i64 0, i64 %zext_ln1236

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_4_addr"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:11 %tpgSinTableArray_9bit_0_load = load i9 %tpgSinTableArray_9bit_0_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:13 %tpgSinTableArray_9bit_1_load = load i9 %tpgSinTableArray_9bit_1_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:15 %tpgSinTableArray_9bit_2_load = load i9 %tpgSinTableArray_9bit_2_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:17 %tpgSinTableArray_9bit_3_load = load i9 %tpgSinTableArray_9bit_3_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_3_load"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:19 %tpgSinTableArray_9bit_4_load = load i9 %tpgSinTableArray_9bit_4_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_4_load"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:32 %mul_ln1240 = mul i23 %zext_ln1240_1, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1240"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:33 %tmp_14 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln1240, i32 14, i32 22

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:34 %zext_ln1240 = zext i9 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln1240"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:35 %tpgSinTableArray_9bit_0_addr_1 = getelementptr i8 %tpgSinTableArray_9bit_0, i64 0, i64 %zext_ln1240

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_addr_1"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:36 %tpgSinTableArray_9bit_1_addr_1 = getelementptr i8 %tpgSinTableArray_9bit_1, i64 0, i64 %zext_ln1240

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_addr_1"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:37 %tpgSinTableArray_9bit_2_addr_1 = getelementptr i9 %tpgSinTableArray_9bit_2, i64 0, i64 %zext_ln1240

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_addr_1"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:38 %tpgSinTableArray_9bit_3_addr_1 = getelementptr i8 %tpgSinTableArray_9bit_3, i64 0, i64 %zext_ln1240

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_3_addr_1"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:39 %tpgSinTableArray_9bit_4_addr_1 = getelementptr i8 %tpgSinTableArray_9bit_4, i64 0, i64 %zext_ln1240

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_4_addr_1"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:41 %tpgSinTableArray_9bit_0_load_1 = load i9 %tpgSinTableArray_9bit_0_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_1"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:43 %tpgSinTableArray_9bit_1_load_1 = load i9 %tpgSinTableArray_9bit_1_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_1"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="9" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:45 %tpgSinTableArray_9bit_2_load_1 = load i9 %tpgSinTableArray_9bit_2_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load_1"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:47 %tpgSinTableArray_9bit_3_load_1 = load i9 %tpgSinTableArray_9bit_3_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_3_load_1"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:49 %tpgSinTableArray_9bit_4_load_1 = load i9 %tpgSinTableArray_9bit_4_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_4_load_1"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:62 %mul_ln1244 = mul i23 %zext_ln1244_1, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1244"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="370" st_id="15" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %urem_ln1236 = urem i11 %trunc_ln520_2, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1236"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="3">
<![CDATA[
sw.bb30_ifconv:10 %trunc_ln1236 = trunc i3 %urem_ln1236

]]></Node>
<StgValue><ssdm name="trunc_ln1236"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:11 %tpgSinTableArray_9bit_0_load = load i9 %tpgSinTableArray_9bit_0_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:12 %tpgSinTableArray_9bit_0_load_cast = sext i8 %tpgSinTableArray_9bit_0_load

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_cast"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:13 %tpgSinTableArray_9bit_1_load = load i9 %tpgSinTableArray_9bit_1_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:14 %tpgSinTableArray_9bit_1_load_cast = sext i8 %tpgSinTableArray_9bit_1_load

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_cast"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:15 %tpgSinTableArray_9bit_2_load = load i9 %tpgSinTableArray_9bit_2_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:16 %tpgSinTableArray_9bit_2_load_cast = sext i9 %tpgSinTableArray_9bit_2_load

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load_cast"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:17 %tpgSinTableArray_9bit_3_load = load i9 %tpgSinTableArray_9bit_3_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_3_load"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:18 %tpgSinTableArray_9bit_3_load_cast = sext i8 %tpgSinTableArray_9bit_3_load

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_3_load_cast"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:19 %tpgSinTableArray_9bit_4_load = load i9 %tpgSinTableArray_9bit_4_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_4_load"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:20 %tpgSinTableArray_9bit_4_load_cast = sext i8 %tpgSinTableArray_9bit_4_load

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_4_load_cast"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
sw.bb30_ifconv:21 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %tpgSinTableArray_9bit_0_load_cast, i32 %tpgSinTableArray_9bit_1_load_cast, i32 %tpgSinTableArray_9bit_2_load_cast, i32 %tpgSinTableArray_9bit_3_load_cast, i32 %tpgSinTableArray_9bit_4_load_cast, i3 %trunc_ln1236

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="32">
<![CDATA[
sw.bb30_ifconv:22 %trunc_ln1236_1 = trunc i32 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln1236_1"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30_ifconv:23 %add_ln1236 = add i32 %tmp, i32 128

]]></Node>
<StgValue><ssdm name="add_ln1236"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:24 %tmp_13 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln1236, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:30 %urem_ln1240 = urem i11 %add_ln1240, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1240"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="3" op_0_bw="3">
<![CDATA[
sw.bb30_ifconv:40 %trunc_ln1240 = trunc i3 %urem_ln1240

]]></Node>
<StgValue><ssdm name="trunc_ln1240"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:41 %tpgSinTableArray_9bit_0_load_1 = load i9 %tpgSinTableArray_9bit_0_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_1"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:42 %tpgSinTableArray_9bit_0_load_1_cast = sext i8 %tpgSinTableArray_9bit_0_load_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_1_cast"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:43 %tpgSinTableArray_9bit_1_load_1 = load i9 %tpgSinTableArray_9bit_1_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_1"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:44 %tpgSinTableArray_9bit_1_load_1_cast = sext i8 %tpgSinTableArray_9bit_1_load_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_1_cast"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="9" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:45 %tpgSinTableArray_9bit_2_load_1 = load i9 %tpgSinTableArray_9bit_2_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load_1"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:46 %tpgSinTableArray_9bit_2_load_1_cast = sext i9 %tpgSinTableArray_9bit_2_load_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load_1_cast"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:47 %tpgSinTableArray_9bit_3_load_1 = load i9 %tpgSinTableArray_9bit_3_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_3_load_1"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:48 %tpgSinTableArray_9bit_3_load_1_cast = sext i8 %tpgSinTableArray_9bit_3_load_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_3_load_1_cast"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:49 %tpgSinTableArray_9bit_4_load_1 = load i9 %tpgSinTableArray_9bit_4_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_4_load_1"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:50 %tpgSinTableArray_9bit_4_load_1_cast = sext i8 %tpgSinTableArray_9bit_4_load_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_4_load_1_cast"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
sw.bb30_ifconv:51 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %tpgSinTableArray_9bit_0_load_1_cast, i32 %tpgSinTableArray_9bit_1_load_1_cast, i32 %tpgSinTableArray_9bit_2_load_1_cast, i32 %tpgSinTableArray_9bit_3_load_1_cast, i32 %tpgSinTableArray_9bit_4_load_1_cast, i3 %trunc_ln1240

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="32">
<![CDATA[
sw.bb30_ifconv:52 %trunc_ln1240_1 = trunc i32 %tmp_3

]]></Node>
<StgValue><ssdm name="trunc_ln1240_1"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30_ifconv:53 %add_ln1240_1 = add i32 %tmp_3, i32 128

]]></Node>
<StgValue><ssdm name="add_ln1240_1"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:54 %tmp_15 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln1240_1, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:62 %mul_ln1244 = mul i23 %zext_ln1244_1, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln1244"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:63 %tmp_16 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln1244, i32 14, i32 22

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:64 %zext_ln1244 = zext i9 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln1244"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:65 %tpgSinTableArray_9bit_0_addr_2 = getelementptr i8 %tpgSinTableArray_9bit_0, i64 0, i64 %zext_ln1244

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_addr_2"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:66 %tpgSinTableArray_9bit_1_addr_2 = getelementptr i8 %tpgSinTableArray_9bit_1, i64 0, i64 %zext_ln1244

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_addr_2"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:67 %tpgSinTableArray_9bit_2_addr_2 = getelementptr i9 %tpgSinTableArray_9bit_2, i64 0, i64 %zext_ln1244

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_addr_2"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:68 %tpgSinTableArray_9bit_3_addr_2 = getelementptr i8 %tpgSinTableArray_9bit_3, i64 0, i64 %zext_ln1244

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_3_addr_2"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:69 %tpgSinTableArray_9bit_4_addr_2 = getelementptr i8 %tpgSinTableArray_9bit_4, i64 0, i64 %zext_ln1244

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_4_addr_2"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:71 %tpgSinTableArray_9bit_0_load_2 = load i9 %tpgSinTableArray_9bit_0_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_2"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:73 %tpgSinTableArray_9bit_1_load_2 = load i9 %tpgSinTableArray_9bit_1_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_2"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:75 %tpgSinTableArray_9bit_2_load_2 = load i9 %tpgSinTableArray_9bit_2_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load_2"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:77 %tpgSinTableArray_9bit_3_load_2 = load i9 %tpgSinTableArray_9bit_3_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_3_load_2"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:79 %tpgSinTableArray_9bit_4_load_2 = load i9 %tpgSinTableArray_9bit_4_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_4_load_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="416" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:25 %icmp_ln1236 = icmp_sgt  i24 %tmp_13, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln1236"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:26 %add_ln1236_1 = add i16 %trunc_ln1236_1, i16 128

]]></Node>
<StgValue><ssdm name="add_ln1236_1"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.bb30_ifconv:27 %r = select i1 %icmp_ln1236, i16 255, i16 %add_ln1236_1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:55 %icmp_ln1240 = icmp_sgt  i24 %tmp_15, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln1240"/></StgValue>
</operation>

<operation id="420" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:56 %add_ln1240_2 = add i16 %trunc_ln1240_1, i16 128

]]></Node>
<StgValue><ssdm name="add_ln1240_2"/></StgValue>
</operation>

<operation id="421" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.bb30_ifconv:57 %g = select i1 %icmp_ln1240, i16 255, i16 %add_ln1240_2

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="422" st_id="16" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:60 %urem_ln1244 = urem i11 %add_ln1244, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln1244"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="3" op_0_bw="3">
<![CDATA[
sw.bb30_ifconv:70 %trunc_ln1244 = trunc i3 %urem_ln1244

]]></Node>
<StgValue><ssdm name="trunc_ln1244"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:71 %tpgSinTableArray_9bit_0_load_2 = load i9 %tpgSinTableArray_9bit_0_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_2"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:72 %tpgSinTableArray_9bit_0_load_2_cast = sext i8 %tpgSinTableArray_9bit_0_load_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_2_cast"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:73 %tpgSinTableArray_9bit_1_load_2 = load i9 %tpgSinTableArray_9bit_1_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_2"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:74 %tpgSinTableArray_9bit_1_load_2_cast = sext i8 %tpgSinTableArray_9bit_1_load_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_2_cast"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:75 %tpgSinTableArray_9bit_2_load_2 = load i9 %tpgSinTableArray_9bit_2_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load_2"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:76 %tpgSinTableArray_9bit_2_load_2_cast = sext i9 %tpgSinTableArray_9bit_2_load_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load_2_cast"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:77 %tpgSinTableArray_9bit_3_load_2 = load i9 %tpgSinTableArray_9bit_3_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_3_load_2"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:78 %tpgSinTableArray_9bit_3_load_2_cast = sext i8 %tpgSinTableArray_9bit_3_load_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_3_load_2_cast"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:79 %tpgSinTableArray_9bit_4_load_2 = load i9 %tpgSinTableArray_9bit_4_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_4_load_2"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:80 %tpgSinTableArray_9bit_4_load_2_cast = sext i8 %tpgSinTableArray_9bit_4_load_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_4_load_2_cast"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
sw.bb30_ifconv:81 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %tpgSinTableArray_9bit_0_load_2_cast, i32 %tpgSinTableArray_9bit_1_load_2_cast, i32 %tpgSinTableArray_9bit_2_load_2_cast, i32 %tpgSinTableArray_9bit_3_load_2_cast, i32 %tpgSinTableArray_9bit_4_load_2_cast, i3 %trunc_ln1244

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="32">
<![CDATA[
sw.bb30_ifconv:82 %trunc_ln1244_1 = trunc i32 %tmp_4

]]></Node>
<StgValue><ssdm name="trunc_ln1244_1"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30_ifconv:83 %add_ln1244_1 = add i32 %tmp_4, i32 128

]]></Node>
<StgValue><ssdm name="add_ln1244_1"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:84 %tmp_17 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln1244_1, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="23" op_0_bw="16">
<![CDATA[
sw.bb30_ifconv:89 %zext_ln1257 = zext i16 %r

]]></Node>
<StgValue><ssdm name="zext_ln1257"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:90 %mul_ln1257 = mul i23 %zext_ln1257, i23 77

]]></Node>
<StgValue><ssdm name="mul_ln1257"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="24" op_0_bw="16">
<![CDATA[
sw.bb30_ifconv:91 %zext_ln1257_1 = zext i16 %g

]]></Node>
<StgValue><ssdm name="zext_ln1257_1"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:105 %mul_ln1258 = mul i23 %zext_ln1257, i23 8388565

]]></Node>
<StgValue><ssdm name="mul_ln1258"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:117 %mul_ln1259 = mul i24 %zext_ln1257_1, i24 16777109

]]></Node>
<StgValue><ssdm name="mul_ln1259"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="11">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:10 %zext_ln1310 = zext i11 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1310"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="11" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:11 %tpgSinTableArray_addr = getelementptr i20 %tpgSinTableArray, i64 0, i64 %zext_ln1310

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_addr"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="20" op_0_bw="11">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:12 %tpgSinTableArray_load = load i11 %tpgSinTableArray_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="446" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i1:1 %store_ln1704 = store i1 0, i1 %vBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1704"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then24.i:0 %store_ln1720 = store i3 0, i3 %hBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then24.i:1 %store_ln1721 = store i10 0, i10 %xCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln1721"/></StgValue>
</operation>

<operation id="449" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i486:1 %store_ln1521 = store i8 0, i8 %vBarSel_2

]]></Node>
<StgValue><ssdm name="store_ln1521"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then29.i:0 %store_ln1538 = store i3 0, i3 %hBarSel_3

]]></Node>
<StgValue><ssdm name="store_ln1538"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:85 %icmp_ln1244 = icmp_sgt  i24 %tmp_17, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln1244"/></StgValue>
</operation>

<operation id="452" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:86 %add_ln1244_2 = add i16 %trunc_ln1244_1, i16 128

]]></Node>
<StgValue><ssdm name="add_ln1244_2"/></StgValue>
</operation>

<operation id="453" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.bb30_ifconv:87 %b = select i1 %icmp_ln1244, i16 255, i16 %add_ln1244_2

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="454" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:90 %mul_ln1257 = mul i23 %zext_ln1257, i23 77

]]></Node>
<StgValue><ssdm name="mul_ln1257"/></StgValue>
</operation>

<operation id="455" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:92 %mul_ln1257_1 = mul i24 %zext_ln1257_1, i24 150

]]></Node>
<StgValue><ssdm name="mul_ln1257_1"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="22" op_0_bw="16">
<![CDATA[
sw.bb30_ifconv:93 %zext_ln1257_2 = zext i16 %b

]]></Node>
<StgValue><ssdm name="zext_ln1257_2"/></StgValue>
</operation>

<operation id="457" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="21" op_0_bw="16">
<![CDATA[
sw.bb30_ifconv:94 %zext_ln1257_3 = zext i16 %b

]]></Node>
<StgValue><ssdm name="zext_ln1257_3"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
sw.bb30_ifconv:95 %mul_ln1257_2 = mul i21 %zext_ln1257_3, i21 29

]]></Node>
<StgValue><ssdm name="mul_ln1257_2"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:105 %mul_ln1258 = mul i23 %zext_ln1257, i23 8388565

]]></Node>
<StgValue><ssdm name="mul_ln1258"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:106 %mul_ln1258_1 = mul i24 %zext_ln1257_1, i24 16777131

]]></Node>
<StgValue><ssdm name="mul_ln1258_1"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:117 %mul_ln1259 = mul i24 %zext_ln1257_1, i24 16777109

]]></Node>
<StgValue><ssdm name="mul_ln1259"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
sw.bb30_ifconv:118 %mul_ln1259_1 = mul i22 %zext_ln1257_2, i22 4194283

]]></Node>
<StgValue><ssdm name="mul_ln1259_1"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then.i422:1 %store_ln1339 = store i3 0, i3 %vBarSel

]]></Node>
<StgValue><ssdm name="store_ln1339"/></StgValue>
</operation>

<operation id="464" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then32.i:0 %store_ln1357 = store i3 0, i3 %hBarSel

]]></Node>
<StgValue><ssdm name="store_ln1357"/></StgValue>
</operation>

<operation id="465" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="20" op_0_bw="11">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:12 %tpgSinTableArray_load = load i11 %tpgSinTableArray_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_load"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="28" op_0_bw="20">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:13 %sext_ln1310 = sext i20 %tpgSinTableArray_load

]]></Node>
<StgValue><ssdm name="sext_ln1310"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:14 %mul_ln1311 = mul i28 %sext_ln1310, i28 221

]]></Node>
<StgValue><ssdm name="mul_ln1311"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
<literal name="and_ln1706" val="0"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8">
<![CDATA[
if.then15.i:0 %vBarSel_3_loc_1_out_load = load i8 %vBarSel_3_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_3_loc_1_out_load"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
<literal name="and_ln1706" val="0"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="8">
<![CDATA[
if.then15.i:2 %trunc_ln520_8 = trunc i8 %vBarSel_3_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln520_8"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
<literal name="and_ln1706" val="0"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then15.i:3 %xor_ln1713 = xor i1 %trunc_ln520_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1713"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
<literal name="and_ln1706" val="0"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1">
<![CDATA[
if.then15.i:4 %zext_ln1713 = zext i1 %xor_ln1713

]]></Node>
<StgValue><ssdm name="zext_ln1713"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
<literal name="and_ln1706" val="0"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then15.i:5 %store_ln1713 = store i1 %xor_ln1713, i1 %vBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1713"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
<literal name="and_ln1706" val="0"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then15.i:6 %store_ln1714 = store i8 %zext_ln1713, i8 %vBarSel_3_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1714"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="0"/>
<literal name="and_ln1706" val="0"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
if.then15.i:7 %br_ln1714 = br void %VITIS_LOOP_1716_1.i

]]></Node>
<StgValue><ssdm name="br_ln1714"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i1:2 %store_ln1705 = store i8 0, i8 %vBarSel_3_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1705"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1701" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
if.then.i1:3 %br_ln1705 = br void %VITIS_LOOP_1716_1.i

]]></Node>
<StgValue><ssdm name="br_ln1705"/></StgValue>
</operation>

<operation id="477" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10">
<![CDATA[
if.else28.i:0 %xCount_V_1_load = load i10 %xCount_V_1

]]></Node>
<StgValue><ssdm name="xCount_V_1_load"/></StgValue>
</operation>

<operation id="478" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="10">
<![CDATA[
if.else28.i:1 %trunc_ln1027 = trunc i10 %xCount_V_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln1027"/></StgValue>
</operation>

<operation id="479" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else28.i:2 %icmp_ln1027_7 = icmp_ult  i10 %xCount_V_1_load, i10 63

]]></Node>
<StgValue><ssdm name="icmp_ln1027_7"/></StgValue>
</operation>

<operation id="480" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else28.i:3 %br_ln1723 = br i1 %icmp_ln1027_7, void %if.else36.i17, void %if.then32.i14

]]></Node>
<StgValue><ssdm name="br_ln1723"/></StgValue>
</operation>

<operation id="481" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8">
<![CDATA[
if.else36.i17:0 %hBarSel_5_loc_1_out_load = load i8 %hBarSel_5_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_5_loc_1_out_load"/></StgValue>
</operation>

<operation id="482" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else36.i17:1 %add_ln841 = add i10 %xCount_V_1_load, i10 961

]]></Node>
<StgValue><ssdm name="add_ln841"/></StgValue>
</operation>

<operation id="483" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else36.i17:2 %store_ln841 = store i10 %add_ln841, i10 %xCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln841"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="8">
<![CDATA[
if.else36.i17:3 %trunc_ln520_11 = trunc i8 %hBarSel_5_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln520_11"/></StgValue>
</operation>

<operation id="485" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else36.i17:4 %add_ln1730 = add i3 %trunc_ln520_11, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1730"/></StgValue>
</operation>

<operation id="486" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="3">
<![CDATA[
if.else36.i17:5 %zext_ln1730 = zext i3 %add_ln1730

]]></Node>
<StgValue><ssdm name="zext_ln1730"/></StgValue>
</operation>

<operation id="487" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else36.i17:6 %store_ln1730 = store i3 %add_ln1730, i3 %hBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1730"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else36.i17:7 %store_ln1730 = store i8 %zext_ln1730, i8 %hBarSel_5_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1730"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
if.else36.i17:8 %br_ln0 = br void %if.end49.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then32.i14:0 %add_ln840_6 = add i6 %trunc_ln1027, i6 1

]]></Node>
<StgValue><ssdm name="add_ln840_6"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="6">
<![CDATA[
if.then32.i14:1 %zext_ln840 = zext i6 %add_ln840_6

]]></Node>
<StgValue><ssdm name="zext_ln840"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then32.i14:2 %store_ln840 = store i10 %zext_ln840, i10 %xCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
if.then32.i14:3 %br_ln1726 = br void %if.end49.i

]]></Node>
<StgValue><ssdm name="br_ln1726"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then24.i:2 %store_ln1722 = store i8 0, i8 %hBarSel_5_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1722"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
if.then24.i:3 %br_ln1722 = br void %if.end49.i

]]></Node>
<StgValue><ssdm name="br_ln1722"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1518" val="0"/>
<literal name="and_ln1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8">
<![CDATA[
if.then22.i494:0 %vBarSel_2_loc_1_out_load = load i8 %vBarSel_2_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_2_loc_1_out_load"/></StgValue>
</operation>

<operation id="497" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1518" val="0"/>
<literal name="and_ln1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then22.i494:2 %add_ln1530 = add i8 %vBarSel_2_loc_1_out_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1530"/></StgValue>
</operation>

<operation id="498" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1518" val="0"/>
<literal name="and_ln1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then22.i494:3 %store_ln1530 = store i8 %add_ln1530, i8 %vBarSel_2

]]></Node>
<StgValue><ssdm name="store_ln1530"/></StgValue>
</operation>

<operation id="499" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1518" val="0"/>
<literal name="and_ln1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then22.i494:4 %store_ln1531 = store i8 %add_ln1530, i8 %vBarSel_2_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1531"/></StgValue>
</operation>

<operation id="500" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1518" val="0"/>
<literal name="and_ln1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
if.then22.i494:5 %br_ln1531 = br void %VITIS_LOOP_1533_1.i

]]></Node>
<StgValue><ssdm name="br_ln1531"/></StgValue>
</operation>

<operation id="501" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i486:2 %store_ln1522 = store i8 0, i8 %vBarSel_2_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1522"/></StgValue>
</operation>

<operation id="502" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
if.then.i486:3 %br_ln1522 = br void %VITIS_LOOP_1533_1.i

]]></Node>
<StgValue><ssdm name="br_ln1522"/></StgValue>
</operation>

<operation id="503" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8">
<![CDATA[
if.else41.i:0 %hBarSel_3_loc_1_out_load = load i8 %hBarSel_3_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_3_loc_1_out_load"/></StgValue>
</operation>

<operation id="504" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="8">
<![CDATA[
if.else41.i:3 %trunc_ln520_10 = trunc i8 %hBarSel_3_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln520_10"/></StgValue>
</operation>

<operation id="505" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else41.i:4 %add_ln1548 = add i3 %trunc_ln520_10, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1548"/></StgValue>
</operation>

<operation id="506" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="3">
<![CDATA[
if.else41.i:5 %zext_ln1548 = zext i3 %add_ln1548

]]></Node>
<StgValue><ssdm name="zext_ln1548"/></StgValue>
</operation>

<operation id="507" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else41.i:6 %store_ln1548 = store i3 %add_ln1548, i3 %hBarSel_3

]]></Node>
<StgValue><ssdm name="store_ln1548"/></StgValue>
</operation>

<operation id="508" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else41.i:7 %store_ln1548 = store i8 %zext_ln1548, i8 %hBarSel_3_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1548"/></StgValue>
</operation>

<operation id="509" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
if.else41.i:8 %br_ln0 = br void %if.end53.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="510" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then29.i:2 %store_ln1540 = store i8 0, i8 %hBarSel_3_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1540"/></StgValue>
</operation>

<operation id="511" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
if.then29.i:3 %br_ln1540 = br void %if.end53.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1540"/></StgValue>
</operation>

<operation id="512" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:90 %mul_ln1257 = mul i23 %zext_ln1257, i23 77

]]></Node>
<StgValue><ssdm name="mul_ln1257"/></StgValue>
</operation>

<operation id="513" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:92 %mul_ln1257_1 = mul i24 %zext_ln1257_1, i24 150

]]></Node>
<StgValue><ssdm name="mul_ln1257_1"/></StgValue>
</operation>

<operation id="514" st_id="18" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
sw.bb30_ifconv:95 %mul_ln1257_2 = mul i21 %zext_ln1257_3, i21 29

]]></Node>
<StgValue><ssdm name="mul_ln1257_2"/></StgValue>
</operation>

<operation id="515" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:97 %add_ln1257 = add i23 %mul_ln1257, i23 4224

]]></Node>
<StgValue><ssdm name="add_ln1257"/></StgValue>
</operation>

<operation id="516" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:105 %mul_ln1258 = mul i23 %zext_ln1257, i23 8388565

]]></Node>
<StgValue><ssdm name="mul_ln1258"/></StgValue>
</operation>

<operation id="517" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:106 %mul_ln1258_1 = mul i24 %zext_ln1257_1, i24 16777131

]]></Node>
<StgValue><ssdm name="mul_ln1258_1"/></StgValue>
</operation>

<operation id="518" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:109 %add_ln1258 = add i23 %mul_ln1258, i23 32896

]]></Node>
<StgValue><ssdm name="add_ln1258"/></StgValue>
</operation>

<operation id="519" st_id="18" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:117 %mul_ln1259 = mul i24 %zext_ln1257_1, i24 16777109

]]></Node>
<StgValue><ssdm name="mul_ln1259"/></StgValue>
</operation>

<operation id="520" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
sw.bb30_ifconv:118 %mul_ln1259_1 = mul i22 %zext_ln1257_2, i22 4194283

]]></Node>
<StgValue><ssdm name="mul_ln1259_1"/></StgValue>
</operation>

<operation id="521" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1336" val="0"/>
<literal name="and_ln1341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="8">
<![CDATA[
if.then22.i:0 %vBarSel_loc_1_out_load = load i8 %vBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_loc_1_out_load"/></StgValue>
</operation>

<operation id="522" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1336" val="0"/>
<literal name="and_ln1341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="3" op_0_bw="8">
<![CDATA[
if.then22.i:2 %trunc_ln520_7 = trunc i8 %vBarSel_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln520_7"/></StgValue>
</operation>

<operation id="523" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1336" val="0"/>
<literal name="and_ln1341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then22.i:3 %add_ln1348 = add i3 %trunc_ln520_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1348"/></StgValue>
</operation>

<operation id="524" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1336" val="0"/>
<literal name="and_ln1341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="3">
<![CDATA[
if.then22.i:4 %zext_ln1348 = zext i3 %add_ln1348

]]></Node>
<StgValue><ssdm name="zext_ln1348"/></StgValue>
</operation>

<operation id="525" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1336" val="0"/>
<literal name="and_ln1341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then22.i:5 %store_ln1348 = store i3 %add_ln1348, i3 %vBarSel

]]></Node>
<StgValue><ssdm name="store_ln1348"/></StgValue>
</operation>

<operation id="526" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1336" val="0"/>
<literal name="and_ln1341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then22.i:6 %store_ln1349 = store i8 %zext_ln1348, i8 %vBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1349"/></StgValue>
</operation>

<operation id="527" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1336" val="0"/>
<literal name="and_ln1341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
if.then22.i:7 %br_ln1349 = br void %VITIS_LOOP_1351_1.i

]]></Node>
<StgValue><ssdm name="br_ln1349"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i422:2 %store_ln1340 = store i8 0, i8 %vBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1340"/></StgValue>
</operation>

<operation id="529" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
if.then.i422:3 %br_ln1340 = br void %VITIS_LOOP_1351_1.i

]]></Node>
<StgValue><ssdm name="br_ln1340"/></StgValue>
</operation>

<operation id="530" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="8">
<![CDATA[
if.else44.i:0 %hBarSel_loc_1_out_load = load i8 %hBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_loc_1_out_load"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="3" op_0_bw="8">
<![CDATA[
if.else44.i:3 %trunc_ln520_9 = trunc i8 %hBarSel_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln520_9"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else44.i:4 %add_ln1367 = add i3 %trunc_ln520_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1367"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="3">
<![CDATA[
if.else44.i:5 %zext_ln1367 = zext i3 %add_ln1367

]]></Node>
<StgValue><ssdm name="zext_ln1367"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else44.i:6 %store_ln1367 = store i3 %add_ln1367, i3 %hBarSel

]]></Node>
<StgValue><ssdm name="store_ln1367"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else44.i:7 %store_ln1367 = store i8 %zext_ln1367, i8 %hBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1367"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0">
<![CDATA[
if.else44.i:8 %br_ln0 = br void %if.end57.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then32.i:2 %store_ln1359 = store i8 0, i8 %hBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1359"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
if.then32.i:3 %br_ln1359 = br void %if.end57.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1359"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:14 %mul_ln1311 = mul i28 %sext_ln1310, i28 221

]]></Node>
<StgValue><ssdm name="mul_ln1311"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="540" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1716_1.i:0 %vBarSel_3_loc_1_out_load_1 = load i8 %vBarSel_3_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_3_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="541" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1716_1.i:1 %trunc_ln1733 = trunc i8 %vBarSel_3_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1733"/></StgValue>
</operation>

<operation id="542" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
VITIS_LOOP_1716_1.i:2 %shl_ln5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln1733, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="543" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1716_1.i:3 %br_ln1718 = br i1 %icmp_ln1027, void %if.else28.i, void %if.then24.i

]]></Node>
<StgValue><ssdm name="br_ln1718"/></StgValue>
</operation>

<operation id="544" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end49.i:0 %hBarSel_5_loc_1_out_load_1 = load i8 %hBarSel_5_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_5_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="545" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="8">
<![CDATA[
if.end49.i:1 %trunc_ln1733_1 = trunc i8 %hBarSel_5_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1733_1"/></StgValue>
</operation>

<operation id="546" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end49.i:2 %or_ln1733 = or i4 %shl_ln5, i4 %trunc_ln1733_1

]]></Node>
<StgValue><ssdm name="or_ln1733"/></StgValue>
</operation>

<operation id="547" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="4">
<![CDATA[
if.end49.i:3 %zext_ln1739 = zext i4 %or_ln1733

]]></Node>
<StgValue><ssdm name="zext_ln1739"/></StgValue>
</operation>

<operation id="548" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49.i:4 %DPtpgBarArray_addr = getelementptr i3 %DPtpgBarArray, i64 0, i64 %zext_ln1739

]]></Node>
<StgValue><ssdm name="DPtpgBarArray_addr"/></StgValue>
</operation>

<operation id="549" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="4">
<![CDATA[
if.end49.i:5 %DPtpgBarArray_load = load i4 %DPtpgBarArray_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarArray_load"/></StgValue>
</operation>

<operation id="550" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1533_1.i:0 %vBarSel_2_loc_1_out_load_1 = load i8 %vBarSel_2_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_2_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="551" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1533_1.i:1 %trunc_ln1551 = trunc i8 %vBarSel_2_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1551"/></StgValue>
</operation>

<operation id="552" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
VITIS_LOOP_1533_1.i:2 %shl_ln4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln1551, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="553" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1533_1.i:3 %br_ln1536 = br i1 %icmp_ln1027, void %if.else33.i, void %if.then29.i

]]></Node>
<StgValue><ssdm name="br_ln1536"/></StgValue>
</operation>

<operation id="554" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end53.i_ifconv:0 %hBarSel_3_loc_1_out_load_1 = load i8 %hBarSel_3_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_3_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="555" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="8">
<![CDATA[
if.end53.i_ifconv:1 %trunc_ln1551_1 = trunc i8 %hBarSel_3_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1551_1"/></StgValue>
</operation>

<operation id="556" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end53.i_ifconv:2 %tBarSel = or i5 %trunc_ln1551_1, i5 %shl_ln4

]]></Node>
<StgValue><ssdm name="tBarSel"/></StgValue>
</operation>

<operation id="557" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="5">
<![CDATA[
if.end53.i_ifconv:3 %zext_ln1555 = zext i5 %tBarSel

]]></Node>
<StgValue><ssdm name="zext_ln1555"/></StgValue>
</operation>

<operation id="558" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end53.i_ifconv:4 %tpgCheckerBoardArray_addr = getelementptr i2 %tpgCheckerBoardArray, i64 0, i64 %zext_ln1555

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_addr"/></StgValue>
</operation>

<operation id="559" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="2" op_0_bw="5">
<![CDATA[
if.end53.i_ifconv:5 %tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_load"/></StgValue>
</operation>

<operation id="560" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end53.i_ifconv:27 %br_ln1565 = br i1 %cmp2_i321_read, void %if.end53.i_ifconv.for.inc_crit_edge, void %cond.true113.i

]]></Node>
<StgValue><ssdm name="br_ln1565"/></StgValue>
</operation>

<operation id="561" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:92 %mul_ln1257_1 = mul i24 %zext_ln1257_1, i24 150

]]></Node>
<StgValue><ssdm name="mul_ln1257_1"/></StgValue>
</operation>

<operation id="562" st_id="19" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
sw.bb30_ifconv:95 %mul_ln1257_2 = mul i21 %zext_ln1257_3, i21 29

]]></Node>
<StgValue><ssdm name="mul_ln1257_2"/></StgValue>
</operation>

<operation id="563" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:97 %add_ln1257 = add i23 %mul_ln1257, i23 4224

]]></Node>
<StgValue><ssdm name="add_ln1257"/></StgValue>
</operation>

<operation id="564" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="24" op_0_bw="23">
<![CDATA[
sw.bb30_ifconv:98 %zext_ln1257_5 = zext i23 %add_ln1257

]]></Node>
<StgValue><ssdm name="zext_ln1257_5"/></StgValue>
</operation>

<operation id="565" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:99 %add_ln1257_1 = add i24 %mul_ln1257_1, i24 %zext_ln1257_5

]]></Node>
<StgValue><ssdm name="add_ln1257_1"/></StgValue>
</operation>

<operation id="566" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:106 %mul_ln1258_1 = mul i24 %zext_ln1257_1, i24 16777131

]]></Node>
<StgValue><ssdm name="mul_ln1258_1"/></StgValue>
</operation>

<operation id="567" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:109 %add_ln1258 = add i23 %mul_ln1258, i23 32896

]]></Node>
<StgValue><ssdm name="add_ln1258"/></StgValue>
</operation>

<operation id="568" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="23">
<![CDATA[
sw.bb30_ifconv:110 %sext_ln1258 = sext i23 %add_ln1258

]]></Node>
<StgValue><ssdm name="sext_ln1258"/></StgValue>
</operation>

<operation id="569" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:111 %add_ln1258_1 = add i24 %mul_ln1258_1, i24 %sext_ln1258

]]></Node>
<StgValue><ssdm name="add_ln1258_1"/></StgValue>
</operation>

<operation id="570" st_id="19" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:117 %mul_ln1259 = mul i24 %zext_ln1257_1, i24 16777109

]]></Node>
<StgValue><ssdm name="mul_ln1259"/></StgValue>
</operation>

<operation id="571" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
sw.bb30_ifconv:118 %mul_ln1259_1 = mul i22 %zext_ln1257_2, i22 4194283

]]></Node>
<StgValue><ssdm name="mul_ln1259_1"/></StgValue>
</operation>

<operation id="572" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="24" op_0_bw="22">
<![CDATA[
sw.bb30_ifconv:119 %sext_ln1259 = sext i22 %mul_ln1259_1

]]></Node>
<StgValue><ssdm name="sext_ln1259"/></StgValue>
</operation>

<operation id="573" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:122 %add_ln1259_1 = add i24 %mul_ln1259, i24 %sext_ln1259

]]></Node>
<StgValue><ssdm name="add_ln1259_1"/></StgValue>
</operation>

<operation id="574" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false125.i:0 %select_ln1474 = select i1 %trunc_ln520, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1474"/></StgValue>
</operation>

<operation id="575" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
cond.false125.i:1 %br_ln1474 = br void %cond.end129.i

]]></Node>
<StgValue><ssdm name="br_ln1474"/></StgValue>
</operation>

<operation id="576" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false84.i:0 %select_ln1459 = select i1 %trunc_ln520, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1459"/></StgValue>
</operation>

<operation id="577" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
cond.false84.i:1 %br_ln1459 = br void %cond.end.i54

]]></Node>
<StgValue><ssdm name="br_ln1459"/></StgValue>
</operation>

<operation id="578" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1351_1.i:0 %vBarSel_loc_1_out_load_1 = load i8 %vBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="579" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="3" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1351_1.i:1 %trunc_ln1370 = trunc i8 %vBarSel_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1370"/></StgValue>
</operation>

<operation id="580" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_1351_1.i:2 %shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln1370, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="581" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1351_1.i:3 %br_ln1355 = br i1 %icmp_ln1027, void %if.else36.i, void %if.then32.i

]]></Node>
<StgValue><ssdm name="br_ln1355"/></StgValue>
</operation>

<operation id="582" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end57.i_ifconv:0 %hBarSel_loc_1_out_load_1 = load i8 %hBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="583" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="6" op_0_bw="8">
<![CDATA[
if.end57.i_ifconv:1 %trunc_ln1370_1 = trunc i8 %hBarSel_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1370_1"/></StgValue>
</operation>

<operation id="584" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end57.i_ifconv:2 %or_ln1370 = or i6 %shl_ln3, i6 %trunc_ln1370_1

]]></Node>
<StgValue><ssdm name="or_ln1370"/></StgValue>
</operation>

<operation id="585" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="6">
<![CDATA[
if.end57.i_ifconv:3 %zext_ln1374 = zext i6 %or_ln1370

]]></Node>
<StgValue><ssdm name="zext_ln1374"/></StgValue>
</operation>

<operation id="586" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end57.i_ifconv:4 %tpgTartanBarArray_addr = getelementptr i3 %tpgTartanBarArray, i64 0, i64 %zext_ln1374

]]></Node>
<StgValue><ssdm name="tpgTartanBarArray_addr"/></StgValue>
</operation>

<operation id="587" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="3" op_0_bw="6">
<![CDATA[
if.end57.i_ifconv:5 %tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr

]]></Node>
<StgValue><ssdm name="tpgTartanBarArray_load"/></StgValue>
</operation>

<operation id="588" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end57.i_ifconv:26 %br_ln1384 = br i1 %cmp2_i321_read, void %if.end57.i_ifconv.for.inc_crit_edge, void %cond.true116.i

]]></Node>
<StgValue><ssdm name="br_ln1384"/></StgValue>
</operation>

<operation id="589" st_id="19" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:14 %mul_ln1311 = mul i28 %sext_ln1310, i28 221

]]></Node>
<StgValue><ssdm name="mul_ln1311"/></StgValue>
</operation>

<operation id="590" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32">
<![CDATA[
sw.bb22:0 %s_1 = load i32 %s

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="591" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="32">
<![CDATA[
sw.bb22:1 %empty_71 = trunc i32 %s_1

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="592" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb22:2 %br_ln1200 = br i1 %icmp_ln1027, void %if.else.i399, void %if.then.i398

]]></Node>
<StgValue><ssdm name="br_ln1200"/></StgValue>
</operation>

<operation id="593" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="8">
<![CDATA[
if.else17.i:0 %hBarSel_4_loc_1_out_load = load i8 %hBarSel_4_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_4_loc_1_out_load"/></StgValue>
</operation>

<operation id="594" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="3" op_0_bw="8">
<![CDATA[
if.else17.i:3 %trunc_ln520_6 = trunc i8 %hBarSel_4_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln520_6"/></StgValue>
</operation>

<operation id="595" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else17.i:4 %add_ln1212 = add i3 %trunc_ln520_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1212"/></StgValue>
</operation>

<operation id="596" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="3">
<![CDATA[
if.else17.i:5 %zext_ln1212 = zext i3 %add_ln1212

]]></Node>
<StgValue><ssdm name="zext_ln1212"/></StgValue>
</operation>

<operation id="597" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else17.i:6 %store_ln1212 = store i8 %zext_ln1212, i8 %hBarSel_2

]]></Node>
<StgValue><ssdm name="store_ln1212"/></StgValue>
</operation>

<operation id="598" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else17.i:7 %store_ln1212 = store i8 %zext_ln1212, i8 %hBarSel_4_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1212"/></StgValue>
</operation>

<operation id="599" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
if.else17.i:8 %br_ln0 = br void %if.end32.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i398:0 %store_ln1202 = store i8 %empty_71, i8 %hBarSel_2

]]></Node>
<StgValue><ssdm name="store_ln1202"/></StgValue>
</operation>

<operation id="601" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i398:2 %store_ln1204 = store i8 %empty_71, i8 %hBarSel_4_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1204"/></StgValue>
</operation>

<operation id="602" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
if.then.i398:3 %br_ln1204 = br void %if.end32.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1204"/></StgValue>
</operation>

<operation id="603" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i386:0 %select_ln1183 = select i1 %trunc_ln520, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1183"/></StgValue>
</operation>

<operation id="604" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i386:1 %br_ln1183 = br void %cond.end.i391

]]></Node>
<StgValue><ssdm name="br_ln1183"/></StgValue>
</operation>

<operation id="605" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i370:0 %select_ln1162 = select i1 %trunc_ln520, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1162"/></StgValue>
</operation>

<operation id="606" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i370:1 %br_ln1162 = br void %cond.end.i375

]]></Node>
<StgValue><ssdm name="br_ln1162"/></StgValue>
</operation>

<operation id="607" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i355:0 %select_ln1141 = select i1 %trunc_ln520, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1141"/></StgValue>
</operation>

<operation id="608" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i355:1 %br_ln1141 = br void %cond.end.i360

]]></Node>
<StgValue><ssdm name="br_ln1141"/></StgValue>
</operation>

<operation id="609" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i337:0 %select_ln1120 = select i1 %trunc_ln520, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1120"/></StgValue>
</operation>

<operation id="610" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i337:1 %br_ln1120 = br void %cond.end.i342

]]></Node>
<StgValue><ssdm name="br_ln1120"/></StgValue>
</operation>

<operation id="611" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i:0 %select_ln1099 = select i1 %trunc_ln520, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1099"/></StgValue>
</operation>

<operation id="612" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="0"/>
<literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i:1 %br_ln1099 = br void %cond.end.i

]]></Node>
<StgValue><ssdm name="br_ln1099"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="613" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="4">
<![CDATA[
if.end49.i:5 %DPtpgBarArray_load = load i4 %DPtpgBarArray_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarArray_load"/></StgValue>
</operation>

<operation id="614" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="3">
<![CDATA[
if.end49.i:6 %zext_ln1739_1 = zext i3 %DPtpgBarArray_load

]]></Node>
<StgValue><ssdm name="zext_ln1739_1"/></StgValue>
</operation>

<operation id="615" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end49.i:7 %br_ln1735 = br i1 %cmp2_i321_read, void %if.else124.i, void %if.then57.i

]]></Node>
<StgValue><ssdm name="br_ln1735"/></StgValue>
</operation>

<operation id="616" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else124.i:0 %and_ln1756 = and i1 %cmp141_i_read, i1 %trunc_ln520

]]></Node>
<StgValue><ssdm name="and_ln1756"/></StgValue>
</operation>

<operation id="617" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else171.i:0 %DPtpgBarSelYuv_709_y_addr = getelementptr i8 %DPtpgBarSelYuv_709_y, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_y_addr"/></StgValue>
</operation>

<operation id="618" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="3">
<![CDATA[
if.else171.i:1 %pix_val_V_14 = load i3 %DPtpgBarSelYuv_709_y_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_14"/></StgValue>
</operation>

<operation id="619" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else171.i:2 %DPtpgBarSelYuv_709_v_addr = getelementptr i8 %DPtpgBarSelYuv_709_v, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v_addr"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="3">
<![CDATA[
if.else171.i:3 %pix_val_V_15 = load i3 %DPtpgBarSelYuv_709_v_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_15"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else171.i:6 %br_ln1766 = br i1 %and_ln1756, void %cond.true194.i, void %if.else171.i.for.inc_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1766"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
<literal name="and_ln1756" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.true194.i:0 %DPtpgBarSelYuv_709_u_addr = getelementptr i8 %DPtpgBarSelYuv_709_u, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u_addr"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
<literal name="and_ln1756" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="3">
<![CDATA[
cond.true194.i:1 %DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u_load"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then127.i:0 %DPtpgBarSelYuv_601_y_addr = getelementptr i8 %DPtpgBarSelYuv_601_y, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_y_addr"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="3">
<![CDATA[
if.then127.i:1 %pix_val_V_12 = load i3 %DPtpgBarSelYuv_601_y_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_12"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then127.i:2 %DPtpgBarSelYuv_601_v_addr = getelementptr i8 %DPtpgBarSelYuv_601_v, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v_addr"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="3">
<![CDATA[
if.then127.i:3 %pix_val_V_13 = load i3 %DPtpgBarSelYuv_601_v_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_13"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then127.i:6 %br_ln1756 = br i1 %and_ln1756, void %cond.true.i25, void %if.then127.i.for.inc_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1756"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
<literal name="and_ln1756" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.true.i25:0 %DPtpgBarSelYuv_601_u_addr = getelementptr i8 %DPtpgBarSelYuv_601_u, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u_addr"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
<literal name="and_ln1756" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="3">
<![CDATA[
cond.true.i25:1 %DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u_load"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else89.i:0 %DPtpgBarSelRgb_CEA_r_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_r, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_r_addr"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="3">
<![CDATA[
if.else89.i:1 %pix_val_V_9 = load i3 %DPtpgBarSelRgb_CEA_r_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_9"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else89.i:3 %DPtpgBarSelRgb_CEA_g_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_g, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g_addr"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="3">
<![CDATA[
if.else89.i:4 %pix_val_V_10 = load i3 %DPtpgBarSelRgb_CEA_g_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_10"/></StgValue>
</operation>

<operation id="635" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else89.i:6 %DPtpgBarSelRgb_CEA_b_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_b, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b_addr"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="3">
<![CDATA[
if.else89.i:7 %pix_val_V_11 = load i3 %DPtpgBarSelRgb_CEA_b_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_11"/></StgValue>
</operation>

<operation id="637" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then60.i:0 %DPtpgBarSelRgb_VESA_r_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_r, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_r_addr"/></StgValue>
</operation>

<operation id="638" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="2" op_0_bw="3">
<![CDATA[
if.then60.i:1 %pix_val_V_6 = load i3 %DPtpgBarSelRgb_VESA_r_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_6"/></StgValue>
</operation>

<operation id="639" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then60.i:3 %DPtpgBarSelRgb_VESA_g_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_g, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g_addr"/></StgValue>
</operation>

<operation id="640" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="3">
<![CDATA[
if.then60.i:4 %pix_val_V_7 = load i3 %DPtpgBarSelRgb_VESA_g_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_7"/></StgValue>
</operation>

<operation id="641" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then60.i:6 %DPtpgBarSelRgb_VESA_b_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_b, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b_addr"/></StgValue>
</operation>

<operation id="642" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="3">
<![CDATA[
if.then60.i:7 %pix_val_V_8 = load i3 %DPtpgBarSelRgb_VESA_b_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_8"/></StgValue>
</operation>

<operation id="643" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="2" op_0_bw="5">
<![CDATA[
if.end53.i_ifconv:5 %tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_load"/></StgValue>
</operation>

<operation id="644" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="2">
<![CDATA[
if.end53.i_ifconv:6 %sext_ln1555 = sext i2 %tpgCheckerBoardArray_load

]]></Node>
<StgValue><ssdm name="sext_ln1555"/></StgValue>
</operation>

<operation id="645" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="3">
<![CDATA[
if.end53.i_ifconv:7 %zext_ln1555_1 = zext i3 %sext_ln1555

]]></Node>
<StgValue><ssdm name="zext_ln1555_1"/></StgValue>
</operation>

<operation id="646" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end53.i_ifconv:8 %tpgBarSelRgb_r_addr_2 = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %zext_ln1555_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_addr_2"/></StgValue>
</operation>

<operation id="647" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="2" op_0_bw="3">
<![CDATA[
if.end53.i_ifconv:9 %tpgBarSelRgb_r_load_2 = load i3 %tpgBarSelRgb_r_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_2"/></StgValue>
</operation>

<operation id="648" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end53.i_ifconv:11 %tpgBarSelYuv_y_addr_2 = getelementptr i8 %tpgBarSelYuv_y, i64 0, i64 %zext_ln1555_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_addr_2"/></StgValue>
</operation>

<operation id="649" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="3">
<![CDATA[
if.end53.i_ifconv:12 %tpgBarSelYuv_y_load_2 = load i3 %tpgBarSelYuv_y_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_2"/></StgValue>
</operation>

<operation id="650" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end53.i_ifconv:14 %tpgBarSelRgb_g_addr_2 = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %zext_ln1555_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_addr_2"/></StgValue>
</operation>

<operation id="651" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="3">
<![CDATA[
if.end53.i_ifconv:15 %tpgBarSelRgb_g_load_2 = load i3 %tpgBarSelRgb_g_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_2"/></StgValue>
</operation>

<operation id="652" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end53.i_ifconv:17 %tpgBarSelYuv_u_addr_2 = getelementptr i8 %tpgBarSelYuv_u, i64 0, i64 %zext_ln1555_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_addr_2"/></StgValue>
</operation>

<operation id="653" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="3">
<![CDATA[
if.end53.i_ifconv:18 %tpgBarSelYuv_u_load_2 = load i3 %tpgBarSelYuv_u_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_2"/></StgValue>
</operation>

<operation id="654" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end53.i_ifconv:19 %tpgBarSelYuv_v_addr_2 = getelementptr i8 %tpgBarSelYuv_v, i64 0, i64 %zext_ln1555_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_addr_2"/></StgValue>
</operation>

<operation id="655" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="3">
<![CDATA[
if.end53.i_ifconv:20 %tpgBarSelYuv_v_load_2 = load i3 %tpgBarSelYuv_v_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_2"/></StgValue>
</operation>

<operation id="656" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.true113.i:0 %tpgBarSelRgb_b_addr_2 = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %zext_ln1555_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_addr_2"/></StgValue>
</operation>

<operation id="657" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="2" op_0_bw="3">
<![CDATA[
cond.true113.i:1 %tpgBarSelRgb_b_load_2 = load i3 %tpgBarSelRgb_b_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_2"/></StgValue>
</operation>

<operation id="658" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="16">
<![CDATA[
sw.bb30_ifconv:28 %trunc_ln1235 = trunc i16 %r

]]></Node>
<StgValue><ssdm name="trunc_ln1235"/></StgValue>
</operation>

<operation id="659" st_id="20" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
sw.bb30_ifconv:95 %mul_ln1257_2 = mul i21 %zext_ln1257_3, i21 29

]]></Node>
<StgValue><ssdm name="mul_ln1257_2"/></StgValue>
</operation>

<operation id="660" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="25" op_0_bw="21">
<![CDATA[
sw.bb30_ifconv:96 %zext_ln1257_4 = zext i21 %mul_ln1257_2

]]></Node>
<StgValue><ssdm name="zext_ln1257_4"/></StgValue>
</operation>

<operation id="661" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:99 %add_ln1257_1 = add i24 %mul_ln1257_1, i24 %zext_ln1257_5

]]></Node>
<StgValue><ssdm name="add_ln1257_1"/></StgValue>
</operation>

<operation id="662" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="25" op_0_bw="24">
<![CDATA[
sw.bb30_ifconv:100 %zext_ln1257_6 = zext i24 %add_ln1257_1

]]></Node>
<StgValue><ssdm name="zext_ln1257_6"/></StgValue>
</operation>

<operation id="663" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="21">
<![CDATA[
sw.bb30_ifconv:101 %trunc_ln1257 = trunc i21 %mul_ln1257_2

]]></Node>
<StgValue><ssdm name="trunc_ln1257"/></StgValue>
</operation>

<operation id="664" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="24">
<![CDATA[
sw.bb30_ifconv:102 %trunc_ln1257_1 = trunc i24 %add_ln1257_1

]]></Node>
<StgValue><ssdm name="trunc_ln1257_1"/></StgValue>
</operation>

<operation id="665" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
sw.bb30_ifconv:103 %add_ln1257_2 = add i25 %zext_ln1257_6, i25 %zext_ln1257_4

]]></Node>
<StgValue><ssdm name="add_ln1257_2"/></StgValue>
</operation>

<operation id="666" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:104 %add_ln1257_3 = add i16 %trunc_ln1257_1, i16 %trunc_ln1257

]]></Node>
<StgValue><ssdm name="add_ln1257_3"/></StgValue>
</operation>

<operation id="667" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
sw.bb30_ifconv:107 %shl_ln1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %b, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="668" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="25" op_0_bw="23">
<![CDATA[
sw.bb30_ifconv:108 %zext_ln1258 = zext i23 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1258"/></StgValue>
</operation>

<operation id="669" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:111 %add_ln1258_1 = add i24 %mul_ln1258_1, i24 %sext_ln1258

]]></Node>
<StgValue><ssdm name="add_ln1258_1"/></StgValue>
</operation>

<operation id="670" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="25" op_0_bw="24">
<![CDATA[
sw.bb30_ifconv:112 %sext_ln1258_1 = sext i24 %add_ln1258_1

]]></Node>
<StgValue><ssdm name="sext_ln1258_1"/></StgValue>
</operation>

<operation id="671" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
sw.bb30_ifconv:113 %add_ln1258_2 = add i25 %sext_ln1258_1, i25 %zext_ln1258

]]></Node>
<StgValue><ssdm name="add_ln1258_2"/></StgValue>
</operation>

<operation id="672" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="17" op_0_bw="17" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:114 %u = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %add_ln1258_2, i32 8, i32 24

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="673" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
sw.bb30_ifconv:115 %shl_ln2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %r, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="674" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="24" op_0_bw="23">
<![CDATA[
sw.bb30_ifconv:116 %zext_ln1259 = zext i23 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln1259"/></StgValue>
</operation>

<operation id="675" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:120 %add_ln1259 = add i24 %zext_ln1259, i24 32896

]]></Node>
<StgValue><ssdm name="add_ln1259"/></StgValue>
</operation>

<operation id="676" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="25" op_0_bw="24">
<![CDATA[
sw.bb30_ifconv:121 %zext_ln1259_1 = zext i24 %add_ln1259

]]></Node>
<StgValue><ssdm name="zext_ln1259_1"/></StgValue>
</operation>

<operation id="677" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
sw.bb30_ifconv:122 %add_ln1259_1 = add i24 %mul_ln1259, i24 %sext_ln1259

]]></Node>
<StgValue><ssdm name="add_ln1259_1"/></StgValue>
</operation>

<operation id="678" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="25" op_0_bw="24">
<![CDATA[
sw.bb30_ifconv:123 %sext_ln1259_1 = sext i24 %add_ln1259_1

]]></Node>
<StgValue><ssdm name="sext_ln1259_1"/></StgValue>
</operation>

<operation id="679" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
sw.bb30_ifconv:124 %add_ln1259_2 = add i25 %sext_ln1259_1, i25 %zext_ln1259_1

]]></Node>
<StgValue><ssdm name="add_ln1259_2"/></StgValue>
</operation>

<operation id="680" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="17" op_0_bw="17" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:125 %v = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %add_ln1259_2, i32 8, i32 24

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="681" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="9" op_0_bw="9" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:126 %tmp_18 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %add_ln1257_2, i32 16, i32 24

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="682" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
sw.bb30_ifconv:127 %icmp_ln1260 = icmp_ne  i9 %tmp_18, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln1260"/></StgValue>
</operation>

<operation id="683" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:128 %trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln1257_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="684" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:129 %r_1 = select i1 %icmp_ln1260, i8 255, i8 %trunc_ln8

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="685" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="9" op_0_bw="9" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:130 %tmp_19 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %add_ln1258_2, i32 16, i32 24

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="686" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
sw.bb30_ifconv:131 %icmp_ln1261 = icmp_sgt  i9 %tmp_19, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln1261"/></StgValue>
</operation>

<operation id="687" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="9" op_0_bw="9" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:136 %tmp_20 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %add_ln1259_2, i32 16, i32 24

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="688" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
sw.bb30_ifconv:137 %icmp_ln1262 = icmp_sgt  i9 %tmp_20, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln1262"/></StgValue>
</operation>

<operation id="689" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:142 %r_2 = select i1 %cmp2_i321_read, i8 %trunc_ln1235, i8 %r_1

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="690" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end129.i:0 %phi_ln1474 = phi i2 %select_ln1474, void %cond.false125.i, i2 1, void %if.else107.i

]]></Node>
<StgValue><ssdm name="phi_ln1474"/></StgValue>
</operation>

<operation id="691" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="2">
<![CDATA[
cond.end129.i:1 %zext_ln1474 = zext i2 %phi_ln1474

]]></Node>
<StgValue><ssdm name="zext_ln1474"/></StgValue>
</operation>

<operation id="692" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end129.i:2 %blkYuv_1_addr = getelementptr i8 %blkYuv_1, i64 0, i64 %zext_ln1474

]]></Node>
<StgValue><ssdm name="blkYuv_1_addr"/></StgValue>
</operation>

<operation id="693" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="2">
<![CDATA[
cond.end129.i:3 %blkYuv_1_load = load i2 %blkYuv_1_addr

]]></Node>
<StgValue><ssdm name="blkYuv_1_load"/></StgValue>
</operation>

<operation id="694" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i54:0 %phi_ln1459 = phi i2 %select_ln1459, void %cond.false84.i, i2 1, void %if.then71.i

]]></Node>
<StgValue><ssdm name="phi_ln1459"/></StgValue>
</operation>

<operation id="695" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i54:1 %zext_ln1459 = zext i2 %phi_ln1459

]]></Node>
<StgValue><ssdm name="zext_ln1459"/></StgValue>
</operation>

<operation id="696" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i54:2 %whiYuv_1_addr = getelementptr i8 %whiYuv_1, i64 0, i64 %zext_ln1459

]]></Node>
<StgValue><ssdm name="whiYuv_1_addr"/></StgValue>
</operation>

<operation id="697" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i54:3 %whiYuv_1_load = load i2 %whiYuv_1_addr

]]></Node>
<StgValue><ssdm name="whiYuv_1_load"/></StgValue>
</operation>

<operation id="698" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="3" op_0_bw="6">
<![CDATA[
if.end57.i_ifconv:5 %tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr

]]></Node>
<StgValue><ssdm name="tpgTartanBarArray_load"/></StgValue>
</operation>

<operation id="699" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="3">
<![CDATA[
if.end57.i_ifconv:6 %zext_ln1374_1 = zext i3 %tpgTartanBarArray_load

]]></Node>
<StgValue><ssdm name="zext_ln1374_1"/></StgValue>
</operation>

<operation id="700" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end57.i_ifconv:7 %tpgBarSelRgb_r_addr_1 = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %zext_ln1374_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_addr_1"/></StgValue>
</operation>

<operation id="701" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="2" op_0_bw="3">
<![CDATA[
if.end57.i_ifconv:8 %tpgBarSelRgb_r_load_1 = load i3 %tpgBarSelRgb_r_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_1"/></StgValue>
</operation>

<operation id="702" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end57.i_ifconv:10 %tpgBarSelYuv_y_addr_1 = getelementptr i8 %tpgBarSelYuv_y, i64 0, i64 %zext_ln1374_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_addr_1"/></StgValue>
</operation>

<operation id="703" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="3">
<![CDATA[
if.end57.i_ifconv:11 %tpgBarSelYuv_y_load_1 = load i3 %tpgBarSelYuv_y_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_1"/></StgValue>
</operation>

<operation id="704" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end57.i_ifconv:13 %tpgBarSelRgb_g_addr_1 = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %zext_ln1374_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_addr_1"/></StgValue>
</operation>

<operation id="705" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="2" op_0_bw="3">
<![CDATA[
if.end57.i_ifconv:14 %tpgBarSelRgb_g_load_1 = load i3 %tpgBarSelRgb_g_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_1"/></StgValue>
</operation>

<operation id="706" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end57.i_ifconv:16 %tpgBarSelYuv_u_addr_1 = getelementptr i8 %tpgBarSelYuv_u, i64 0, i64 %zext_ln1374_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_addr_1"/></StgValue>
</operation>

<operation id="707" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="3">
<![CDATA[
if.end57.i_ifconv:17 %tpgBarSelYuv_u_load_1 = load i3 %tpgBarSelYuv_u_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_1"/></StgValue>
</operation>

<operation id="708" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end57.i_ifconv:18 %tpgBarSelYuv_v_addr_1 = getelementptr i8 %tpgBarSelYuv_v, i64 0, i64 %zext_ln1374_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_addr_1"/></StgValue>
</operation>

<operation id="709" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="3">
<![CDATA[
if.end57.i_ifconv:19 %tpgBarSelYuv_v_load_1 = load i3 %tpgBarSelYuv_v_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_1"/></StgValue>
</operation>

<operation id="710" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.true116.i:0 %tpgBarSelRgb_b_addr_1 = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %zext_ln1374_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_addr_1"/></StgValue>
</operation>

<operation id="711" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="2" op_0_bw="3">
<![CDATA[
cond.true116.i:1 %tpgBarSelRgb_b_load_1 = load i3 %tpgBarSelRgb_b_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_1"/></StgValue>
</operation>

<operation id="712" st_id="20" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:14 %mul_ln1311 = mul i28 %sext_ln1310, i28 221

]]></Node>
<StgValue><ssdm name="mul_ln1311"/></StgValue>
</operation>

<operation id="713" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="27" op_0_bw="28">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:15 %trunc_ln1311 = trunc i28 %mul_ln1311

]]></Node>
<StgValue><ssdm name="trunc_ln1311"/></StgValue>
</operation>

<operation id="714" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:16 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln1311, i32 27

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="715" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:17 %sub_ln1311 = sub i27 0, i27 %trunc_ln1311

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="716" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:18 %trunc_ln1311_1 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sub_ln1311, i32 19, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln1311_1"/></StgValue>
</operation>

<operation id="717" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:19 %sub_ln1311_1 = sub i8 0, i8 %trunc_ln1311_1

]]></Node>
<StgValue><ssdm name="sub_ln1311_1"/></StgValue>
</operation>

<operation id="718" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="8" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:20 %trunc_ln1311_2 = partselect i8 @_ssdm_op_PartSelect.i8.i28.i32.i32, i28 %mul_ln1311, i32 19, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln1311_2"/></StgValue>
</operation>

<operation id="719" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:21 %select_ln1311 = select i1 %tmp_24, i8 %sub_ln1311_1, i8 %trunc_ln1311_2

]]></Node>
<StgValue><ssdm name="select_ln1311"/></StgValue>
</operation>

<operation id="720" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:22 %add_ln1314 = add i8 %select_ln1311, i8 144

]]></Node>
<StgValue><ssdm name="add_ln1314"/></StgValue>
</operation>

<operation id="721" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32.i_ifconv:0 %hBarSel_4_loc_1_out_load_1 = load i8 %hBarSel_4_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_4_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="722" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="8">
<![CDATA[
if.end32.i_ifconv:1 %zext_ln1215 = zext i8 %hBarSel_4_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1215"/></StgValue>
</operation>

<operation id="723" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32.i_ifconv:2 %tpgBarSelRgb_r_addr = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %zext_ln1215

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_addr"/></StgValue>
</operation>

<operation id="724" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="2" op_0_bw="3">
<![CDATA[
if.end32.i_ifconv:3 %tpgBarSelRgb_r_load = load i3 %tpgBarSelRgb_r_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load"/></StgValue>
</operation>

<operation id="725" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32.i_ifconv:5 %tpgBarSelYuv_y_addr = getelementptr i8 %tpgBarSelYuv_y, i64 0, i64 %zext_ln1215

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_addr"/></StgValue>
</operation>

<operation id="726" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="3">
<![CDATA[
if.end32.i_ifconv:6 %tpgBarSelYuv_y_load = load i3 %tpgBarSelYuv_y_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load"/></StgValue>
</operation>

<operation id="727" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32.i_ifconv:8 %tpgBarSelRgb_g_addr = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %zext_ln1215

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_addr"/></StgValue>
</operation>

<operation id="728" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="2" op_0_bw="3">
<![CDATA[
if.end32.i_ifconv:9 %tpgBarSelRgb_g_load = load i3 %tpgBarSelRgb_g_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load"/></StgValue>
</operation>

<operation id="729" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32.i_ifconv:11 %tpgBarSelYuv_u_addr = getelementptr i8 %tpgBarSelYuv_u, i64 0, i64 %zext_ln1215

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_addr"/></StgValue>
</operation>

<operation id="730" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="3">
<![CDATA[
if.end32.i_ifconv:12 %tpgBarSelYuv_u_load = load i3 %tpgBarSelYuv_u_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load"/></StgValue>
</operation>

<operation id="731" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32.i_ifconv:13 %tpgBarSelYuv_v_addr = getelementptr i8 %tpgBarSelYuv_v, i64 0, i64 %zext_ln1215

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_addr"/></StgValue>
</operation>

<operation id="732" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="3">
<![CDATA[
if.end32.i_ifconv:14 %tpgBarSelYuv_v_load = load i3 %tpgBarSelYuv_v_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load"/></StgValue>
</operation>

<operation id="733" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32.i_ifconv:21 %br_ln1223 = br i1 %cmp2_i321_read, void %if.end32.i_ifconv.for.inc_crit_edge, void %cond.true84.i

]]></Node>
<StgValue><ssdm name="br_ln1223"/></StgValue>
</operation>

<operation id="734" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.true84.i:0 %tpgBarSelRgb_b_addr = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %zext_ln1215

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_addr"/></StgValue>
</operation>

<operation id="735" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="2" op_0_bw="3">
<![CDATA[
cond.true84.i:1 %tpgBarSelRgb_b_load = load i3 %tpgBarSelRgb_b_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load"/></StgValue>
</operation>

<operation id="736" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i391:0 %phi_ln1183 = phi i2 %select_ln1183, void %cond.false8.i386, i2 1, void %sw.bb20

]]></Node>
<StgValue><ssdm name="phi_ln1183"/></StgValue>
</operation>

<operation id="737" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i391:1 %zext_ln1183 = zext i2 %phi_ln1183

]]></Node>
<StgValue><ssdm name="zext_ln1183"/></StgValue>
</operation>

<operation id="738" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i391:2 %whiYuv_addr = getelementptr i8 %whiYuv, i64 0, i64 %zext_ln1183

]]></Node>
<StgValue><ssdm name="whiYuv_addr"/></StgValue>
</operation>

<operation id="739" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i391:3 %whiYuv_load = load i2 %whiYuv_addr

]]></Node>
<StgValue><ssdm name="whiYuv_load"/></StgValue>
</operation>

<operation id="740" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i375:0 %phi_ln1162 = phi i2 %select_ln1162, void %cond.false8.i370, i2 1, void %sw.bb18

]]></Node>
<StgValue><ssdm name="phi_ln1162"/></StgValue>
</operation>

<operation id="741" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i375:1 %zext_ln1162 = zext i2 %phi_ln1162

]]></Node>
<StgValue><ssdm name="zext_ln1162"/></StgValue>
</operation>

<operation id="742" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i375:2 %blkYuv_addr = getelementptr i8 %blkYuv, i64 0, i64 %zext_ln1162

]]></Node>
<StgValue><ssdm name="blkYuv_addr"/></StgValue>
</operation>

<operation id="743" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i375:3 %blkYuv_load = load i2 %blkYuv_addr

]]></Node>
<StgValue><ssdm name="blkYuv_load"/></StgValue>
</operation>

<operation id="744" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i360:0 %phi_ln1141 = phi i2 %select_ln1141, void %cond.false8.i355, i2 1, void %sw.bb16

]]></Node>
<StgValue><ssdm name="phi_ln1141"/></StgValue>
</operation>

<operation id="745" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i360:1 %zext_ln1141 = zext i2 %phi_ln1141

]]></Node>
<StgValue><ssdm name="zext_ln1141"/></StgValue>
</operation>

<operation id="746" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i360:2 %bluYuv_addr = getelementptr i8 %bluYuv, i64 0, i64 %zext_ln1141

]]></Node>
<StgValue><ssdm name="bluYuv_addr"/></StgValue>
</operation>

<operation id="747" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i360:3 %bluYuv_load = load i2 %bluYuv_addr

]]></Node>
<StgValue><ssdm name="bluYuv_load"/></StgValue>
</operation>

<operation id="748" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i342:0 %phi_ln1120 = phi i2 %select_ln1120, void %cond.false8.i337, i2 1, void %sw.bb14

]]></Node>
<StgValue><ssdm name="phi_ln1120"/></StgValue>
</operation>

<operation id="749" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i342:1 %zext_ln1120 = zext i2 %phi_ln1120

]]></Node>
<StgValue><ssdm name="zext_ln1120"/></StgValue>
</operation>

<operation id="750" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i342:2 %grnYuv_addr = getelementptr i8 %grnYuv, i64 0, i64 %zext_ln1120

]]></Node>
<StgValue><ssdm name="grnYuv_addr"/></StgValue>
</operation>

<operation id="751" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i342:3 %grnYuv_load = load i2 %grnYuv_addr

]]></Node>
<StgValue><ssdm name="grnYuv_load"/></StgValue>
</operation>

<operation id="752" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i:0 %phi_ln1099 = phi i2 %select_ln1099, void %cond.false8.i, i2 1, void %sw.bb12

]]></Node>
<StgValue><ssdm name="phi_ln1099"/></StgValue>
</operation>

<operation id="753" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i:1 %zext_ln1099 = zext i2 %phi_ln1099

]]></Node>
<StgValue><ssdm name="zext_ln1099"/></StgValue>
</operation>

<operation id="754" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i:2 %redYuv_addr = getelementptr i8 %redYuv, i64 0, i64 %zext_ln1099

]]></Node>
<StgValue><ssdm name="redYuv_addr"/></StgValue>
</operation>

<operation id="755" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i:3 %redYuv_load = load i2 %redYuv_addr

]]></Node>
<StgValue><ssdm name="redYuv_load"/></StgValue>
</operation>

<operation id="756" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1050" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="16">
<![CDATA[
if.then5.i:0 %rampVal_loc_1_out_load = load i16 %rampVal_loc_1_out

]]></Node>
<StgValue><ssdm name="rampVal_loc_1_out_load"/></StgValue>
</operation>

<operation id="757" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1050" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="16">
<![CDATA[
if.then5.i:1 %trunc_ln520_5 = trunc i16 %rampVal_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln520_5"/></StgValue>
</operation>

<operation id="758" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1050" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then5.i:2 %add_ln1056 = add i8 %trunc_ln520_5, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1056"/></StgValue>
</operation>

<operation id="759" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1050" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="8">
<![CDATA[
if.then5.i:3 %zext_ln1056 = zext i8 %add_ln1056

]]></Node>
<StgValue><ssdm name="zext_ln1056"/></StgValue>
</operation>

<operation id="760" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1050" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then5.i:4 %store_ln1056 = store i8 %add_ln1056, i8 %rampVal

]]></Node>
<StgValue><ssdm name="store_ln1056"/></StgValue>
</operation>

<operation id="761" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1050" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then5.i:5 %store_ln1057 = store i16 %zext_ln1056, i16 %rampVal_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1057"/></StgValue>
</operation>

<operation id="762" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
<literal name="icmp_ln1027" val="1"/>
<literal name="icmp_ln1050" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0">
<![CDATA[
if.then5.i:6 %br_ln1057 = br void %_Z22tpgPatternVerticalRampttth.exit

]]></Node>
<StgValue><ssdm name="br_ln1057"/></StgValue>
</operation>

<operation id="763" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
<literal name="icmp_ln1050" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i315:0 %store_ln1052 = store i8 %rampStart_1_read, i8 %rampVal

]]></Node>
<StgValue><ssdm name="store_ln1052"/></StgValue>
</operation>

<operation id="764" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
<literal name="icmp_ln1050" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i315:1 %store_ln1053 = store i16 %zext_ln1032_cast, i16 %rampVal_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1053"/></StgValue>
</operation>

<operation id="765" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
<literal name="icmp_ln1050" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0">
<![CDATA[
if.then.i315:2 %br_ln1053 = br void %_Z22tpgPatternVerticalRampttth.exit

]]></Node>
<StgValue><ssdm name="br_ln1053"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="766" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="3">
<![CDATA[
if.else171.i:1 %pix_val_V_14 = load i3 %DPtpgBarSelYuv_709_y_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_14"/></StgValue>
</operation>

<operation id="767" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="3">
<![CDATA[
if.else171.i:3 %pix_val_V_15 = load i3 %DPtpgBarSelYuv_709_v_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_15"/></StgValue>
</operation>

<operation id="768" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else171.i:4 %store_ln1766 = store i8 %pix_val_V_15, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1766"/></StgValue>
</operation>

<operation id="769" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else171.i:5 %store_ln1766 = store i8 %pix_val_V_14, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1766"/></StgValue>
</operation>

<operation id="770" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
<literal name="and_ln1756" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="3">
<![CDATA[
cond.true194.i:1 %DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u_load"/></StgValue>
</operation>

<operation id="771" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
<literal name="and_ln1756" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true194.i:2 %store_ln1766 = store i8 %DPtpgBarSelYuv_709_u_load, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1766"/></StgValue>
</operation>

<operation id="772" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
<literal name="and_ln1756" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
cond.true194.i:3 %br_ln1766 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1766"/></StgValue>
</operation>

<operation id="773" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
<literal name="and_ln1756" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else171.i.for.inc_crit_edge:0 %store_ln1766 = store i8 %pix_val_V_15, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1766"/></StgValue>
</operation>

<operation id="774" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="0"/>
<literal name="and_ln1756" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
if.else171.i.for.inc_crit_edge:1 %br_ln1766 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1766"/></StgValue>
</operation>

<operation id="775" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="3">
<![CDATA[
if.then127.i:1 %pix_val_V_12 = load i3 %DPtpgBarSelYuv_601_y_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_12"/></StgValue>
</operation>

<operation id="776" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="3">
<![CDATA[
if.then127.i:3 %pix_val_V_13 = load i3 %DPtpgBarSelYuv_601_v_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_13"/></StgValue>
</operation>

<operation id="777" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then127.i:4 %store_ln1756 = store i8 %pix_val_V_13, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1756"/></StgValue>
</operation>

<operation id="778" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then127.i:5 %store_ln1756 = store i8 %pix_val_V_12, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1756"/></StgValue>
</operation>

<operation id="779" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
<literal name="and_ln1756" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="3">
<![CDATA[
cond.true.i25:1 %DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u_load"/></StgValue>
</operation>

<operation id="780" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
<literal name="and_ln1756" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true.i25:2 %store_ln1756 = store i8 %DPtpgBarSelYuv_601_u_load, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1756"/></StgValue>
</operation>

<operation id="781" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
<literal name="and_ln1756" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
cond.true.i25:3 %br_ln1756 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1756"/></StgValue>
</operation>

<operation id="782" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
<literal name="and_ln1756" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then127.i.for.inc_crit_edge:0 %store_ln1756 = store i8 %pix_val_V_13, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1756"/></StgValue>
</operation>

<operation id="783" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="0"/>
<literal name="cmp126_i_read" val="1"/>
<literal name="and_ln1756" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
if.then127.i.for.inc_crit_edge:1 %br_ln1756 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1756"/></StgValue>
</operation>

<operation id="784" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="3">
<![CDATA[
if.else89.i:1 %pix_val_V_9 = load i3 %DPtpgBarSelRgb_CEA_r_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_9"/></StgValue>
</operation>

<operation id="785" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="6">
<![CDATA[
if.else89.i:2 %pix_val_V_9_cast = sext i6 %pix_val_V_9

]]></Node>
<StgValue><ssdm name="pix_val_V_9_cast"/></StgValue>
</operation>

<operation id="786" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="3">
<![CDATA[
if.else89.i:4 %pix_val_V_10 = load i3 %DPtpgBarSelRgb_CEA_g_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_10"/></StgValue>
</operation>

<operation id="787" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="6">
<![CDATA[
if.else89.i:5 %pix_val_V_10_cast = sext i6 %pix_val_V_10

]]></Node>
<StgValue><ssdm name="pix_val_V_10_cast"/></StgValue>
</operation>

<operation id="788" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="3">
<![CDATA[
if.else89.i:7 %pix_val_V_11 = load i3 %DPtpgBarSelRgb_CEA_b_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_11"/></StgValue>
</operation>

<operation id="789" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="6">
<![CDATA[
if.else89.i:8 %pix_val_V_11_cast = sext i6 %pix_val_V_11

]]></Node>
<StgValue><ssdm name="pix_val_V_11_cast"/></StgValue>
</operation>

<operation id="790" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else89.i:9 %store_ln213 = store i8 %pix_val_V_11_cast, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="791" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else89.i:10 %store_ln213 = store i8 %pix_val_V_10_cast, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="792" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else89.i:11 %store_ln213 = store i8 %pix_val_V_9_cast, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="793" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
if.else89.i:12 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="794" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="2" op_0_bw="3">
<![CDATA[
if.then60.i:1 %pix_val_V_6 = load i3 %DPtpgBarSelRgb_VESA_r_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_6"/></StgValue>
</operation>

<operation id="795" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="2">
<![CDATA[
if.then60.i:2 %sext_ln213 = sext i2 %pix_val_V_6

]]></Node>
<StgValue><ssdm name="sext_ln213"/></StgValue>
</operation>

<operation id="796" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="3">
<![CDATA[
if.then60.i:4 %pix_val_V_7 = load i3 %DPtpgBarSelRgb_VESA_g_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_7"/></StgValue>
</operation>

<operation id="797" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="2">
<![CDATA[
if.then60.i:5 %sext_ln213_1 = sext i2 %pix_val_V_7

]]></Node>
<StgValue><ssdm name="sext_ln213_1"/></StgValue>
</operation>

<operation id="798" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="3">
<![CDATA[
if.then60.i:7 %pix_val_V_8 = load i3 %DPtpgBarSelRgb_VESA_b_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_8"/></StgValue>
</operation>

<operation id="799" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="2">
<![CDATA[
if.then60.i:8 %sext_ln213_2 = sext i2 %pix_val_V_8

]]></Node>
<StgValue><ssdm name="sext_ln213_2"/></StgValue>
</operation>

<operation id="800" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then60.i:9 %store_ln1742 = store i8 %sext_ln213_2, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1742"/></StgValue>
</operation>

<operation id="801" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then60.i:10 %store_ln1742 = store i8 %sext_ln213_1, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1742"/></StgValue>
</operation>

<operation id="802" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then60.i:11 %store_ln1742 = store i8 %sext_ln213, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1742"/></StgValue>
</operation>

<operation id="803" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="19"/>
<literal name="cmp2_i321_read" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
if.then60.i:12 %br_ln1742 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1742"/></StgValue>
</operation>

<operation id="804" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb40:0 %select_ln673 = select i1 %trunc_ln520, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln673"/></StgValue>
</operation>

<operation id="805" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb40:1 %store_ln673 = store i8 %select_ln673, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="806" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb40:2 %store_ln673 = store i8 %select_ln673, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="807" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb40:3 %store_ln673 = store i8 %select_ln673, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="808" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
sw.bb40:4 %br_ln673 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln673"/></StgValue>
</operation>

<operation id="809" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
<literal name="icmp_ln1584" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16">
<![CDATA[
sw.bb38_ifconv:0 %rampVal_2_loc_1_out_load = load i16 %rampVal_2_loc_1_out

]]></Node>
<StgValue><ssdm name="rampVal_2_loc_1_out_load"/></StgValue>
</operation>

<operation id="810" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.bb38_ifconv:2 %select_ln1584 = select i1 %icmp_ln1584, i16 0, i16 %rampVal_2_loc_1_out_load

]]></Node>
<StgValue><ssdm name="select_ln1584"/></StgValue>
</operation>

<operation id="811" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="16">
<![CDATA[
sw.bb38_ifconv:3 %tmp_val = trunc i16 %select_ln1584

]]></Node>
<StgValue><ssdm name="tmp_val"/></StgValue>
</operation>

<operation id="812" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb38_ifconv:4 %tmp_val_3 = select i1 %or_ln1592_read, i8 0, i8 %tmp_val

]]></Node>
<StgValue><ssdm name="tmp_val_3"/></StgValue>
</operation>

<operation id="813" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb38_ifconv:5 %tmp_val_2 = select i1 %or_ln1592_1_read, i8 0, i8 %tmp_val

]]></Node>
<StgValue><ssdm name="tmp_val_2"/></StgValue>
</operation>

<operation id="814" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb38_ifconv:6 %tmp_val_1 = select i1 %or_ln1592_2_read, i8 0, i8 %tmp_val

]]></Node>
<StgValue><ssdm name="tmp_val_1"/></StgValue>
</operation>

<operation id="815" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb38_ifconv:7 %and_ln1616 = and i1 %cmp35_i526_read, i1 %trunc_ln520

]]></Node>
<StgValue><ssdm name="and_ln1616"/></StgValue>
</operation>

<operation id="816" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
sw.bb38_ifconv:8 %select_ln1615 = select i1 %and_ln1616, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1615"/></StgValue>
</operation>

<operation id="817" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
sw.bb38_ifconv:9 %tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 0, i8 %tmp_val_2, i8 %tmp_val_1, i2 %select_ln1615

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="818" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb38_ifconv:10 %add_ln1619 = add i16 %select_ln1584, i16 1

]]></Node>
<StgValue><ssdm name="add_ln1619"/></StgValue>
</operation>

<operation id="819" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38_ifconv:11 %store_ln666 = store i8 %tmp_val_1, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="820" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38_ifconv:12 %store_ln666 = store i8 %tmp_5, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="821" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38_ifconv:13 %store_ln666 = store i8 %tmp_val_3, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="822" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb38_ifconv:14 %store_ln666 = store i1 1, i1 %rampVal_2_flag_1

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="823" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb38_ifconv:15 %store_ln666 = store i16 %add_ln1619, i16 %rampVal_2_new_1_out

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="824" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
sw.bb38_ifconv:16 %store_ln666 = store i16 %add_ln1619, i16 %rampVal_2_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="825" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
sw.bb38_ifconv:17 %br_ln666 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="826" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="28" op_0_bw="28">
<![CDATA[
sw.bb36:0 %lfsr_r_V_1 = load i28 %rSerie_V

]]></Node>
<StgValue><ssdm name="lfsr_r_V_1"/></StgValue>
</operation>

<operation id="827" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="28">
<![CDATA[
sw.bb36:1 %trunc_ln1499 = trunc i28 %lfsr_r_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln1499"/></StgValue>
</operation>

<operation id="828" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
sw.bb36:2 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_r_V_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="829" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36:3 %lshr_ln = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_r_V_1, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="830" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb36:4 %xor_ln1498 = xor i1 %tmp_21, i1 %trunc_ln1499

]]></Node>
<StgValue><ssdm name="xor_ln1498"/></StgValue>
</operation>

<operation id="831" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
sw.bb36:5 %ret_V_4 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1498, i27 %lshr_ln

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="832" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0">
<![CDATA[
sw.bb36:6 %store_ln1795 = store i28 %ret_V_4, i28 %rSerie_V

]]></Node>
<StgValue><ssdm name="store_ln1795"/></StgValue>
</operation>

<operation id="833" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="28" op_0_bw="28">
<![CDATA[
sw.bb36:7 %lfsr_g_V_1 = load i28 %gSerie_V

]]></Node>
<StgValue><ssdm name="lfsr_g_V_1"/></StgValue>
</operation>

<operation id="834" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="28">
<![CDATA[
sw.bb36:8 %trunc_ln1499_1 = trunc i28 %lfsr_g_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln1499_1"/></StgValue>
</operation>

<operation id="835" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
sw.bb36:9 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_g_V_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="836" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36:10 %lshr_ln1498_1 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_g_V_1, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="lshr_ln1498_1"/></StgValue>
</operation>

<operation id="837" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb36:11 %xor_ln1498_1 = xor i1 %tmp_22, i1 %trunc_ln1499_1

]]></Node>
<StgValue><ssdm name="xor_ln1498_1"/></StgValue>
</operation>

<operation id="838" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
sw.bb36:12 %ret_V_5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1498_1, i27 %lshr_ln1498_1

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="839" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0">
<![CDATA[
sw.bb36:13 %store_ln1802 = store i28 %ret_V_5, i28 %gSerie_V

]]></Node>
<StgValue><ssdm name="store_ln1802"/></StgValue>
</operation>

<operation id="840" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="28" op_0_bw="28">
<![CDATA[
sw.bb36:14 %lfsr_b_V_1 = load i28 %bSerie_V

]]></Node>
<StgValue><ssdm name="lfsr_b_V_1"/></StgValue>
</operation>

<operation id="841" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="28">
<![CDATA[
sw.bb36:15 %trunc_ln1499_2 = trunc i28 %lfsr_b_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln1499_2"/></StgValue>
</operation>

<operation id="842" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
sw.bb36:16 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_b_V_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="843" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36:17 %lshr_ln1498_2 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_b_V_1, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="lshr_ln1498_2"/></StgValue>
</operation>

<operation id="844" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb36:18 %xor_ln1498_2 = xor i1 %tmp_23, i1 %trunc_ln1499_2

]]></Node>
<StgValue><ssdm name="xor_ln1498_2"/></StgValue>
</operation>

<operation id="845" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
sw.bb36:19 %ret_V_6 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1498_2, i27 %lshr_ln1498_2

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="846" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0">
<![CDATA[
sw.bb36:20 %store_ln1809 = store i28 %ret_V_6, i28 %bSerie_V

]]></Node>
<StgValue><ssdm name="store_ln1809"/></StgValue>
</operation>

<operation id="847" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="7" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36:21 %tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %lfsr_r_V_1, i32 21, i32 27

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="848" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
sw.bb36:22 %trunc_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln1498, i7 %tmp_7

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="849" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb36:23 %and_ln1817 = and i1 %cmp35_i526_read, i1 %trunc_ln520

]]></Node>
<StgValue><ssdm name="and_ln1817"/></StgValue>
</operation>

<operation id="850" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="7" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36:24 %tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %lfsr_b_V_1, i32 21, i32 27

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="851" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
sw.bb36:25 %tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln1498_2, i7 %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="852" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="7" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36:26 %tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %lfsr_g_V_1, i32 21, i32 27

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="853" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
sw.bb36:27 %tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln1498_1, i7 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="854" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb36:28 %select_ln1817 = select i1 %and_ln1817, i8 %tmp_9, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln1817"/></StgValue>
</operation>

<operation id="855" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb36:29 %store_ln659 = store i8 %tmp_9, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln659"/></StgValue>
</operation>

<operation id="856" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb36:30 %store_ln659 = store i8 %select_ln1817, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln659"/></StgValue>
</operation>

<operation id="857" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb36:31 %store_ln659 = store i8 %trunc_ln, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln659"/></StgValue>
</operation>

<operation id="858" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
sw.bb36:32 %br_ln659 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="859" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="2" op_0_bw="3">
<![CDATA[
if.end53.i_ifconv:9 %tpgBarSelRgb_r_load_2 = load i3 %tpgBarSelRgb_r_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_2"/></StgValue>
</operation>

<operation id="860" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="2">
<![CDATA[
if.end53.i_ifconv:10 %tpgBarSelRgb_r_load_2_cast = sext i2 %tpgBarSelRgb_r_load_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_2_cast"/></StgValue>
</operation>

<operation id="861" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="3">
<![CDATA[
if.end53.i_ifconv:12 %tpgBarSelYuv_y_load_2 = load i3 %tpgBarSelYuv_y_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_2"/></StgValue>
</operation>

<operation id="862" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end53.i_ifconv:13 %op_assign_8 = select i1 %cmp2_i321_read, i8 %tpgBarSelRgb_r_load_2_cast, i8 %tpgBarSelYuv_y_load_2

]]></Node>
<StgValue><ssdm name="op_assign_8"/></StgValue>
</operation>

<operation id="863" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="3">
<![CDATA[
if.end53.i_ifconv:15 %tpgBarSelRgb_g_load_2 = load i3 %tpgBarSelRgb_g_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_2"/></StgValue>
</operation>

<operation id="864" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="2">
<![CDATA[
if.end53.i_ifconv:16 %tpgBarSelRgb_g_load_2_cast = sext i2 %tpgBarSelRgb_g_load_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_2_cast"/></StgValue>
</operation>

<operation id="865" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="3">
<![CDATA[
if.end53.i_ifconv:18 %tpgBarSelYuv_u_load_2 = load i3 %tpgBarSelYuv_u_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_2"/></StgValue>
</operation>

<operation id="866" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="3">
<![CDATA[
if.end53.i_ifconv:20 %tpgBarSelYuv_v_load_2 = load i3 %tpgBarSelYuv_v_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_2"/></StgValue>
</operation>

<operation id="867" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end53.i_ifconv:21 %select_ln1558 = select i1 %cmp2_i321_read, i8 %tpgBarSelRgb_g_load_2_cast, i8 %tpgBarSelYuv_u_load_2

]]></Node>
<StgValue><ssdm name="select_ln1558"/></StgValue>
</operation>

<operation id="868" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end53.i_ifconv:22 %and_ln520_4 = and i1 %cmp141_i_read, i1 %trunc_ln520

]]></Node>
<StgValue><ssdm name="and_ln520_4"/></StgValue>
</operation>

<operation id="869" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end53.i_ifconv:23 %and_ln520_5 = and i1 %and_ln520_4, i1 %icmp_ln1217_read

]]></Node>
<StgValue><ssdm name="and_ln520_5"/></StgValue>
</operation>

<operation id="870" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end53.i_ifconv:24 %select_ln520_2 = select i1 %and_ln520_5, i8 %tpgBarSelYuv_v_load_2, i8 %select_ln1558

]]></Node>
<StgValue><ssdm name="select_ln520_2"/></StgValue>
</operation>

<operation id="871" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end53.i_ifconv:25 %store_ln1565 = store i8 %select_ln520_2, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1565"/></StgValue>
</operation>

<operation id="872" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end53.i_ifconv:26 %store_ln1565 = store i8 %op_assign_8, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1565"/></StgValue>
</operation>

<operation id="873" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end53.i_ifconv.for.inc_crit_edge:0 %store_ln1565 = store i8 %tpgBarSelYuv_v_load_2, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1565"/></StgValue>
</operation>

<operation id="874" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
if.end53.i_ifconv.for.inc_crit_edge:1 %br_ln1565 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1565"/></StgValue>
</operation>

<operation id="875" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="2" op_0_bw="3">
<![CDATA[
cond.true113.i:1 %tpgBarSelRgb_b_load_2 = load i3 %tpgBarSelRgb_b_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_2"/></StgValue>
</operation>

<operation id="876" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="2">
<![CDATA[
cond.true113.i:2 %tpgBarSelRgb_b_load_2_cast = sext i2 %tpgBarSelRgb_b_load_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_2_cast"/></StgValue>
</operation>

<operation id="877" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true113.i:3 %store_ln1565 = store i8 %tpgBarSelRgb_b_load_2_cast, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1565"/></StgValue>
</operation>

<operation id="878" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="15"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
cond.true113.i:4 %br_ln1565 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1565"/></StgValue>
</operation>

<operation id="879" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="14"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16">
<![CDATA[
sw.bb32:0 %hdata_loc_1_out_load = load i16 %hdata_loc_1_out

]]></Node>
<StgValue><ssdm name="hdata_loc_1_out_load"/></StgValue>
</operation>

<operation id="880" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="14"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="16">
<![CDATA[
sw.bb32:1 %trunc_ln520_4 = trunc i16 %hdata_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln520_4"/></StgValue>
</operation>

<operation id="881" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb32:2 %select_ln1487 = select i1 %icmp_ln1027, i8 %add_ln1488_read, i8 %trunc_ln520_4

]]></Node>
<StgValue><ssdm name="select_ln1487"/></StgValue>
</operation>

<operation id="882" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb32:3 %select_ln214_2 = select i1 %cmp2_i321_read, i8 %select_ln1487, i8 128

]]></Node>
<StgValue><ssdm name="select_ln214_2"/></StgValue>
</operation>

<operation id="883" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb32:4 %add_ln1500 = add i8 %select_ln1487, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1500"/></StgValue>
</operation>

<operation id="884" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="8">
<![CDATA[
sw.bb32:5 %zext_ln648 = zext i8 %add_ln1500

]]></Node>
<StgValue><ssdm name="zext_ln648"/></StgValue>
</operation>

<operation id="885" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb32:6 %store_ln648 = store i8 %select_ln214_2, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln648"/></StgValue>
</operation>

<operation id="886" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb32:7 %store_ln648 = store i8 %select_ln214_2, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln648"/></StgValue>
</operation>

<operation id="887" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb32:8 %store_ln648 = store i8 %select_ln1487, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln648"/></StgValue>
</operation>

<operation id="888" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb32:9 %store_ln648 = store i1 1, i1 %hdata_flag_1

]]></Node>
<StgValue><ssdm name="store_ln648"/></StgValue>
</operation>

<operation id="889" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb32:10 %store_ln648 = store i16 %zext_ln648, i16 %hdata_new_1_out

]]></Node>
<StgValue><ssdm name="store_ln648"/></StgValue>
</operation>

<operation id="890" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
sw.bb32:11 %store_ln648 = store i16 %zext_ln648, i16 %hdata_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln648"/></StgValue>
</operation>

<operation id="891" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
sw.bb32:12 %br_ln648 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="892" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="16">
<![CDATA[
sw.bb30_ifconv:58 %trunc_ln1239 = trunc i16 %g

]]></Node>
<StgValue><ssdm name="trunc_ln1239"/></StgValue>
</operation>

<operation id="893" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="16">
<![CDATA[
sw.bb30_ifconv:88 %trunc_ln1243 = trunc i16 %b

]]></Node>
<StgValue><ssdm name="trunc_ln1243"/></StgValue>
</operation>

<operation id="894" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
sw.bb30_ifconv:132 %select_ln1261 = select i1 %icmp_ln1261, i17 255, i17 %u

]]></Node>
<StgValue><ssdm name="select_ln1261"/></StgValue>
</operation>

<operation id="895" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
sw.bb30_ifconv:133 %icmp_ln1261_1 = icmp_sgt  i17 %select_ln1261, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln1261_1"/></StgValue>
</operation>

<operation id="896" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="17">
<![CDATA[
sw.bb30_ifconv:134 %trunc_ln1261 = trunc i17 %select_ln1261

]]></Node>
<StgValue><ssdm name="trunc_ln1261"/></StgValue>
</operation>

<operation id="897" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:135 %g_1 = select i1 %icmp_ln1261_1, i8 %trunc_ln1261, i8 0

]]></Node>
<StgValue><ssdm name="g_1"/></StgValue>
</operation>

<operation id="898" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
sw.bb30_ifconv:138 %select_ln1262 = select i1 %icmp_ln1262, i17 255, i17 %v

]]></Node>
<StgValue><ssdm name="select_ln1262"/></StgValue>
</operation>

<operation id="899" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
sw.bb30_ifconv:139 %icmp_ln1262_1 = icmp_sgt  i17 %select_ln1262, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln1262_1"/></StgValue>
</operation>

<operation id="900" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="17">
<![CDATA[
sw.bb30_ifconv:140 %trunc_ln1262 = trunc i17 %select_ln1262

]]></Node>
<StgValue><ssdm name="trunc_ln1262"/></StgValue>
</operation>

<operation id="901" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:141 %b_1 = select i1 %icmp_ln1262_1, i8 %trunc_ln1262, i8 0

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="902" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:143 %g_2 = select i1 %cmp2_i321_read, i8 %trunc_ln1239, i8 %g_1

]]></Node>
<StgValue><ssdm name="g_2"/></StgValue>
</operation>

<operation id="903" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:144 %b_2 = select i1 %cmp2_i321_read, i8 %trunc_ln1243, i8 %b_1

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="904" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb30_ifconv.for.inc_crit_edge:0 %store_ln1266 = store i8 %b_2, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1266"/></StgValue>
</operation>

<operation id="905" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb30_ifconv.for.inc_crit_edge:1 %store_ln1266 = store i8 %g_2, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1266"/></StgValue>
</operation>

<operation id="906" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb30_ifconv.for.inc_crit_edge:2 %store_ln1266 = store i8 %r_2, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1266"/></StgValue>
</operation>

<operation id="907" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30_ifconv.for.inc_crit_edge:3 %br_ln1266 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1266"/></StgValue>
</operation>

<operation id="908" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="trunc_ln520" val="0"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true143.i:0 %store_ln1267 = store i8 %b_2, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1267"/></StgValue>
</operation>

<operation id="909" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="trunc_ln520" val="0"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true143.i:1 %store_ln1267 = store i8 %g_2, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1267"/></StgValue>
</operation>

<operation id="910" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="trunc_ln520" val="0"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true143.i:2 %store_ln1267 = store i8 %r_2, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1267"/></StgValue>
</operation>

<operation id="911" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="trunc_ln520" val="0"/>
</and_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
cond.true143.i:3 %br_ln1267 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1267"/></StgValue>
</operation>

<operation id="912" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
<literal name="trunc_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.lhs.true.i460.for.inc_crit_edge:0 %store_ln1267 = store i8 %b_2, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1267"/></StgValue>
</operation>

<operation id="913" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
<literal name="trunc_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.lhs.true.i460.for.inc_crit_edge:1 %store_ln1267 = store i8 %b_2, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1267"/></StgValue>
</operation>

<operation id="914" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
<literal name="trunc_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.lhs.true.i460.for.inc_crit_edge:2 %store_ln1267 = store i8 %r_2, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1267"/></StgValue>
</operation>

<operation id="915" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
<literal name="trunc_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true.i460.for.inc_crit_edge:3 %br_ln1267 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1267"/></StgValue>
</operation>

<operation id="916" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="0"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else107.i.for.inc_crit_edge:1 %store_ln1473 = store i8 0, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1473"/></StgValue>
</operation>

<operation id="917" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="0"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else107.i.for.inc_crit_edge:2 %store_ln1473 = store i8 0, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1473"/></StgValue>
</operation>

<operation id="918" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="0"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
if.else107.i.for.inc_crit_edge:3 %br_ln1473 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1473"/></StgValue>
</operation>

<operation id="919" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="2">
<![CDATA[
cond.end129.i:3 %blkYuv_1_load = load i2 %blkYuv_1_addr

]]></Node>
<StgValue><ssdm name="blkYuv_1_load"/></StgValue>
</operation>

<operation id="920" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end129.i:5 %store_ln1473 = store i8 %blkYuv_1_load, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1473"/></StgValue>
</operation>

<operation id="921" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end129.i:6 %store_ln1473 = store i8 0, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1473"/></StgValue>
</operation>

<operation id="922" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
cond.end129.i:7 %br_ln1473 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1473"/></StgValue>
</operation>

<operation id="923" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="0"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then71.i.for.inc_crit_edge:1 %store_ln1458 = store i8 255, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1458"/></StgValue>
</operation>

<operation id="924" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="0"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then71.i.for.inc_crit_edge:2 %store_ln1458 = store i8 255, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1458"/></StgValue>
</operation>

<operation id="925" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="0"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
if.then71.i.for.inc_crit_edge:3 %br_ln1458 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1458"/></StgValue>
</operation>

<operation id="926" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i54:3 %whiYuv_1_load = load i2 %whiYuv_1_addr

]]></Node>
<StgValue><ssdm name="whiYuv_1_load"/></StgValue>
</operation>

<operation id="927" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i54:5 %store_ln1458 = store i8 %whiYuv_1_load, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1458"/></StgValue>
</operation>

<operation id="928" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i54:6 %store_ln1458 = store i8 255, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1458"/></StgValue>
</operation>

<operation id="929" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i54:7 %br_ln1458 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1458"/></StgValue>
</operation>

<operation id="930" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="2" op_0_bw="3">
<![CDATA[
if.end57.i_ifconv:8 %tpgBarSelRgb_r_load_1 = load i3 %tpgBarSelRgb_r_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_1"/></StgValue>
</operation>

<operation id="931" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="2">
<![CDATA[
if.end57.i_ifconv:9 %tpgBarSelRgb_r_load_1_cast = sext i2 %tpgBarSelRgb_r_load_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_1_cast"/></StgValue>
</operation>

<operation id="932" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="3">
<![CDATA[
if.end57.i_ifconv:11 %tpgBarSelYuv_y_load_1 = load i3 %tpgBarSelYuv_y_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_1"/></StgValue>
</operation>

<operation id="933" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end57.i_ifconv:12 %op_assign_7 = select i1 %cmp2_i321_read, i8 %tpgBarSelRgb_r_load_1_cast, i8 %tpgBarSelYuv_y_load_1

]]></Node>
<StgValue><ssdm name="op_assign_7"/></StgValue>
</operation>

<operation id="934" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="2" op_0_bw="3">
<![CDATA[
if.end57.i_ifconv:14 %tpgBarSelRgb_g_load_1 = load i3 %tpgBarSelRgb_g_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_1"/></StgValue>
</operation>

<operation id="935" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="2">
<![CDATA[
if.end57.i_ifconv:15 %tpgBarSelRgb_g_load_1_cast = sext i2 %tpgBarSelRgb_g_load_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_1_cast"/></StgValue>
</operation>

<operation id="936" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="3">
<![CDATA[
if.end57.i_ifconv:17 %tpgBarSelYuv_u_load_1 = load i3 %tpgBarSelYuv_u_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_1"/></StgValue>
</operation>

<operation id="937" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="3">
<![CDATA[
if.end57.i_ifconv:19 %tpgBarSelYuv_v_load_1 = load i3 %tpgBarSelYuv_v_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_1"/></StgValue>
</operation>

<operation id="938" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end57.i_ifconv:20 %select_ln1377 = select i1 %cmp2_i321_read, i8 %tpgBarSelRgb_g_load_1_cast, i8 %tpgBarSelYuv_u_load_1

]]></Node>
<StgValue><ssdm name="select_ln1377"/></StgValue>
</operation>

<operation id="939" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end57.i_ifconv:21 %and_ln520_2 = and i1 %cmp141_i_read, i1 %trunc_ln520

]]></Node>
<StgValue><ssdm name="and_ln520_2"/></StgValue>
</operation>

<operation id="940" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end57.i_ifconv:22 %and_ln520_3 = and i1 %and_ln520_2, i1 %icmp_ln1217_read

]]></Node>
<StgValue><ssdm name="and_ln520_3"/></StgValue>
</operation>

<operation id="941" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end57.i_ifconv:23 %select_ln520_1 = select i1 %and_ln520_3, i8 %tpgBarSelYuv_v_load_1, i8 %select_ln1377

]]></Node>
<StgValue><ssdm name="select_ln520_1"/></StgValue>
</operation>

<operation id="942" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end57.i_ifconv:24 %store_ln1384 = store i8 %select_ln520_1, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1384"/></StgValue>
</operation>

<operation id="943" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end57.i_ifconv:25 %store_ln1384 = store i8 %op_assign_7, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1384"/></StgValue>
</operation>

<operation id="944" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end57.i_ifconv.for.inc_crit_edge:0 %store_ln1384 = store i8 %tpgBarSelYuv_v_load_1, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1384"/></StgValue>
</operation>

<operation id="945" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
if.end57.i_ifconv.for.inc_crit_edge:1 %br_ln1384 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1384"/></StgValue>
</operation>

<operation id="946" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="2" op_0_bw="3">
<![CDATA[
cond.true116.i:1 %tpgBarSelRgb_b_load_1 = load i3 %tpgBarSelRgb_b_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_1"/></StgValue>
</operation>

<operation id="947" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="2">
<![CDATA[
cond.true116.i:2 %tpgBarSelRgb_b_load_1_cast = sext i2 %tpgBarSelRgb_b_load_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_1_cast"/></StgValue>
</operation>

<operation id="948" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true116.i:3 %store_ln1384 = store i8 %tpgBarSelRgb_b_load_1_cast, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1384"/></StgValue>
</operation>

<operation id="949" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="11"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
cond.true116.i:4 %br_ln1384 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1384"/></StgValue>
</operation>

<operation id="950" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:23 %select_ln214_4 = select i1 %cmp2_i321_read, i8 %add_ln1314, i8 128

]]></Node>
<StgValue><ssdm name="select_ln214_4"/></StgValue>
</operation>

<operation id="951" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:24 %store_ln616 = store i8 %select_ln214_4, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln616"/></StgValue>
</operation>

<operation id="952" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:25 %store_ln616 = store i8 %select_ln214_4, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln616"/></StgValue>
</operation>

<operation id="953" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:26 %store_ln616 = store i8 %add_ln1314, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln616"/></StgValue>
</operation>

<operation id="954" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:27 %br_ln616 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln616"/></StgValue>
</operation>

<operation id="955" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="2" op_0_bw="3">
<![CDATA[
if.end32.i_ifconv:3 %tpgBarSelRgb_r_load = load i3 %tpgBarSelRgb_r_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load"/></StgValue>
</operation>

<operation id="956" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="8" op_0_bw="2">
<![CDATA[
if.end32.i_ifconv:4 %tpgBarSelRgb_r_load_cast = sext i2 %tpgBarSelRgb_r_load

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_cast"/></StgValue>
</operation>

<operation id="957" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="3">
<![CDATA[
if.end32.i_ifconv:6 %tpgBarSelYuv_y_load = load i3 %tpgBarSelYuv_y_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load"/></StgValue>
</operation>

<operation id="958" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end32.i_ifconv:7 %op_assign_5 = select i1 %cmp2_i321_read, i8 %tpgBarSelRgb_r_load_cast, i8 %tpgBarSelYuv_y_load

]]></Node>
<StgValue><ssdm name="op_assign_5"/></StgValue>
</operation>

<operation id="959" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="2" op_0_bw="3">
<![CDATA[
if.end32.i_ifconv:9 %tpgBarSelRgb_g_load = load i3 %tpgBarSelRgb_g_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load"/></StgValue>
</operation>

<operation id="960" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="2">
<![CDATA[
if.end32.i_ifconv:10 %tpgBarSelRgb_g_load_cast = sext i2 %tpgBarSelRgb_g_load

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_cast"/></StgValue>
</operation>

<operation id="961" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="3">
<![CDATA[
if.end32.i_ifconv:12 %tpgBarSelYuv_u_load = load i3 %tpgBarSelYuv_u_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load"/></StgValue>
</operation>

<operation id="962" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="3">
<![CDATA[
if.end32.i_ifconv:14 %tpgBarSelYuv_v_load = load i3 %tpgBarSelYuv_v_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load"/></StgValue>
</operation>

<operation id="963" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end32.i_ifconv:15 %select_ln1217 = select i1 %cmp2_i321_read, i8 %tpgBarSelRgb_g_load_cast, i8 %tpgBarSelYuv_u_load

]]></Node>
<StgValue><ssdm name="select_ln1217"/></StgValue>
</operation>

<operation id="964" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end32.i_ifconv:16 %and_ln520 = and i1 %cmp141_i_read, i1 %trunc_ln520

]]></Node>
<StgValue><ssdm name="and_ln520"/></StgValue>
</operation>

<operation id="965" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end32.i_ifconv:17 %and_ln520_1 = and i1 %and_ln520, i1 %icmp_ln1217_read

]]></Node>
<StgValue><ssdm name="and_ln520_1"/></StgValue>
</operation>

<operation id="966" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end32.i_ifconv:18 %select_ln520 = select i1 %and_ln520_1, i8 %tpgBarSelYuv_v_load, i8 %select_ln1217

]]></Node>
<StgValue><ssdm name="select_ln520"/></StgValue>
</operation>

<operation id="967" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end32.i_ifconv:19 %store_ln1223 = store i8 %select_ln520, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1223"/></StgValue>
</operation>

<operation id="968" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end32.i_ifconv:20 %store_ln1223 = store i8 %op_assign_5, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1223"/></StgValue>
</operation>

<operation id="969" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end32.i_ifconv.for.inc_crit_edge:0 %store_ln1223 = store i8 %tpgBarSelYuv_v_load, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1223"/></StgValue>
</operation>

<operation id="970" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
if.end32.i_ifconv.for.inc_crit_edge:1 %br_ln1223 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1223"/></StgValue>
</operation>

<operation id="971" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="2" op_0_bw="3">
<![CDATA[
cond.true84.i:1 %tpgBarSelRgb_b_load = load i3 %tpgBarSelRgb_b_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load"/></StgValue>
</operation>

<operation id="972" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="2">
<![CDATA[
cond.true84.i:2 %tpgBarSelRgb_b_load_cast = sext i2 %tpgBarSelRgb_b_load

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_cast"/></StgValue>
</operation>

<operation id="973" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true84.i:3 %store_ln1223 = store i8 %tpgBarSelRgb_b_load_cast, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln1223"/></StgValue>
</operation>

<operation id="974" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="9"/>
<literal name="cmp2_i321_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
cond.true84.i:4 %br_ln1223 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1223"/></StgValue>
</operation>

<operation id="975" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb20.for.inc_crit_edge:1 %store_ln1182 = store i8 255, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1182"/></StgValue>
</operation>

<operation id="976" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb20.for.inc_crit_edge:2 %store_ln1182 = store i8 255, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1182"/></StgValue>
</operation>

<operation id="977" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
sw.bb20.for.inc_crit_edge:3 %br_ln1182 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1182"/></StgValue>
</operation>

<operation id="978" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i391:3 %whiYuv_load = load i2 %whiYuv_addr

]]></Node>
<StgValue><ssdm name="whiYuv_load"/></StgValue>
</operation>

<operation id="979" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i391:5 %store_ln1182 = store i8 %whiYuv_load, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1182"/></StgValue>
</operation>

<operation id="980" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i391:6 %store_ln1182 = store i8 255, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1182"/></StgValue>
</operation>

<operation id="981" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i391:7 %br_ln1182 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1182"/></StgValue>
</operation>

<operation id="982" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb18.for.inc_crit_edge:1 %store_ln1161 = store i8 0, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1161"/></StgValue>
</operation>

<operation id="983" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb18.for.inc_crit_edge:2 %store_ln1161 = store i8 0, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1161"/></StgValue>
</operation>

<operation id="984" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.for.inc_crit_edge:3 %br_ln1161 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1161"/></StgValue>
</operation>

<operation id="985" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i375:3 %blkYuv_load = load i2 %blkYuv_addr

]]></Node>
<StgValue><ssdm name="blkYuv_load"/></StgValue>
</operation>

<operation id="986" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i375:5 %store_ln1161 = store i8 %blkYuv_load, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1161"/></StgValue>
</operation>

<operation id="987" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i375:6 %store_ln1161 = store i8 0, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln1161"/></StgValue>
</operation>

<operation id="988" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i375:7 %br_ln1161 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1161"/></StgValue>
</operation>

<operation id="989" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb16.for.inc_crit_edge:1 %store_ln1140 = store i8 0, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1140"/></StgValue>
</operation>

<operation id="990" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
sw.bb16.for.inc_crit_edge:3 %br_ln1140 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1140"/></StgValue>
</operation>

<operation id="991" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i360:3 %bluYuv_load = load i2 %bluYuv_addr

]]></Node>
<StgValue><ssdm name="bluYuv_load"/></StgValue>
</operation>

<operation id="992" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i360:5 %store_ln1140 = store i8 %bluYuv_load, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1140"/></StgValue>
</operation>

<operation id="993" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i360:7 %br_ln1140 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1140"/></StgValue>
</operation>

<operation id="994" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb14.for.inc_crit_edge:1 %store_ln1119 = store i8 255, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1119"/></StgValue>
</operation>

<operation id="995" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0">
<![CDATA[
sw.bb14.for.inc_crit_edge:3 %br_ln1119 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1119"/></StgValue>
</operation>

<operation id="996" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i342:3 %grnYuv_load = load i2 %grnYuv_addr

]]></Node>
<StgValue><ssdm name="grnYuv_load"/></StgValue>
</operation>

<operation id="997" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i342:5 %store_ln1119 = store i8 %grnYuv_load, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1119"/></StgValue>
</operation>

<operation id="998" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i342:7 %br_ln1119 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1119"/></StgValue>
</operation>

<operation id="999" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb12.for.inc_crit_edge:1 %store_ln1098 = store i8 0, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1098"/></StgValue>
</operation>

<operation id="1000" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
sw.bb12.for.inc_crit_edge:3 %br_ln1098 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1098"/></StgValue>
</operation>

<operation id="1001" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i:3 %redYuv_load = load i2 %redYuv_addr

]]></Node>
<StgValue><ssdm name="redYuv_load"/></StgValue>
</operation>

<operation id="1002" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i:5 %store_ln1098 = store i8 %redYuv_load, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln1098"/></StgValue>
</operation>

<operation id="1003" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i:7 %br_ln1098 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1098"/></StgValue>
</operation>

<operation id="1004" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body6.split.for.inc_crit_edge113:0 %store_ln528 = store i8 %select_ln214_read, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln528"/></StgValue>
</operation>

<operation id="1005" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body6.split.for.inc_crit_edge113:1 %store_ln528 = store i8 %select_ln214_read, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln528"/></StgValue>
</operation>

<operation id="1006" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body6.split.for.inc_crit_edge113:2 %store_ln528 = store i8 %rampStart_1_read, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln528"/></StgValue>
</operation>

<operation id="1007" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0">
<![CDATA[
for.body6.split.for.inc_crit_edge113:3 %br_ln528 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln528"/></StgValue>
</operation>

<operation id="1008" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:0 %rampVal_loc_1_out_load_1 = load i16 %rampVal_loc_1_out

]]></Node>
<StgValue><ssdm name="rampVal_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="1009" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="16">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:1 %empty_70 = trunc i16 %rampVal_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1010" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:2 %select_ln214_3 = select i1 %cmp2_i321_read, i8 %empty_70, i8 128

]]></Node>
<StgValue><ssdm name="select_ln214_3"/></StgValue>
</operation>

<operation id="1011" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:3 %store_ln552 = store i8 %select_ln214_3, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln552"/></StgValue>
</operation>

<operation id="1012" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:4 %store_ln552 = store i8 %select_ln214_3, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln552"/></StgValue>
</operation>

<operation id="1013" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:5 %store_ln552 = store i8 %empty_70, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln552"/></StgValue>
</operation>

<operation id="1014" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:6 %br_ln552 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln552"/></StgValue>
</operation>

<operation id="1015" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="1"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="16">
<![CDATA[
sw.bb:0 %rampVal_3_loc_1_out_load = load i16 %rampVal_3_loc_1_out

]]></Node>
<StgValue><ssdm name="rampVal_3_loc_1_out_load"/></StgValue>
</operation>

<operation id="1016" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="1"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="16">
<![CDATA[
sw.bb:1 %trunc_ln520_3 = trunc i16 %rampVal_3_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln520_3"/></StgValue>
</operation>

<operation id="1017" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb:2 %select_ln1027 = select i1 %icmp_ln1027, i8 %rampStart_1_read, i8 %trunc_ln520_3

]]></Node>
<StgValue><ssdm name="select_ln1027"/></StgValue>
</operation>

<operation id="1018" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb:3 %select_ln214_1 = select i1 %cmp2_i321_read, i8 %select_ln1027, i8 128

]]></Node>
<StgValue><ssdm name="select_ln214_1"/></StgValue>
</operation>

<operation id="1019" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb:4 %add_ln1039 = add i8 %select_ln1027, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1039"/></StgValue>
</operation>

<operation id="1020" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="8">
<![CDATA[
sw.bb:5 %zext_ln544 = zext i8 %add_ln1039

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="1021" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb:6 %store_ln544 = store i8 %select_ln214_1, i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="1022" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb:7 %store_ln544 = store i8 %select_ln214_1, i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="1023" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb:8 %store_ln544 = store i8 %select_ln1027, i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="1024" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb:9 %store_ln544 = store i1 1, i1 %rampVal_3_flag_1

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="1025" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb:10 %store_ln544 = store i16 %zext_ln544, i16 %rampVal_3_new_1_out

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="1026" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
sw.bb:11 %store_ln544 = store i16 %zext_ln544, i16 %rampVal_3_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="1027" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bckgndId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:12 %br_ln544 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="1034" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc46.loopexit.exitStub:0 %rampVal_2_flag_1_load = load i1 %rampVal_2_flag_1

]]></Node>
<StgValue><ssdm name="rampVal_2_flag_1_load"/></StgValue>
</operation>

<operation id="1035" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc46.loopexit.exitStub:1 %hdata_flag_1_load = load i1 %hdata_flag_1

]]></Node>
<StgValue><ssdm name="hdata_flag_1_load"/></StgValue>
</operation>

<operation id="1036" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc46.loopexit.exitStub:2 %rampVal_3_flag_1_load = load i1 %rampVal_3_flag_1

]]></Node>
<StgValue><ssdm name="rampVal_3_flag_1_load"/></StgValue>
</operation>

<operation id="1037" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc46.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %rampVal_3_flag_1_out, i1 %rampVal_3_flag_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1038" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc46.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %hdata_flag_1_out, i1 %hdata_flag_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1039" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc46.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %rampVal_2_flag_1_out, i1 %rampVal_2_flag_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1040" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0">
<![CDATA[
for.inc46.loopexit.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="1028" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
for.inc:0 %p_0_0_0_0_0553_out_load = load i8 %p_0_0_0_0_0553_out

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0553_out_load"/></StgValue>
</operation>

<operation id="1029" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
for.inc:1 %p_0_1_0_0_0555_out_load = load i8 %p_0_1_0_0_0555_out

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0555_out_load"/></StgValue>
</operation>

<operation id="1030" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
for.inc:2 %p_0_2_0_0_0557_out_load = load i8 %p_0_2_0_0_0557_out

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0557_out_load"/></StgValue>
</operation>

<operation id="1031" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
for.inc:3 %p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %p_0_2_0_0_0557_out_load, i8 %p_0_1_0_0_0555_out_load, i8 %p_0_0_0_0_0553_out_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="1032" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc:4 %write_ln702 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %bckgndYUV, i24 %p_0

]]></Node>
<StgValue><ssdm name="write_ln702"/></StgValue>
</operation>

<operation id="1033" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0">
<![CDATA[
for.inc:7 %br_ln520 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln520"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
